Analysis & Synthesis report for PROJET
Tue Nov 07 09:23:52 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FINAL|principal:inst24|finbouton:inst|fstate
 11. State Machine - |FINAL|HEX:inst33|Buzzer:inst9|fstate
 12. State Machine - |FINAL|HEX:inst33|AfficheurHEX0:inst|fstate
 13. State Machine - |FINAL|animation_porte:inst53|ultrason:inst12|counter:inst1|state
 14. State Machine - |FINAL|animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|state
 15. State Machine - |FINAL|animation_porte:inst53|IsArrived2sec:isarrivee|fstate
 16. State Machine - |FINAL|animation_porte:inst53|porte:inst14|fstate
 17. State Machine - |FINAL|MSMdpsmf:inst42|fstate
 18. State Machine - |FINAL|urgence:inst11|etat:inst4|fstate
 19. State Machine - |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 20. State Machine - |FINAL|FS1:inst32|A2LED:inst|fstate
 21. State Machine - |FINAL|FS2MDP:inst47|fstate
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 29. Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 30. Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 31. Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll
 32. Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3
 33. Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core
 38. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal
 39. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 40. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 41. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 42. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 43. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 44. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 45. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 46. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller
 47. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001
 50. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 51. Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 52. Parameter Settings for User Entity Instance: animation_porte:inst53|ultrason:inst12|measurement_cal:inst
 53. Parameter Settings for Inferred Entity Instance: FS1:inst32|CLK_POT:inst8|lpm_divide:Div0
 54. Parameter Settings for Inferred Entity Instance: animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0
 55. Parameter Settings for Inferred Entity Instance: animation_porte:inst53|ultrason:inst12|measurement_cal:inst|lpm_mult:Mult0
 56. scfifo Parameter Settings by Entity Instance
 57. lpm_mult Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001"
 59. Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 60. Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller"
 61. Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1"
 62. Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll"
 63. Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 64. Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal"
 65. Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0"
 66. Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|adc_sample_to_out:adc_sample_to_out_conv"
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Elapsed Time Per Partition
 69. Analysis & Synthesis Messages
 70. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 07 09:23:52 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; PROJET                                      ;
; Top-level Entity Name              ; FINAL                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,128                                       ;
;     Total combinational functions  ; 2,073                                       ;
;     Dedicated logic registers      ; 913                                         ;
; Total registers                    ; 913                                         ;
; Total pins                         ; 79                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; FINAL              ; PROJET             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                                                             ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                 ; Library   ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------+
; MODULE_breadboard/principal.bdf                                                                              ; yes             ; User Block Diagram/Schematic File  ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/principal.bdf                                     ;           ;
; MODULE_breadboard/finbouton.vhd                                                                              ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/finbouton.vhd                                     ;           ;
; FINAL.bdf                                                                                                    ; yes             ; User Block Diagram/Schematic File  ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf                                                           ;           ;
; MODULE_hex/HEX.bdf                                                                                           ; yes             ; User Block Diagram/Schematic File  ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf                                                  ;           ;
; FS1.bdf                                                                                                      ; yes             ; User Block Diagram/Schematic File  ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf                                                             ;           ;
; MODULE_ultrason/ultrason.bdf                                                                                 ; yes             ; User Block Diagram/Schematic File  ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf                                        ;           ;
; MODULE_ultrason/trigger_generator.vhd                                                                        ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/trigger_generator.vhd                               ;           ;
; MODULE_ultrason/measurement_cal.vhd                                                                          ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd                                 ;           ;
; MODULE_ultrason/mdist.vhd                                                                                    ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/mdist.vhd                                           ;           ;
; MODULE_ultrason/machine_LIFTCONTROL.vhd                                                                      ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd                             ;           ;
; MODULE_ultrason/counter.vhd                                                                                  ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd                                         ;           ;
; MODULE_ultrason/binary_to_bcd.vhd                                                                            ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/binary_to_bcd.vhd                                   ;           ;
; MODULE_porte/porte.vhd                                                                                       ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/porte.vhd                                              ;           ;
; MODULE_porte/IsArrived2sec.vhd                                                                               ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/IsArrived2sec.vhd                                      ;           ;
; MODULE_porte/cyclePorteFermee.vhd                                                                            ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorteFermee.vhd                                   ;           ;
; MODULE_porte/cyclePorte.vhd                                                                                  ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorte.vhd                                         ;           ;
; MODULE_porte/animation_porte.bdf                                                                             ; yes             ; User Block Diagram/Schematic File  ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf                                    ;           ;
; MODULE_ascenceurmdp/MSMdpsmf.vhd                                                                             ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/MSMdpsmf.vhd                                    ;           ;
; MODULE_ascenceurmdp/FS2MDP.vhd                                                                               ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/FS2MDP.vhd                                      ;           ;
; MODULE_redescente/module_retour.vhd                                                                          ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_redescente/module_retour.vhd                                 ;           ;
; MODULE_hex/Buzzer.vhd                                                                                        ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/Buzzer.vhd                                               ;           ;
; MODULE_hex/AfficheurHEX0.vhd                                                                                 ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/AfficheurHEX0.vhd                                        ;           ;
; MODULE_A2/A2LED.vhd                                                                                          ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd                                                 ;           ;
; MODULE_urgence/urgence.bdf                                                                                   ; yes             ; User Block Diagram/Schematic File  ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/urgence.bdf                                          ;           ;
; MODULE_urgence/etat.vhd                                                                                      ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/etat.vhd                                             ;           ;
; MODULE_clocks/CLKBUZZSHORT.vhd                                                                               ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKBUZZSHORT.vhd                                      ;           ;
; MODULE_clocks/CLK10.vhd                                                                                      ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK10.vhd                                             ;           ;
; MODULE_clocks/CLK5.vhd                                                                                       ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK5.vhd                                              ;           ;
; MODULE_clocks/CLK2.vhd                                                                                       ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK2.vhd                                              ;           ;
; MODULE_clocks/CLKANIM.vhd                                                                                    ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKANIM.vhd                                           ;           ;
; MODULE_clocks/CLK1.vhd                                                                                       ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1.vhd                                              ;           ;
; MODULE_clocks/CLK_POT.vhd                                                                                    ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd                                           ;           ;
; MODULE_analog/ADC_to_4MSB_bits.vhd                                                                           ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd                                  ;           ;
; MODULE_analog/adc_sample_to_out.vhd                                                                          ; yes             ; User VHDL File                     ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/adc_sample_to_out.vhd                                 ;           ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/hello_adc.v                                         ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/hello_adc.v                                         ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control.v             ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v   ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v         ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_controller.v                ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_controller.v                ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_synchronizer.v              ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_synchronizer.v              ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v          ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v             ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v             ; hello_adc ;
; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/hello_adc_altpll.v                       ; yes             ; Auto-Found Verilog HDL File        ; c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/hello_adc_altpll.v                       ; hello_adc ;
; altera_std_synchronizer.v                                                                                    ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer.v                        ;           ;
; scfifo.tdf                                                                                                   ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf                                       ;           ;
; a_regfifo.inc                                                                                                ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/a_regfifo.inc                                    ;           ;
; a_dpfifo.inc                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/a_dpfifo.inc                                     ;           ;
; a_i2fifo.inc                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/a_i2fifo.inc                                     ;           ;
; a_fffifo.inc                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.inc                                     ;           ;
; a_f2fifo.inc                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/a_f2fifo.inc                                     ;           ;
; aglobal201.inc                                                                                               ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/aglobal201.inc                                   ;           ;
; db/scfifo_ds61.tdf                                                                                           ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf                                                  ;           ;
; db/a_dpfifo_3o41.tdf                                                                                         ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf                                                ;           ;
; db/a_fefifo_c6e.tdf                                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_fefifo_c6e.tdf                                                 ;           ;
; db/cntr_337.tdf                                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/cntr_337.tdf                                                     ;           ;
; db/altsyncram_rqn1.tdf                                                                                       ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf                                              ;           ;
; db/cntr_n2b.tdf                                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/cntr_n2b.tdf                                                     ;           ;
; 7447.bdf                                                                                                     ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/others/maxplus2/7447.bdf                                       ;           ;
; lpm_divide.tdf                                                                                               ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_divide.tdf                                   ;           ;
; abs_divider.inc                                                                                              ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/abs_divider.inc                                  ;           ;
; sign_div_unsign.inc                                                                                          ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/sign_div_unsign.inc                              ;           ;
; db/lpm_divide_ttl.tdf                                                                                        ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/lpm_divide_ttl.tdf                                               ;           ;
; db/sign_div_unsign_vlh.tdf                                                                                   ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/sign_div_unsign_vlh.tdf                                          ;           ;
; db/alt_u_div_8ie.tdf                                                                                         ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/alt_u_div_8ie.tdf                                                ;           ;
; db/add_sub_t3c.tdf                                                                                           ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/add_sub_t3c.tdf                                                  ;           ;
; db/add_sub_u3c.tdf                                                                                           ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/add_sub_u3c.tdf                                                  ;           ;
; lpm_mult.tdf                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf                                     ;           ;
; lpm_add_sub.inc                                                                                              ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;           ;
; multcore.inc                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/multcore.inc                                     ;           ;
; bypassff.inc                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/bypassff.inc                                     ;           ;
; altshift.inc                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/altshift.inc                                     ;           ;
; multcore.tdf                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/multcore.tdf                                     ;           ;
; csa_add.inc                                                                                                  ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/csa_add.inc                                      ;           ;
; mpar_add.inc                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.inc                                     ;           ;
; muleabz.inc                                                                                                  ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/muleabz.inc                                      ;           ;
; mul_lfrg.inc                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/mul_lfrg.inc                                     ;           ;
; mul_boothc.inc                                                                                               ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/mul_boothc.inc                                   ;           ;
; alt_ded_mult.inc                                                                                             ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/alt_ded_mult.inc                                 ;           ;
; alt_ded_mult_y.inc                                                                                           ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/alt_ded_mult_y.inc                               ;           ;
; dffpipe.inc                                                                                                  ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/dffpipe.inc                                      ;           ;
; mpar_add.tdf                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf                                     ;           ;
; altshift.tdf                                                                                                 ; yes             ; Megafunction                       ; c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/altshift.tdf                                     ;           ;
; db/mult_prs.tdf                                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/mult_prs.tdf                                                     ;           ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,128       ;
;                                             ;             ;
; Total combinational functions               ; 2073        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 562         ;
;     -- 3 input functions                    ; 489         ;
;     -- <=2 input functions                  ; 1022        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1136        ;
;     -- arithmetic mode                      ; 937         ;
;                                             ;             ;
; Total registers                             ; 913         ;
;     -- Dedicated logic registers            ; 913         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 79          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 8           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 780         ;
; Total fan-out                               ; 8829        ;
; Average fan-out                             ; 2.80        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                   ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |FINAL                                                                          ; 2073 (25)           ; 913 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 79   ; 0            ; 0          ; |FINAL                                                                                                                                                                                                                                                ; FINAL                                  ; work         ;
;    |CLK10:inst3|                                                                ; 114 (114)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|CLK10:inst3                                                                                                                                                                                                                                    ; CLK10                                  ; work         ;
;    |CLK1:inst4|                                                                 ; 111 (111)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|CLK1:inst4                                                                                                                                                                                                                                     ; CLK1                                   ; work         ;
;    |CLK5:inst43|                                                                ; 112 (112)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|CLK5:inst43                                                                                                                                                                                                                                    ; CLK5                                   ; work         ;
;    |CLKBUZZSHORT:inst38|                                                        ; 42 (42)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|CLKBUZZSHORT:inst38                                                                                                                                                                                                                            ; CLKBUZZSHORT                           ; work         ;
;    |FS1:inst32|                                                                 ; 789 (1)             ; 277 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32                                                                                                                                                                                                                                     ; FS1                                    ; work         ;
;       |A2LED:inst|                                                              ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|A2LED:inst                                                                                                                                                                                                                          ; A2LED                                  ; work         ;
;       |ADC_to_4MSB_bits:inst1|                                                  ; 43 (1)              ; 49 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1                                                                                                                                                                                                              ; ADC_to_4MSB_bits                       ; work         ;
;          |hello_adc:qsys_u0|                                                    ; 42 (0)              ; 44 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0                                                                                                                                                                                            ; hello_adc                              ; hello_adc    ;
;             |altera_reset_controller:rst_controller|                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller                                                                                                                                                     ; altera_reset_controller                ; hello_adc    ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                          ; altera_reset_synchronizer              ; hello_adc    ;
;             |hello_adc_adc_control_core:adc_control_core|                       ; 42 (0)              ; 41 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core                                                                                                                                                ; hello_adc_adc_control_core             ; hello_adc    ;
;                |altera_modular_adc_control:control_internal|                    ; 42 (0)              ; 41 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; hello_adc    ;
;                   |altera_modular_adc_control_fsm:u_control_fsm|                ; 40 (40)             ; 41 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; hello_adc    ;
;                      |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;                   |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; hello_adc    ;
;                      |chsel_code_converter_sw_to_hw:decoder|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; hello_adc    ;
;                      |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; hello_adc    ;
;             |hello_adc_altpll:altpll|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll                                                                                                                                                                    ; hello_adc_altpll                       ; hello_adc    ;
;                |hello_adc_altpll_altpll_5b92:sd1|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1                                                                                                                                   ; hello_adc_altpll_altpll_5b92           ; hello_adc    ;
;       |CLK1:inst10|                                                             ; 111 (111)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|CLK1:inst10                                                                                                                                                                                                                         ; CLK1                                   ; work         ;
;       |CLK5:inst11|                                                             ; 112 (112)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|CLK5:inst11                                                                                                                                                                                                                         ; CLK5                                   ; work         ;
;       |CLK_POT:inst8|                                                           ; 513 (190)           ; 93 (93)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|CLK_POT:inst8                                                                                                                                                                                                                       ; CLK_POT                                ; work         ;
;          |lpm_divide:Div0|                                                      ; 323 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|CLK_POT:inst8|lpm_divide:Div0                                                                                                                                                                                                       ; lpm_divide                             ; work         ;
;             |lpm_divide_ttl:auto_generated|                                     ; 323 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|CLK_POT:inst8|lpm_divide:Div0|lpm_divide_ttl:auto_generated                                                                                                                                                                         ; lpm_divide_ttl                         ; work         ;
;                |sign_div_unsign_vlh:divider|                                    ; 323 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|CLK_POT:inst8|lpm_divide:Div0|lpm_divide_ttl:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                             ; sign_div_unsign_vlh                    ; work         ;
;                   |alt_u_div_8ie:divider|                                       ; 323 (323)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS1:inst32|CLK_POT:inst8|lpm_divide:Div0|lpm_divide_ttl:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_8ie:divider                                                                                                                       ; alt_u_div_8ie                          ; work         ;
;    |FS2MDP:inst47|                                                              ; 45 (45)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|FS2MDP:inst47                                                                                                                                                                                                                                  ; FS2MDP                                 ; work         ;
;    |HEX:inst33|                                                                 ; 38 (0)              ; 19 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|HEX:inst33                                                                                                                                                                                                                                     ; HEX                                    ; work         ;
;       |7447:inst2|                                                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|HEX:inst33|7447:inst2                                                                                                                                                                                                                          ; 7447                                   ; work         ;
;       |AfficheurHEX0:inst|                                                      ; 16 (16)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|HEX:inst33|AfficheurHEX0:inst                                                                                                                                                                                                                  ; AfficheurHEX0                          ; work         ;
;       |Buzzer:inst9|                                                            ; 14 (14)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|HEX:inst33|Buzzer:inst9                                                                                                                                                                                                                        ; Buzzer                                 ; work         ;
;    |MSMdpsmf:inst42|                                                            ; 19 (19)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|MSMdpsmf:inst42                                                                                                                                                                                                                                ; MSMdpsmf                               ; work         ;
;    |animation_porte:inst53|                                                     ; 634 (0)             ; 285 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53                                                                                                                                                                                                                         ; animation_porte                        ; work         ;
;       |CLK2:inst4|                                                              ; 111 (111)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|CLK2:inst4                                                                                                                                                                                                              ; CLK2                                   ; work         ;
;       |CLKANIM:inst9|                                                           ; 42 (42)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|CLKANIM:inst9                                                                                                                                                                                                           ; CLKANIM                                ; work         ;
;       |IsArrived2sec:isarrivee|                                                 ; 16 (16)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|IsArrived2sec:isarrivee                                                                                                                                                                                                 ; IsArrived2sec                          ; work         ;
;       |cyclePorte:cyclePortePorte|                                              ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|cyclePorte:cyclePortePorte                                                                                                                                                                                              ; cyclePorte                             ; work         ;
;       |cyclePorteFermee:fermeture|                                              ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|cyclePorteFermee:fermeture                                                                                                                                                                                              ; cyclePorteFermee                       ; work         ;
;       |porte:inst14|                                                            ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|porte:inst14                                                                                                                                                                                                            ; porte                                  ; work         ;
;       |ultrason:inst12|                                                         ; 451 (0)             ; 172 (0)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12                                                                                                                                                                                                         ; ultrason                               ; work         ;
;          |binary_to_bcd:inst5|                                                  ; 182 (182)           ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5                                                                                                                                                                                     ; binary_to_bcd                          ; work         ;
;          |counter:inst1|                                                        ; 51 (51)             ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|counter:inst1                                                                                                                                                                                           ; counter                                ; work         ;
;          |machine_LIFTCONTROL:inst7|                                            ; 79 (73)             ; 47 (47)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7                                                                                                                                                                               ; machine_LIFTCONTROL                    ; work         ;
;             |lpm_mult:Mult0|                                                    ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0                                                                                                                                                                ; lpm_mult                               ; work         ;
;                |multcore:mult_core|                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0|multcore:mult_core                                                                                                                                             ; multcore                               ; work         ;
;          |mdist:inst3|                                                          ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|mdist:inst3                                                                                                                                                                                             ; mdist                                  ; work         ;
;          |measurement_cal:inst|                                                 ; 98 (26)             ; 15 (15)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|measurement_cal:inst                                                                                                                                                                                    ; measurement_cal                        ; work         ;
;             |lpm_mult:Mult0|                                                    ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|measurement_cal:inst|lpm_mult:Mult0                                                                                                                                                                     ; lpm_mult                               ; work         ;
;                |mult_prs:auto_generated|                                        ; 72 (72)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|measurement_cal:inst|lpm_mult:Mult0|mult_prs:auto_generated                                                                                                                                             ; mult_prs                               ; work         ;
;          |trigger_generator:inst4|                                              ; 41 (41)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|animation_porte:inst53|ultrason:inst12|trigger_generator:inst4                                                                                                                                                                                 ; trigger_generator                      ; work         ;
;    |module_retour:inst|                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|module_retour:inst                                                                                                                                                                                                                             ; module_retour                          ; work         ;
;    |principal:inst24|                                                           ; 29 (0)              ; 19 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|principal:inst24                                                                                                                                                                                                                               ; principal                              ; work         ;
;       |finbouton:inst|                                                          ; 29 (29)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|principal:inst24|finbouton:inst                                                                                                                                                                                                                ; finbouton                              ; work         ;
;    |urgence:inst11|                                                             ; 114 (0)             ; 67 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|urgence:inst11                                                                                                                                                                                                                                 ; urgence                                ; work         ;
;       |CLK1:inst|                                                               ; 111 (111)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|urgence:inst11|CLK1:inst                                                                                                                                                                                                                       ; CLK1                                   ; work         ;
;       |etat:inst4|                                                              ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FINAL|urgence:inst11|etat:inst4                                                                                                                                                                                                                      ; etat                                   ; work         ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                    ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                    ; IP Include File                                                       ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; N/A    ; Qsys                       ; 20.1    ; N/A          ; N/A          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0                                                                                         ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/hello_adc.qsys ;
; Altera ; altera_modular_adc         ; 20.1    ; N/A          ; N/A          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core                                             ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/hello_adc.qsys ;
; Altera ; altera_modular_adc_control ; 20.1    ; N/A          ; N/A          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/hello_adc.qsys ;
; Altera ; altpll                     ; 20.1    ; N/A          ; N/A          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll                                                                 ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/hello_adc.qsys ;
; Altera ; altera_reset_controller    ; 20.1    ; N/A          ; N/A          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller                                                  ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/hello_adc.qsys ;
; Altera ; altera_reset_controller    ; 20.1    ; N/A          ; N/A          ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001                                              ; C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/hello_adc.qsys ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL|principal:inst24|finbouton:inst|fstate                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------------+-------------------------+----------------+-------------+-----------------+-----------------------+
; Name                    ; fstate.decalage7 ; fstate.attente7 ; fstate.decalage6 ; fstate.attente6 ; fstate.decalage5 ; fstate.attente5 ; fstate.decalage4 ; fstate.attente4 ; fstate.decalage3 ; fstate.attente3 ; fstate.decalage2 ; fstate.attente2 ; fstate.decalage1 ; fstate.incrementation ; fstate.reinitialisation ; fstate.affiche ; fstate.data ; fstate.attente1 ; fstate.initialisation ;
+-------------------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------------+-------------------------+----------------+-------------+-----------------+-----------------------+
; fstate.initialisation   ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 0                     ;
; fstate.attente1         ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 1               ; 1                     ;
; fstate.data             ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 1           ; 0               ; 1                     ;
; fstate.affiche          ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 1              ; 0           ; 0               ; 1                     ;
; fstate.reinitialisation ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 1                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.incrementation   ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 1                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.decalage1        ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 1                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.attente2         ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 1               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.decalage2        ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 1                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.attente3         ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 1               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.decalage3        ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 1                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.attente4         ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 1               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.decalage4        ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 1                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.attente5         ; 0                ; 0               ; 0                ; 0               ; 0                ; 1               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.decalage5        ; 0                ; 0               ; 0                ; 0               ; 1                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.attente6         ; 0                ; 0               ; 0                ; 1               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.decalage6        ; 0                ; 0               ; 1                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.attente7         ; 0                ; 1               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
; fstate.decalage7        ; 1                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0               ; 0                ; 0                     ; 0                       ; 0              ; 0           ; 0               ; 1                     ;
+-------------------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------+------------------+-----------------------+-------------------------+----------------+-------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL|HEX:inst33|Buzzer:inst9|fstate                                                                                                                          ;
+------------------+------------------+---------------+---------------+---------------+---------------+-------------+---------------+---------------+------------+---------------+
; Name             ; fstate.buzzstate ; fstate.Etage5 ; fstate.Etage4 ; fstate.Etage3 ; fstate.Etage6 ; fstate.Prez ; fstate.Etage1 ; fstate.Etage2 ; fstate.RDC ; fstate.state1 ;
+------------------+------------------+---------------+---------------+---------------+---------------+-------------+---------------+---------------+------------+---------------+
; fstate.state1    ; 0                ; 0             ; 0             ; 0             ; 0             ; 0           ; 0             ; 0             ; 0          ; 0             ;
; fstate.RDC       ; 0                ; 0             ; 0             ; 0             ; 0             ; 0           ; 0             ; 0             ; 1          ; 1             ;
; fstate.Etage2    ; 0                ; 0             ; 0             ; 0             ; 0             ; 0           ; 0             ; 1             ; 0          ; 1             ;
; fstate.Etage1    ; 0                ; 0             ; 0             ; 0             ; 0             ; 0           ; 1             ; 0             ; 0          ; 1             ;
; fstate.Prez      ; 0                ; 0             ; 0             ; 0             ; 0             ; 1           ; 0             ; 0             ; 0          ; 1             ;
; fstate.Etage6    ; 0                ; 0             ; 0             ; 0             ; 1             ; 0           ; 0             ; 0             ; 0          ; 1             ;
; fstate.Etage3    ; 0                ; 0             ; 0             ; 1             ; 0             ; 0           ; 0             ; 0             ; 0          ; 1             ;
; fstate.Etage4    ; 0                ; 0             ; 1             ; 0             ; 0             ; 0           ; 0             ; 0             ; 0          ; 1             ;
; fstate.Etage5    ; 0                ; 1             ; 0             ; 0             ; 0             ; 0           ; 0             ; 0             ; 0          ; 1             ;
; fstate.buzzstate ; 1                ; 0             ; 0             ; 0             ; 0             ; 0           ; 0             ; 0             ; 0          ; 1             ;
+------------------+------------------+---------------+---------------+---------------+---------------+-------------+---------------+---------------+------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL|HEX:inst33|AfficheurHEX0:inst|fstate                                                                                              ;
+---------------+---------------+---------------+---------------+---------------+-------------+---------------+---------------+------------+---------------+
; Name          ; fstate.Etage5 ; fstate.Etage4 ; fstate.Etage3 ; fstate.Etage6 ; fstate.Prez ; fstate.Etage1 ; fstate.Etage2 ; fstate.RDC ; fstate.state1 ;
+---------------+---------------+---------------+---------------+---------------+-------------+---------------+---------------+------------+---------------+
; fstate.state1 ; 0             ; 0             ; 0             ; 0             ; 0           ; 0             ; 0             ; 0          ; 0             ;
; fstate.RDC    ; 0             ; 0             ; 0             ; 0             ; 0           ; 0             ; 0             ; 1          ; 1             ;
; fstate.Etage2 ; 0             ; 0             ; 0             ; 0             ; 0           ; 0             ; 1             ; 0          ; 1             ;
; fstate.Etage1 ; 0             ; 0             ; 0             ; 0             ; 0           ; 1             ; 0             ; 0          ; 1             ;
; fstate.Prez   ; 0             ; 0             ; 0             ; 0             ; 1           ; 0             ; 0             ; 0          ; 1             ;
; fstate.Etage6 ; 0             ; 0             ; 0             ; 1             ; 0           ; 0             ; 0             ; 0          ; 1             ;
; fstate.Etage3 ; 0             ; 0             ; 1             ; 0             ; 0           ; 0             ; 0             ; 0          ; 1             ;
; fstate.Etage4 ; 0             ; 1             ; 0             ; 0             ; 0           ; 0             ; 0             ; 0          ; 1             ;
; fstate.Etage5 ; 1             ; 0             ; 0             ; 0             ; 0           ; 0             ; 0             ; 0          ; 1             ;
+---------------+---------------+---------------+---------------+---------------+-------------+---------------+---------------+------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |FINAL|animation_porte:inst53|ultrason:inst12|counter:inst1|state ;
+--------------------+--------------------+----------------+------------------------+
; Name               ; state.sending_info ; state.counting ; state.idle             ;
+--------------------+--------------------+----------------+------------------------+
; state.idle         ; 0                  ; 0              ; 0                      ;
; state.counting     ; 0                  ; 1              ; 1                      ;
; state.sending_info ; 1                  ; 0              ; 1                      ;
+--------------------+--------------------+----------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |FINAL|animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|state ;
+--------------------+----------------+--------------------+------------------------------+
; Name               ; state.counting ; state.copying_info ; state.idle                   ;
+--------------------+----------------+--------------------+------------------------------+
; state.idle         ; 0              ; 0                  ; 0                            ;
; state.copying_info ; 0              ; 1                  ; 1                            ;
; state.counting     ; 1              ; 0                  ; 1                            ;
+--------------------+----------------+--------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL|animation_porte:inst53|IsArrived2sec:isarrivee|fstate                                                                                                    ;
+----------------+---------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name           ; fstate.state9 ; fstate.state15 ; fstate.state5 ; fstate.state7 ; fstate.state8 ; fstate.state6 ; fstate.state4 ; fstate.state3 ; fstate.state2 ; fstate.state1 ;
+----------------+---------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; fstate.state1  ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; fstate.state2  ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; fstate.state3  ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; fstate.state4  ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; fstate.state6  ; 0             ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state8  ; 0             ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state7  ; 0             ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state5  ; 0             ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state15 ; 0             ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state9  ; 1             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+----------------+---------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |FINAL|animation_porte:inst53|porte:inst14|fstate               ;
+----------------+----------------+---------------+----------------+--------------+
; Name           ; fstate.moitie2 ; fstate.ouvert ; fstate.moitie1 ; fstate.ferme ;
+----------------+----------------+---------------+----------------+--------------+
; fstate.ferme   ; 0              ; 0             ; 0              ; 0            ;
; fstate.moitie1 ; 0              ; 0             ; 1              ; 1            ;
; fstate.ouvert  ; 0              ; 1             ; 0              ; 1            ;
; fstate.moitie2 ; 1              ; 0             ; 0              ; 1            ;
+----------------+----------------+---------------+----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL|MSMdpsmf:inst42|fstate                                                                                                                                                ;
+----------------+---------------+---------------+----------------+---------------+--------------+---------------+---------------+---------------+---------------+---------------+-------------+
; Name           ; fstate.state8 ; fstate.state7 ; fstate.state10 ; fstate.state6 ; fstate.state ; fstate.state9 ; fstate.state5 ; fstate.state4 ; fstate.state3 ; fstate.state2 ; fstate.Init ;
+----------------+---------------+---------------+----------------+---------------+--------------+---------------+---------------+---------------+---------------+---------------+-------------+
; fstate.Init    ; 0             ; 0             ; 0              ; 0             ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ;
; fstate.state2  ; 0             ; 0             ; 0              ; 0             ; 0            ; 0             ; 0             ; 0             ; 0             ; 1             ; 1           ;
; fstate.state3  ; 0             ; 0             ; 0              ; 0             ; 0            ; 0             ; 0             ; 0             ; 1             ; 0             ; 1           ;
; fstate.state4  ; 0             ; 0             ; 0              ; 0             ; 0            ; 0             ; 0             ; 1             ; 0             ; 0             ; 1           ;
; fstate.state5  ; 0             ; 0             ; 0              ; 0             ; 0            ; 0             ; 1             ; 0             ; 0             ; 0             ; 1           ;
; fstate.state9  ; 0             ; 0             ; 0              ; 0             ; 0            ; 1             ; 0             ; 0             ; 0             ; 0             ; 1           ;
; fstate.state   ; 0             ; 0             ; 0              ; 0             ; 1            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1           ;
; fstate.state6  ; 0             ; 0             ; 0              ; 1             ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1           ;
; fstate.state10 ; 0             ; 0             ; 1              ; 0             ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1           ;
; fstate.state7  ; 0             ; 1             ; 0              ; 0             ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1           ;
; fstate.state8  ; 1             ; 0             ; 0              ; 0             ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1           ;
+----------------+---------------+---------------+----------------+---------------+--------------+---------------+---------------+---------------+---------------+---------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |FINAL|urgence:inst11|etat:inst4|fstate       ;
+---------------+---------------+---------------+---------------+
; Name          ; fstate.state5 ; fstate.state2 ; fstate.state1 ;
+---------------+---------------+---------------+---------------+
; fstate.state1 ; 0             ; 0             ; 0             ;
; fstate.state2 ; 0             ; 1             ; 1             ;
; fstate.state5 ; 1             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                         ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL|FS1:inst32|A2LED:inst|fstate                                                                                                    ;
+----------------------------------+----------------------------------+------------------+---------------+-----------------+---------------+-------------+
; Name                             ; fstate.relache2maintenanceactive ; fstate.razappui3 ; fstate.appui2 ; fstate.relache1 ; fstate.appui1 ; fstate.base ;
+----------------------------------+----------------------------------+------------------+---------------+-----------------+---------------+-------------+
; fstate.base                      ; 0                                ; 0                ; 0             ; 0               ; 0             ; 0           ;
; fstate.appui1                    ; 0                                ; 0                ; 0             ; 0               ; 1             ; 1           ;
; fstate.relache1                  ; 0                                ; 0                ; 0             ; 1               ; 0             ; 1           ;
; fstate.appui2                    ; 0                                ; 0                ; 1             ; 0               ; 0             ; 1           ;
; fstate.razappui3                 ; 0                                ; 1                ; 0             ; 0               ; 0             ; 1           ;
; fstate.relache2maintenanceactive ; 1                                ; 0                ; 0             ; 0               ; 0             ; 1           ;
+----------------------------------+----------------------------------+------------------+---------------+-----------------+---------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL|FS2MDP:inst47|fstate                                                                                              ;
+---------------+-------------+---------------+---------------+---------------+---------------+---------------+---------------+------------+
; Name          ; fstate.Prez ; fstate.Etage4 ; fstate.Etage3 ; fstate.Etage2 ; fstate.Etage6 ; fstate.Etage5 ; fstate.Etage1 ; fstate.RDC ;
+---------------+-------------+---------------+---------------+---------------+---------------+---------------+---------------+------------+
; fstate.RDC    ; 0           ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0          ;
; fstate.Etage1 ; 0           ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1          ;
; fstate.Etage5 ; 0           ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1          ;
; fstate.Etage6 ; 0           ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1          ;
; fstate.Etage2 ; 0           ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1          ;
; fstate.Etage3 ; 0           ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; fstate.Etage4 ; 0           ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; fstate.Prez   ; 1           ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
+---------------+-------------+---------------+---------------+---------------+---------------+---------------+---------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                    ; yes                                                              ; yes                                        ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                    ; yes                                                              ; yes                                        ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                                                                                                                                        ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|totalDistance_cm[13..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0..7]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|CLK_POT:inst8|clock_period[29,30]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|\adc_command:temp[1,2]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|totalDistance_cm[12]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; animation_porte:inst53|CLKANIM:inst9|count[30]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[30]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[29]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[29]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[28]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[28]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[27]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[27]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[26]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[26]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[25]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[25]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[24]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[24]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[23]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[23]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[22]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[22]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[21]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[21]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[20]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[20]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[19]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[19]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[18]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[18]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[17]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[17]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[16]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[16]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[15]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[15]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[14]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[14]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[13]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[13]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[12]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[12]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[11]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[11]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[10]                                                                                                                                                                                                                                                                                                                                        ; Merged with CLKBUZZSHORT:inst38|count[10]                                                                                                                                                                                ;
; animation_porte:inst53|CLKANIM:inst9|count[9]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[9]                                                                                                                                                                                 ;
; animation_porte:inst53|CLKANIM:inst9|count[8]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[8]                                                                                                                                                                                 ;
; animation_porte:inst53|CLKANIM:inst9|count[7]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[7]                                                                                                                                                                                 ;
; animation_porte:inst53|CLKANIM:inst9|count[6]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[6]                                                                                                                                                                                 ;
; animation_porte:inst53|CLKANIM:inst9|count[5]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[5]                                                                                                                                                                                 ;
; animation_porte:inst53|CLKANIM:inst9|count[4]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[4]                                                                                                                                                                                 ;
; animation_porte:inst53|CLKANIM:inst9|count[3]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[3]                                                                                                                                                                                 ;
; animation_porte:inst53|CLKANIM:inst9|count[2]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[2]                                                                                                                                                                                 ;
; animation_porte:inst53|CLKANIM:inst9|count[1]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[1]                                                                                                                                                                                 ;
; animation_porte:inst53|CLKANIM:inst9|count[0]                                                                                                                                                                                                                                                                                                                                         ; Merged with CLKBUZZSHORT:inst38|count[0]                                                                                                                                                                                 ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[11]                                                                                                                                                                                                                                                                                                             ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[11]                                                                                                                            ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[10]                                                                                                                                                                                                                                                                                                             ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[10]                                                                                                                            ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[9]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[9]                                                                                                                             ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[8]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[8]                                                                                                                             ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[1]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[1]                                                                                                                             ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[7]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[7]                                                                                                                             ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[6]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[6]                                                                                                                             ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[5]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[5]                                                                                                                             ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[4]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[4]                                                                                                                             ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[2]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[2]                                                                                                                             ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[3]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[3]                                                                                                                             ;
; CLKBUZZSHORT:inst38|count[0..30]                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|bcd_signal[0]                                                                                                                                                                                                                                                                                                              ; Merged with animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5|\double_dabble:bcd[0]                                                                                                                             ;
; animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|totalDistance_cm[0]                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                              ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready           ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; Total Number of Removed Registers = 173                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts ; Stuck at GND              ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                                                                         ;                           ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                                                         ;                           ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                                                         ;                           ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                                         ;                           ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4]  ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                  ; Stuck at GND              ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                                  ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                         ;                           ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                         ;                           ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync,                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                         ;                           ; FS1:inst32|ADC_to_4MSB_bits:inst1|\adc_command:temp[1],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                         ;                           ; FS1:inst32|ADC_to_4MSB_bits:inst1|\adc_command:temp[2]                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 913   ;
; Number of registers using Synchronous Clear  ; 391   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 481   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 283   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ; 41      ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ; 1       ;
; animation_porte:inst53|ultrason:inst12|counter:inst1|o_DV_n                                                                                                                                       ; 2       ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 4       ;
; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ; 1       ;
; Total number of inverted registers = 6                                                                                                                                                            ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6] ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FINAL|FS1:inst32|CLK1:inst10|pulse_timer[29]                                                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FINAL|animation_porte:inst53|CLK2:inst4|pulse_timer[22]                                                                                                                                                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FINAL|CLK5:inst43|pulse_timer[10]                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FINAL|urgence:inst11|CLK1:inst|pulse_timer[1]                                                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FINAL|FS1:inst32|CLK5:inst11|pulse_timer[30]                                                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FINAL|CLK1:inst4|pulse_timer[2]                                                                                                                                                                             ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FINAL|CLK10:inst3|pulse_timer[1]                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FINAL|animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|counter[15]                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FINAL|FS1:inst32|CLK_POT:inst8|pulse_timer[30]                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |FINAL|HEX:inst33|Buzzer:inst9|reg_fstate                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll ;
+----------------+-------+------+--------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                                         ;
+----------------+-------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                           ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                 ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                 ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                 ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                 ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                 ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                         ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                 ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                 ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                 ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                                 ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                 ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                 ;
; simfilename_ch0                 ;       ; String                                                                                                                                         ;
; simfilename_ch1                 ;       ; String                                                                                                                                         ;
; simfilename_ch2                 ;       ; String                                                                                                                                         ;
; simfilename_ch3                 ;       ; String                                                                                                                                         ;
; simfilename_ch4                 ;       ; String                                                                                                                                         ;
; simfilename_ch5                 ;       ; String                                                                                                                                         ;
; simfilename_ch6                 ;       ; String                                                                                                                                         ;
; simfilename_ch7                 ;       ; String                                                                                                                                         ;
; simfilename_ch8                 ;       ; String                                                                                                                                         ;
; simfilename_ch9                 ;       ; String                                                                                                                                         ;
; simfilename_ch10                ;       ; String                                                                                                                                         ;
; simfilename_ch11                ;       ; String                                                                                                                                         ;
; simfilename_ch12                ;       ; String                                                                                                                                         ;
; simfilename_ch13                ;       ; String                                                                                                                                         ;
; simfilename_ch14                ;       ; String                                                                                                                                         ;
; simfilename_ch15                ;       ; String                                                                                                                                         ;
; simfilename_ch16                ;       ; String                                                                                                                                         ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                                  ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                          ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                     ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                           ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                           ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                           ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                           ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                           ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                   ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                           ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                           ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                           ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                           ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                           ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                   ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                   ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                   ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                           ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                         ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                              ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                                    ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                                    ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                            ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                       ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: animation_porte:inst53|ultrason:inst12|measurement_cal:inst ;
+----------------+--------------------------------+--------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                   ;
+----------------+--------------------------------+--------------------------------------------------------+
; ns_cycel       ; 10100                          ; Unsigned Binary                                        ;
; division_cons  ; 100100001010000110010100100001 ; Unsigned Binary                                        ;
+----------------+--------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FS1:inst32|CLK_POT:inst8|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                         ;
; LPM_WIDTHD             ; 5              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ttl ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 4        ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 11       ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 11       ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: animation_porte:inst53|ultrason:inst12|measurement_cal:inst|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 29       ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 30       ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 59       ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 59       ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_prs ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                  ;
; Entity Instance            ; FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                 ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                          ;
+---------------------------------------+---------------------------------------------------------------------------------+
; Name                                  ; Value                                                                           ;
+---------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                               ;
; Entity Instance                       ; animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                                                               ;
;     -- LPM_WIDTHB                     ; 7                                                                               ;
;     -- LPM_WIDTHP                     ; 11                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; animation_porte:inst53|ultrason:inst12|measurement_cal:inst|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 29                                                                              ;
;     -- LPM_WIDTHB                     ; 30                                                                              ;
;     -- LPM_WIDTHP                     ; 59                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                             ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
+---------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                          ;
+----------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                      ;
+----------------+--------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll" ;
+--------------------+--------+----------+----------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected                                         ;
; write              ; Input  ; Info     ; Explicitly unconnected                                         ;
; address            ; Input  ; Info     ; Explicitly unconnected                                         ;
; readdata           ; Output ; Info     ; Explicitly unconnected                                         ;
; writedata          ; Input  ; Info     ; Explicitly unconnected                                         ;
; areset             ; Input  ; Info     ; Explicitly unconnected                                         ;
; scandone           ; Output ; Info     ; Explicitly unconnected                                         ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                                         ;
; c2                 ; Output ; Info     ; Explicitly unconnected                                         ;
; c3                 ; Output ; Info     ; Explicitly unconnected                                         ;
; c4                 ; Output ; Info     ; Explicitly unconnected                                         ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                                         ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                   ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                   ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                   ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                   ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                   ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                   ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                     ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                     ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0"                                                                   ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_control_core_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_channel[4..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_control_core_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_response_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_reset_n                           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FS1:inst32|ADC_to_4MSB_bits:inst1|adc_sample_to_out:adc_sample_to_out_conv"           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ones   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tenths ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 913                         ;
;     CLR               ; 122                         ;
;     CLR SCLR          ; 193                         ;
;     ENA               ; 117                         ;
;     ENA CLR           ; 158                         ;
;     ENA CLR SCLR      ; 8                           ;
;     SCLR              ; 190                         ;
;     plain             ; 125                         ;
; cycloneiii_lcell_comb ; 2076                        ;
;     arith             ; 937                         ;
;         2 data inputs ; 662                         ;
;         3 data inputs ; 275                         ;
;     normal            ; 1139                        ;
;         0 data inputs ; 31                          ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 278                         ;
;         3 data inputs ; 214                         ;
;         4 data inputs ; 562                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 66.90                       ;
; Average LUT depth     ; 11.18                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 07 09:23:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP5 -c PROJET
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "hello_adc.qsys"
Info (12250): 2023.11.07.09:23:40 Progress: Loading MODULE_analog/hello_adc.qsys
Info (12250): 2023.11.07.09:23:40 Progress: Reading input file
Info (12250): 2023.11.07.09:23:40 Progress: Adding adc_control_core [altera_modular_adc 21.1]
Warning (12251): Adc_control_core: Used altera_modular_adc 20.1 (instead of 21.1)
Info (12250): 2023.11.07.09:23:41 Progress: Parameterizing module adc_control_core
Info (12250): 2023.11.07.09:23:41 Progress: Adding altpll [altpll 21.1]
Warning (12251): Altpll: Used altpll 20.1 (instead of 21.1)
Info (12250): 2023.11.07.09:23:42 Progress: Parameterizing module altpll
Info (12250): 2023.11.07.09:23:42 Progress: Adding clk_50 [clock_source 21.1]
Warning (12251): Clk_50: Used clock_source 20.1 (instead of 21.1)
Info (12250): 2023.11.07.09:23:42 Progress: Parameterizing module clk_50
Info (12250): 2023.11.07.09:23:42 Progress: Adding clock_bridge [altera_clock_bridge 21.1]
Warning (12251): Clock_bridge: Used altera_clock_bridge 20.1 (instead of 21.1)
Info (12250): 2023.11.07.09:23:42 Progress: Parameterizing module clock_bridge
Info (12250): 2023.11.07.09:23:42 Progress: Building connections
Info (12250): 2023.11.07.09:23:42 Progress: Parameterizing connections
Info (12250): 2023.11.07.09:23:42 Progress: Validating
Info (12250): 2023.11.07.09:23:43 Progress: Done reading input file
Warning (12251): Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master
Info (12250): Hello_adc: Generating hello_adc "hello_adc" for QUARTUS_SYNTH
Info (12250): Adc_control_core: "hello_adc" instantiated altera_modular_adc "adc_control_core"
Info (12250): Altpll: "hello_adc" instantiated altpll "altpll"
Info (12250): Rst_controller: "hello_adc" instantiated altera_reset_controller "rst_controller"
Info (12250): Control_internal: "adc_control_core" instantiated altera_modular_adc_control "control_internal"
Info (12250): Hello_adc: Done "hello_adc" with 5 modules, 13 files
Info (12249): Finished elaborating Platform Designer system entity "hello_adc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file module_breadboard/principal.bdf
    Info (12023): Found entity 1: principal
Info (12021): Found 2 design units, including 1 entities, in source file module_breadboard/finbouton.vhd
    Info (12022): Found design unit 1: finbouton-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/finbouton.vhd Line: 41
    Info (12023): Found entity 1: finbouton File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/finbouton.vhd Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file module_breadboard/compteur.bdf
    Info (12023): Found entity 1: compteur
Info (12021): Found 1 design units, including 1 entities, in source file final.bdf
    Info (12023): Found entity 1: FINAL
Info (12021): Found 1 design units, including 1 entities, in source file module_hex/hex.bdf
    Info (12023): Found entity 1: HEX
Info (12021): Found 1 design units, including 1 entities, in source file fs1.bdf
    Info (12023): Found entity 1: FS1
Info (12021): Found 1 design units, including 1 entities, in source file module_ultrason/ultrason.bdf
    Info (12023): Found entity 1: ultrason
Info (12021): Found 2 design units, including 1 entities, in source file module_ultrason/trigger_generator.vhd
    Info (12022): Found design unit 1: trigger_generator-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/trigger_generator.vhd Line: 11
    Info (12023): Found entity 1: trigger_generator File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/trigger_generator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file module_ultrason/measurement_cal.vhd
    Info (12022): Found design unit 1: measurement_cal-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd Line: 32
    Info (12023): Found entity 1: measurement_cal File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file module_ultrason/mdist.vhd
    Info (12022): Found design unit 1: mdist-bdf_type File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/mdist.vhd Line: 37
    Info (12023): Found entity 1: mdist File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/mdist.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file module_ultrason/machine_liftcontrol.vhd
    Info (12022): Found design unit 1: machine_LIFTCONTROL-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd Line: 13
    Info (12023): Found entity 1: machine_LIFTCONTROL File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file module_ultrason/counter.vhd
    Info (12022): Found design unit 1: counter-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd Line: 14
    Info (12023): Found entity 1: counter File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file module_ultrason/binary_to_bcd.vhd
    Info (12022): Found design unit 1: binary_to_bcd-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/binary_to_bcd.vhd Line: 21
    Info (12023): Found entity 1: binary_to_bcd File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/binary_to_bcd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file module_porte/porte.vhd
    Info (12022): Found design unit 1: porte-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/porte.vhd Line: 35
    Info (12023): Found entity 1: porte File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/porte.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file module_porte/isarrived2sec.vhd
    Info (12022): Found design unit 1: IsArrived2sec-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/IsArrived2sec.vhd Line: 40
    Info (12023): Found entity 1: IsArrived2sec File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/IsArrived2sec.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file module_porte/cycleportefermee.vhd
    Info (12022): Found design unit 1: cyclePorteFermee-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorteFermee.vhd Line: 46
    Info (12023): Found entity 1: cyclePorteFermee File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorteFermee.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file module_porte/cycleporte.vhd
    Info (12022): Found design unit 1: cyclePorte-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorte.vhd Line: 33
    Info (12023): Found entity 1: cyclePorte File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorte.vhd Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file module_porte/animation_porte.bdf
    Info (12023): Found entity 1: animation_porte
Info (12021): Found 2 design units, including 1 entities, in source file module_ascenceurmdp/msmdpsmf.vhd
    Info (12022): Found design unit 1: MSMdpsmf-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/MSMdpsmf.vhd Line: 34
    Info (12023): Found entity 1: MSMdpsmf File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/MSMdpsmf.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file module_ascenceurmdp/fs2mdp.vhd
    Info (12022): Found design unit 1: FS2MDP-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/FS2MDP.vhd Line: 47
    Info (12023): Found entity 1: FS2MDP File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/FS2MDP.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file module_redescente/module_retour.vhd
    Info (12022): Found design unit 1: module_retour-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_redescente/module_retour.vhd Line: 32
    Info (12023): Found entity 1: module_retour File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_redescente/module_retour.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file module_hex/buzzer.vhd
    Info (12022): Found design unit 1: Buzzer-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/Buzzer.vhd Line: 38
    Info (12023): Found entity 1: Buzzer File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/Buzzer.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file module_hex/afficheurhex0.vhd
    Info (12022): Found design unit 1: AfficheurHEX0-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/AfficheurHEX0.vhd Line: 41
    Info (12023): Found entity 1: AfficheurHEX0 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/AfficheurHEX0.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file module_a2/a2led.vhd
    Info (12022): Found design unit 1: A2LED-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd Line: 32
    Info (12023): Found entity 1: A2LED File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file module_urgence/urgence.bdf
    Info (12023): Found entity 1: urgence
Info (12021): Found 2 design units, including 1 entities, in source file module_urgence/etat.vhd
    Info (12022): Found design unit 1: etat-BEHAVIOR File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/etat.vhd Line: 33
    Info (12023): Found entity 1: etat File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/etat.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file module_clocks/clkbuzzshort.vhd
    Info (12022): Found design unit 1: CLKBUZZSHORT-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKBUZZSHORT.vhd Line: 14
    Info (12023): Found entity 1: CLKBUZZSHORT File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKBUZZSHORT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file module_clocks/clk10.vhd
    Info (12022): Found design unit 1: CLK10-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK10.vhd Line: 14
    Info (12023): Found entity 1: CLK10 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK10.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file module_clocks/clk5.vhd
    Info (12022): Found design unit 1: CLK5-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK5.vhd Line: 14
    Info (12023): Found entity 1: CLK5 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK5.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file module_clocks/clk2.vhd
    Info (12022): Found design unit 1: CLK2-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK2.vhd Line: 14
    Info (12023): Found entity 1: CLK2 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file module_clocks/clkanim.vhd
    Info (12022): Found design unit 1: CLKANIM-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKANIM.vhd Line: 14
    Info (12023): Found entity 1: CLKANIM File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKANIM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file module_clocks/clk1s2.vhd
    Info (12022): Found design unit 1: CLK1S2-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1S2.vhd Line: 14
    Info (12023): Found entity 1: CLK1S2 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1S2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file module_clocks/clk1.vhd
    Info (12022): Found design unit 1: CLK1-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1.vhd Line: 14
    Info (12023): Found entity 1: CLK1 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file module_clocks/clk_pot.vhd
    Info (12022): Found design unit 1: CLK_POT-Behavioral File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd Line: 14
    Info (12023): Found entity 1: CLK_POT File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file module_analog/adc_to_4msb_bits.vhd
    Info (12022): Found design unit 1: ADC_to_4MSB_bits-A File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd Line: 15
    Info (12023): Found entity 1: ADC_to_4MSB_bits File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file module_analog/adc_sample_to_out.vhd
    Info (12022): Found design unit 1: adc_sample_to_out-A File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/adc_sample_to_out.vhd Line: 16
    Info (12023): Found entity 1: adc_sample_to_out File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/adc_sample_to_out.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/hello_adc.v
    Info (12023): Found entity 1: hello_adc File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v
    Info (12023): Found entity 1: hello_adc_adc_control_core File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v
    Info (12023): Found entity 1: hello_adc_altpll_dffpipe_l2c File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 38
    Info (12023): Found entity 2: hello_adc_altpll_stdsync_sv6 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 99
    Info (12023): Found entity 3: hello_adc_altpll_altpll_5b92 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 131
    Info (12023): Found entity 4: hello_adc_altpll File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 218
Info (12127): Elaborating entity "FINAL" for the top level hierarchy
Info (12128): Elaborating entity "FS2MDP" for hierarchy "FS2MDP:inst47"
Info (12128): Elaborating entity "CLK1" for hierarchy "CLK1:inst4"
Info (12128): Elaborating entity "FS1" for hierarchy "FS1:inst32"
Info (12128): Elaborating entity "A2LED" for hierarchy "FS1:inst32|A2LED:inst"
Info (12128): Elaborating entity "CLK5" for hierarchy "FS1:inst32|CLK5:inst11"
Info (12128): Elaborating entity "CLK_POT" for hierarchy "FS1:inst32|CLK_POT:inst8"
Info (12128): Elaborating entity "ADC_to_4MSB_bits" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1"
Warning (10036): Verilog HDL or VHDL warning at ADC_to_4MSB_bits.vhd(58): object "cur_channel" assigned a value but never read File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at ADC_to_4MSB_bits.vhd(68): object "ones" assigned a value but never read File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd Line: 68
Warning (10036): Verilog HDL or VHDL warning at ADC_to_4MSB_bits.vhd(69): object "tenths" assigned a value but never read File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd Line: 69
Info (12128): Elaborating entity "adc_sample_to_out" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|adc_sample_to_out:adc_sample_to_out_conv" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd Line: 114
Info (12128): Elaborating entity "hello_adc" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd Line: 126
Info (12128): Elaborating entity "hello_adc_adc_control_core" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v Line: 44
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "hello_adc_altpll" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v Line: 71
Info (12128): Elaborating entity "hello_adc_altpll_stdsync_sv6" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 289
Info (12128): Elaborating entity "hello_adc_altpll_dffpipe_l2c" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 117
Info (12128): Elaborating entity "hello_adc_altpll_altpll_5b92" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 295
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "urgence" for hierarchy "urgence:inst11"
Info (12128): Elaborating entity "etat" for hierarchy "urgence:inst11|etat:inst4"
Info (12128): Elaborating entity "MSMdpsmf" for hierarchy "MSMdpsmf:inst42"
Info (12128): Elaborating entity "module_retour" for hierarchy "module_retour:inst"
Info (12128): Elaborating entity "CLK10" for hierarchy "CLK10:inst3"
Info (12128): Elaborating entity "animation_porte" for hierarchy "animation_porte:inst53"
Info (12128): Elaborating entity "porte" for hierarchy "animation_porte:inst53|porte:inst14"
Info (12128): Elaborating entity "CLKANIM" for hierarchy "animation_porte:inst53|CLKANIM:inst9"
Info (12128): Elaborating entity "cyclePorte" for hierarchy "animation_porte:inst53|cyclePorte:cyclePortePorte"
Info (12128): Elaborating entity "cyclePorteFermee" for hierarchy "animation_porte:inst53|cyclePorteFermee:fermeture"
Info (12128): Elaborating entity "IsArrived2sec" for hierarchy "animation_porte:inst53|IsArrived2sec:isarrivee"
Info (12128): Elaborating entity "CLK2" for hierarchy "animation_porte:inst53|CLK2:inst4"
Info (12128): Elaborating entity "ultrason" for hierarchy "animation_porte:inst53|ultrason:inst12"
Info (12128): Elaborating entity "trigger_generator" for hierarchy "animation_porte:inst53|ultrason:inst12|trigger_generator:inst4"
Info (12128): Elaborating entity "mdist" for hierarchy "animation_porte:inst53|ultrason:inst12|mdist:inst3"
Info (12128): Elaborating entity "machine_LIFTCONTROL" for hierarchy "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7"
Info (12128): Elaborating entity "binary_to_bcd" for hierarchy "animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5"
Info (12128): Elaborating entity "measurement_cal" for hierarchy "animation_porte:inst53|ultrason:inst12|measurement_cal:inst"
Info (12128): Elaborating entity "counter" for hierarchy "animation_porte:inst53|ultrason:inst12|counter:inst1"
Info (12128): Elaborating entity "HEX" for hierarchy "HEX:inst33"
Info (12128): Elaborating entity "7447" for hierarchy "HEX:inst33|7447:inst2"
Info (12130): Elaborated megafunction instantiation "HEX:inst33|7447:inst2"
Info (12128): Elaborating entity "AfficheurHEX0" for hierarchy "HEX:inst33|AfficheurHEX0:inst"
Info (12128): Elaborating entity "Buzzer" for hierarchy "HEX:inst33|Buzzer:inst9"
Info (12128): Elaborating entity "CLKBUZZSHORT" for hierarchy "CLKBUZZSHORT:inst38"
Info (12128): Elaborating entity "principal" for hierarchy "principal:inst24"
Info (12128): Elaborating entity "finbouton" for hierarchy "principal:inst24|finbouton:inst"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf Line: 370
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FS1:inst32|CLK_POT:inst8|Div0" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd Line: 45
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|Mult0" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "animation_porte:inst53|ultrason:inst12|measurement_cal:inst|Mult0" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "FS1:inst32|CLK_POT:inst8|lpm_divide:Div0" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd Line: 45
Info (12133): Instantiated megafunction "FS1:inst32|CLK_POT:inst8|lpm_divide:Div0" with the following parameter: File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd Line: 45
    Info (12134): Parameter "LPM_WIDTHN" = "29"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ttl.tdf
    Info (12023): Found entity 1: lpm_divide_ttl File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/lpm_divide_ttl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_vlh File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/sign_div_unsign_vlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8ie.tdf
    Info (12023): Found entity 1: alt_u_div_8ie File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/alt_u_div_8ie.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd Line: 25
Info (12133): Instantiated megafunction "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0" with the following parameter: File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0" File: c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0" File: c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7|lpm_mult:Mult0" File: c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "animation_porte:inst53|ultrason:inst12|measurement_cal:inst|lpm_mult:Mult0" File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd Line: 80
Info (12133): Instantiated megafunction "animation_porte:inst53|ultrason:inst12|measurement_cal:inst|lpm_mult:Mult0" with the following parameter: File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd Line: 80
    Info (12134): Parameter "LPM_WIDTHA" = "29"
    Info (12134): Parameter "LPM_WIDTHB" = "30"
    Info (12134): Parameter "LPM_WIDTHP" = "59"
    Info (12134): Parameter "LPM_WIDTHR" = "59"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_prs.tdf
    Info (12023): Found entity 1: mult_prs File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/mult_prs.tdf Line: 31
Info (13014): Ignored 176 buffer(s)
    Info (13019): Ignored 176 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd Line: 9
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 61 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/output_files/PROJET.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PotentioAB17"
Info (21057): Implemented 2233 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 2144 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4901 megabytes
    Info: Processing ended: Tue Nov 07 09:23:52 2023
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/output_files/PROJET.map.smsg.


