{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589137743896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589137743896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 16:09:03 2020 " "Processing started: Sun May 10 16:09:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589137743896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589137743896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS --generate_symbol=\"C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/shifter.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS --generate_symbol=\"C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/shifter.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589137743896 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A shifter.v(12) " "Verilog HDL error at shifter.v(12): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "shifter.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/shifter.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1589137745877 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A shifter.v(14) " "Verilog HDL error at shifter.v(14): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "shifter.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/shifter.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1589137745878 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A shifter.v(16) " "Verilog HDL error at shifter.v(16): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "shifter.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/shifter.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1589137745878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589137745879 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 10 16:09:05 2020 " "Processing ended: Sun May 10 16:09:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589137745879 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589137745879 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589137745879 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589137745879 ""}
