<h1 align = "center">
  CSA1289 - COMPUTER ARCHITECTURE FOR GRAPHICAL PROCESSING
</h1>

<div align="center">
Consists of assembly language programs and programs pertaining to theory of Computer Architecture .<br/>
<strong> Software Used : GNUSim8085, VSCode, Logisim Simulator  </strong>
</div>

<h1 align="center"> INDEX </h1>
<div align="center">

|Exp.No 		|Expermiment Title & Link  	|Language/Software Used |Date Of Experiment	|
|:---:|:---:|:---:|:---:|
|1.		|[8085 - 8 BIT ADDITION ](#exp1)	|GNUSim8085 |03-10-2022		|
|2.		|[8085 - 8 BIT SUBTRACTION ](#exp2)<br/>	|GNUSim8085 |03-10-2022		|
|3.		|[8086 - 16 BIT ADDITION ](#exp3)<br/>	| |03-10-2022		|
|4.		|[8086 - 16 BIT SUBTRACTION ](#exp3)<br/>	| |03-10-2022		|
|5.		|[8085 - 8 BIT MULTIPLICATION ](#exp5)<br/>	|GNUSim8085 |03-10-2022		|
|6		|[8085 - 8 BIT DIVISION ](#exp6)<br/>	|GNUSim8085 |03-10-2022		|
|7.		|[8086 - 16 BIT MULTIPLICATION ](#exp7)<br/>	| |03-10-2022		|
|8.		|[8086 - 16 BIT DIVISION ](#exp8)<br/>	| |04-10-2022		|
|9.		|[IMPLEMENTING 2 BIT HALF ADDER ](#exp9)<br/>	|LogiSim |04-10-2022		|
|10.		|[IMPLEMENTING 3 BIT FULL ADDER ](#exp10)<br/>	|LogiSim |04-10-2022		|
|11.		|[IMPLEMENTING 2 BIT HALF ADDER WITH NAND GATES ](#exp11)<br/>	|LogiSim |04-10-2022		|
|12.		|[ASSEMBLY LANGUAGE - Factorial of a Number ](#exp12)<br/>	|GNUSim8085 |04-10-2022		|
|13.		|[ASSEMBLY LANGUAGE - Largest Number in an Array ](#exp13)<br/>	|GNUSim8085 |04-10-2022		|
|14.		|[HLP - 2 STAGE PIPELINE FOR ADDITION AND SUBTRACTION ](#exp14)<br/>	|VSCode - C |05-10-2022		|
|15.		|[HLP - 3 STAGE PIPELINE FOR AND, OR & NAND ](#exp15)<br/>	|VSCode - C |05-10-2022		|
|16.		|[HLP - 4 STAGE PIPELINE FOR MULTIPLICATION & DIVISION ](#exp16)<br/>	|VSCode - C |05-10-2022		|
|17.		|[HLP - BOOTH'S MULTIPLICATION - TWO SIGNED NUMBERS](#exp17)<br/>	|VSCode - C |05-10-2022		|
|18.		|[HLP - RESTORING DIVISION ](#exp18)<br/>	|VSCode - C |05-10-2022		|
|19.		|[HLP - FINDING HIT RATIO ](#exp19)<br/>	|VSCode - C |05-10-2022		|
|20.		|[ASSEMBLY LANGUAGE - 1'S AND 2'S COMPLEMENT ](#exp20)<br/>	|GNUSim8085 |06-10-2022		|
|21.		|[HLP - DECIMAL TO BINARY CONVERSION ](#exp21)<br/>	|VSCode - C |06-10-2022		|
|22.		|[HLP - DECIMAL TO OCTAL CONVERSION ](#exp22)<br/>	|VSCode - C |06-10-2022		|
|23.		|[HLP - BINARY TO DECIMAL CONVERSION ](#exp23)<br/>	|VSCode - C |06-10-2022		|
|24.		|[HLP - FINDING CPU PERFORMANCE OF A PROCESSOR](#exp24)<br/>	|VSCode - C |06-10-2022		|
|25.		|[8085 - SWAP TWO 8-BIT DATA ](#exp25)<br/>	|GNUSim8085 |06-10-2022		|


<h1 align="center"> OUTPUTS </h1>

</div>

## EXPERIMENT 1 : 
**AIM** : Write an assembly language program for adding two 8-bit data A7 A6 A5 A4 A3 A2 A1 A0 and B7 B6 B5 B4 B3 B2 B1 B0 using 8085 processor. <br/>
File Link : [FILE - CLICK HERE ](https://github.com/ACHYUTANANDA-SAHOO/COMPUTER-ARCHITECTURE/blob/main/DAY%201%20LAB/Exp_1_8bitadd_8085.asm)<br/>
Output : 
![exp1](https://user-images.githubusercontent.com/113246116/193783287-6b360271-2725-4d00-aac9-4efd9b3927f9.png)<br/>

## EXPERIMENT 5 : 
**AIM** : Write an assembly language program for multiplication of two 8-bit data A7 A6 A5
A4 A3 A2 A1 A0 and B7 B6 B5 B4 B3 B2 B1 B0 using 8085 processor. <br/>
File Link : [FILE - CLICK HERE ](https://github.com/ACHYUTANANDA-SAHOO/COMPUTER-ARCHITECTURE/blob/main/DAY%201%20LAB/Exp_5_8bitmul_8085.asm)<br/>
Output : 
![exp5](https://user-images.githubusercontent.com/113246116/193784345-d486e017-3ff1-468c-81c8-e5afa1defb35.png)<br/>

## EXPERIMENT 6 : 
**AIM** : Write an assembly language program for division of two 8-bit data A7 A6 A5 A4 A3
A2 A1 A0 and B7 B6 B5 B4 B3 B2 B1 B0 using 8085 processor. <br/>
File Link : [FILE - CLICK HERE ](https://github.com/ACHYUTANANDA-SAHOO/COMPUTER-ARCHITECTURE/blob/main/DAY%201%20LAB/Exp_6_8bitdiv_8085.asm)<br/>
Output : 
![exp6](https://user-images.githubusercontent.com/113246116/193784554-b6ddb684-5f39-41ba-99b0-103364f5a793.png)<br/>

