@article{b1,
  title={{MRIMA: An MRAM-based in-memory accelerator}},
  author={{S. Angizi, Z. He, A. Awad, and D. Fan}},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={39},
  number={5},
  pages={1123--1136},
  year={2019},
}
@inproceedings{b2,
  title={{FlexRAM: Toward an advanced intelligent memory system}},
  author={{Y. Kang, W. Huang, SM. Yoo, and D. Keen}},
  booktitle={2012 IEEE 30th International Conference on Computer Design (ICCD)},
  pages={5--14},
  year={2012},
}
@inproceedings{b3,
  title={{An MRAM-based deep in-memory architecture for deep neural networks}},
  author={{AD. Patil, H. Hua, S. Gonugondla, M. Kang, and NR. Shanbhag}},
  booktitle={2019 IEEE International Symposium on Circuits and Systems (ISCAS)},
  pages={1--5},
  year={2019},
}
@article{b4,
  title={{A Potential Enabler for High-Performance In-Memory Multi-Bit Arithmetic Schemes With Unipolar Switching SOT-MRAM}},
  author={{H. Zhu, B. Wu, T. Yu, K. Chen, C. Yan, and W. Liu}},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  year={2024},
}
@inproceedings{b5,
  title={{Progresses and challenges of spin orbit torque driven magnetization switching and application}},
  author={{Z. Wang, Z. Li, Y. Liu, S. Li, L. Chang, W. Kang, Y. Zhang, and W. Zhao}},
  booktitle={2018 IEEE International Symposium on Circuits and Systems (ISCAS)},
  pages={1--5},
  year={2018},
}
@article{b6,
  title={{MLiM: High-performance magnetic logic in-memory scheme with unipolar switching SOT-MRAM}},
  author={{B. Wu, H. Zhu, K. Chen, C. Yan, and W. Liu}},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={70},
  number={6},
  pages={2412--2424},
  year={2023},
}
@article{b7,
  title={{The gem5 simulator}},
  author={{N. Binkert, B. Beckmann, and G. Black}},
  journal={ACM SIGARCH computer architecture news},
  volume={39},
  number={2},
  pages={1--7},
  year={2011},
  publisher={ACM New York, NY, USA}
}
@article{b8,
  title={{NMTSim: Transaction-Command Based Simulator for New Memory Technology Devices}},
  author={{P. Gu, BS. Lim, W. Huangfu, KT. Malladi, A. Chang, and Y. Xie}},
  journal={IEEE Computer Architecture Letters},
  volume={19},
  number={1},
  pages={76--79},
  year={2020},
}
@article{b9,
  title={{K-nearest neighbor classification}},
  author={{A. Mucherino, PJ. Papajorgji, and PM. Pardalos}},
  journal={Data mining in agriculture},
  pages={83--106},
  year={2009},
  publisher={Springer}
}
@inproceedings{b10,
  title={{Streaming end-to-end speech recognition for mobile devices}},
  author={{Y. He, TN. Sainath, R. Prabhavalkar, I. McGraw, R. Alvarez, D. Zhao, D. Rybach, and A. Kannan}},
  booktitle={ICASSP 2019-2019 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)},
  pages={6381--6385},
  year={2019},
  organization={IEEE}
}
@inproceedings{b11,
  title={{Hardware architecture and software stack for PIM based on commercial DRAM technology: Industrial product}},
  author={{S. Lee, S. Kang, J. Lee, H. Kim, E. Lee, S. Seo, H. Yoon, and S. Lee.}},
  booktitle={2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)},
  pages={43--56},
  year={2021},
  organization={IEEE}
}