######### MicroBlaze RISC-V Design Presets example design change log ##############
2025.2 Changes
Added SCU35 CED (MicroBlaze RISC-V Design Presets - Microcontroller and Real-Time Presets)
Enabled SP701 CED (MicroBlaze RISC-V Design Presets - Application Preset)
Replaced discontinued axi_interconnect IPs with Smartconnect IPs
Added SCU200 CED (MicroBlaze RISC-V Design Presets - Microcontroller, Real-Time and Application Presets)

2025.1 Changes
Converted all xlconcat, xlconstant and xlslice Xilinx IP instances to inline HDL references

2024.2
Enabled Real-Time Preset option.

2024.1
Initial Design