
VCU-BL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afc0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000840  0800b1a0  0800b1a0  0001b1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9e0  0800b9e0  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9e0  0800b9e0  0001b9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9e8  0800b9e8  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9e8  0800b9e8  0001b9e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9ec  0800b9ec  0001b9ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800b9f0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000084c  20000200  0800bbec  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a4c  0800bbec  00020a4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a72b  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003fc8  00000000  00000000  0003a957  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001150  00000000  00000000  0003e920  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f98  00000000  00000000  0003fa70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002510a  00000000  00000000  00040a08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001423c  00000000  00000000  00065b12  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cdfce  00000000  00000000  00079d4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00147d1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b2c  00000000  00000000  00147d98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b188 	.word	0x0800b188

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	0800b188 	.word	0x0800b188

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800042e:	f1a4 0401 	sub.w	r4, r4, #1
 8000432:	d1e9      	bne.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__aeabi_d2uiz>:
 8000a8c:	004a      	lsls	r2, r1, #1
 8000a8e:	d211      	bcs.n	8000ab4 <__aeabi_d2uiz+0x28>
 8000a90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a94:	d211      	bcs.n	8000aba <__aeabi_d2uiz+0x2e>
 8000a96:	d50d      	bpl.n	8000ab4 <__aeabi_d2uiz+0x28>
 8000a98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa0:	d40e      	bmi.n	8000ac0 <__aeabi_d2uiz+0x34>
 8000aa2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aaa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aae:	fa23 f002 	lsr.w	r0, r3, r2
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d102      	bne.n	8000ac6 <__aeabi_d2uiz+0x3a>
 8000ac0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac4:	4770      	bx	lr
 8000ac6:	f04f 0000 	mov.w	r0, #0
 8000aca:	4770      	bx	lr

08000acc <__aeabi_d2f>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad4:	bf24      	itt	cs
 8000ad6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ada:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ade:	d90d      	bls.n	8000afc <__aeabi_d2f+0x30>
 8000ae0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af4:	bf08      	it	eq
 8000af6:	f020 0001 	biceq.w	r0, r0, #1
 8000afa:	4770      	bx	lr
 8000afc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b00:	d121      	bne.n	8000b46 <__aeabi_d2f+0x7a>
 8000b02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b06:	bfbc      	itt	lt
 8000b08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	4770      	bxlt	lr
 8000b0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b16:	f1c2 0218 	rsb	r2, r2, #24
 8000b1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b22:	fa20 f002 	lsr.w	r0, r0, r2
 8000b26:	bf18      	it	ne
 8000b28:	f040 0001 	orrne.w	r0, r0, #1
 8000b2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b38:	ea40 000c 	orr.w	r0, r0, ip
 8000b3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b44:	e7cc      	b.n	8000ae0 <__aeabi_d2f+0x14>
 8000b46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b4a:	d107      	bne.n	8000b5c <__aeabi_d2f+0x90>
 8000b4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b50:	bf1e      	ittt	ne
 8000b52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b5a:	4770      	bxne	lr
 8000b5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b80:	f000 b972 	b.w	8000e68 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9e08      	ldr	r6, [sp, #32]
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	4688      	mov	r8, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d14b      	bne.n	8000c42 <__udivmoddi4+0xa6>
 8000baa:	428a      	cmp	r2, r1
 8000bac:	4615      	mov	r5, r2
 8000bae:	d967      	bls.n	8000c80 <__udivmoddi4+0xe4>
 8000bb0:	fab2 f282 	clz	r2, r2
 8000bb4:	b14a      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb6:	f1c2 0720 	rsb	r7, r2, #32
 8000bba:	fa01 f302 	lsl.w	r3, r1, r2
 8000bbe:	fa20 f707 	lsr.w	r7, r0, r7
 8000bc2:	4095      	lsls	r5, r2
 8000bc4:	ea47 0803 	orr.w	r8, r7, r3
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bd4:	fa1f fc85 	uxth.w	ip, r5
 8000bd8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bdc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000be0:	fb07 f10c 	mul.w	r1, r7, ip
 8000be4:	4299      	cmp	r1, r3
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x60>
 8000be8:	18eb      	adds	r3, r5, r3
 8000bea:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000bee:	f080 811b 	bcs.w	8000e28 <__udivmoddi4+0x28c>
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	f240 8118 	bls.w	8000e28 <__udivmoddi4+0x28c>
 8000bf8:	3f02      	subs	r7, #2
 8000bfa:	442b      	add	r3, r5
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c10:	45a4      	cmp	ip, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x8c>
 8000c14:	192c      	adds	r4, r5, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c1a:	f080 8107 	bcs.w	8000e2c <__udivmoddi4+0x290>
 8000c1e:	45a4      	cmp	ip, r4
 8000c20:	f240 8104 	bls.w	8000e2c <__udivmoddi4+0x290>
 8000c24:	3802      	subs	r0, #2
 8000c26:	442c      	add	r4, r5
 8000c28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c2c:	eba4 040c 	sub.w	r4, r4, ip
 8000c30:	2700      	movs	r7, #0
 8000c32:	b11e      	cbz	r6, 8000c3c <__udivmoddi4+0xa0>
 8000c34:	40d4      	lsrs	r4, r2
 8000c36:	2300      	movs	r3, #0
 8000c38:	e9c6 4300 	strd	r4, r3, [r6]
 8000c3c:	4639      	mov	r1, r7
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0xbe>
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	f000 80eb 	beq.w	8000e22 <__udivmoddi4+0x286>
 8000c4c:	2700      	movs	r7, #0
 8000c4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c52:	4638      	mov	r0, r7
 8000c54:	4639      	mov	r1, r7
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	fab3 f783 	clz	r7, r3
 8000c5e:	2f00      	cmp	r7, #0
 8000c60:	d147      	bne.n	8000cf2 <__udivmoddi4+0x156>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d302      	bcc.n	8000c6c <__udivmoddi4+0xd0>
 8000c66:	4282      	cmp	r2, r0
 8000c68:	f200 80fa 	bhi.w	8000e60 <__udivmoddi4+0x2c4>
 8000c6c:	1a84      	subs	r4, r0, r2
 8000c6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c72:	2001      	movs	r0, #1
 8000c74:	4698      	mov	r8, r3
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d0e0      	beq.n	8000c3c <__udivmoddi4+0xa0>
 8000c7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c7e:	e7dd      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000c80:	b902      	cbnz	r2, 8000c84 <__udivmoddi4+0xe8>
 8000c82:	deff      	udf	#255	; 0xff
 8000c84:	fab2 f282 	clz	r2, r2
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	f040 808f 	bne.w	8000dac <__udivmoddi4+0x210>
 8000c8e:	1b49      	subs	r1, r1, r5
 8000c90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c94:	fa1f f885 	uxth.w	r8, r5
 8000c98:	2701      	movs	r7, #1
 8000c9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c9e:	0c23      	lsrs	r3, r4, #16
 8000ca0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ca4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca8:	fb08 f10c 	mul.w	r1, r8, ip
 8000cac:	4299      	cmp	r1, r3
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x124>
 8000cb0:	18eb      	adds	r3, r5, r3
 8000cb2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x122>
 8000cb8:	4299      	cmp	r1, r3
 8000cba:	f200 80cd 	bhi.w	8000e58 <__udivmoddi4+0x2bc>
 8000cbe:	4684      	mov	ip, r0
 8000cc0:	1a59      	subs	r1, r3, r1
 8000cc2:	b2a3      	uxth	r3, r4
 8000cc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ccc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cd0:	fb08 f800 	mul.w	r8, r8, r0
 8000cd4:	45a0      	cmp	r8, r4
 8000cd6:	d907      	bls.n	8000ce8 <__udivmoddi4+0x14c>
 8000cd8:	192c      	adds	r4, r5, r4
 8000cda:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cde:	d202      	bcs.n	8000ce6 <__udivmoddi4+0x14a>
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	f200 80b6 	bhi.w	8000e52 <__udivmoddi4+0x2b6>
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	eba4 0408 	sub.w	r4, r4, r8
 8000cec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cf0:	e79f      	b.n	8000c32 <__udivmoddi4+0x96>
 8000cf2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cf6:	40bb      	lsls	r3, r7
 8000cf8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cfc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d00:	fa01 f407 	lsl.w	r4, r1, r7
 8000d04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d10:	4325      	orrs	r5, r4
 8000d12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d16:	0c2c      	lsrs	r4, r5, #16
 8000d18:	fb08 3319 	mls	r3, r8, r9, r3
 8000d1c:	fa1f fa8e 	uxth.w	sl, lr
 8000d20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d24:	fb09 f40a 	mul.w	r4, r9, sl
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d32:	d90b      	bls.n	8000d4c <__udivmoddi4+0x1b0>
 8000d34:	eb1e 0303 	adds.w	r3, lr, r3
 8000d38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d3c:	f080 8087 	bcs.w	8000e4e <__udivmoddi4+0x2b2>
 8000d40:	429c      	cmp	r4, r3
 8000d42:	f240 8084 	bls.w	8000e4e <__udivmoddi4+0x2b2>
 8000d46:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4a:	4473      	add	r3, lr
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	b2ad      	uxth	r5, r5
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d60:	45a2      	cmp	sl, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1da>
 8000d64:	eb1e 0404 	adds.w	r4, lr, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6c:	d26b      	bcs.n	8000e46 <__udivmoddi4+0x2aa>
 8000d6e:	45a2      	cmp	sl, r4
 8000d70:	d969      	bls.n	8000e46 <__udivmoddi4+0x2aa>
 8000d72:	3802      	subs	r0, #2
 8000d74:	4474      	add	r4, lr
 8000d76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d7e:	eba4 040a 	sub.w	r4, r4, sl
 8000d82:	454c      	cmp	r4, r9
 8000d84:	46c2      	mov	sl, r8
 8000d86:	464b      	mov	r3, r9
 8000d88:	d354      	bcc.n	8000e34 <__udivmoddi4+0x298>
 8000d8a:	d051      	beq.n	8000e30 <__udivmoddi4+0x294>
 8000d8c:	2e00      	cmp	r6, #0
 8000d8e:	d069      	beq.n	8000e64 <__udivmoddi4+0x2c8>
 8000d90:	ebb1 050a 	subs.w	r5, r1, sl
 8000d94:	eb64 0403 	sbc.w	r4, r4, r3
 8000d98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d9c:	40fd      	lsrs	r5, r7
 8000d9e:	40fc      	lsrs	r4, r7
 8000da0:	ea4c 0505 	orr.w	r5, ip, r5
 8000da4:	e9c6 5400 	strd	r5, r4, [r6]
 8000da8:	2700      	movs	r7, #0
 8000daa:	e747      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f703 	lsr.w	r7, r0, r3
 8000db4:	4095      	lsls	r5, r2
 8000db6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dba:	fa21 f303 	lsr.w	r3, r1, r3
 8000dbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc2:	4338      	orrs	r0, r7
 8000dc4:	0c01      	lsrs	r1, r0, #16
 8000dc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dca:	fa1f f885 	uxth.w	r8, r5
 8000dce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd6:	fb07 f308 	mul.w	r3, r7, r8
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	fa04 f402 	lsl.w	r4, r4, r2
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x256>
 8000de2:	1869      	adds	r1, r5, r1
 8000de4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000de8:	d22f      	bcs.n	8000e4a <__udivmoddi4+0x2ae>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d92d      	bls.n	8000e4a <__udivmoddi4+0x2ae>
 8000dee:	3f02      	subs	r7, #2
 8000df0:	4429      	add	r1, r5
 8000df2:	1acb      	subs	r3, r1, r3
 8000df4:	b281      	uxth	r1, r0
 8000df6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dfa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb00 f308 	mul.w	r3, r0, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	d907      	bls.n	8000e1a <__udivmoddi4+0x27e>
 8000e0a:	1869      	adds	r1, r5, r1
 8000e0c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e10:	d217      	bcs.n	8000e42 <__udivmoddi4+0x2a6>
 8000e12:	428b      	cmp	r3, r1
 8000e14:	d915      	bls.n	8000e42 <__udivmoddi4+0x2a6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	4429      	add	r1, r5
 8000e1a:	1ac9      	subs	r1, r1, r3
 8000e1c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e20:	e73b      	b.n	8000c9a <__udivmoddi4+0xfe>
 8000e22:	4637      	mov	r7, r6
 8000e24:	4630      	mov	r0, r6
 8000e26:	e709      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000e28:	4607      	mov	r7, r0
 8000e2a:	e6e7      	b.n	8000bfc <__udivmoddi4+0x60>
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	e6fb      	b.n	8000c28 <__udivmoddi4+0x8c>
 8000e30:	4541      	cmp	r1, r8
 8000e32:	d2ab      	bcs.n	8000d8c <__udivmoddi4+0x1f0>
 8000e34:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e38:	eb69 020e 	sbc.w	r2, r9, lr
 8000e3c:	3801      	subs	r0, #1
 8000e3e:	4613      	mov	r3, r2
 8000e40:	e7a4      	b.n	8000d8c <__udivmoddi4+0x1f0>
 8000e42:	4660      	mov	r0, ip
 8000e44:	e7e9      	b.n	8000e1a <__udivmoddi4+0x27e>
 8000e46:	4618      	mov	r0, r3
 8000e48:	e795      	b.n	8000d76 <__udivmoddi4+0x1da>
 8000e4a:	4667      	mov	r7, ip
 8000e4c:	e7d1      	b.n	8000df2 <__udivmoddi4+0x256>
 8000e4e:	4681      	mov	r9, r0
 8000e50:	e77c      	b.n	8000d4c <__udivmoddi4+0x1b0>
 8000e52:	3802      	subs	r0, #2
 8000e54:	442c      	add	r4, r5
 8000e56:	e747      	b.n	8000ce8 <__udivmoddi4+0x14c>
 8000e58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5c:	442b      	add	r3, r5
 8000e5e:	e72f      	b.n	8000cc0 <__udivmoddi4+0x124>
 8000e60:	4638      	mov	r0, r7
 8000e62:	e708      	b.n	8000c76 <__udivmoddi4+0xda>
 8000e64:	4637      	mov	r7, r6
 8000e66:	e6e9      	b.n	8000c3c <__udivmoddi4+0xa0>

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <FLASHER_WriteByte>:
static uint8_t FLASHER_Erase(uint32_t FirstSector, uint32_t NbOfSectors);
static uint32_t FLASHER_GetSector(uint32_t Address);
static uint32_t FLASHER_GetSectorSize(uint32_t Sector);

/* Public functions implementation ---------------------------------------------*/
static uint8_t FLASHER_WriteByte(uint8_t *ptr, uint32_t size, uint32_t address, uint32_t end) {
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b087      	sub	sp, #28
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	607a      	str	r2, [r7, #4]
 8000e78:	603b      	str	r3, [r7, #0]
    uint32_t *ptr32 = (uint32_t*) ptr;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	617b      	str	r3, [r7, #20]
    uint32_t errors = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]

    /* Unlock the Flash to enable the flash control register access *************/
    HAL_FLASH_Unlock();
 8000e82:	f002 fed3 	bl	8003c2c <HAL_FLASH_Unlock>

    /* Writing...... */
    while (size && address <= end) {
 8000e86:	e01b      	b.n	8000ec0 <FLASHER_WriteByte+0x54>
        errors += (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, *ptr32++) != HAL_OK);
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	1d1a      	adds	r2, r3, #4
 8000e8c:	617a      	str	r2, [r7, #20]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f04f 0400 	mov.w	r4, #0
 8000e94:	461a      	mov	r2, r3
 8000e96:	4623      	mov	r3, r4
 8000e98:	6879      	ldr	r1, [r7, #4]
 8000e9a:	2002      	movs	r0, #2
 8000e9c:	f002 fe72 	bl	8003b84 <HAL_FLASH_Program>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	bf14      	ite	ne
 8000ea6:	2301      	movne	r3, #1
 8000ea8:	2300      	moveq	r3, #0
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	461a      	mov	r2, r3
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]

        address += 4;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3304      	adds	r3, #4
 8000eb8:	607b      	str	r3, [r7, #4]
        size -= 4;
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	3b04      	subs	r3, #4
 8000ebe:	60bb      	str	r3, [r7, #8]
    while (size && address <= end) {
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d003      	beq.n	8000ece <FLASHER_WriteByte+0x62>
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	d9dc      	bls.n	8000e88 <FLASHER_WriteByte+0x1c>
    }

    /* Indicator */
    if (!errors) {
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d103      	bne.n	8000edc <FLASHER_WriteByte+0x70>
        LOG_StrLn("HAL_FLASH_Program = OK");
 8000ed4:	480c      	ldr	r0, [pc, #48]	; (8000f08 <FLASHER_WriteByte+0x9c>)
 8000ed6:	f008 fe49 	bl	8009b6c <LOG_StrLn>
 8000eda:	e008      	b.n	8000eee <FLASHER_WriteByte+0x82>
    } else {
        LOG_Str("HAL_FLASH_Program = ERROR:");
 8000edc:	480b      	ldr	r0, [pc, #44]	; (8000f0c <FLASHER_WriteByte+0xa0>)
 8000ede:	f008 fe2d 	bl	8009b3c <LOG_Str>
        LOG_Int(errors);
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f008 fdb1 	bl	8009a4c <LOG_Int>
        LOG_Enter();
 8000eea:	f008 fda3 	bl	8009a34 <LOG_Enter>
    }

    /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
    HAL_FLASH_Lock();
 8000eee:	f002 febf 	bl	8003c70 <HAL_FLASH_Lock>

    return (errors == 0);
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	bf0c      	ite	eq
 8000ef8:	2301      	moveq	r3, #1
 8000efa:	2300      	movne	r3, #0
 8000efc:	b2db      	uxtb	r3, r3
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	371c      	adds	r7, #28
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd90      	pop	{r4, r7, pc}
 8000f06:	bf00      	nop
 8000f08:	0800b1a0 	.word	0x0800b1a0
 8000f0c:	0800b1b8 	.word	0x0800b1b8

08000f10 <FLASHER_Erase>:

static uint8_t FLASHER_Erase(uint32_t FirstSector, uint32_t NbOfSectors) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08a      	sub	sp, #40	; 0x28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
    uint8_t ret;

    /* Fill EraseInit structure*/
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000f22:	2302      	movs	r3, #2
 8000f24:	623b      	str	r3, [r7, #32]
    EraseInitStruct.Sector = FirstSector;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = NbOfSectors;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	61fb      	str	r3, [r7, #28]

    /* Unlock the Flash to enable the flash control register access *************/
    HAL_FLASH_Unlock();
 8000f2e:	f002 fe7d 	bl	8003c2c <HAL_FLASH_Unlock>
    __HAL_FLASH_CLEAR_FLAG(
 8000f32:	4b2f      	ldr	r3, [pc, #188]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f34:	22f3      	movs	r2, #243	; 0xf3
 8000f36:	60da      	str	r2, [r3, #12]
            FLASH_FLAG_PGPERR |
            FLASH_FLAG_PGSERR
            );

    /* Erasing......... */
    ret = (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) == HAL_OK);
 8000f38:	f107 020c 	add.w	r2, r7, #12
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	4611      	mov	r1, r2
 8000f42:	4618      	mov	r0, r3
 8000f44:	f002 ffee 	bl	8003f24 <HAL_FLASHEx_Erase>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	bf0c      	ite	eq
 8000f4e:	2301      	moveq	r3, #1
 8000f50:	2300      	movne	r3, #0
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Handle error */
    if (!ret) {
 8000f58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d10b      	bne.n	8000f78 <FLASHER_Erase+0x68>
         HAL_FLASH_ERROR_PGP          0x00000004U    !< Programming Parallelism error
         HAL_FLASH_ERROR_PGA          0x00000008U    !< Programming Alignment error
         HAL_FLASH_ERROR_WRP          0x00000010U    !< Write protection error
         HAL_FLASH_ERROR_OPERATION    0x00000020U    !< Operation Error
         */
        LOG_Str("HAL_FLASHEx_Erase = ERROR:0x");
 8000f60:	4824      	ldr	r0, [pc, #144]	; (8000ff4 <FLASHER_Erase+0xe4>)
 8000f62:	f008 fdeb 	bl	8009b3c <LOG_Str>
        LOG_Hex32(HAL_FLASH_GetError());
 8000f66:	f002 fe93 	bl	8003c90 <HAL_FLASH_GetError>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f008 fdbb 	bl	8009ae8 <LOG_Hex32>
        LOG_Enter();
 8000f72:	f008 fd5f 	bl	8009a34 <LOG_Enter>
 8000f76:	e002      	b.n	8000f7e <FLASHER_Erase+0x6e>
    } else {
        LOG_StrLn("HAL_FLASHEx_Erase = OK");
 8000f78:	481f      	ldr	r0, [pc, #124]	; (8000ff8 <FLASHER_Erase+0xe8>)
 8000f7a:	f008 fdf7 	bl	8009b6c <LOG_StrLn>

    /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache,
     you have to make sure that these data are rewritten before they are accessed during code
     execution. If this cannot be done safely, it is recommended to flush the caches by setting the
     DCRST and ICRST bits in the FLASH_CR register. */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a1b      	ldr	r2, [pc, #108]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f88:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a18      	ldr	r2, [pc, #96]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000f94:	6013      	str	r3, [r2, #0]

    __HAL_FLASH_DATA_CACHE_RESET();
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a15      	ldr	r2, [pc, #84]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000f9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fa0:	6013      	str	r3, [r2, #0]
 8000fa2:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a12      	ldr	r2, [pc, #72]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fa8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000fac:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a0f      	ldr	r2, [pc, #60]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fb4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fb8:	6013      	str	r3, [r2, #0]
 8000fba:	4b0d      	ldr	r3, [pc, #52]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a0c      	ldr	r2, [pc, #48]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fc4:	6013      	str	r3, [r2, #0]

    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a09      	ldr	r2, [pc, #36]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fd0:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fd2:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a06      	ldr	r2, [pc, #24]	; (8000ff0 <FLASHER_Erase+0xe0>)
 8000fd8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fdc:	6013      	str	r3, [r2, #0]

    /* Lock the Flash to disable the flash control register access (recommended
     to protect the FLASH memory against possible unwanted operation) *********/
    HAL_FLASH_Lock();
 8000fde:	f002 fe47 	bl	8003c70 <HAL_FLASH_Lock>

    return ret;
 8000fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3728      	adds	r7, #40	; 0x28
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40023c00 	.word	0x40023c00
 8000ff4:	0800b1d4 	.word	0x0800b1d4
 8000ff8:	0800b1f4 	.word	0x0800b1f4

08000ffc <FLASHER_GetSector>:
/**
 * @brief  Gets the sector of a given address
 * @param  None
 * @retval The sector of a given address
 */
static uint32_t FLASHER_GetSector(uint32_t Address) {
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
    uint32_t sector = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	60fb      	str	r3, [r7, #12]

    if ((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0)) {
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4a56      	ldr	r2, [pc, #344]	; (8001164 <FLASHER_GetSector+0x168>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d806      	bhi.n	800101e <FLASHER_GetSector+0x22>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001016:	d302      	bcc.n	800101e <FLASHER_GetSector+0x22>
        sector = FLASH_SECTOR_0;
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	e09b      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1)) {
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a51      	ldr	r2, [pc, #324]	; (8001168 <FLASHER_GetSector+0x16c>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d806      	bhi.n	8001034 <FLASHER_GetSector+0x38>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a4e      	ldr	r2, [pc, #312]	; (8001164 <FLASHER_GetSector+0x168>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d902      	bls.n	8001034 <FLASHER_GetSector+0x38>
        sector = FLASH_SECTOR_1;
 800102e:	2301      	movs	r3, #1
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	e090      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2)) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4a4d      	ldr	r2, [pc, #308]	; (800116c <FLASHER_GetSector+0x170>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d806      	bhi.n	800104a <FLASHER_GetSector+0x4e>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4a4a      	ldr	r2, [pc, #296]	; (8001168 <FLASHER_GetSector+0x16c>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d902      	bls.n	800104a <FLASHER_GetSector+0x4e>
        sector = FLASH_SECTOR_2;
 8001044:	2302      	movs	r3, #2
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	e085      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3)) {
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a48      	ldr	r2, [pc, #288]	; (8001170 <FLASHER_GetSector+0x174>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d806      	bhi.n	8001060 <FLASHER_GetSector+0x64>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a45      	ldr	r2, [pc, #276]	; (800116c <FLASHER_GetSector+0x170>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d902      	bls.n	8001060 <FLASHER_GetSector+0x64>
        sector = FLASH_SECTOR_3;
 800105a:	2303      	movs	r3, #3
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	e07a      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4)) {
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	4a44      	ldr	r2, [pc, #272]	; (8001174 <FLASHER_GetSector+0x178>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d806      	bhi.n	8001076 <FLASHER_GetSector+0x7a>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4a41      	ldr	r2, [pc, #260]	; (8001170 <FLASHER_GetSector+0x174>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d902      	bls.n	8001076 <FLASHER_GetSector+0x7a>
        sector = FLASH_SECTOR_4;
 8001070:	2304      	movs	r3, #4
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	e06f      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5)) {
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a3f      	ldr	r2, [pc, #252]	; (8001178 <FLASHER_GetSector+0x17c>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d806      	bhi.n	800108c <FLASHER_GetSector+0x90>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a3c      	ldr	r2, [pc, #240]	; (8001174 <FLASHER_GetSector+0x178>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d902      	bls.n	800108c <FLASHER_GetSector+0x90>
        sector = FLASH_SECTOR_5;
 8001086:	2305      	movs	r3, #5
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	e064      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6)) {
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a3b      	ldr	r2, [pc, #236]	; (800117c <FLASHER_GetSector+0x180>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d806      	bhi.n	80010a2 <FLASHER_GetSector+0xa6>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a38      	ldr	r2, [pc, #224]	; (8001178 <FLASHER_GetSector+0x17c>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d902      	bls.n	80010a2 <FLASHER_GetSector+0xa6>
        sector = FLASH_SECTOR_6;
 800109c:	2306      	movs	r3, #6
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	e059      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_8) && (Address >= ADDR_FLASH_SECTOR_7)) {
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a36      	ldr	r2, [pc, #216]	; (8001180 <FLASHER_GetSector+0x184>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d806      	bhi.n	80010b8 <FLASHER_GetSector+0xbc>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a33      	ldr	r2, [pc, #204]	; (800117c <FLASHER_GetSector+0x180>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d902      	bls.n	80010b8 <FLASHER_GetSector+0xbc>
        sector = FLASH_SECTOR_7;
 80010b2:	2307      	movs	r3, #7
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	e04e      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_9) && (Address >= ADDR_FLASH_SECTOR_8)) {
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a32      	ldr	r2, [pc, #200]	; (8001184 <FLASHER_GetSector+0x188>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d806      	bhi.n	80010ce <FLASHER_GetSector+0xd2>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a2f      	ldr	r2, [pc, #188]	; (8001180 <FLASHER_GetSector+0x184>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d902      	bls.n	80010ce <FLASHER_GetSector+0xd2>
        sector = FLASH_SECTOR_8;
 80010c8:	2308      	movs	r3, #8
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	e043      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_10) && (Address >= ADDR_FLASH_SECTOR_9)) {
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a2d      	ldr	r2, [pc, #180]	; (8001188 <FLASHER_GetSector+0x18c>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d806      	bhi.n	80010e4 <FLASHER_GetSector+0xe8>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a2a      	ldr	r2, [pc, #168]	; (8001184 <FLASHER_GetSector+0x188>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d902      	bls.n	80010e4 <FLASHER_GetSector+0xe8>
        sector = FLASH_SECTOR_9;
 80010de:	2309      	movs	r3, #9
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	e038      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_11) && (Address >= ADDR_FLASH_SECTOR_10)) {
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4a29      	ldr	r2, [pc, #164]	; (800118c <FLASHER_GetSector+0x190>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d806      	bhi.n	80010fa <FLASHER_GetSector+0xfe>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a26      	ldr	r2, [pc, #152]	; (8001188 <FLASHER_GetSector+0x18c>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d902      	bls.n	80010fa <FLASHER_GetSector+0xfe>
        sector = FLASH_SECTOR_10;
 80010f4:	230a      	movs	r3, #10
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	e02d      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_12) && (Address >= ADDR_FLASH_SECTOR_11)) {
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 8001100:	d206      	bcs.n	8001110 <FLASHER_GetSector+0x114>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a21      	ldr	r2, [pc, #132]	; (800118c <FLASHER_GetSector+0x190>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d902      	bls.n	8001110 <FLASHER_GetSector+0x114>
        sector = FLASH_SECTOR_11;
 800110a:	230b      	movs	r3, #11
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	e022      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_13) && (Address >= ADDR_FLASH_SECTOR_12)) {
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a1f      	ldr	r2, [pc, #124]	; (8001190 <FLASHER_GetSector+0x194>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d806      	bhi.n	8001126 <FLASHER_GetSector+0x12a>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 800111e:	d302      	bcc.n	8001126 <FLASHER_GetSector+0x12a>
        sector = FLASH_SECTOR_12;
 8001120:	230c      	movs	r3, #12
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	e017      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_14) && (Address >= ADDR_FLASH_SECTOR_13)) {
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a1a      	ldr	r2, [pc, #104]	; (8001194 <FLASHER_GetSector+0x198>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d806      	bhi.n	800113c <FLASHER_GetSector+0x140>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a17      	ldr	r2, [pc, #92]	; (8001190 <FLASHER_GetSector+0x194>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d902      	bls.n	800113c <FLASHER_GetSector+0x140>
        sector = FLASH_SECTOR_13;
 8001136:	230d      	movs	r3, #13
 8001138:	60fb      	str	r3, [r7, #12]
 800113a:	e00c      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else if ((Address < ADDR_FLASH_SECTOR_15) && (Address >= ADDR_FLASH_SECTOR_14)) {
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4a16      	ldr	r2, [pc, #88]	; (8001198 <FLASHER_GetSector+0x19c>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d806      	bhi.n	8001152 <FLASHER_GetSector+0x156>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a13      	ldr	r2, [pc, #76]	; (8001194 <FLASHER_GetSector+0x198>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d902      	bls.n	8001152 <FLASHER_GetSector+0x156>
        sector = FLASH_SECTOR_14;
 800114c:	230e      	movs	r3, #14
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	e001      	b.n	8001156 <FLASHER_GetSector+0x15a>
    }
    else { /* (Address < FLASH_END_ADDR) && (Address >= ADDR_FLASH_SECTOR_14) */
        sector = FLASH_SECTOR_15;
 8001152:	230f      	movs	r3, #15
 8001154:	60fb      	str	r3, [r7, #12]
    }

    return sector;
 8001156:	68fb      	ldr	r3, [r7, #12]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3714      	adds	r7, #20
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	08003fff 	.word	0x08003fff
 8001168:	08007fff 	.word	0x08007fff
 800116c:	0800bfff 	.word	0x0800bfff
 8001170:	0800ffff 	.word	0x0800ffff
 8001174:	0801ffff 	.word	0x0801ffff
 8001178:	0803ffff 	.word	0x0803ffff
 800117c:	0805ffff 	.word	0x0805ffff
 8001180:	0807ffff 	.word	0x0807ffff
 8001184:	0809ffff 	.word	0x0809ffff
 8001188:	080bffff 	.word	0x080bffff
 800118c:	080dffff 	.word	0x080dffff
 8001190:	0811ffff 	.word	0x0811ffff
 8001194:	0813ffff 	.word	0x0813ffff
 8001198:	0815ffff 	.word	0x0815ffff

0800119c <FLASHER_EraseBkpArea>:
    }
    return sectorsize;
}

/* ============================================================= */
uint8_t FLASHER_EraseBkpArea(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
    uint32_t FirstSector = 0, NbOfSectors = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	2300      	movs	r3, #0
 80011a8:	603b      	str	r3, [r7, #0]

    /* Get the 1st sector to erase */
    FirstSector = FLASHER_GetSector(BKP_START_ADDR);
 80011aa:	480a      	ldr	r0, [pc, #40]	; (80011d4 <FLASHER_EraseBkpArea+0x38>)
 80011ac:	f7ff ff26 	bl	8000ffc <FLASHER_GetSector>
 80011b0:	6078      	str	r0, [r7, #4]
    /* Get the number of sector to erase from 1st sector*/
    NbOfSectors = FLASHER_GetSector(BKP_END_ADDR) - FirstSector + 1;
 80011b2:	4809      	ldr	r0, [pc, #36]	; (80011d8 <FLASHER_EraseBkpArea+0x3c>)
 80011b4:	f7ff ff22 	bl	8000ffc <FLASHER_GetSector>
 80011b8:	4602      	mov	r2, r0
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	3301      	adds	r3, #1
 80011c0:	603b      	str	r3, [r7, #0]
    // Erase
    return FLASHER_Erase(FirstSector, NbOfSectors);
 80011c2:	6839      	ldr	r1, [r7, #0]
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7ff fea3 	bl	8000f10 <FLASHER_Erase>
 80011ca:	4603      	mov	r3, r0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	080a0000 	.word	0x080a0000
 80011d8:	0811ffff 	.word	0x0811ffff

080011dc <FLASHER_EraseAppArea>:

uint8_t FLASHER_EraseAppArea(void) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
    uint32_t FirstSector = 0, NbOfSectors = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	2300      	movs	r3, #0
 80011e8:	603b      	str	r3, [r7, #0]

    /* Get the 1st sector to erase */
    FirstSector = FLASHER_GetSector(APP_START_ADDR);
 80011ea:	480a      	ldr	r0, [pc, #40]	; (8001214 <FLASHER_EraseAppArea+0x38>)
 80011ec:	f7ff ff06 	bl	8000ffc <FLASHER_GetSector>
 80011f0:	6078      	str	r0, [r7, #4]
    /* Get the number of sector to erase from 1st sector*/
    NbOfSectors = FLASHER_GetSector(APP_END_ADDR) - FirstSector + 1;
 80011f2:	4809      	ldr	r0, [pc, #36]	; (8001218 <FLASHER_EraseAppArea+0x3c>)
 80011f4:	f7ff ff02 	bl	8000ffc <FLASHER_GetSector>
 80011f8:	4602      	mov	r2, r0
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	3301      	adds	r3, #1
 8001200:	603b      	str	r3, [r7, #0]
    // Erase
    return FLASHER_Erase(FirstSector, NbOfSectors);
 8001202:	6839      	ldr	r1, [r7, #0]
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff fe83 	bl	8000f10 <FLASHER_Erase>
 800120a:	4603      	mov	r3, r0
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	08020000 	.word	0x08020000
 8001218:	0809ffff 	.word	0x0809ffff

0800121c <FLASHER_WriteBkpArea>:

uint8_t FLASHER_WriteBkpArea(uint8_t *ptr, uint32_t size, uint32_t offset) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
    uint32_t address = BKP_START_ADDR + offset;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800122e:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
 8001232:	617b      	str	r3, [r7, #20]

    return FLASHER_WriteByte(ptr, size, address, BKP_END_ADDR);
 8001234:	4b05      	ldr	r3, [pc, #20]	; (800124c <FLASHER_WriteBkpArea+0x30>)
 8001236:	697a      	ldr	r2, [r7, #20]
 8001238:	68b9      	ldr	r1, [r7, #8]
 800123a:	68f8      	ldr	r0, [r7, #12]
 800123c:	f7ff fe16 	bl	8000e6c <FLASHER_WriteByte>
 8001240:	4603      	mov	r3, r0
}
 8001242:	4618      	mov	r0, r3
 8001244:	3718      	adds	r7, #24
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	0811ffff 	.word	0x0811ffff

08001250 <FLASHER_WriteAppArea>:

uint8_t FLASHER_WriteAppArea(uint8_t *ptr, uint32_t size, uint32_t offset) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
    uint32_t address = APP_START_ADDR + offset;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001262:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001266:	617b      	str	r3, [r7, #20]

    return FLASHER_WriteByte(ptr, size, address, APP_END_ADDR);
 8001268:	4b05      	ldr	r3, [pc, #20]	; (8001280 <FLASHER_WriteAppArea+0x30>)
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	68b9      	ldr	r1, [r7, #8]
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f7ff fdfc 	bl	8000e6c <FLASHER_WriteByte>
 8001274:	4603      	mov	r3, r0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	0809ffff 	.word	0x0809ffff

08001284 <FLASHER_BackupApp>:

uint8_t FLASHER_BackupApp(void) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
    uint8_t ret;
    uint8_t *ptr = (uint8_t*) APP_START_ADDR;
 800128a:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <FLASHER_BackupApp+0x34>)
 800128c:	603b      	str	r3, [r7, #0]

    ret = FLASHER_EraseBkpArea();
 800128e:	f7ff ff85 	bl	800119c <FLASHER_EraseBkpArea>
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]

    if (ret) {
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d007      	beq.n	80012ac <FLASHER_BackupApp+0x28>
        ret = FLASHER_WriteBkpArea(ptr, APP_MAX_SIZE, 0);
 800129c:	2200      	movs	r2, #0
 800129e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80012a2:	6838      	ldr	r0, [r7, #0]
 80012a4:	f7ff ffba 	bl	800121c <FLASHER_WriteBkpArea>
 80012a8:	4603      	mov	r3, r0
 80012aa:	71fb      	strb	r3, [r7, #7]
    }

    return ret;
 80012ac:	79fb      	ldrb	r3, [r7, #7]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	08020000 	.word	0x08020000

080012bc <FLASHER_RestoreApp>:

uint8_t FLASHER_RestoreApp(void) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
    uint8_t ret;
    uint8_t *ptr = (uint8_t*) BKP_START_ADDR;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <FLASHER_RestoreApp+0x34>)
 80012c4:	603b      	str	r3, [r7, #0]

    ret = FLASHER_EraseAppArea();
 80012c6:	f7ff ff89 	bl	80011dc <FLASHER_EraseAppArea>
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]

    if (ret) {
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d007      	beq.n	80012e4 <FLASHER_RestoreApp+0x28>
        ret = FLASHER_WriteAppArea(ptr, APP_MAX_SIZE, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80012da:	6838      	ldr	r0, [r7, #0]
 80012dc:	f7ff ffb8 	bl	8001250 <FLASHER_WriteAppArea>
 80012e0:	4603      	mov	r3, r0
 80012e2:	71fb      	strb	r3, [r7, #7]
    }

    return ret;
 80012e4:	79fb      	ldrb	r3, [r7, #7]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	080a0000 	.word	0x080a0000

080012f4 <FOTA_BearerInitialize>:
extern I2C_HandleTypeDef hi2c2;
extern UART_HandleTypeDef huart1;
//DMA_HandleTypeDef hdma_usart1_rx;

/* Public functions implementation --------------------------------------------*/
SIMCOM_RESULT FOTA_BearerInitialize(void) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b0a4      	sub	sp, #144	; 0x90
 80012f8:	af00      	add	r7, sp, #0
    SIMCOM_RESULT p;
    at_sapbr_t getBEARER, setBEARER = {
 80012fa:	4a16      	ldr	r2, [pc, #88]	; (8001354 <FOTA_BearerInitialize+0x60>)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4611      	mov	r1, r2
 8001300:	2244      	movs	r2, #68	; 0x44
 8001302:	4618      	mov	r0, r3
 8001304:	f009 fa53 	bl	800a7ae <memcpy>
                    .password = NET_CON_PASSWORD,
            },
    };

    // BEARER attach
    p = AT_BearerSettings(ATW, &setBEARER);
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	4619      	mov	r1, r3
 800130c:	2000      	movs	r0, #0
 800130e:	f007 feab 	bl	8009068 <AT_BearerSettings>
 8001312:	4603      	mov	r3, r0
 8001314:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

    // BEARER init
    if (p > 0) {
 8001318:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800131c:	2b00      	cmp	r3, #0
 800131e:	dd08      	ble.n	8001332 <FOTA_BearerInitialize+0x3e>
        p = AT_BearerSettings(ATR, &getBEARER);
 8001320:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001324:	4619      	mov	r1, r3
 8001326:	2001      	movs	r0, #1
 8001328:	f007 fe9e 	bl	8009068 <AT_BearerSettings>
 800132c:	4603      	mov	r3, r0
 800132e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    }

    if (p > 0 && getBEARER.status != SAPBR_CONNECTED) {
 8001332:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8001336:	2b00      	cmp	r3, #0
 8001338:	dd05      	ble.n	8001346 <FOTA_BearerInitialize+0x52>
 800133a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800133c:	2b01      	cmp	r3, #1
 800133e:	d002      	beq.n	8001346 <FOTA_BearerInitialize+0x52>
        p = SIM_RESULT_ERROR;
 8001340:	2300      	movs	r3, #0
 8001342:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    }

    return p;
 8001346:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
}
 800134a:	4618      	mov	r0, r3
 800134c:	3790      	adds	r7, #144	; 0x90
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	0800b20c 	.word	0x0800b20c

08001358 <FOTA_GetChecksum>:

SIMCOM_RESULT FOTA_GetChecksum(at_ftp_t *setFTP, uint32_t *checksum) {
 8001358:	b5b0      	push	{r4, r5, r7, lr}
 800135a:	b088      	sub	sp, #32
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
    SIMCOM_RESULT p;
    AT_FTP_STATE state;
    at_ftpget_t setFTPGET;

    // Set Default Parameter
    setFTP->id = 1;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2201      	movs	r2, #1
 8001366:	601a      	str	r2, [r3, #0]
    setFTP->size = 0;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2200      	movs	r2, #0
 800136c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    strcpy(setFTP->server, NET_FTP_SERVER);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3304      	adds	r3, #4
 8001374:	4a3f      	ldr	r2, [pc, #252]	; (8001474 <FOTA_GetChecksum+0x11c>)
 8001376:	461c      	mov	r4, r3
 8001378:	4615      	mov	r5, r2
 800137a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137c:	6020      	str	r0, [r4, #0]
 800137e:	6061      	str	r1, [r4, #4]
 8001380:	60a2      	str	r2, [r4, #8]
 8001382:	60e3      	str	r3, [r4, #12]
 8001384:	6828      	ldr	r0, [r5, #0]
 8001386:	6120      	str	r0, [r4, #16]
 8001388:	88ab      	ldrh	r3, [r5, #4]
 800138a:	79aa      	ldrb	r2, [r5, #6]
 800138c:	82a3      	strh	r3, [r4, #20]
 800138e:	4613      	mov	r3, r2
 8001390:	75a3      	strb	r3, [r4, #22]
    strcpy(setFTP->username, NET_FTP_USERNAME);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	3322      	adds	r3, #34	; 0x22
 8001396:	4a38      	ldr	r2, [pc, #224]	; (8001478 <FOTA_GetChecksum+0x120>)
 8001398:	461d      	mov	r5, r3
 800139a:	4614      	mov	r4, r2
 800139c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800139e:	6028      	str	r0, [r5, #0]
 80013a0:	6069      	str	r1, [r5, #4]
 80013a2:	60aa      	str	r2, [r5, #8]
 80013a4:	60eb      	str	r3, [r5, #12]
 80013a6:	cc03      	ldmia	r4!, {r0, r1}
 80013a8:	6128      	str	r0, [r5, #16]
 80013aa:	6169      	str	r1, [r5, #20]
    strcpy(setFTP->password, NET_FTP_PASSWORD);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3340      	adds	r3, #64	; 0x40
 80013b0:	4932      	ldr	r1, [pc, #200]	; (800147c <FOTA_GetChecksum+0x124>)
 80013b2:	461a      	mov	r2, r3
 80013b4:	460b      	mov	r3, r1
 80013b6:	cb03      	ldmia	r3!, {r0, r1}
 80013b8:	6010      	str	r0, [r2, #0]
 80013ba:	6051      	str	r1, [r2, #4]
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	8113      	strh	r3, [r2, #8]
    sprintf(setFTP->file, "%s.crc", setFTP->version);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f103 0068 	add.w	r0, r3, #104	; 0x68
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	337c      	adds	r3, #124	; 0x7c
 80013ca:	461a      	mov	r2, r3
 80013cc:	492c      	ldr	r1, [pc, #176]	; (8001480 <FOTA_GetChecksum+0x128>)
 80013ce:	f009 fa01 	bl	800a7d4 <siprintf>

    // FTP Init
    p = AT_FtpInitialize(setFTP);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f007 fcb8 	bl	8008d48 <AT_FtpInitialize>
 80013d8:	4603      	mov	r3, r0
 80013da:	77fb      	strb	r3, [r7, #31]

    // Open FTP Session
    if (p > 0) {
 80013dc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	dd08      	ble.n	80013f6 <FOTA_GetChecksum+0x9e>
        setFTPGET.mode = FTPGET_OPEN;
 80013e4:	2301      	movs	r3, #1
 80013e6:	60bb      	str	r3, [r7, #8]
        p = AT_FtpDownload(&setFTPGET);
 80013e8:	f107 0308 	add.w	r3, r7, #8
 80013ec:	4618      	mov	r0, r3
 80013ee:	f007 fd7b 	bl	8008ee8 <AT_FtpDownload>
 80013f2:	4603      	mov	r3, r0
 80013f4:	77fb      	strb	r3, [r7, #31]
    }

    // Read FTP File
    if (p > 0 && setFTPGET.response == FTP_READY) {
 80013f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dd24      	ble.n	8001448 <FOTA_GetChecksum+0xf0>
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d121      	bne.n	8001448 <FOTA_GetChecksum+0xf0>
        // Initiate Download
        setFTPGET.mode = FTPGET_READ;
 8001404:	2302      	movs	r3, #2
 8001406:	60bb      	str	r3, [r7, #8]
        setFTPGET.reqlength = 8;
 8001408:	2308      	movs	r3, #8
 800140a:	823b      	strh	r3, [r7, #16]
        p = AT_FtpDownload(&setFTPGET);
 800140c:	f107 0308 	add.w	r3, r7, #8
 8001410:	4618      	mov	r0, r3
 8001412:	f007 fd69 	bl	8008ee8 <AT_FtpDownload>
 8001416:	4603      	mov	r3, r0
 8001418:	77fb      	strb	r3, [r7, #31]

        if (p > 0) {
 800141a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800141e:	2b00      	cmp	r3, #0
 8001420:	dd12      	ble.n	8001448 <FOTA_GetChecksum+0xf0>
            // Copy to Buffer
            *checksum = strtoul(setFTPGET.ptr, (char**) NULL, 16);
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	2210      	movs	r2, #16
 8001426:	2100      	movs	r1, #0
 8001428:	4618      	mov	r0, r3
 800142a:	f009 fa99 	bl	800a960 <strtoul>
 800142e:	4602      	mov	r2, r0
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	601a      	str	r2, [r3, #0]

            // Indicator
            LOG_Str("FOTA:ChecksumOrigin = ");
 8001434:	4813      	ldr	r0, [pc, #76]	; (8001484 <FOTA_GetChecksum+0x12c>)
 8001436:	f008 fb81 	bl	8009b3c <LOG_Str>
            LOG_Hex32(*checksum);
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4618      	mov	r0, r3
 8001440:	f008 fb52 	bl	8009ae8 <LOG_Hex32>
            LOG_Enter();
 8001444:	f008 faf6 	bl	8009a34 <LOG_Enter>
        }
    }

    // Check state
    AT_FtpCurrentState(&state);
 8001448:	f107 0318 	add.w	r3, r7, #24
 800144c:	4618      	mov	r0, r3
 800144e:	f007 fdf9 	bl	8009044 <AT_FtpCurrentState>
    if (state == FTP_STATE_ESTABLISHED) {
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d106      	bne.n	8001466 <FOTA_GetChecksum+0x10e>
        // Close session
        Simcom_Command("AT+FTPQUIT\r", NULL, 500, 0);
 8001458:	2300      	movs	r3, #0
 800145a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800145e:	2100      	movs	r1, #0
 8001460:	4809      	ldr	r0, [pc, #36]	; (8001488 <FOTA_GetChecksum+0x130>)
 8001462:	f008 ff55 	bl	800a310 <Simcom_Command>
    }

    return p;
 8001466:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800146a:	4618      	mov	r0, r3
 800146c:	3720      	adds	r7, #32
 800146e:	46bd      	mov	sp, r7
 8001470:	bdb0      	pop	{r4, r5, r7, pc}
 8001472:	bf00      	nop
 8001474:	0800b250 	.word	0x0800b250
 8001478:	0800b268 	.word	0x0800b268
 800147c:	0800b280 	.word	0x0800b280
 8001480:	0800b28c 	.word	0x0800b28c
 8001484:	0800b294 	.word	0x0800b294
 8001488:	0800b2ac 	.word	0x0800b2ac

0800148c <FOTA_DownloadAndInstall>:

SIMCOM_RESULT FOTA_DownloadAndInstall(at_ftp_t *setFTP, uint32_t *len) {
 800148c:	b5b0      	push	{r4, r5, r7, lr}
 800148e:	b08a      	sub	sp, #40	; 0x28
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	6039      	str	r1, [r7, #0]
    uint32_t timer;
    AT_FTP_STATE state;
    at_ftpget_t setFTPGET;

    // Set Default Parameter
    setFTP->id = 1;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2201      	movs	r2, #1
 800149a:	601a      	str	r2, [r3, #0]
    setFTP->size = 0;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    strcpy(setFTP->server, NET_FTP_SERVER);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	3304      	adds	r3, #4
 80014a8:	4a70      	ldr	r2, [pc, #448]	; (800166c <FOTA_DownloadAndInstall+0x1e0>)
 80014aa:	461c      	mov	r4, r3
 80014ac:	4615      	mov	r5, r2
 80014ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014b0:	6020      	str	r0, [r4, #0]
 80014b2:	6061      	str	r1, [r4, #4]
 80014b4:	60a2      	str	r2, [r4, #8]
 80014b6:	60e3      	str	r3, [r4, #12]
 80014b8:	6828      	ldr	r0, [r5, #0]
 80014ba:	6120      	str	r0, [r4, #16]
 80014bc:	88ab      	ldrh	r3, [r5, #4]
 80014be:	79aa      	ldrb	r2, [r5, #6]
 80014c0:	82a3      	strh	r3, [r4, #20]
 80014c2:	4613      	mov	r3, r2
 80014c4:	75a3      	strb	r3, [r4, #22]
    strcpy(setFTP->username, NET_FTP_USERNAME);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	3322      	adds	r3, #34	; 0x22
 80014ca:	4a69      	ldr	r2, [pc, #420]	; (8001670 <FOTA_DownloadAndInstall+0x1e4>)
 80014cc:	461d      	mov	r5, r3
 80014ce:	4614      	mov	r4, r2
 80014d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014d2:	6028      	str	r0, [r5, #0]
 80014d4:	6069      	str	r1, [r5, #4]
 80014d6:	60aa      	str	r2, [r5, #8]
 80014d8:	60eb      	str	r3, [r5, #12]
 80014da:	cc03      	ldmia	r4!, {r0, r1}
 80014dc:	6128      	str	r0, [r5, #16]
 80014de:	6169      	str	r1, [r5, #20]
    strcpy(setFTP->password, NET_FTP_PASSWORD);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3340      	adds	r3, #64	; 0x40
 80014e4:	4963      	ldr	r1, [pc, #396]	; (8001674 <FOTA_DownloadAndInstall+0x1e8>)
 80014e6:	461a      	mov	r2, r3
 80014e8:	460b      	mov	r3, r1
 80014ea:	cb03      	ldmia	r3!, {r0, r1}
 80014ec:	6010      	str	r0, [r2, #0]
 80014ee:	6051      	str	r1, [r2, #4]
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	8113      	strh	r3, [r2, #8]
    sprintf(setFTP->file, "%s.bin", setFTP->version);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f103 0068 	add.w	r0, r3, #104	; 0x68
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	337c      	adds	r3, #124	; 0x7c
 80014fe:	461a      	mov	r2, r3
 8001500:	495d      	ldr	r1, [pc, #372]	; (8001678 <FOTA_DownloadAndInstall+0x1ec>)
 8001502:	f009 f967 	bl	800a7d4 <siprintf>

    // FTP Init
    p = AT_FtpInitialize(setFTP);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f007 fc1e 	bl	8008d48 <AT_FtpInitialize>
 800150c:	4603      	mov	r3, r0
 800150e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Get file size
    if (p > 0) {
 8001512:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001516:	2b00      	cmp	r3, #0
 8001518:	dd05      	ble.n	8001526 <FOTA_DownloadAndInstall+0x9a>
        p = AT_FtpFileSize(setFTP);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f007 fc86 	bl	8008e2c <AT_FtpFileSize>
 8001520:	4603      	mov	r3, r0
 8001522:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    // Open FTP Session
    if (p > 0 && setFTP->size) {
 8001526:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800152a:	2b00      	cmp	r3, #0
 800152c:	dd0e      	ble.n	800154c <FOTA_DownloadAndInstall+0xc0>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001534:	2b00      	cmp	r3, #0
 8001536:	d009      	beq.n	800154c <FOTA_DownloadAndInstall+0xc0>
        setFTPGET.mode = FTPGET_OPEN;
 8001538:	2301      	movs	r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
        p = AT_FtpDownload(&setFTPGET);
 800153c:	f107 030c 	add.w	r3, r7, #12
 8001540:	4618      	mov	r0, r3
 8001542:	f007 fcd1 	bl	8008ee8 <AT_FtpDownload>
 8001546:	4603      	mov	r3, r0
 8001548:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    // Read FTP File
    if (p > 0 && setFTPGET.response == FTP_READY) {
 800154c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001550:	2b00      	cmp	r3, #0
 8001552:	dd75      	ble.n	8001640 <FOTA_DownloadAndInstall+0x1b4>
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d172      	bne.n	8001640 <FOTA_DownloadAndInstall+0x1b4>
        // Prepare, start timer
        LOG_StrLn("FOTA:Start");
 800155a:	4848      	ldr	r0, [pc, #288]	; (800167c <FOTA_DownloadAndInstall+0x1f0>)
 800155c:	f008 fb06 	bl	8009b6c <LOG_StrLn>
        timer = _GetTickMS();
 8001560:	f009 f896 	bl	800a690 <_GetTickMS>
 8001564:	6238      	str	r0, [r7, #32]

        // Erase APP area
        FLASHER_EraseAppArea();
 8001566:	f7ff fe39 	bl	80011dc <FLASHER_EraseAppArea>

        // Copy chunk by chunk
        setFTPGET.mode = FTPGET_READ;
 800156a:	2302      	movs	r3, #2
 800156c:	60fb      	str	r3, [r7, #12]
        setFTPGET.reqlength = 1376;
 800156e:	f44f 63ac 	mov.w	r3, #1376	; 0x560
 8001572:	82bb      	strh	r3, [r7, #20]
        do {
            // Initiate Download
            p = AT_FtpDownload(&setFTPGET);
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	4618      	mov	r0, r3
 800157a:	f007 fcb5 	bl	8008ee8 <AT_FtpDownload>
 800157e:	4603      	mov	r3, r0
 8001580:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            if (p > 0 && setFTPGET.cnflength) {
 8001584:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001588:	2b00      	cmp	r3, #0
 800158a:	dd34      	ble.n	80015f6 <FOTA_DownloadAndInstall+0x16a>
 800158c:	8afb      	ldrh	r3, [r7, #22]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d031      	beq.n	80015f6 <FOTA_DownloadAndInstall+0x16a>
                // Copy to Buffer
                FLASHER_WriteAppArea((uint8_t*) setFTPGET.ptr, setFTPGET.cnflength, *len);
 8001592:	69b8      	ldr	r0, [r7, #24]
 8001594:	8afb      	ldrh	r3, [r7, #22]
 8001596:	4619      	mov	r1, r3
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	461a      	mov	r2, r3
 800159e:	f7ff fe57 	bl	8001250 <FLASHER_WriteAppArea>
                *len += setFTPGET.cnflength;
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	8afa      	ldrh	r2, [r7, #22]
 80015a8:	441a      	add	r2, r3
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	601a      	str	r2, [r3, #0]

                // Indicator
                _LedToggle();
 80015ae:	f009 f889 	bl	800a6c4 <_LedToggle>
                LOG_Str("FOTA:Progress = ");
 80015b2:	4833      	ldr	r0, [pc, #204]	; (8001680 <FOTA_DownloadAndInstall+0x1f4>)
 80015b4:	f008 fac2 	bl	8009b3c <LOG_Str>
                LOG_Int(*len);
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4618      	mov	r0, r3
 80015be:	f008 fa45 	bl	8009a4c <LOG_Int>
                LOG_Str(" Bytes (");
 80015c2:	4830      	ldr	r0, [pc, #192]	; (8001684 <FOTA_DownloadAndInstall+0x1f8>)
 80015c4:	f008 faba 	bl	8009b3c <LOG_Str>
                LOG_Int(*len * 100 / setFTP->size);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2264      	movs	r2, #100	; 0x64
 80015ce:	fb02 f203 	mul.w	r2, r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015dc:	4618      	mov	r0, r3
 80015de:	f008 fa35 	bl	8009a4c <LOG_Int>
                LOG_StrLn("%)");
 80015e2:	4829      	ldr	r0, [pc, #164]	; (8001688 <FOTA_DownloadAndInstall+0x1fc>)
 80015e4:	f008 fac2 	bl	8009b6c <LOG_StrLn>
            } else {
                break;
            }
        } while (*len < setFTP->size);
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d3be      	bcc.n	8001574 <FOTA_DownloadAndInstall+0xe8>

        // Check, stop timer
        if (*len && *len == setFTP->size) {
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d01a      	beq.n	8001634 <FOTA_DownloadAndInstall+0x1a8>
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001608:	429a      	cmp	r2, r3
 800160a:	d113      	bne.n	8001634 <FOTA_DownloadAndInstall+0x1a8>
            /* Glue size information to image */
            FLASHER_WriteAppArea((uint8_t*) len, sizeof(uint32_t), SIZE_OFFSET);
 800160c:	4a1f      	ldr	r2, [pc, #124]	; (800168c <FOTA_DownloadAndInstall+0x200>)
 800160e:	2104      	movs	r1, #4
 8001610:	6838      	ldr	r0, [r7, #0]
 8001612:	f7ff fe1d 	bl	8001250 <FLASHER_WriteAppArea>

            LOG_Str("FOTA:End = ");
 8001616:	481e      	ldr	r0, [pc, #120]	; (8001690 <FOTA_DownloadAndInstall+0x204>)
 8001618:	f008 fa90 	bl	8009b3c <LOG_Str>
            LOG_Int(_GetTickMS() - timer);
 800161c:	f009 f838 	bl	800a690 <_GetTickMS>
 8001620:	4602      	mov	r2, r0
 8001622:	6a3b      	ldr	r3, [r7, #32]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	4618      	mov	r0, r3
 8001628:	f008 fa10 	bl	8009a4c <LOG_Int>
            LOG_StrLn("ms");
 800162c:	4819      	ldr	r0, [pc, #100]	; (8001694 <FOTA_DownloadAndInstall+0x208>)
 800162e:	f008 fa9d 	bl	8009b6c <LOG_StrLn>
 8001632:	e005      	b.n	8001640 <FOTA_DownloadAndInstall+0x1b4>
        } else {
            LOG_StrLn("FOTA:Failed");
 8001634:	4818      	ldr	r0, [pc, #96]	; (8001698 <FOTA_DownloadAndInstall+0x20c>)
 8001636:	f008 fa99 	bl	8009b6c <LOG_StrLn>
            p = SIM_RESULT_ERROR;
 800163a:	2300      	movs	r3, #0
 800163c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    // Check state
    AT_FtpCurrentState(&state);
 8001640:	f107 031c 	add.w	r3, r7, #28
 8001644:	4618      	mov	r0, r3
 8001646:	f007 fcfd 	bl	8009044 <AT_FtpCurrentState>
    if (state == FTP_STATE_ESTABLISHED) {
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d106      	bne.n	800165e <FOTA_DownloadAndInstall+0x1d2>
        // Close session
        Simcom_Command("AT+FTPQUIT\r", NULL, 500, 0);
 8001650:	2300      	movs	r3, #0
 8001652:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001656:	2100      	movs	r1, #0
 8001658:	4810      	ldr	r0, [pc, #64]	; (800169c <FOTA_DownloadAndInstall+0x210>)
 800165a:	f008 fe59 	bl	800a310 <Simcom_Command>
    }

    return p;
 800165e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001662:	4618      	mov	r0, r3
 8001664:	3728      	adds	r7, #40	; 0x28
 8001666:	46bd      	mov	sp, r7
 8001668:	bdb0      	pop	{r4, r5, r7, pc}
 800166a:	bf00      	nop
 800166c:	0800b250 	.word	0x0800b250
 8001670:	0800b268 	.word	0x0800b268
 8001674:	0800b280 	.word	0x0800b280
 8001678:	0800b2b8 	.word	0x0800b2b8
 800167c:	0800b2c0 	.word	0x0800b2c0
 8001680:	0800b2cc 	.word	0x0800b2cc
 8001684:	0800b2e0 	.word	0x0800b2e0
 8001688:	0800b2ec 	.word	0x0800b2ec
 800168c:	0007fffc 	.word	0x0007fffc
 8001690:	0800b2f0 	.word	0x0800b2f0
 8001694:	0800b2fc 	.word	0x0800b2fc
 8001698:	0800b300 	.word	0x0800b300
 800169c:	0800b2ac 	.word	0x0800b2ac

080016a0 <FOTA_CompareChecksum>:

uint8_t FOTA_CompareChecksum(uint32_t checksum, uint32_t len, uint32_t address) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
    uint32_t crc = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	613b      	str	r3, [r7, #16]
    uint8_t *addr = (uint8_t*) address;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	617b      	str	r3, [r7, #20]

    // Calculate CRC
    crc = CRC_Calculate8(addr, len, 1);
 80016b4:	2201      	movs	r2, #1
 80016b6:	68b9      	ldr	r1, [r7, #8]
 80016b8:	6978      	ldr	r0, [r7, #20]
 80016ba:	f008 f8a9 	bl	8009810 <CRC_Calculate8>
 80016be:	4603      	mov	r3, r0
 80016c0:	613b      	str	r3, [r7, #16]

    // Indicator
    LOG_Str("FOTA:Checksum = ");
 80016c2:	4816      	ldr	r0, [pc, #88]	; (800171c <FOTA_CompareChecksum+0x7c>)
 80016c4:	f008 fa3a 	bl	8009b3c <LOG_Str>
    if (crc == checksum) {
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d10a      	bne.n	80016e6 <FOTA_CompareChecksum+0x46>
        LOG_StrLn("MATCH");
 80016d0:	4813      	ldr	r0, [pc, #76]	; (8001720 <FOTA_CompareChecksum+0x80>)
 80016d2:	f008 fa4b 	bl	8009b6c <LOG_StrLn>
        /* Glue checksum information to image */
        FLASHER_WriteAppArea((uint8_t*) &crc, sizeof(uint32_t), CHECKSUM_OFFSET);
 80016d6:	f107 0310 	add.w	r3, r7, #16
 80016da:	4a12      	ldr	r2, [pc, #72]	; (8001724 <FOTA_CompareChecksum+0x84>)
 80016dc:	2104      	movs	r1, #4
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fdb6 	bl	8001250 <FLASHER_WriteAppArea>
 80016e4:	e00e      	b.n	8001704 <FOTA_CompareChecksum+0x64>
    } else {
        LOG_StrLn("NOT MATCH");
 80016e6:	4810      	ldr	r0, [pc, #64]	; (8001728 <FOTA_CompareChecksum+0x88>)
 80016e8:	f008 fa40 	bl	8009b6c <LOG_StrLn>
        LOG_Hex32(checksum);
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	f008 f9fb 	bl	8009ae8 <LOG_Hex32>
        LOG_Str(" != ");
 80016f2:	480e      	ldr	r0, [pc, #56]	; (800172c <FOTA_CompareChecksum+0x8c>)
 80016f4:	f008 fa22 	bl	8009b3c <LOG_Str>
        LOG_Hex32(crc);
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f008 f9f4 	bl	8009ae8 <LOG_Hex32>
        LOG_Enter();
 8001700:	f008 f998 	bl	8009a34 <LOG_Enter>
    }

    return (crc == checksum);
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	68fa      	ldr	r2, [r7, #12]
 8001708:	429a      	cmp	r2, r3
 800170a:	bf0c      	ite	eq
 800170c:	2301      	moveq	r3, #1
 800170e:	2300      	movne	r3, #0
 8001710:	b2db      	uxtb	r3, r3
}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	0800b30c 	.word	0x0800b30c
 8001720:	0800b320 	.word	0x0800b320
 8001724:	0007fff8 	.word	0x0007fff8
 8001728:	0800b328 	.word	0x0800b328
 800172c:	0800b334 	.word	0x0800b334

08001730 <FOTA_Reboot>:

void FOTA_Reboot(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
    /* Clear backup area */
    FLASHER_EraseBkpArea();
 8001734:	f7ff fd32 	bl	800119c <FLASHER_EraseBkpArea>
    /* Reset DFU flag */
    EEPROM_FlagDFU(EE_CMD_W, 0);
 8001738:	2100      	movs	r1, #0
 800173a:	2001      	movs	r0, #1
 800173c:	f008 fae4 	bl	8009d08 <EEPROM_FlagDFU>

    HAL_NVIC_SystemReset();
 8001740:	f001 fe05 	bl	800334e <HAL_NVIC_SystemReset>
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}

08001748 <FOTA_ValidImage>:

uint8_t FOTA_ValidImage(uint32_t address) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
    uint32_t size, checksum = 0, crc = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]
 8001754:	2300      	movs	r3, #0
 8001756:	613b      	str	r3, [r7, #16]
    uint8_t ret;
    uint8_t *ptr = (uint8_t*) address;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	60fb      	str	r3, [r7, #12]

    /* Check beginning stack pointer */
    ret = IS_VALID_SP(APP_START_ADDR);
 800175c:	4b29      	ldr	r3, [pc, #164]	; (8001804 <FOTA_ValidImage+0xbc>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b29      	ldr	r3, [pc, #164]	; (8001808 <FOTA_ValidImage+0xc0>)
 8001762:	4013      	ands	r3, r2
 8001764:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001768:	bf0c      	ite	eq
 800176a:	2301      	moveq	r3, #1
 800176c:	2300      	movne	r3, #0
 800176e:	b2db      	uxtb	r3, r3
 8001770:	76fb      	strb	r3, [r7, #27]

    /* Check the size */
    if (ret) {
 8001772:	7efb      	ldrb	r3, [r7, #27]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d00e      	beq.n	8001796 <FOTA_ValidImage+0x4e>
        /* Get the stored size information */
        size = *(uint32_t*) (address + SIZE_OFFSET);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f503 23ff 	add.w	r3, r3, #522240	; 0x7f800
 800177e:	f203 73fc 	addw	r3, r3, #2044	; 0x7fc
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	61fb      	str	r3, [r7, #28]
        ret = (size < APP_MAX_SIZE );
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	4a20      	ldr	r2, [pc, #128]	; (800180c <FOTA_ValidImage+0xc4>)
 800178a:	4293      	cmp	r3, r2
 800178c:	bf94      	ite	ls
 800178e:	2301      	movls	r3, #1
 8001790:	2300      	movhi	r3, #0
 8001792:	b2db      	uxtb	r3, r3
 8001794:	76fb      	strb	r3, [r7, #27]
    }

    /* Check the checksum */
    if (ret) {
 8001796:	7efb      	ldrb	r3, [r7, #27]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d02d      	beq.n	80017f8 <FOTA_ValidImage+0xb0>
        /* Get the stored checksum information */
        checksum = *(uint32_t*) (address + CHECKSUM_OFFSET);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f503 23ff 	add.w	r3, r3, #522240	; 0x7f800
 80017a2:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	617b      	str	r3, [r7, #20]
        /* Calculate CRC */
        crc = CRC_Calculate8(ptr, size, 1);
 80017aa:	2201      	movs	r2, #1
 80017ac:	69f9      	ldr	r1, [r7, #28]
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f008 f82e 	bl	8009810 <CRC_Calculate8>
 80017b4:	6138      	str	r0, [r7, #16]

        // Indicator
        LOG_Str("APP:Checksum = ");
 80017b6:	4816      	ldr	r0, [pc, #88]	; (8001810 <FOTA_ValidImage+0xc8>)
 80017b8:	f008 f9c0 	bl	8009b3c <LOG_Str>
        if (crc == checksum) {
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d103      	bne.n	80017cc <FOTA_ValidImage+0x84>
            LOG_StrLn("MATCH");
 80017c4:	4813      	ldr	r0, [pc, #76]	; (8001814 <FOTA_ValidImage+0xcc>)
 80017c6:	f008 f9d1 	bl	8009b6c <LOG_StrLn>
 80017ca:	e00d      	b.n	80017e8 <FOTA_ValidImage+0xa0>
        } else {
            LOG_StrLn("NOT MATCH");
 80017cc:	4812      	ldr	r0, [pc, #72]	; (8001818 <FOTA_ValidImage+0xd0>)
 80017ce:	f008 f9cd 	bl	8009b6c <LOG_StrLn>
            LOG_Hex32(checksum);
 80017d2:	6978      	ldr	r0, [r7, #20]
 80017d4:	f008 f988 	bl	8009ae8 <LOG_Hex32>
            LOG_Str(" != ");
 80017d8:	4810      	ldr	r0, [pc, #64]	; (800181c <FOTA_ValidImage+0xd4>)
 80017da:	f008 f9af 	bl	8009b3c <LOG_Str>
            LOG_Hex32(crc);
 80017de:	6938      	ldr	r0, [r7, #16]
 80017e0:	f008 f982 	bl	8009ae8 <LOG_Hex32>
            LOG_Enter();
 80017e4:	f008 f926 	bl	8009a34 <LOG_Enter>
        }

        ret = (checksum == crc);
 80017e8:	697a      	ldr	r2, [r7, #20]
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	bf0c      	ite	eq
 80017f0:	2301      	moveq	r3, #1
 80017f2:	2300      	movne	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	76fb      	strb	r3, [r7, #27]
    }

    return ret;
 80017f8:	7efb      	ldrb	r3, [r7, #27]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3720      	adds	r7, #32
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	08020000 	.word	0x08020000
 8001808:	2ffb0000 	.word	0x2ffb0000
 800180c:	0007ffff 	.word	0x0007ffff
 8001810:	0800b33c 	.word	0x0800b33c
 8001814:	0800b320 	.word	0x0800b320
 8001818:	0800b328 	.word	0x0800b328
 800181c:	0800b334 	.word	0x0800b334

08001820 <FOTA_InProgressDFU>:

uint8_t FOTA_InProgressDFU(void) {
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
    return IS_DFU_IN_PROGRESS(DFU_FLAG);
 8001824:	4b06      	ldr	r3, [pc, #24]	; (8001840 <FOTA_InProgressDFU+0x20>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a06      	ldr	r2, [pc, #24]	; (8001844 <FOTA_InProgressDFU+0x24>)
 800182a:	4293      	cmp	r3, r2
 800182c:	bf0c      	ite	eq
 800182e:	2301      	moveq	r3, #1
 8001830:	2300      	movne	r3, #0
 8001832:	b2db      	uxtb	r3, r3
}
 8001834:	4618      	mov	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	200002a8 	.word	0x200002a8
 8001844:	89abcdef 	.word	0x89abcdef

08001848 <FOTA_JumpToApplication>:

void FOTA_JumpToApplication(void) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
    uint32_t appStack, appEntry;

    /* Get stack & entry pointer */
    appStack = *(__IO uint32_t*) APP_START_ADDR;
 800184e:	4b13      	ldr	r3, [pc, #76]	; (800189c <FOTA_JumpToApplication+0x54>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	60fb      	str	r3, [r7, #12]
    appEntry = *(__IO uint32_t*) (APP_START_ADDR + 4);
 8001854:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <FOTA_JumpToApplication+0x58>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	60bb      	str	r3, [r7, #8]

    /* Shutdown all peripherals */
    HAL_CRC_MspDeInit(&hcrc);
 800185a:	4812      	ldr	r0, [pc, #72]	; (80018a4 <FOTA_JumpToApplication+0x5c>)
 800185c:	f000 fbe0 	bl	8002020 <HAL_CRC_MspDeInit>
    HAL_I2C_MspDeInit(&hi2c2);
 8001860:	4811      	ldr	r0, [pc, #68]	; (80018a8 <FOTA_JumpToApplication+0x60>)
 8001862:	f000 fc51 	bl	8002108 <HAL_I2C_MspDeInit>
    HAL_UART_MspDeInit(&huart1);
 8001866:	4811      	ldr	r0, [pc, #68]	; (80018ac <FOTA_JumpToApplication+0x64>)
 8001868:	f000 fcf0 	bl	800224c <HAL_UART_MspDeInit>
    HAL_RCC_DeInit();
 800186c:	f004 fa7e 	bl	8005d6c <HAL_RCC_DeInit>
    HAL_DeInit();
 8001870:	f000 fdf0 	bl	8002454 <HAL_DeInit>

    /* Reset systick */
    SysTick->CTRL = 0;
 8001874:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <FOTA_JumpToApplication+0x68>)
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 800187a:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <FOTA_JumpToApplication+0x68>)
 800187c:	2200      	movs	r2, #0
 800187e:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 8001880:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <FOTA_JumpToApplication+0x68>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	f383 8808 	msr	MSP, r3

    /* Set stack pointer */
    __set_MSP(appStack);

    /* Jump to user ResetHandler */
    void (*jump)(void) = (void (*)(void))(appEntry);
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	607b      	str	r3, [r7, #4]
    jump();
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4798      	blx	r3

    /* Never reached */
    while (1)
 8001898:	e7fe      	b.n	8001898 <FOTA_JumpToApplication+0x50>
 800189a:	bf00      	nop
 800189c:	08020000 	.word	0x08020000
 80018a0:	08020004 	.word	0x08020004
 80018a4:	200002b4 	.word	0x200002b4
 80018a8:	200002bc 	.word	0x200002bc
 80018ac:	20000370 	.word	0x20000370
 80018b0:	e000e010 	.word	0xe000e010

080018b4 <FOTA_Upgrade>:
        ;
}

SIMCOM_RESULT FOTA_Upgrade(void) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
    SIMCOM_RESULT p;
    uint32_t checksum;

    /* Set DFU */
    if (!FOTA_InProgressDFU()) {
 80018ba:	f7ff ffb1 	bl	8001820 <FOTA_InProgressDFU>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d10b      	bne.n	80018dc <FOTA_Upgrade+0x28>
        EEPROM_FlagDFU(EE_CMD_W, DFU_IN_PROGRESS);
 80018c4:	4910      	ldr	r1, [pc, #64]	; (8001908 <FOTA_Upgrade+0x54>)
 80018c6:	2001      	movs	r0, #1
 80018c8:	f008 fa1e 	bl	8009d08 <EEPROM_FlagDFU>

        // Backup current application (if necessary)
        if (FOTA_ValidImage(APP_START_ADDR)) {
 80018cc:	480f      	ldr	r0, [pc, #60]	; (800190c <FOTA_Upgrade+0x58>)
 80018ce:	f7ff ff3b 	bl	8001748 <FOTA_ValidImage>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <FOTA_Upgrade+0x28>
            FLASHER_BackupApp();
 80018d8:	f7ff fcd4 	bl	8001284 <FLASHER_BackupApp>
        }
    }
    /* Get the stored checksum information */
    checksum = *(uint32_t*) (BKP_START_ADDR + CHECKSUM_OFFSET);
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <FOTA_Upgrade+0x5c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	607b      	str	r3, [r7, #4]

    /* Download image and install */
    p = Simcom_FOTA(checksum);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f008 fc8c 	bl	800a200 <Simcom_FOTA>
 80018e8:	4603      	mov	r3, r0
 80018ea:	70fb      	strb	r3, [r7, #3]

    // DFU flag reset
    if (p > 0) {
 80018ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	dd03      	ble.n	80018fc <FOTA_Upgrade+0x48>
        EEPROM_FlagDFU(EE_CMD_W, 0);
 80018f4:	2100      	movs	r1, #0
 80018f6:	2001      	movs	r0, #1
 80018f8:	f008 fa06 	bl	8009d08 <EEPROM_FlagDFU>
    }

    return p;
 80018fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	89abcdef 	.word	0x89abcdef
 800190c:	08020000 	.word	0x08020000
 8001910:	0811fff8 	.word	0x0811fff8

08001914 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8001918:	f000 fd7a 	bl	8002410 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 800191c:	f000 f8a6 	bl	8001a6c <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001920:	f000 f9e2 	bl	8001ce8 <MX_GPIO_Init>
    MX_DMA_Init();
 8001924:	f000 f9c0 	bl	8001ca8 <MX_DMA_Init>
    MX_CRC_Init();
 8001928:	f000 f940 	bl	8001bac <MX_CRC_Init>
    MX_CAN1_Init();
 800192c:	f000 f908 	bl	8001b40 <MX_CAN1_Init>
    MX_I2C2_Init();
 8001930:	f000 f950 	bl	8001bd4 <MX_I2C2_Init>
    MX_USART1_UART_Init();
 8001934:	f000 f98e 	bl	8001c54 <MX_USART1_UART_Init>
    /* USER CODE BEGIN 2 */
    SIMCOM_DMA_Init();
 8001938:	f006 fe6c 	bl	8008614 <SIMCOM_DMA_Init>
    EEPROM_Init();
 800193c:	f008 f98e 	bl	8009c5c <EEPROM_Init>
    CANBUS_Init();
 8001940:	f007 fefa 	bl	8009738 <CANBUS_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    /* IAP flag has been set, initiate firmware download procedure */
    _LedWrite(1);
 8001944:	2001      	movs	r0, #1
 8001946:	f008 feab 	bl	800a6a0 <_LedWrite>
    if (*(uint32_t*) IAP_FLAG_ADDR == IAP_FLAG) {
 800194a:	4b3c      	ldr	r3, [pc, #240]	; (8001a3c <main+0x128>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a3c      	ldr	r2, [pc, #240]	; (8001a40 <main+0x12c>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d127      	bne.n	80019a4 <main+0x90>
        LOG_StrLn("IAP set, do FOTA.");
 8001954:	483b      	ldr	r0, [pc, #236]	; (8001a44 <main+0x130>)
 8001956:	f008 f909 	bl	8009b6c <LOG_StrLn>
        /* Everything went well, reset IAP flag & boot form new image */
        if (FOTA_Upgrade()) {
 800195a:	f7ff ffab 	bl	80018b4 <FOTA_Upgrade>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <main+0x5c>
            /* Reset IAP flag */
            *(uint32_t*) IAP_FLAG_ADDR = 0;
 8001964:	4b35      	ldr	r3, [pc, #212]	; (8001a3c <main+0x128>)
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
            /* Take branching decision on next reboot */
            FOTA_Reboot();
 800196a:	f7ff fee1 	bl	8001730 <FOTA_Reboot>
 800196e:	e013      	b.n	8001998 <main+0x84>
        }
        /* DFU failed, retry until exhausted. */
        else {
            LOG_Str("IAP failed, retry quota = ");
 8001970:	4835      	ldr	r0, [pc, #212]	; (8001a48 <main+0x134>)
 8001972:	f008 f8e3 	bl	8009b3c <LOG_Str>
            LOG_Int(*(uint32_t*) IAP_RETRY_ADDR);
 8001976:	4b35      	ldr	r3, [pc, #212]	; (8001a4c <main+0x138>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f008 f866 	bl	8009a4c <LOG_Int>
            LOG_Enter();
 8001980:	f008 f858 	bl	8009a34 <LOG_Enter>

            /* Decrement IAP retry until exhausted */
            if (*(uint32_t*) IAP_RETRY_ADDR) {
 8001984:	4b31      	ldr	r3, [pc, #196]	; (8001a4c <main+0x138>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d005      	beq.n	8001998 <main+0x84>
                (*(uint32_t*) IAP_RETRY_ADDR)--;
 800198c:	4b2f      	ldr	r3, [pc, #188]	; (8001a4c <main+0x138>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	3a01      	subs	r2, #1
 8001992:	601a      	str	r2, [r3, #0]
                HAL_NVIC_SystemReset();
 8001994:	f001 fcdb 	bl	800334e <HAL_NVIC_SystemReset>
            }
        }
        /* IAP flag is still set, and we ran out of retries */
        /* Reset IAP flag */
        *(uint32_t*) IAP_FLAG_ADDR = 0;
 8001998:	4b28      	ldr	r3, [pc, #160]	; (8001a3c <main+0x128>)
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
        HAL_NVIC_SystemReset();
 800199e:	f001 fcd6 	bl	800334e <HAL_NVIC_SystemReset>
 80019a2:	e048      	b.n	8001a36 <main+0x122>
    }
    /* Jump to application if it exist and DFU finished */
    else if (FOTA_ValidImage(APP_START_ADDR) && !FOTA_InProgressDFU()) {
 80019a4:	482a      	ldr	r0, [pc, #168]	; (8001a50 <main+0x13c>)
 80019a6:	f7ff fecf 	bl	8001748 <FOTA_ValidImage>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d00a      	beq.n	80019c6 <main+0xb2>
 80019b0:	f7ff ff36 	bl	8001820 <FOTA_InProgressDFU>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d105      	bne.n	80019c6 <main+0xb2>
        LOG_StrLn("Jump to application.");
 80019ba:	4826      	ldr	r0, [pc, #152]	; (8001a54 <main+0x140>)
 80019bc:	f008 f8d6 	bl	8009b6c <LOG_StrLn>
        /* Jump sequence */
        FOTA_JumpToApplication();
 80019c0:	f7ff ff42 	bl	8001848 <FOTA_JumpToApplication>
 80019c4:	e037      	b.n	8001a36 <main+0x122>
    }
    /* Power reset during DFU, try once more */
    else if (FOTA_InProgressDFU()) {
 80019c6:	f7ff ff2b 	bl	8001820 <FOTA_InProgressDFU>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d012      	beq.n	80019f6 <main+0xe2>
        LOG_StrLn("DFU set, do FOTA once more.");
 80019d0:	4821      	ldr	r0, [pc, #132]	; (8001a58 <main+0x144>)
 80019d2:	f008 f8cb 	bl	8009b6c <LOG_StrLn>
        /* Everything went well, boot form new image */
        if (FOTA_Upgrade()) {
 80019d6:	f7ff ff6d 	bl	80018b4 <FOTA_Upgrade>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <main+0xd0>
            /* Take branching decision on next reboot */
            FOTA_Reboot();
 80019e0:	f7ff fea6 	bl	8001730 <FOTA_Reboot>
        }
        /* Erase partially programmed application area */
        FLASHER_EraseAppArea();
 80019e4:	f7ff fbfa 	bl	80011dc <FLASHER_EraseAppArea>
        /* Reset DFU flag */
        EEPROM_FlagDFU(EE_CMD_W, 0);
 80019e8:	2100      	movs	r1, #0
 80019ea:	2001      	movs	r0, #1
 80019ec:	f008 f98c 	bl	8009d08 <EEPROM_FlagDFU>
        HAL_NVIC_SystemReset();
 80019f0:	f001 fcad 	bl	800334e <HAL_NVIC_SystemReset>
 80019f4:	e01f      	b.n	8001a36 <main+0x122>
    }
    /* Try to restore the backup */
    else {
        /* Check is the backup image valid */
        if (FOTA_ValidImage(BKP_START_ADDR)) {
 80019f6:	4819      	ldr	r0, [pc, #100]	; (8001a5c <main+0x148>)
 80019f8:	f7ff fea6 	bl	8001748 <FOTA_ValidImage>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d00a      	beq.n	8001a18 <main+0x104>
            LOG_StrLn("Has backed-up image, rollback.");
 8001a02:	4817      	ldr	r0, [pc, #92]	; (8001a60 <main+0x14c>)
 8001a04:	f008 f8b2 	bl	8009b6c <LOG_StrLn>
            /* Restore back old image to application area */
            if (FLASHER_RestoreApp()) {
 8001a08:	f7ff fc58 	bl	80012bc <FLASHER_RestoreApp>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00c      	beq.n	8001a2c <main+0x118>
                /* Take branching decision on next reboot */
                FOTA_Reboot();
 8001a12:	f7ff fe8d 	bl	8001730 <FOTA_Reboot>
 8001a16:	e009      	b.n	8001a2c <main+0x118>
            }
        } else {
            LOG_StrLn("No image at all, do FOTA.");
 8001a18:	4812      	ldr	r0, [pc, #72]	; (8001a64 <main+0x150>)
 8001a1a:	f008 f8a7 	bl	8009b6c <LOG_StrLn>
            /* Download new firmware for the first time */
            if (FOTA_Upgrade()) {
 8001a1e:	f7ff ff49 	bl	80018b4 <FOTA_Upgrade>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <main+0x118>
                /* Take branching decision on next reboot */
                FOTA_Reboot();
 8001a28:	f7ff fe82 	bl	8001730 <FOTA_Reboot>
            }
        }
        HAL_NVIC_SystemReset();
 8001a2c:	f001 fc8f 	bl	800334e <HAL_NVIC_SystemReset>
        /* Failure indicator */
        _Error("Boot-loader failure!!");
 8001a30:	480d      	ldr	r0, [pc, #52]	; (8001a68 <main+0x154>)
 8001a32:	f008 fe53 	bl	800a6dc <_Error>
 8001a36:	2300      	movs	r3, #0
    }
    /* USER CODE END 3 */
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	2004fffc 	.word	0x2004fffc
 8001a40:	aabbccdd 	.word	0xaabbccdd
 8001a44:	0800b34c 	.word	0x0800b34c
 8001a48:	0800b360 	.word	0x0800b360
 8001a4c:	2004fff8 	.word	0x2004fff8
 8001a50:	08020000 	.word	0x08020000
 8001a54:	0800b37c 	.word	0x0800b37c
 8001a58:	0800b394 	.word	0x0800b394
 8001a5c:	080a0000 	.word	0x080a0000
 8001a60:	0800b3b0 	.word	0x0800b3b0
 8001a64:	0800b3d0 	.word	0x0800b3d0
 8001a68:	0800b3ec 	.word	0x0800b3ec

08001a6c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b094      	sub	sp, #80	; 0x50
 8001a70:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001a72:	f107 031c 	add.w	r3, r7, #28
 8001a76:	2234      	movs	r2, #52	; 0x34
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f008 fea2 	bl	800a7c4 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001a80:	f107 0308 	add.w	r3, r7, #8
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a90:	2300      	movs	r3, #0
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	4b28      	ldr	r3, [pc, #160]	; (8001b38 <SystemClock_Config+0xcc>)
 8001a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a98:	4a27      	ldr	r2, [pc, #156]	; (8001b38 <SystemClock_Config+0xcc>)
 8001a9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a9e:	6413      	str	r3, [r2, #64]	; 0x40
 8001aa0:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <SystemClock_Config+0xcc>)
 8001aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aac:	2300      	movs	r3, #0
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <SystemClock_Config+0xd0>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a21      	ldr	r2, [pc, #132]	; (8001b3c <SystemClock_Config+0xd0>)
 8001ab6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001aba:	6013      	str	r3, [r2, #0]
 8001abc:	4b1f      	ldr	r3, [pc, #124]	; (8001b3c <SystemClock_Config+0xd0>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ac4:	603b      	str	r3, [r7, #0]
 8001ac6:	683b      	ldr	r3, [r7, #0]
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001acc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ad0:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ad6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ada:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLM = 4;
 8001adc:	2304      	movs	r3, #4
 8001ade:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLN = 100;
 8001ae0:	2364      	movs	r3, #100	; 0x64
 8001ae2:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLQ = 2;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 8001aec:	2302      	movs	r3, #2
 8001aee:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001af0:	f107 031c 	add.w	r3, r7, #28
 8001af4:	4618      	mov	r0, r3
 8001af6:	f004 fa05 	bl	8005f04 <HAL_RCC_OscConfig>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <SystemClock_Config+0x98>
            {
        Error_Handler();
 8001b00:	f000 f9ec 	bl	8001edc <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001b04:	230f      	movs	r3, #15
 8001b06:	60bb      	str	r3, [r7, #8]
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b14:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b16:	2300      	movs	r3, #0
 8001b18:	61bb      	str	r3, [r7, #24]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001b1a:	f107 0308 	add.w	r3, r7, #8
 8001b1e:	2103      	movs	r1, #3
 8001b20:	4618      	mov	r0, r3
 8001b22:	f003 ff31 	bl	8005988 <HAL_RCC_ClockConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0xc4>
            {
        Error_Handler();
 8001b2c:	f000 f9d6 	bl	8001edc <Error_Handler>
    }
}
 8001b30:	bf00      	nop
 8001b32:	3750      	adds	r7, #80	; 0x50
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40007000 	.word	0x40007000

08001b40 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
    /* USER CODE END CAN1_Init 0 */

    /* USER CODE BEGIN CAN1_Init 1 */

    /* USER CODE END CAN1_Init 1 */
    hcan1.Instance = CAN1;
 8001b44:	4b17      	ldr	r3, [pc, #92]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b46:	4a18      	ldr	r2, [pc, #96]	; (8001ba8 <MX_CAN1_Init+0x68>)
 8001b48:	601a      	str	r2, [r3, #0]
    hcan1.Init.Prescaler = 10;
 8001b4a:	4b16      	ldr	r3, [pc, #88]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b4c:	220a      	movs	r2, #10
 8001b4e:	605a      	str	r2, [r3, #4]
    hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001b50:	4b14      	ldr	r3, [pc, #80]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	609a      	str	r2, [r3, #8]
    hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b56:	4b13      	ldr	r3, [pc, #76]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	60da      	str	r2, [r3, #12]
    hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8001b5c:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b5e:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001b62:	611a      	str	r2, [r3, #16]
    hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001b64:	4b0f      	ldr	r3, [pc, #60]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	615a      	str	r2, [r3, #20]
    hcan1.Init.TimeTriggeredMode = DISABLE;
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	761a      	strb	r2, [r3, #24]
    hcan1.Init.AutoBusOff = ENABLE;
 8001b70:	4b0c      	ldr	r3, [pc, #48]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	765a      	strb	r2, [r3, #25]
    hcan1.Init.AutoWakeUp = DISABLE;
 8001b76:	4b0b      	ldr	r3, [pc, #44]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	769a      	strb	r2, [r3, #26]
    hcan1.Init.AutoRetransmission = DISABLE;
 8001b7c:	4b09      	ldr	r3, [pc, #36]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	76da      	strb	r2, [r3, #27]
    hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001b82:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	771a      	strb	r2, [r3, #28]
    hcan1.Init.TransmitFifoPriority = DISABLE;
 8001b88:	4b06      	ldr	r3, [pc, #24]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	775a      	strb	r2, [r3, #29]
    if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001b8e:	4805      	ldr	r0, [pc, #20]	; (8001ba4 <MX_CAN1_Init+0x64>)
 8001b90:	f000 fd06 	bl	80025a0 <HAL_CAN_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_CAN1_Init+0x5e>
            {
        Error_Handler();
 8001b9a:	f000 f99f 	bl	8001edc <Error_Handler>
    }
    /* USER CODE BEGIN CAN1_Init 2 */

    /* USER CODE END CAN1_Init 2 */

}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	200003b0 	.word	0x200003b0
 8001ba8:	40006400 	.word	0x40006400

08001bac <MX_CRC_Init>:
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
    /* USER CODE END CRC_Init 0 */

    /* USER CODE BEGIN CRC_Init 1 */

    /* USER CODE END CRC_Init 1 */
    hcrc.Instance = CRC;
 8001bb0:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <MX_CRC_Init+0x20>)
 8001bb2:	4a07      	ldr	r2, [pc, #28]	; (8001bd0 <MX_CRC_Init+0x24>)
 8001bb4:	601a      	str	r2, [r3, #0]
    if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001bb6:	4805      	ldr	r0, [pc, #20]	; (8001bcc <MX_CRC_Init+0x20>)
 8001bb8:	f001 fbd9 	bl	800336e <HAL_CRC_Init>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_CRC_Init+0x1a>
            {
        Error_Handler();
 8001bc2:	f000 f98b 	bl	8001edc <Error_Handler>
    }
    /* USER CODE BEGIN CRC_Init 2 */

    /* USER CODE END CRC_Init 2 */

}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	200002b4 	.word	0x200002b4
 8001bd0:	40023000 	.word	0x40023000

08001bd4 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
    /* USER CODE END I2C2_Init 0 */

    /* USER CODE BEGIN I2C2_Init 1 */

    /* USER CODE END I2C2_Init 1 */
    hi2c2.Instance = I2C2;
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001bda:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <MX_I2C2_Init+0x78>)
 8001bdc:	601a      	str	r2, [r3, #0]
    hi2c2.Init.ClockSpeed = 100000;
 8001bde:	4b1a      	ldr	r3, [pc, #104]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001be0:	4a1b      	ldr	r2, [pc, #108]	; (8001c50 <MX_I2C2_Init+0x7c>)
 8001be2:	605a      	str	r2, [r3, #4]
    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001be4:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	609a      	str	r2, [r3, #8]
    hi2c2.Init.OwnAddress1 = 0;
 8001bea:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	60da      	str	r2, [r3, #12]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bf0:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001bf2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bf6:	611a      	str	r2, [r3, #16]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2 = 0;
 8001bfe:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c04:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c0a:	4b0f      	ldr	r3, [pc, #60]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c10:	480d      	ldr	r0, [pc, #52]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001c12:	f002 fd61 	bl	80046d8 <HAL_I2C_Init>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_I2C2_Init+0x4c>
            {
        Error_Handler();
 8001c1c:	f000 f95e 	bl	8001edc <Error_Handler>
    }
    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c20:	2100      	movs	r1, #0
 8001c22:	4809      	ldr	r0, [pc, #36]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001c24:	f003 fe35 	bl	8005892 <HAL_I2CEx_ConfigAnalogFilter>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_I2C2_Init+0x5e>
            {
        Error_Handler();
 8001c2e:	f000 f955 	bl	8001edc <Error_Handler>
    }
    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c32:	2100      	movs	r1, #0
 8001c34:	4804      	ldr	r0, [pc, #16]	; (8001c48 <MX_I2C2_Init+0x74>)
 8001c36:	f003 fe68 	bl	800590a <HAL_I2CEx_ConfigDigitalFilter>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_I2C2_Init+0x70>
            {
        Error_Handler();
 8001c40:	f000 f94c 	bl	8001edc <Error_Handler>
    }
    /* USER CODE BEGIN I2C2_Init 2 */

    /* USER CODE END I2C2_Init 2 */

}
 8001c44:	bf00      	nop
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	200002bc 	.word	0x200002bc
 8001c4c:	40005800 	.word	0x40005800
 8001c50:	000186a0 	.word	0x000186a0

08001c54 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
    /* USER CODE END USART1_Init 0 */

    /* USER CODE BEGIN USART1_Init 1 */

    /* USER CODE END USART1_Init 1 */
    huart1.Instance = USART1;
 8001c58:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c5a:	4a12      	ldr	r2, [pc, #72]	; (8001ca4 <MX_USART1_UART_Init+0x50>)
 8001c5c:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8001c5e:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c64:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c66:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8001c72:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8001c78:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c7e:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c84:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c8a:	4805      	ldr	r0, [pc, #20]	; (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c8c:	f004 fb7c 	bl	8006388 <HAL_UART_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_USART1_UART_Init+0x46>
            {
        Error_Handler();
 8001c96:	f000 f921 	bl	8001edc <Error_Handler>
    }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20000370 	.word	0x20000370
 8001ca4:	40011000 	.word	0x40011000

08001ca8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	607b      	str	r3, [r7, #4]
 8001cb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <MX_DMA_Init+0x3c>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	4a0b      	ldr	r2, [pc, #44]	; (8001ce4 <MX_DMA_Init+0x3c>)
 8001cb8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbe:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <MX_DMA_Init+0x3c>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cc6:	607b      	str	r3, [r7, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA2_Stream2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2100      	movs	r1, #0
 8001cce:	203a      	movs	r0, #58	; 0x3a
 8001cd0:	f001 fb05 	bl	80032de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001cd4:	203a      	movs	r0, #58	; 0x3a
 8001cd6:	f001 fb1e 	bl	8003316 <HAL_NVIC_EnableIRQ>

}
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023800 	.word	0x40023800

08001ce8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08c      	sub	sp, #48	; 0x30
 8001cec:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	605a      	str	r2, [r3, #4]
 8001cf8:	609a      	str	r2, [r3, #8]
 8001cfa:	60da      	str	r2, [r3, #12]
 8001cfc:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61bb      	str	r3, [r7, #24]
 8001d02:	4b70      	ldr	r3, [pc, #448]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	4a6f      	ldr	r2, [pc, #444]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d08:	f043 0310 	orr.w	r3, r3, #16
 8001d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0e:	4b6d      	ldr	r3, [pc, #436]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	f003 0310 	and.w	r3, r3, #16
 8001d16:	61bb      	str	r3, [r7, #24]
 8001d18:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	617b      	str	r3, [r7, #20]
 8001d1e:	4b69      	ldr	r3, [pc, #420]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	4a68      	ldr	r2, [pc, #416]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d24:	f043 0304 	orr.w	r3, r3, #4
 8001d28:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2a:	4b66      	ldr	r3, [pc, #408]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	f003 0304 	and.w	r3, r3, #4
 8001d32:	617b      	str	r3, [r7, #20]
 8001d34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
 8001d3a:	4b62      	ldr	r3, [pc, #392]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	4a61      	ldr	r2, [pc, #388]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d44:	6313      	str	r3, [r2, #48]	; 0x30
 8001d46:	4b5f      	ldr	r3, [pc, #380]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d4e:	613b      	str	r3, [r7, #16]
 8001d50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	4b5b      	ldr	r3, [pc, #364]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	4a5a      	ldr	r2, [pc, #360]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6313      	str	r3, [r2, #48]	; 0x30
 8001d62:	4b58      	ldr	r3, [pc, #352]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	4b54      	ldr	r3, [pc, #336]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a53      	ldr	r2, [pc, #332]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d78:	f043 0302 	orr.w	r3, r3, #2
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b51      	ldr	r3, [pc, #324]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	60bb      	str	r3, [r7, #8]
 8001d88:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	607b      	str	r3, [r7, #4]
 8001d8e:	4b4d      	ldr	r3, [pc, #308]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	4a4c      	ldr	r2, [pc, #304]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d94:	f043 0308 	orr.w	r3, r3, #8
 8001d98:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9a:	4b4a      	ldr	r3, [pc, #296]	; (8001ec4 <MX_GPIO_Init+0x1dc>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	f003 0308 	and.w	r3, r3, #8
 8001da2:	607b      	str	r3, [r7, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, GPIO_PIN_RESET);
 8001da6:	2200      	movs	r2, #0
 8001da8:	2101      	movs	r1, #1
 8001daa:	4847      	ldr	r0, [pc, #284]	; (8001ec8 <MX_GPIO_Init+0x1e0>)
 8001dac:	f002 fc60 	bl	8004670 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, INT_NET_RST_Pin | INT_NET_DTR_Pin, GPIO_PIN_RESET);
 8001db0:	2200      	movs	r2, #0
 8001db2:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001db6:	4845      	ldr	r0, [pc, #276]	; (8001ecc <MX_GPIO_Init+0x1e4>)
 8001db8:	f002 fc5a 	bl	8004670 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(SYS_LED_GPIO_Port, SYS_LED_Pin, GPIO_PIN_RESET);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dc2:	4843      	ldr	r0, [pc, #268]	; (8001ed0 <MX_GPIO_Init+0x1e8>)
 8001dc4:	f002 fc54 	bl	8004670 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PE2 PE3 PE4 PE5
     PE6 PE7 PE8 PE9
     PE10 PE11 PE12 PE13
     PE14 PE15 PE0 PE1 */
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5
 8001dc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dcc:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9
            | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13
            | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dd6:	f107 031c 	add.w	r3, r7, #28
 8001dda:	4619      	mov	r1, r3
 8001ddc:	483d      	ldr	r0, [pc, #244]	; (8001ed4 <MX_GPIO_Init+0x1ec>)
 8001dde:	f002 f9c3 	bl	8004168 <HAL_GPIO_Init>

    /*Configure GPIO pins : PC13 PC14 PC15 PC1
     PC2 PC3 PC4 PC5
     PC6 PC7 PC8 PC9
     PC10 PC11 PC12 */
    GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_1
 8001de2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001de6:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5
            | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9
            | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001de8:	2303      	movs	r3, #3
 8001dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df0:	f107 031c 	add.w	r3, r7, #28
 8001df4:	4619      	mov	r1, r3
 8001df6:	4834      	ldr	r0, [pc, #208]	; (8001ec8 <MX_GPIO_Init+0x1e0>)
 8001df8:	f002 f9b6 	bl	8004168 <HAL_GPIO_Init>

    /*Configure GPIO pin : INT_NET_PWR_Pin */
    GPIO_InitStruct.Pin = INT_NET_PWR_Pin;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e00:	2301      	movs	r3, #1
 8001e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e04:	2302      	movs	r3, #2
 8001e06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(INT_NET_PWR_GPIO_Port, &GPIO_InitStruct);
 8001e0c:	f107 031c 	add.w	r3, r7, #28
 8001e10:	4619      	mov	r1, r3
 8001e12:	482d      	ldr	r0, [pc, #180]	; (8001ec8 <MX_GPIO_Init+0x1e0>)
 8001e14:	f002 f9a8 	bl	8004168 <HAL_GPIO_Init>

    /*Configure GPIO pins : PA0 PA1 PA2 PA3
     PA4 PA5 PA6 PA7
     PA8 PA11 PA12 PA15 */
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3
 8001e18:	f649 13ff 	movw	r3, #39423	; 0x99ff
 8001e1c:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
            | GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e26:	f107 031c 	add.w	r3, r7, #28
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	482a      	ldr	r0, [pc, #168]	; (8001ed8 <MX_GPIO_Init+0x1f0>)
 8001e2e:	f002 f99b 	bl	8004168 <HAL_GPIO_Init>

    /*Configure GPIO pins : PB0 PB1 PB12 PB13
     PB4 PB5 PB6 PB7
     PB8 */
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_12 | GPIO_PIN_13
 8001e32:	f243 13f3 	movw	r3, #12787	; 0x31f3
 8001e36:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
            | GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e40:	f107 031c 	add.w	r3, r7, #28
 8001e44:	4619      	mov	r1, r3
 8001e46:	4821      	ldr	r0, [pc, #132]	; (8001ecc <MX_GPIO_Init+0x1e4>)
 8001e48:	f002 f98e 	bl	8004168 <HAL_GPIO_Init>

    /*Configure GPIO pin : BOOT1_Pin */
    GPIO_InitStruct.Pin = BOOT1_Pin;
 8001e4c:	2304      	movs	r3, #4
 8001e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e50:	2300      	movs	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e54:	2302      	movs	r3, #2
 8001e56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001e58:	f107 031c 	add.w	r3, r7, #28
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	481b      	ldr	r0, [pc, #108]	; (8001ecc <MX_GPIO_Init+0x1e4>)
 8001e60:	f002 f982 	bl	8004168 <HAL_GPIO_Init>

    /*Configure GPIO pins : INT_NET_RST_Pin INT_NET_DTR_Pin */
    GPIO_InitStruct.Pin = INT_NET_RST_Pin | INT_NET_DTR_Pin;
 8001e64:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e72:	2300      	movs	r3, #0
 8001e74:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e76:	f107 031c 	add.w	r3, r7, #28
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4813      	ldr	r0, [pc, #76]	; (8001ecc <MX_GPIO_Init+0x1e4>)
 8001e7e:	f002 f973 	bl	8004168 <HAL_GPIO_Init>

    /*Configure GPIO pins : PD8 PD9 PD10 PD11
     PD12 PD14 PD15 PD2
     PD3 PD4 PD5 PD6
     PD7 */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11
 8001e82:	f64d 73fc 	movw	r3, #57340	; 0xdffc
 8001e86:	61fb      	str	r3, [r7, #28]
            | GPIO_PIN_12 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_2
            | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6
            | GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e90:	f107 031c 	add.w	r3, r7, #28
 8001e94:	4619      	mov	r1, r3
 8001e96:	480e      	ldr	r0, [pc, #56]	; (8001ed0 <MX_GPIO_Init+0x1e8>)
 8001e98:	f002 f966 	bl	8004168 <HAL_GPIO_Init>

    /*Configure GPIO pin : SYS_LED_Pin */
    GPIO_InitStruct.Pin = SYS_LED_Pin;
 8001e9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(SYS_LED_GPIO_Port, &GPIO_InitStruct);
 8001eae:	f107 031c 	add.w	r3, r7, #28
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4806      	ldr	r0, [pc, #24]	; (8001ed0 <MX_GPIO_Init+0x1e8>)
 8001eb6:	f002 f957 	bl	8004168 <HAL_GPIO_Init>

}
 8001eba:	bf00      	nop
 8001ebc:	3730      	adds	r7, #48	; 0x30
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40020800 	.word	0x40020800
 8001ecc:	40020400 	.word	0x40020400
 8001ed0:	40020c00 	.word	0x40020c00
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40020000 	.word	0x40020000

08001edc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

    /* USER CODE END Error_Handler_Debug */
}
 8001ee0:	bf00      	nop
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
	...

08001eec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]
 8001ef6:	4b10      	ldr	r3, [pc, #64]	; (8001f38 <HAL_MspInit+0x4c>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efa:	4a0f      	ldr	r2, [pc, #60]	; (8001f38 <HAL_MspInit+0x4c>)
 8001efc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f00:	6453      	str	r3, [r2, #68]	; 0x44
 8001f02:	4b0d      	ldr	r3, [pc, #52]	; (8001f38 <HAL_MspInit+0x4c>)
 8001f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f0a:	607b      	str	r3, [r7, #4]
 8001f0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	603b      	str	r3, [r7, #0]
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <HAL_MspInit+0x4c>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	4a08      	ldr	r2, [pc, #32]	; (8001f38 <HAL_MspInit+0x4c>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <HAL_MspInit+0x4c>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40023800 	.word	0x40023800

08001f3c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	; 0x28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a1d      	ldr	r2, [pc, #116]	; (8001fd0 <HAL_CAN_MspInit+0x94>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d133      	bne.n	8001fc6 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
 8001f62:	4b1c      	ldr	r3, [pc, #112]	; (8001fd4 <HAL_CAN_MspInit+0x98>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	4a1b      	ldr	r2, [pc, #108]	; (8001fd4 <HAL_CAN_MspInit+0x98>)
 8001f68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f6e:	4b19      	ldr	r3, [pc, #100]	; (8001fd4 <HAL_CAN_MspInit+0x98>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	4b15      	ldr	r3, [pc, #84]	; (8001fd4 <HAL_CAN_MspInit+0x98>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	4a14      	ldr	r2, [pc, #80]	; (8001fd4 <HAL_CAN_MspInit+0x98>)
 8001f84:	f043 0308 	orr.w	r3, r3, #8
 8001f88:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8a:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <HAL_CAN_MspInit+0x98>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	f003 0308 	and.w	r3, r3, #8
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f96:	2303      	movs	r3, #3
 8001f98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001fa6:	2309      	movs	r3, #9
 8001fa8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4809      	ldr	r0, [pc, #36]	; (8001fd8 <HAL_CAN_MspInit+0x9c>)
 8001fb2:	f002 f8d9 	bl	8004168 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2100      	movs	r1, #0
 8001fba:	2014      	movs	r0, #20
 8001fbc:	f001 f98f 	bl	80032de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001fc0:	2014      	movs	r0, #20
 8001fc2:	f001 f9a8 	bl	8003316 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001fc6:	bf00      	nop
 8001fc8:	3728      	adds	r7, #40	; 0x28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40006400 	.word	0x40006400
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40020c00 	.word	0x40020c00

08001fdc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a0b      	ldr	r2, [pc, #44]	; (8002018 <HAL_CRC_MspInit+0x3c>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d10d      	bne.n	800200a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	4b0a      	ldr	r3, [pc, #40]	; (800201c <HAL_CRC_MspInit+0x40>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	4a09      	ldr	r2, [pc, #36]	; (800201c <HAL_CRC_MspInit+0x40>)
 8001ff8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffe:	4b07      	ldr	r3, [pc, #28]	; (800201c <HAL_CRC_MspInit+0x40>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800200a:	bf00      	nop
 800200c:	3714      	adds	r7, #20
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	40023000 	.word	0x40023000
 800201c:	40023800 	.word	0x40023800

08002020 <HAL_CRC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a07      	ldr	r2, [pc, #28]	; (800204c <HAL_CRC_MspDeInit+0x2c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d105      	bne.n	800203e <HAL_CRC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN CRC_MspDeInit 0 */

  /* USER CODE END CRC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CRC_CLK_DISABLE();
 8002032:	4b07      	ldr	r3, [pc, #28]	; (8002050 <HAL_CRC_MspDeInit+0x30>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	4a06      	ldr	r2, [pc, #24]	; (8002050 <HAL_CRC_MspDeInit+0x30>)
 8002038:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800203c:	6313      	str	r3, [r2, #48]	; 0x30
  /* USER CODE BEGIN CRC_MspDeInit 1 */

  /* USER CODE END CRC_MspDeInit 1 */
  }

}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	40023000 	.word	0x40023000
 8002050:	40023800 	.word	0x40023800

08002054 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08a      	sub	sp, #40	; 0x28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a22      	ldr	r2, [pc, #136]	; (80020fc <HAL_I2C_MspInit+0xa8>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d13d      	bne.n	80020f2 <HAL_I2C_MspInit+0x9e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	4b21      	ldr	r3, [pc, #132]	; (8002100 <HAL_I2C_MspInit+0xac>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	4a20      	ldr	r2, [pc, #128]	; (8002100 <HAL_I2C_MspInit+0xac>)
 8002080:	f043 0302 	orr.w	r3, r3, #2
 8002084:	6313      	str	r3, [r2, #48]	; 0x30
 8002086:	4b1e      	ldr	r3, [pc, #120]	; (8002100 <HAL_I2C_MspInit+0xac>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = INT_EEPROM_SCL_Pin;
 8002092:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002098:	2312      	movs	r3, #18
 800209a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800209c:	2301      	movs	r3, #1
 800209e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a0:	2303      	movs	r3, #3
 80020a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80020a4:	2304      	movs	r3, #4
 80020a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_EEPROM_SCL_GPIO_Port, &GPIO_InitStruct);
 80020a8:	f107 0314 	add.w	r3, r7, #20
 80020ac:	4619      	mov	r1, r3
 80020ae:	4815      	ldr	r0, [pc, #84]	; (8002104 <HAL_I2C_MspInit+0xb0>)
 80020b0:	f002 f85a 	bl	8004168 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INT_EEPROM_SDA_Pin;
 80020b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ba:	2312      	movs	r3, #18
 80020bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020be:	2301      	movs	r3, #1
 80020c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c2:	2303      	movs	r3, #3
 80020c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80020c6:	2309      	movs	r3, #9
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INT_EEPROM_SDA_GPIO_Port, &GPIO_InitStruct);
 80020ca:	f107 0314 	add.w	r3, r7, #20
 80020ce:	4619      	mov	r1, r3
 80020d0:	480c      	ldr	r0, [pc, #48]	; (8002104 <HAL_I2C_MspInit+0xb0>)
 80020d2:	f002 f849 	bl	8004168 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	4b09      	ldr	r3, [pc, #36]	; (8002100 <HAL_I2C_MspInit+0xac>)
 80020dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020de:	4a08      	ldr	r2, [pc, #32]	; (8002100 <HAL_I2C_MspInit+0xac>)
 80020e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020e4:	6413      	str	r3, [r2, #64]	; 0x40
 80020e6:	4b06      	ldr	r3, [pc, #24]	; (8002100 <HAL_I2C_MspInit+0xac>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80020f2:	bf00      	nop
 80020f4:	3728      	adds	r7, #40	; 0x28
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40005800 	.word	0x40005800
 8002100:	40023800 	.word	0x40023800
 8002104:	40020400 	.word	0x40020400

08002108 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a08      	ldr	r2, [pc, #32]	; (8002138 <HAL_I2C_MspDeInit+0x30>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d10a      	bne.n	8002130 <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800211a:	4b08      	ldr	r3, [pc, #32]	; (800213c <HAL_I2C_MspDeInit+0x34>)
 800211c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211e:	4a07      	ldr	r2, [pc, #28]	; (800213c <HAL_I2C_MspDeInit+0x34>)
 8002120:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002124:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INT_EEPROM_SCL_Pin|INT_EEPROM_SDA_Pin);
 8002126:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800212a:	4805      	ldr	r0, [pc, #20]	; (8002140 <HAL_I2C_MspDeInit+0x38>)
 800212c:	f002 f9ae 	bl	800448c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40005800 	.word	0x40005800
 800213c:	40023800 	.word	0x40023800
 8002140:	40020400 	.word	0x40020400

08002144 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08a      	sub	sp, #40	; 0x28
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a35      	ldr	r2, [pc, #212]	; (8002238 <HAL_UART_MspInit+0xf4>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d164      	bne.n	8002230 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	613b      	str	r3, [r7, #16]
 800216a:	4b34      	ldr	r3, [pc, #208]	; (800223c <HAL_UART_MspInit+0xf8>)
 800216c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216e:	4a33      	ldr	r2, [pc, #204]	; (800223c <HAL_UART_MspInit+0xf8>)
 8002170:	f043 0310 	orr.w	r3, r3, #16
 8002174:	6453      	str	r3, [r2, #68]	; 0x44
 8002176:	4b31      	ldr	r3, [pc, #196]	; (800223c <HAL_UART_MspInit+0xf8>)
 8002178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217a:	f003 0310 	and.w	r3, r3, #16
 800217e:	613b      	str	r3, [r7, #16]
 8002180:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	4b2d      	ldr	r3, [pc, #180]	; (800223c <HAL_UART_MspInit+0xf8>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	4a2c      	ldr	r2, [pc, #176]	; (800223c <HAL_UART_MspInit+0xf8>)
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	6313      	str	r3, [r2, #48]	; 0x30
 8002192:	4b2a      	ldr	r3, [pc, #168]	; (800223c <HAL_UART_MspInit+0xf8>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = INT_NET_TX_Pin|INT_NET_RX_Pin;
 800219e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80021a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a4:	2302      	movs	r3, #2
 80021a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ac:	2303      	movs	r3, #3
 80021ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021b0:	2307      	movs	r3, #7
 80021b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b4:	f107 0314 	add.w	r3, r7, #20
 80021b8:	4619      	mov	r1, r3
 80021ba:	4821      	ldr	r0, [pc, #132]	; (8002240 <HAL_UART_MspInit+0xfc>)
 80021bc:	f001 ffd4 	bl	8004168 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80021c0:	4b20      	ldr	r3, [pc, #128]	; (8002244 <HAL_UART_MspInit+0x100>)
 80021c2:	4a21      	ldr	r2, [pc, #132]	; (8002248 <HAL_UART_MspInit+0x104>)
 80021c4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80021c6:	4b1f      	ldr	r3, [pc, #124]	; (8002244 <HAL_UART_MspInit+0x100>)
 80021c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021cc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021ce:	4b1d      	ldr	r3, [pc, #116]	; (8002244 <HAL_UART_MspInit+0x100>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021d4:	4b1b      	ldr	r3, [pc, #108]	; (8002244 <HAL_UART_MspInit+0x100>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021da:	4b1a      	ldr	r3, [pc, #104]	; (8002244 <HAL_UART_MspInit+0x100>)
 80021dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021e0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021e2:	4b18      	ldr	r3, [pc, #96]	; (8002244 <HAL_UART_MspInit+0x100>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021e8:	4b16      	ldr	r3, [pc, #88]	; (8002244 <HAL_UART_MspInit+0x100>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80021ee:	4b15      	ldr	r3, [pc, #84]	; (8002244 <HAL_UART_MspInit+0x100>)
 80021f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021f4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80021f6:	4b13      	ldr	r3, [pc, #76]	; (8002244 <HAL_UART_MspInit+0x100>)
 80021f8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021fc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021fe:	4b11      	ldr	r3, [pc, #68]	; (8002244 <HAL_UART_MspInit+0x100>)
 8002200:	2200      	movs	r2, #0
 8002202:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002204:	480f      	ldr	r0, [pc, #60]	; (8002244 <HAL_UART_MspInit+0x100>)
 8002206:	f001 f8cf 	bl	80033a8 <HAL_DMA_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002210:	f7ff fe64 	bl	8001edc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a0b      	ldr	r2, [pc, #44]	; (8002244 <HAL_UART_MspInit+0x100>)
 8002218:	635a      	str	r2, [r3, #52]	; 0x34
 800221a:	4a0a      	ldr	r2, [pc, #40]	; (8002244 <HAL_UART_MspInit+0x100>)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002220:	2200      	movs	r2, #0
 8002222:	2100      	movs	r1, #0
 8002224:	2025      	movs	r0, #37	; 0x25
 8002226:	f001 f85a 	bl	80032de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800222a:	2025      	movs	r0, #37	; 0x25
 800222c:	f001 f873 	bl	8003316 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002230:	bf00      	nop
 8002232:	3728      	adds	r7, #40	; 0x28
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40011000 	.word	0x40011000
 800223c:	40023800 	.word	0x40023800
 8002240:	40020000 	.word	0x40020000
 8002244:	20000310 	.word	0x20000310
 8002248:	40026440 	.word	0x40026440

0800224c <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a0c      	ldr	r2, [pc, #48]	; (800228c <HAL_UART_MspDeInit+0x40>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d112      	bne.n	8002284 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800225e:	4b0c      	ldr	r3, [pc, #48]	; (8002290 <HAL_UART_MspDeInit+0x44>)
 8002260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002262:	4a0b      	ldr	r2, [pc, #44]	; (8002290 <HAL_UART_MspDeInit+0x44>)
 8002264:	f023 0310 	bic.w	r3, r3, #16
 8002268:	6453      	str	r3, [r2, #68]	; 0x44
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, INT_NET_TX_Pin|INT_NET_RX_Pin);
 800226a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800226e:	4809      	ldr	r0, [pc, #36]	; (8002294 <HAL_UART_MspDeInit+0x48>)
 8002270:	f002 f90c 	bl	800448c <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002278:	4618      	mov	r0, r3
 800227a:	f001 f943 	bl	8003504 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800227e:	2025      	movs	r0, #37	; 0x25
 8002280:	f001 f857 	bl	8003332 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8002284:	bf00      	nop
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40011000 	.word	0x40011000
 8002290:	40023800 	.word	0x40023800
 8002294:	40020000 	.word	0x40020000

08002298 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800229c:	bf00      	nop
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022a6:	b480      	push	{r7}
 80022a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022aa:	e7fe      	b.n	80022aa <HardFault_Handler+0x4>

080022ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022b0:	e7fe      	b.n	80022b0 <MemManage_Handler+0x4>

080022b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022b2:	b480      	push	{r7}
 80022b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022b6:	e7fe      	b.n	80022b6 <BusFault_Handler+0x4>

080022b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022bc:	e7fe      	b.n	80022bc <UsageFault_Handler+0x4>

080022be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022be:	b480      	push	{r7}
 80022c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022ec:	f000 f916 	bl	800251c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80022f8:	4802      	ldr	r0, [pc, #8]	; (8002304 <CAN1_RX0_IRQHandler+0x10>)
 80022fa:	f000 fcb5 	bl	8002c68 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	200003b0 	.word	0x200003b0

08002308 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800230c:	4803      	ldr	r0, [pc, #12]	; (800231c <USART1_IRQHandler+0x14>)
 800230e:	f004 f9a1 	bl	8006654 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
    SIMCOM_USART_IrqHandler();
 8002312:	f005 f86d 	bl	80073f0 <SIMCOM_USART_IrqHandler>

  /* USER CODE END USART1_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20000370 	.word	0x20000370

08002320 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002324:	4803      	ldr	r0, [pc, #12]	; (8002334 <DMA2_Stream2_IRQHandler+0x14>)
 8002326:	f001 f9c5 	bl	80036b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
    SIMCOM_DMA_IrqHandler();
 800232a:	f005 f87f 	bl	800742c <SIMCOM_DMA_IrqHandler>

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000310 	.word	0x20000310

08002338 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002340:	4b11      	ldr	r3, [pc, #68]	; (8002388 <_sbrk+0x50>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d102      	bne.n	800234e <_sbrk+0x16>
		heap_end = &end;
 8002348:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <_sbrk+0x50>)
 800234a:	4a10      	ldr	r2, [pc, #64]	; (800238c <_sbrk+0x54>)
 800234c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800234e:	4b0e      	ldr	r3, [pc, #56]	; (8002388 <_sbrk+0x50>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002354:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <_sbrk+0x50>)
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4413      	add	r3, r2
 800235c:	466a      	mov	r2, sp
 800235e:	4293      	cmp	r3, r2
 8002360:	d907      	bls.n	8002372 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002362:	f008 f9eb 	bl	800a73c <__errno>
 8002366:	4602      	mov	r2, r0
 8002368:	230c      	movs	r3, #12
 800236a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800236c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002370:	e006      	b.n	8002380 <_sbrk+0x48>
	}

	heap_end += incr;
 8002372:	4b05      	ldr	r3, [pc, #20]	; (8002388 <_sbrk+0x50>)
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4413      	add	r3, r2
 800237a:	4a03      	ldr	r2, [pc, #12]	; (8002388 <_sbrk+0x50>)
 800237c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800237e:	68fb      	ldr	r3, [r7, #12]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	2000021c 	.word	0x2000021c
 800238c:	20000a50 	.word	0x20000a50

08002390 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002394:	4b08      	ldr	r3, [pc, #32]	; (80023b8 <SystemInit+0x28>)
 8002396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800239a:	4a07      	ldr	r2, [pc, #28]	; (80023b8 <SystemInit+0x28>)
 800239c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80023a4:	4b04      	ldr	r3, [pc, #16]	; (80023b8 <SystemInit+0x28>)
 80023a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023aa:	609a      	str	r2, [r3, #8]
#endif
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	e000ed00 	.word	0xe000ed00

080023bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80023bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023f4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80023c0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80023c2:	e003      	b.n	80023cc <LoopCopyDataInit>

080023c4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80023c4:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80023c6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80023c8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80023ca:	3104      	adds	r1, #4

080023cc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80023cc:	480b      	ldr	r0, [pc, #44]	; (80023fc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80023ce:	4b0c      	ldr	r3, [pc, #48]	; (8002400 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80023d0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80023d2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80023d4:	d3f6      	bcc.n	80023c4 <CopyDataInit>
  ldr  r2, =_sbss
 80023d6:	4a0b      	ldr	r2, [pc, #44]	; (8002404 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80023d8:	e002      	b.n	80023e0 <LoopFillZerobss>

080023da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80023da:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80023dc:	f842 3b04 	str.w	r3, [r2], #4

080023e0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80023e0:	4b09      	ldr	r3, [pc, #36]	; (8002408 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80023e2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80023e4:	d3f9      	bcc.n	80023da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023e6:	f7ff ffd3 	bl	8002390 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023ea:	f008 f9ad 	bl	800a748 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023ee:	f7ff fa91 	bl	8001914 <main>
  bx  lr    
 80023f2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80023f4:	2004fff8 	.word	0x2004fff8
  ldr  r3, =_sidata
 80023f8:	0800b9f0 	.word	0x0800b9f0
  ldr  r0, =_sdata
 80023fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002400:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8002404:	20000200 	.word	0x20000200
  ldr  r3, = _ebss
 8002408:	20000a4c 	.word	0x20000a4c

0800240c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800240c:	e7fe      	b.n	800240c <ADC_IRQHandler>
	...

08002410 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002414:	4b0e      	ldr	r3, [pc, #56]	; (8002450 <HAL_Init+0x40>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a0d      	ldr	r2, [pc, #52]	; (8002450 <HAL_Init+0x40>)
 800241a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800241e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002420:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <HAL_Init+0x40>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a0a      	ldr	r2, [pc, #40]	; (8002450 <HAL_Init+0x40>)
 8002426:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800242a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800242c:	4b08      	ldr	r3, [pc, #32]	; (8002450 <HAL_Init+0x40>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a07      	ldr	r2, [pc, #28]	; (8002450 <HAL_Init+0x40>)
 8002432:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002436:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002438:	2003      	movs	r0, #3
 800243a:	f000 ff45 	bl	80032c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800243e:	2000      	movs	r0, #0
 8002440:	f000 f83c 	bl	80024bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002444:	f7ff fd52 	bl	8001eec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	40023c00 	.word	0x40023c00

08002454 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002458:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <HAL_DeInit+0x54>)
 800245a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800245e:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8002460:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <HAL_DeInit+0x54>)
 8002462:	2200      	movs	r2, #0
 8002464:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8002466:	4b10      	ldr	r3, [pc, #64]	; (80024a8 <HAL_DeInit+0x54>)
 8002468:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800246c:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800246e:	4b0e      	ldr	r3, [pc, #56]	; (80024a8 <HAL_DeInit+0x54>)
 8002470:	2200      	movs	r2, #0
 8002472:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8002474:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <HAL_DeInit+0x54>)
 8002476:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800247a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 800247c:	4b0a      	ldr	r3, [pc, #40]	; (80024a8 <HAL_DeInit+0x54>)
 800247e:	2200      	movs	r2, #0
 8002480:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8002482:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <HAL_DeInit+0x54>)
 8002484:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002488:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 800248a:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <HAL_DeInit+0x54>)
 800248c:	2200      	movs	r2, #0
 800248e:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8002490:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <HAL_DeInit+0x54>)
 8002492:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002496:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8002498:	4b03      	ldr	r3, [pc, #12]	; (80024a8 <HAL_DeInit+0x54>)
 800249a:	2200      	movs	r2, #0
 800249c:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800249e:	f000 f805 	bl	80024ac <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40023800 	.word	0x40023800

080024ac <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80024b0:	bf00      	nop
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
	...

080024bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024c4:	4b12      	ldr	r3, [pc, #72]	; (8002510 <HAL_InitTick+0x54>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4b12      	ldr	r3, [pc, #72]	; (8002514 <HAL_InitTick+0x58>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	4619      	mov	r1, r3
 80024ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024da:	4618      	mov	r0, r3
 80024dc:	f000 ff3b 	bl	8003356 <HAL_SYSTICK_Config>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e00e      	b.n	8002508 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b0f      	cmp	r3, #15
 80024ee:	d80a      	bhi.n	8002506 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024f0:	2200      	movs	r2, #0
 80024f2:	6879      	ldr	r1, [r7, #4]
 80024f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024f8:	f000 fef1 	bl	80032de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024fc:	4a06      	ldr	r2, [pc, #24]	; (8002518 <HAL_InitTick+0x5c>)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002502:	2300      	movs	r3, #0
 8002504:	e000      	b.n	8002508 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
}
 8002508:	4618      	mov	r0, r3
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000000 	.word	0x20000000
 8002514:	20000008 	.word	0x20000008
 8002518:	20000004 	.word	0x20000004

0800251c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002520:	4b06      	ldr	r3, [pc, #24]	; (800253c <HAL_IncTick+0x20>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	461a      	mov	r2, r3
 8002526:	4b06      	ldr	r3, [pc, #24]	; (8002540 <HAL_IncTick+0x24>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4413      	add	r3, r2
 800252c:	4a04      	ldr	r2, [pc, #16]	; (8002540 <HAL_IncTick+0x24>)
 800252e:	6013      	str	r3, [r2, #0]
}
 8002530:	bf00      	nop
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	20000008 	.word	0x20000008
 8002540:	200003d8 	.word	0x200003d8

08002544 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  return uwTick;
 8002548:	4b03      	ldr	r3, [pc, #12]	; (8002558 <HAL_GetTick+0x14>)
 800254a:	681b      	ldr	r3, [r3, #0]
}
 800254c:	4618      	mov	r0, r3
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	200003d8 	.word	0x200003d8

0800255c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002564:	f7ff ffee 	bl	8002544 <HAL_GetTick>
 8002568:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002574:	d005      	beq.n	8002582 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002576:	4b09      	ldr	r3, [pc, #36]	; (800259c <HAL_Delay+0x40>)
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	4413      	add	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002582:	bf00      	nop
 8002584:	f7ff ffde 	bl	8002544 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	429a      	cmp	r2, r3
 8002592:	d8f7      	bhi.n	8002584 <HAL_Delay+0x28>
  {
  }
}
 8002594:	bf00      	nop
 8002596:	3710      	adds	r7, #16
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20000008 	.word	0x20000008

080025a0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e0ed      	b.n	800278e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d102      	bne.n	80025c4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7ff fcbc 	bl	8001f3c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 0202 	bic.w	r2, r2, #2
 80025d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025d4:	f7ff ffb6 	bl	8002544 <HAL_GetTick>
 80025d8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025da:	e012      	b.n	8002602 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025dc:	f7ff ffb2 	bl	8002544 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b0a      	cmp	r3, #10
 80025e8:	d90b      	bls.n	8002602 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ee:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2205      	movs	r2, #5
 80025fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e0c5      	b.n	800278e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1e5      	bne.n	80025dc <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f042 0201 	orr.w	r2, r2, #1
 800261e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002620:	f7ff ff90 	bl	8002544 <HAL_GetTick>
 8002624:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002626:	e012      	b.n	800264e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002628:	f7ff ff8c 	bl	8002544 <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b0a      	cmp	r3, #10
 8002634:	d90b      	bls.n	800264e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2205      	movs	r2, #5
 8002646:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e09f      	b.n	800278e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0e5      	beq.n	8002628 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	7e1b      	ldrb	r3, [r3, #24]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d108      	bne.n	8002676 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	e007      	b.n	8002686 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002684:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	7e5b      	ldrb	r3, [r3, #25]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d108      	bne.n	80026a0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	e007      	b.n	80026b0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	7e9b      	ldrb	r3, [r3, #26]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d108      	bne.n	80026ca <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 0220 	orr.w	r2, r2, #32
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	e007      	b.n	80026da <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f022 0220 	bic.w	r2, r2, #32
 80026d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	7edb      	ldrb	r3, [r3, #27]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d108      	bne.n	80026f4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 0210 	bic.w	r2, r2, #16
 80026f0:	601a      	str	r2, [r3, #0]
 80026f2:	e007      	b.n	8002704 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0210 	orr.w	r2, r2, #16
 8002702:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	7f1b      	ldrb	r3, [r3, #28]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d108      	bne.n	800271e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f042 0208 	orr.w	r2, r2, #8
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	e007      	b.n	800272e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 0208 	bic.w	r2, r2, #8
 800272c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	7f5b      	ldrb	r3, [r3, #29]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d108      	bne.n	8002748 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f042 0204 	orr.w	r2, r2, #4
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	e007      	b.n	8002758 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f022 0204 	bic.w	r2, r2, #4
 8002756:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	689a      	ldr	r2, [r3, #8]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	431a      	orrs	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	695b      	ldr	r3, [r3, #20]
 800276c:	ea42 0103 	orr.w	r1, r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	1e5a      	subs	r2, r3, #1
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
	...

08002798 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002798:	b480      	push	{r7}
 800279a:	b087      	sub	sp, #28
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ae:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80027b0:	7cfb      	ldrb	r3, [r7, #19]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d003      	beq.n	80027be <HAL_CAN_ConfigFilter+0x26>
 80027b6:	7cfb      	ldrb	r3, [r7, #19]
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	f040 80c7 	bne.w	800294c <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a69      	ldr	r2, [pc, #420]	; (8002968 <HAL_CAN_ConfigFilter+0x1d0>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d001      	beq.n	80027cc <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80027c8:	4b68      	ldr	r3, [pc, #416]	; (800296c <HAL_CAN_ConfigFilter+0x1d4>)
 80027ca:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027d2:	f043 0201 	orr.w	r2, r3, #1
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	4a63      	ldr	r2, [pc, #396]	; (800296c <HAL_CAN_ConfigFilter+0x1d4>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d111      	bne.n	8002808 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027ea:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fe:	021b      	lsls	r3, r3, #8
 8002800:	431a      	orrs	r2, r3
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	f003 031f 	and.w	r3, r3, #31
 8002810:	2201      	movs	r2, #1
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	43db      	mvns	r3, r3
 8002822:	401a      	ands	r2, r3
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d123      	bne.n	800287a <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	43db      	mvns	r3, r3
 800283c:	401a      	ands	r2, r3
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002854:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	3248      	adds	r2, #72	; 0x48
 800285a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800286e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002870:	6979      	ldr	r1, [r7, #20]
 8002872:	3348      	adds	r3, #72	; 0x48
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	440b      	add	r3, r1
 8002878:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d122      	bne.n	80028c8 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	431a      	orrs	r2, r3
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80028a2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	3248      	adds	r2, #72	; 0x48
 80028a8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028bc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80028be:	6979      	ldr	r1, [r7, #20]
 80028c0:	3348      	adds	r3, #72	; 0x48
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	440b      	add	r3, r1
 80028c6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d109      	bne.n	80028e4 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	43db      	mvns	r3, r3
 80028da:	401a      	ands	r2, r3
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80028e2:	e007      	b.n	80028f4 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	431a      	orrs	r2, r3
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d109      	bne.n	8002910 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	43db      	mvns	r3, r3
 8002906:	401a      	ands	r2, r3
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800290e:	e007      	b.n	8002920 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	431a      	orrs	r2, r3
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d107      	bne.n	8002938 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	431a      	orrs	r2, r3
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800293e:	f023 0201 	bic.w	r2, r3, #1
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002948:	2300      	movs	r3, #0
 800294a:	e006      	b.n	800295a <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
  }
}
 800295a:	4618      	mov	r0, r3
 800295c:	371c      	adds	r7, #28
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40006c00 	.word	0x40006c00
 800296c:	40006400 	.word	0x40006400

08002970 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b01      	cmp	r3, #1
 8002982:	d12e      	bne.n	80029e2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2202      	movs	r2, #2
 8002988:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0201 	bic.w	r2, r2, #1
 800299a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800299c:	f7ff fdd2 	bl	8002544 <HAL_GetTick>
 80029a0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80029a2:	e012      	b.n	80029ca <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029a4:	f7ff fdce 	bl	8002544 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b0a      	cmp	r3, #10
 80029b0:	d90b      	bls.n	80029ca <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2205      	movs	r2, #5
 80029c2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e012      	b.n	80029f0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1e5      	bne.n	80029a4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	e006      	b.n	80029f0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
  }
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80029f8:	b480      	push	{r7}
 80029fa:	b087      	sub	sp, #28
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
 8002a04:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a0c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a0e:	7dfb      	ldrb	r3, [r7, #23]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d003      	beq.n	8002a1c <HAL_CAN_GetRxMessage+0x24>
 8002a14:	7dfb      	ldrb	r3, [r7, #23]
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	f040 80f3 	bne.w	8002c02 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10e      	bne.n	8002a40 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	f003 0303 	and.w	r3, r3, #3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d116      	bne.n	8002a5e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e0e7      	b.n	8002c10 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	f003 0303 	and.w	r3, r3, #3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d107      	bne.n	8002a5e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a52:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e0d8      	b.n	8002c10 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	331b      	adds	r3, #27
 8002a66:	011b      	lsls	r3, r3, #4
 8002a68:	4413      	add	r3, r2
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0204 	and.w	r2, r3, #4
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10c      	bne.n	8002a96 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	331b      	adds	r3, #27
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	4413      	add	r3, r2
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	0d5b      	lsrs	r3, r3, #21
 8002a8c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	e00b      	b.n	8002aae <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	331b      	adds	r3, #27
 8002a9e:	011b      	lsls	r3, r3, #4
 8002aa0:	4413      	add	r3, r2
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	08db      	lsrs	r3, r3, #3
 8002aa6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	331b      	adds	r3, #27
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	4413      	add	r3, r2
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0202 	and.w	r2, r3, #2
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	331b      	adds	r3, #27
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	4413      	add	r3, r2
 8002ad0:	3304      	adds	r3, #4
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 020f 	and.w	r2, r3, #15
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	331b      	adds	r3, #27
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	4413      	add	r3, r2
 8002ae8:	3304      	adds	r3, #4
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	0a1b      	lsrs	r3, r3, #8
 8002aee:	b2da      	uxtb	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	331b      	adds	r3, #27
 8002afc:	011b      	lsls	r3, r3, #4
 8002afe:	4413      	add	r3, r2
 8002b00:	3304      	adds	r3, #4
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	0c1b      	lsrs	r3, r3, #16
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	011b      	lsls	r3, r3, #4
 8002b14:	4413      	add	r3, r2
 8002b16:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	4413      	add	r3, r2
 8002b2c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	0a1a      	lsrs	r2, r3, #8
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	3301      	adds	r3, #1
 8002b38:	b2d2      	uxtb	r2, r2
 8002b3a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	011b      	lsls	r3, r3, #4
 8002b44:	4413      	add	r3, r2
 8002b46:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	0c1a      	lsrs	r2, r3, #16
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	3302      	adds	r3, #2
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	4413      	add	r3, r2
 8002b60:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	0e1a      	lsrs	r2, r3, #24
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	3303      	adds	r3, #3
 8002b6c:	b2d2      	uxtb	r2, r2
 8002b6e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	4413      	add	r3, r2
 8002b7a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	3304      	adds	r3, #4
 8002b84:	b2d2      	uxtb	r2, r2
 8002b86:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	4413      	add	r3, r2
 8002b92:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	0a1a      	lsrs	r2, r3, #8
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	3305      	adds	r3, #5
 8002b9e:	b2d2      	uxtb	r2, r2
 8002ba0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	4413      	add	r3, r2
 8002bac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	0c1a      	lsrs	r2, r3, #16
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	3306      	adds	r3, #6
 8002bb8:	b2d2      	uxtb	r2, r2
 8002bba:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	011b      	lsls	r3, r3, #4
 8002bc4:	4413      	add	r3, r2
 8002bc6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	0e1a      	lsrs	r2, r3, #24
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	3307      	adds	r3, #7
 8002bd2:	b2d2      	uxtb	r2, r2
 8002bd4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d108      	bne.n	8002bee <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68da      	ldr	r2, [r3, #12]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 0220 	orr.w	r2, r2, #32
 8002bea:	60da      	str	r2, [r3, #12]
 8002bec:	e007      	b.n	8002bfe <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	691a      	ldr	r2, [r3, #16]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f042 0220 	orr.w	r2, r2, #32
 8002bfc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e006      	b.n	8002c10 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c06:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
  }
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	371c      	adds	r7, #28
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c2c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d002      	beq.n	8002c3a <HAL_CAN_ActivateNotification+0x1e>
 8002c34:	7bfb      	ldrb	r3, [r7, #15]
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d109      	bne.n	8002c4e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6959      	ldr	r1, [r3, #20]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	430a      	orrs	r2, r1
 8002c48:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	e006      	b.n	8002c5c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c52:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
  }
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3714      	adds	r7, #20
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	; 0x28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002c70:	2300      	movs	r3, #0
 8002c72:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	691b      	ldr	r3, [r3, #16]
 8002c9a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002ca4:	6a3b      	ldr	r3, [r7, #32]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d07c      	beq.n	8002da8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d023      	beq.n	8002d00 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d003      	beq.n	8002cd2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f97d 	bl	8002fca <HAL_CAN_TxMailbox0CompleteCallback>
 8002cd0:	e016      	b.n	8002d00 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	f003 0304 	and.w	r3, r3, #4
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d004      	beq.n	8002ce6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cde:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ce2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce4:	e00c      	b.n	8002d00 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	f003 0308 	and.w	r3, r3, #8
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d004      	beq.n	8002cfa <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8002cf8:	e002      	b.n	8002d00 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 f983 	bl	8003006 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d024      	beq.n	8002d54 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d12:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 f95d 	bl	8002fde <HAL_CAN_TxMailbox1CompleteCallback>
 8002d24:	e016      	b.n	8002d54 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d004      	beq.n	8002d3a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d32:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d36:	627b      	str	r3, [r7, #36]	; 0x24
 8002d38:	e00c      	b.n	8002d54 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d004      	beq.n	8002d4e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d4a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d4c:	e002      	b.n	8002d54 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f963 	bl	800301a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d024      	beq.n	8002da8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d66:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f93d 	bl	8002ff2 <HAL_CAN_TxMailbox2CompleteCallback>
 8002d78:	e016      	b.n	8002da8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d004      	beq.n	8002d8e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d8c:	e00c      	b.n	8002da8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d004      	beq.n	8002da2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002da0:	e002      	b.n	8002da8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f943 	bl	800302e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002da8:	6a3b      	ldr	r3, [r7, #32]
 8002daa:	f003 0308 	and.w	r3, r3, #8
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00c      	beq.n	8002dcc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d007      	beq.n	8002dcc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2210      	movs	r2, #16
 8002dca:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002dcc:	6a3b      	ldr	r3, [r7, #32]
 8002dce:	f003 0304 	and.w	r3, r3, #4
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00b      	beq.n	8002dee <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	f003 0308 	and.w	r3, r3, #8
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d006      	beq.n	8002dee <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2208      	movs	r2, #8
 8002de6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 f92a 	bl	8003042 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002dee:	6a3b      	ldr	r3, [r7, #32]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d009      	beq.n	8002e0c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	f003 0303 	and.w	r3, r3, #3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d002      	beq.n	8002e0c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f006 fcf4 	bl	80097f4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002e0c:	6a3b      	ldr	r3, [r7, #32]
 8002e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00c      	beq.n	8002e30 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	f003 0310 	and.w	r3, r3, #16
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d007      	beq.n	8002e30 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e26:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2210      	movs	r2, #16
 8002e2e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002e30:	6a3b      	ldr	r3, [r7, #32]
 8002e32:	f003 0320 	and.w	r3, r3, #32
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00b      	beq.n	8002e52 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	f003 0308 	and.w	r3, r3, #8
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d006      	beq.n	8002e52 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2208      	movs	r2, #8
 8002e4a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f90c 	bl	800306a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002e52:	6a3b      	ldr	r3, [r7, #32]
 8002e54:	f003 0310 	and.w	r3, r3, #16
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d009      	beq.n	8002e70 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	f003 0303 	and.w	r3, r3, #3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d002      	beq.n	8002e70 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f8f3 	bl	8003056 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00b      	beq.n	8002e92 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	f003 0310 	and.w	r3, r3, #16
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d006      	beq.n	8002e92 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2210      	movs	r2, #16
 8002e8a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f000 f8f6 	bl	800307e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002e92:	6a3b      	ldr	r3, [r7, #32]
 8002e94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00b      	beq.n	8002eb4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	f003 0308 	and.w	r3, r3, #8
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d006      	beq.n	8002eb4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2208      	movs	r2, #8
 8002eac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 f8ef 	bl	8003092 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002eb4:	6a3b      	ldr	r3, [r7, #32]
 8002eb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d075      	beq.n	8002faa <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	f003 0304 	and.w	r3, r3, #4
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d06c      	beq.n	8002fa2 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002ec8:	6a3b      	ldr	r3, [r7, #32]
 8002eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d008      	beq.n	8002ee4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d003      	beq.n	8002ee4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ede:	f043 0301 	orr.w	r3, r3, #1
 8002ee2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ee4:	6a3b      	ldr	r3, [r7, #32]
 8002ee6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d008      	beq.n	8002f00 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d003      	beq.n	8002f00 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efa:	f043 0302 	orr.w	r3, r3, #2
 8002efe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002f00:	6a3b      	ldr	r3, [r7, #32]
 8002f02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d008      	beq.n	8002f1c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d003      	beq.n	8002f1c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f16:	f043 0304 	orr.w	r3, r3, #4
 8002f1a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002f1c:	6a3b      	ldr	r3, [r7, #32]
 8002f1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d03d      	beq.n	8002fa2 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d038      	beq.n	8002fa2 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002f36:	2b30      	cmp	r3, #48	; 0x30
 8002f38:	d017      	beq.n	8002f6a <HAL_CAN_IRQHandler+0x302>
 8002f3a:	2b30      	cmp	r3, #48	; 0x30
 8002f3c:	d804      	bhi.n	8002f48 <HAL_CAN_IRQHandler+0x2e0>
 8002f3e:	2b10      	cmp	r3, #16
 8002f40:	d009      	beq.n	8002f56 <HAL_CAN_IRQHandler+0x2ee>
 8002f42:	2b20      	cmp	r3, #32
 8002f44:	d00c      	beq.n	8002f60 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002f46:	e024      	b.n	8002f92 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8002f48:	2b50      	cmp	r3, #80	; 0x50
 8002f4a:	d018      	beq.n	8002f7e <HAL_CAN_IRQHandler+0x316>
 8002f4c:	2b60      	cmp	r3, #96	; 0x60
 8002f4e:	d01b      	beq.n	8002f88 <HAL_CAN_IRQHandler+0x320>
 8002f50:	2b40      	cmp	r3, #64	; 0x40
 8002f52:	d00f      	beq.n	8002f74 <HAL_CAN_IRQHandler+0x30c>
            break;
 8002f54:	e01d      	b.n	8002f92 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8002f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f58:	f043 0308 	orr.w	r3, r3, #8
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f5e:	e018      	b.n	8002f92 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f62:	f043 0310 	orr.w	r3, r3, #16
 8002f66:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f68:	e013      	b.n	8002f92 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6c:	f043 0320 	orr.w	r3, r3, #32
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f72:	e00e      	b.n	8002f92 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8002f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f7a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f7c:	e009      	b.n	8002f92 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f84:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f86:	e004      	b.n	8002f92 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f8e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f90:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	699a      	ldr	r2, [r3, #24]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002fa0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d008      	beq.n	8002fc2 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f000 f872 	bl	80030a6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002fc2:	bf00      	nop
 8002fc4:	3728      	adds	r7, #40	; 0x28
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002fca:	b480      	push	{r7}
 8002fcc:	b083      	sub	sp, #12
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002fd2:	bf00      	nop
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr

08002fde <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b083      	sub	sp, #12
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002fe6:	bf00      	nop
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003006:	b480      	push	{r7}
 8003008:	b083      	sub	sp, #12
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800302e:	b480      	push	{r7}
 8003030:	b083      	sub	sp, #12
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003036:	bf00      	nop
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr

0800306a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800306a:	b480      	push	{r7}
 800306c:	b083      	sub	sp, #12
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr

0800307e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003086:	bf00      	nop
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b083      	sub	sp, #12
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
	...

080030bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030cc:	4b0c      	ldr	r3, [pc, #48]	; (8003100 <__NVIC_SetPriorityGrouping+0x44>)
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030d8:	4013      	ands	r3, r2
 80030da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ee:	4a04      	ldr	r2, [pc, #16]	; (8003100 <__NVIC_SetPriorityGrouping+0x44>)
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	60d3      	str	r3, [r2, #12]
}
 80030f4:	bf00      	nop
 80030f6:	3714      	adds	r7, #20
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	e000ed00 	.word	0xe000ed00

08003104 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003108:	4b04      	ldr	r3, [pc, #16]	; (800311c <__NVIC_GetPriorityGrouping+0x18>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	0a1b      	lsrs	r3, r3, #8
 800310e:	f003 0307 	and.w	r3, r3, #7
}
 8003112:	4618      	mov	r0, r3
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr
 800311c:	e000ed00 	.word	0xe000ed00

08003120 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	4603      	mov	r3, r0
 8003128:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800312a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312e:	2b00      	cmp	r3, #0
 8003130:	db0b      	blt.n	800314a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	f003 021f 	and.w	r2, r3, #31
 8003138:	4907      	ldr	r1, [pc, #28]	; (8003158 <__NVIC_EnableIRQ+0x38>)
 800313a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800313e:	095b      	lsrs	r3, r3, #5
 8003140:	2001      	movs	r0, #1
 8003142:	fa00 f202 	lsl.w	r2, r0, r2
 8003146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	e000e100 	.word	0xe000e100

0800315c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316a:	2b00      	cmp	r3, #0
 800316c:	db10      	blt.n	8003190 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	f003 021f 	and.w	r2, r3, #31
 8003174:	4909      	ldr	r1, [pc, #36]	; (800319c <__NVIC_DisableIRQ+0x40>)
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	095b      	lsrs	r3, r3, #5
 800317c:	2001      	movs	r0, #1
 800317e:	fa00 f202 	lsl.w	r2, r0, r2
 8003182:	3320      	adds	r3, #32
 8003184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003188:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800318c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr
 800319c:	e000e100 	.word	0xe000e100

080031a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	4603      	mov	r3, r0
 80031a8:	6039      	str	r1, [r7, #0]
 80031aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	db0a      	blt.n	80031ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	b2da      	uxtb	r2, r3
 80031b8:	490c      	ldr	r1, [pc, #48]	; (80031ec <__NVIC_SetPriority+0x4c>)
 80031ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031be:	0112      	lsls	r2, r2, #4
 80031c0:	b2d2      	uxtb	r2, r2
 80031c2:	440b      	add	r3, r1
 80031c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c8:	e00a      	b.n	80031e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	4908      	ldr	r1, [pc, #32]	; (80031f0 <__NVIC_SetPriority+0x50>)
 80031d0:	79fb      	ldrb	r3, [r7, #7]
 80031d2:	f003 030f 	and.w	r3, r3, #15
 80031d6:	3b04      	subs	r3, #4
 80031d8:	0112      	lsls	r2, r2, #4
 80031da:	b2d2      	uxtb	r2, r2
 80031dc:	440b      	add	r3, r1
 80031de:	761a      	strb	r2, [r3, #24]
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	e000e100 	.word	0xe000e100
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b089      	sub	sp, #36	; 0x24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	f1c3 0307 	rsb	r3, r3, #7
 800320e:	2b04      	cmp	r3, #4
 8003210:	bf28      	it	cs
 8003212:	2304      	movcs	r3, #4
 8003214:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3304      	adds	r3, #4
 800321a:	2b06      	cmp	r3, #6
 800321c:	d902      	bls.n	8003224 <NVIC_EncodePriority+0x30>
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	3b03      	subs	r3, #3
 8003222:	e000      	b.n	8003226 <NVIC_EncodePriority+0x32>
 8003224:	2300      	movs	r3, #0
 8003226:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003228:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	43da      	mvns	r2, r3
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	401a      	ands	r2, r3
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800323c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	fa01 f303 	lsl.w	r3, r1, r3
 8003246:	43d9      	mvns	r1, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800324c:	4313      	orrs	r3, r2
         );
}
 800324e:	4618      	mov	r0, r3
 8003250:	3724      	adds	r7, #36	; 0x24
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
	...

0800325c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003260:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003264:	4b05      	ldr	r3, [pc, #20]	; (800327c <__NVIC_SystemReset+0x20>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800326c:	4903      	ldr	r1, [pc, #12]	; (800327c <__NVIC_SystemReset+0x20>)
 800326e:	4b04      	ldr	r3, [pc, #16]	; (8003280 <__NVIC_SystemReset+0x24>)
 8003270:	4313      	orrs	r3, r2
 8003272:	60cb      	str	r3, [r1, #12]
 8003274:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003278:	bf00      	nop
 800327a:	e7fd      	b.n	8003278 <__NVIC_SystemReset+0x1c>
 800327c:	e000ed00 	.word	0xe000ed00
 8003280:	05fa0004 	.word	0x05fa0004

08003284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	3b01      	subs	r3, #1
 8003290:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003294:	d301      	bcc.n	800329a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003296:	2301      	movs	r3, #1
 8003298:	e00f      	b.n	80032ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800329a:	4a0a      	ldr	r2, [pc, #40]	; (80032c4 <SysTick_Config+0x40>)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3b01      	subs	r3, #1
 80032a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032a2:	210f      	movs	r1, #15
 80032a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032a8:	f7ff ff7a 	bl	80031a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032ac:	4b05      	ldr	r3, [pc, #20]	; (80032c4 <SysTick_Config+0x40>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032b2:	4b04      	ldr	r3, [pc, #16]	; (80032c4 <SysTick_Config+0x40>)
 80032b4:	2207      	movs	r2, #7
 80032b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	e000e010 	.word	0xe000e010

080032c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff fef3 	bl	80030bc <__NVIC_SetPriorityGrouping>
}
 80032d6:	bf00      	nop
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032de:	b580      	push	{r7, lr}
 80032e0:	b086      	sub	sp, #24
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	4603      	mov	r3, r0
 80032e6:	60b9      	str	r1, [r7, #8]
 80032e8:	607a      	str	r2, [r7, #4]
 80032ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032f0:	f7ff ff08 	bl	8003104 <__NVIC_GetPriorityGrouping>
 80032f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	68b9      	ldr	r1, [r7, #8]
 80032fa:	6978      	ldr	r0, [r7, #20]
 80032fc:	f7ff ff7a 	bl	80031f4 <NVIC_EncodePriority>
 8003300:	4602      	mov	r2, r0
 8003302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003306:	4611      	mov	r1, r2
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff ff49 	bl	80031a0 <__NVIC_SetPriority>
}
 800330e:	bf00      	nop
 8003310:	3718      	adds	r7, #24
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b082      	sub	sp, #8
 800331a:	af00      	add	r7, sp, #0
 800331c:	4603      	mov	r3, r0
 800331e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff fefb 	bl	8003120 <__NVIC_EnableIRQ>
}
 800332a:	bf00      	nop
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b082      	sub	sp, #8
 8003336:	af00      	add	r7, sp, #0
 8003338:	4603      	mov	r3, r0
 800333a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800333c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff ff0b 	bl	800315c <__NVIC_DisableIRQ>
}
 8003346:	bf00      	nop
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}

0800334e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800334e:	b580      	push	{r7, lr}
 8003350:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003352:	f7ff ff83 	bl	800325c <__NVIC_SystemReset>

08003356 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f7ff ff90 	bl	8003284 <SysTick_Config>
 8003364:	4603      	mov	r3, r0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3708      	adds	r7, #8
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b082      	sub	sp, #8
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d101      	bne.n	8003380 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e00e      	b.n	800339e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	795b      	ldrb	r3, [r3, #5]
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d105      	bne.n	8003396 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f7fe fe23 	bl	8001fdc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2201      	movs	r2, #1
 800339a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80033b4:	f7ff f8c6 	bl	8002544 <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e099      	b.n	80034f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2202      	movs	r2, #2
 80033d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0201 	bic.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033e4:	e00f      	b.n	8003406 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033e6:	f7ff f8ad 	bl	8002544 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d908      	bls.n	8003406 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2220      	movs	r2, #32
 80033f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2203      	movs	r2, #3
 80033fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e078      	b.n	80034f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1e8      	bne.n	80033e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800341c:	697a      	ldr	r2, [r7, #20]
 800341e:	4b38      	ldr	r3, [pc, #224]	; (8003500 <HAL_DMA_Init+0x158>)
 8003420:	4013      	ands	r3, r2
 8003422:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003432:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800343e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800344a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	4313      	orrs	r3, r2
 8003456:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345c:	2b04      	cmp	r3, #4
 800345e:	d107      	bne.n	8003470 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003468:	4313      	orrs	r3, r2
 800346a:	697a      	ldr	r2, [r7, #20]
 800346c:	4313      	orrs	r3, r2
 800346e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f023 0307 	bic.w	r3, r3, #7
 8003486:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	4313      	orrs	r3, r2
 8003490:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003496:	2b04      	cmp	r3, #4
 8003498:	d117      	bne.n	80034ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00e      	beq.n	80034ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f000 faef 	bl	8003a90 <DMA_CheckFifoParam>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2240      	movs	r2, #64	; 0x40
 80034bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80034c6:	2301      	movs	r3, #1
 80034c8:	e016      	b.n	80034f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 faa6 	bl	8003a24 <DMA_CalcBaseAndBitshift>
 80034d8:	4603      	mov	r3, r0
 80034da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e0:	223f      	movs	r2, #63	; 0x3f
 80034e2:	409a      	lsls	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3718      	adds	r7, #24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	e010803f 	.word	0xe010803f

08003504 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e050      	b.n	80035b8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d101      	bne.n	8003526 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003522:	2302      	movs	r3, #2
 8003524:	e048      	b.n	80035b8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0201 	bic.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2200      	movs	r2, #0
 800353c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2200      	movs	r2, #0
 8003544:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2200      	movs	r2, #0
 800354c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2200      	movs	r2, #0
 8003554:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2200      	movs	r2, #0
 800355c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2221      	movs	r2, #33	; 0x21
 8003564:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fa5c 	bl	8003a24 <DMA_CalcBaseAndBitshift>
 800356c:	4603      	mov	r3, r0
 800356e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003598:	223f      	movs	r2, #63	; 0x3f
 800359a:	409a      	lsls	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3710      	adds	r7, #16
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
 80035cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d101      	bne.n	80035e6 <HAL_DMA_Start_IT+0x26>
 80035e2:	2302      	movs	r3, #2
 80035e4:	e040      	b.n	8003668 <HAL_DMA_Start_IT+0xa8>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d12f      	bne.n	800365a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2202      	movs	r2, #2
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	68b9      	ldr	r1, [r7, #8]
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 f9da 	bl	80039c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003618:	223f      	movs	r2, #63	; 0x3f
 800361a:	409a      	lsls	r2, r3
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 0216 	orr.w	r2, r2, #22
 800362e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003634:	2b00      	cmp	r3, #0
 8003636:	d007      	beq.n	8003648 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0208 	orr.w	r2, r2, #8
 8003646:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f042 0201 	orr.w	r2, r2, #1
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	e005      	b.n	8003666 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003662:	2302      	movs	r3, #2
 8003664:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003666:	7dfb      	ldrb	r3, [r7, #23]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b02      	cmp	r3, #2
 8003682:	d004      	beq.n	800368e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2280      	movs	r2, #128	; 0x80
 8003688:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e00c      	b.n	80036a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2205      	movs	r2, #5
 8003692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0201 	bic.w	r2, r2, #1
 80036a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80036bc:	2300      	movs	r3, #0
 80036be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80036c0:	4b92      	ldr	r3, [pc, #584]	; (800390c <HAL_DMA_IRQHandler+0x258>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a92      	ldr	r2, [pc, #584]	; (8003910 <HAL_DMA_IRQHandler+0x25c>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	0a9b      	lsrs	r3, r3, #10
 80036cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036de:	2208      	movs	r2, #8
 80036e0:	409a      	lsls	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	4013      	ands	r3, r2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d01a      	beq.n	8003720 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d013      	beq.n	8003720 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 0204 	bic.w	r2, r2, #4
 8003706:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370c:	2208      	movs	r2, #8
 800370e:	409a      	lsls	r2, r3
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003718:	f043 0201 	orr.w	r2, r3, #1
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003724:	2201      	movs	r2, #1
 8003726:	409a      	lsls	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	4013      	ands	r3, r2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d012      	beq.n	8003756 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00b      	beq.n	8003756 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003742:	2201      	movs	r2, #1
 8003744:	409a      	lsls	r2, r3
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800374e:	f043 0202 	orr.w	r2, r3, #2
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800375a:	2204      	movs	r2, #4
 800375c:	409a      	lsls	r2, r3
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	4013      	ands	r3, r2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d012      	beq.n	800378c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0302 	and.w	r3, r3, #2
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00b      	beq.n	800378c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003778:	2204      	movs	r2, #4
 800377a:	409a      	lsls	r2, r3
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003784:	f043 0204 	orr.w	r2, r3, #4
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003790:	2210      	movs	r2, #16
 8003792:	409a      	lsls	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	4013      	ands	r3, r2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d043      	beq.n	8003824 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0308 	and.w	r3, r3, #8
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d03c      	beq.n	8003824 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ae:	2210      	movs	r2, #16
 80037b0:	409a      	lsls	r2, r3
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d018      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d108      	bne.n	80037e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d024      	beq.n	8003824 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	4798      	blx	r3
 80037e2:	e01f      	b.n	8003824 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d01b      	beq.n	8003824 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	4798      	blx	r3
 80037f4:	e016      	b.n	8003824 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003800:	2b00      	cmp	r3, #0
 8003802:	d107      	bne.n	8003814 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0208 	bic.w	r2, r2, #8
 8003812:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	2b00      	cmp	r3, #0
 800381a:	d003      	beq.n	8003824 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003828:	2220      	movs	r2, #32
 800382a:	409a      	lsls	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4013      	ands	r3, r2
 8003830:	2b00      	cmp	r3, #0
 8003832:	f000 808e 	beq.w	8003952 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0310 	and.w	r3, r3, #16
 8003840:	2b00      	cmp	r3, #0
 8003842:	f000 8086 	beq.w	8003952 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384a:	2220      	movs	r2, #32
 800384c:	409a      	lsls	r2, r3
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b05      	cmp	r3, #5
 800385c:	d136      	bne.n	80038cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0216 	bic.w	r2, r2, #22
 800386c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	695a      	ldr	r2, [r3, #20]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800387c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003882:	2b00      	cmp	r3, #0
 8003884:	d103      	bne.n	800388e <HAL_DMA_IRQHandler+0x1da>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800388a:	2b00      	cmp	r3, #0
 800388c:	d007      	beq.n	800389e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 0208 	bic.w	r2, r2, #8
 800389c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a2:	223f      	movs	r2, #63	; 0x3f
 80038a4:	409a      	lsls	r2, r3
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d07d      	beq.n	80039be <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	4798      	blx	r3
        }
        return;
 80038ca:	e078      	b.n	80039be <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d01c      	beq.n	8003914 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d108      	bne.n	80038fa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d030      	beq.n	8003952 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	4798      	blx	r3
 80038f8:	e02b      	b.n	8003952 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d027      	beq.n	8003952 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	4798      	blx	r3
 800390a:	e022      	b.n	8003952 <HAL_DMA_IRQHandler+0x29e>
 800390c:	20000000 	.word	0x20000000
 8003910:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800391e:	2b00      	cmp	r3, #0
 8003920:	d10f      	bne.n	8003942 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 0210 	bic.w	r2, r2, #16
 8003930:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003956:	2b00      	cmp	r3, #0
 8003958:	d032      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d022      	beq.n	80039ac <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2205      	movs	r2, #5
 800396a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 0201 	bic.w	r2, r2, #1
 800397c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	3301      	adds	r3, #1
 8003982:	60bb      	str	r3, [r7, #8]
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	429a      	cmp	r2, r3
 8003988:	d307      	bcc.n	800399a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0301 	and.w	r3, r3, #1
 8003994:	2b00      	cmp	r3, #0
 8003996:	d1f2      	bne.n	800397e <HAL_DMA_IRQHandler+0x2ca>
 8003998:	e000      	b.n	800399c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800399a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d005      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	4798      	blx	r3
 80039bc:	e000      	b.n	80039c0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80039be:	bf00      	nop
    }
  }
}
 80039c0:	3718      	adds	r7, #24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop

080039c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
 80039d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80039e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	2b40      	cmp	r3, #64	; 0x40
 80039f4:	d108      	bne.n	8003a08 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a06:	e007      	b.n	8003a18 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68ba      	ldr	r2, [r7, #8]
 8003a0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	60da      	str	r2, [r3, #12]
}
 8003a18:	bf00      	nop
 8003a1a:	3714      	adds	r7, #20
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	3b10      	subs	r3, #16
 8003a34:	4a14      	ldr	r2, [pc, #80]	; (8003a88 <DMA_CalcBaseAndBitshift+0x64>)
 8003a36:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3a:	091b      	lsrs	r3, r3, #4
 8003a3c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a3e:	4a13      	ldr	r2, [pc, #76]	; (8003a8c <DMA_CalcBaseAndBitshift+0x68>)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4413      	add	r3, r2
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	461a      	mov	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2b03      	cmp	r3, #3
 8003a50:	d909      	bls.n	8003a66 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a5a:	f023 0303 	bic.w	r3, r3, #3
 8003a5e:	1d1a      	adds	r2, r3, #4
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	659a      	str	r2, [r3, #88]	; 0x58
 8003a64:	e007      	b.n	8003a76 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a6e:	f023 0303 	bic.w	r3, r3, #3
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3714      	adds	r7, #20
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	aaaaaaab 	.word	0xaaaaaaab
 8003a8c:	0800b898 	.word	0x0800b898

08003a90 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d11f      	bne.n	8003aea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d855      	bhi.n	8003b5c <DMA_CheckFifoParam+0xcc>
 8003ab0:	a201      	add	r2, pc, #4	; (adr r2, 8003ab8 <DMA_CheckFifoParam+0x28>)
 8003ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab6:	bf00      	nop
 8003ab8:	08003ac9 	.word	0x08003ac9
 8003abc:	08003adb 	.word	0x08003adb
 8003ac0:	08003ac9 	.word	0x08003ac9
 8003ac4:	08003b5d 	.word	0x08003b5d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003acc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d045      	beq.n	8003b60 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ad8:	e042      	b.n	8003b60 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ade:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ae2:	d13f      	bne.n	8003b64 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ae8:	e03c      	b.n	8003b64 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003af2:	d121      	bne.n	8003b38 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	2b03      	cmp	r3, #3
 8003af8:	d836      	bhi.n	8003b68 <DMA_CheckFifoParam+0xd8>
 8003afa:	a201      	add	r2, pc, #4	; (adr r2, 8003b00 <DMA_CheckFifoParam+0x70>)
 8003afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b00:	08003b11 	.word	0x08003b11
 8003b04:	08003b17 	.word	0x08003b17
 8003b08:	08003b11 	.word	0x08003b11
 8003b0c:	08003b29 	.word	0x08003b29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	73fb      	strb	r3, [r7, #15]
      break;
 8003b14:	e02f      	b.n	8003b76 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d024      	beq.n	8003b6c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b26:	e021      	b.n	8003b6c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b30:	d11e      	bne.n	8003b70 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b36:	e01b      	b.n	8003b70 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d902      	bls.n	8003b44 <DMA_CheckFifoParam+0xb4>
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d003      	beq.n	8003b4a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b42:	e018      	b.n	8003b76 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	73fb      	strb	r3, [r7, #15]
      break;
 8003b48:	e015      	b.n	8003b76 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00e      	beq.n	8003b74 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	73fb      	strb	r3, [r7, #15]
      break;
 8003b5a:	e00b      	b.n	8003b74 <DMA_CheckFifoParam+0xe4>
      break;
 8003b5c:	bf00      	nop
 8003b5e:	e00a      	b.n	8003b76 <DMA_CheckFifoParam+0xe6>
      break;
 8003b60:	bf00      	nop
 8003b62:	e008      	b.n	8003b76 <DMA_CheckFifoParam+0xe6>
      break;
 8003b64:	bf00      	nop
 8003b66:	e006      	b.n	8003b76 <DMA_CheckFifoParam+0xe6>
      break;
 8003b68:	bf00      	nop
 8003b6a:	e004      	b.n	8003b76 <DMA_CheckFifoParam+0xe6>
      break;
 8003b6c:	bf00      	nop
 8003b6e:	e002      	b.n	8003b76 <DMA_CheckFifoParam+0xe6>
      break;   
 8003b70:	bf00      	nop
 8003b72:	e000      	b.n	8003b76 <DMA_CheckFifoParam+0xe6>
      break;
 8003b74:	bf00      	nop
    }
  } 
  
  return status; 
 8003b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b086      	sub	sp, #24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003b96:	4b23      	ldr	r3, [pc, #140]	; (8003c24 <HAL_FLASH_Program+0xa0>)
 8003b98:	7e1b      	ldrb	r3, [r3, #24]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d101      	bne.n	8003ba2 <HAL_FLASH_Program+0x1e>
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	e03b      	b.n	8003c1a <HAL_FLASH_Program+0x96>
 8003ba2:	4b20      	ldr	r3, [pc, #128]	; (8003c24 <HAL_FLASH_Program+0xa0>)
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ba8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003bac:	f000 f87c 	bl	8003ca8 <FLASH_WaitForLastOperation>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003bb4:	7dfb      	ldrb	r3, [r7, #23]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d12b      	bne.n	8003c12 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d105      	bne.n	8003bcc <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003bc0:	783b      	ldrb	r3, [r7, #0]
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	68b8      	ldr	r0, [r7, #8]
 8003bc6:	f000 f925 	bl	8003e14 <FLASH_Program_Byte>
 8003bca:	e016      	b.n	8003bfa <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d105      	bne.n	8003bde <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003bd2:	883b      	ldrh	r3, [r7, #0]
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	68b8      	ldr	r0, [r7, #8]
 8003bd8:	f000 f8f8 	bl	8003dcc <FLASH_Program_HalfWord>
 8003bdc:	e00d      	b.n	8003bfa <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d105      	bne.n	8003bf0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	4619      	mov	r1, r3
 8003be8:	68b8      	ldr	r0, [r7, #8]
 8003bea:	f000 f8cd 	bl	8003d88 <FLASH_Program_Word>
 8003bee:	e004      	b.n	8003bfa <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003bf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bf4:	68b8      	ldr	r0, [r7, #8]
 8003bf6:	f000 f897 	bl	8003d28 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003bfa:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003bfe:	f000 f853 	bl	8003ca8 <FLASH_WaitForLastOperation>
 8003c02:	4603      	mov	r3, r0
 8003c04:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003c06:	4b08      	ldr	r3, [pc, #32]	; (8003c28 <HAL_FLASH_Program+0xa4>)
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	4a07      	ldr	r2, [pc, #28]	; (8003c28 <HAL_FLASH_Program+0xa4>)
 8003c0c:	f023 0301 	bic.w	r3, r3, #1
 8003c10:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003c12:	4b04      	ldr	r3, [pc, #16]	; (8003c24 <HAL_FLASH_Program+0xa0>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3718      	adds	r7, #24
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	200003dc 	.word	0x200003dc
 8003c28:	40023c00 	.word	0x40023c00

08003c2c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003c32:	2300      	movs	r3, #0
 8003c34:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003c36:	4b0b      	ldr	r3, [pc, #44]	; (8003c64 <HAL_FLASH_Unlock+0x38>)
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	da0b      	bge.n	8003c56 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003c3e:	4b09      	ldr	r3, [pc, #36]	; (8003c64 <HAL_FLASH_Unlock+0x38>)
 8003c40:	4a09      	ldr	r2, [pc, #36]	; (8003c68 <HAL_FLASH_Unlock+0x3c>)
 8003c42:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003c44:	4b07      	ldr	r3, [pc, #28]	; (8003c64 <HAL_FLASH_Unlock+0x38>)
 8003c46:	4a09      	ldr	r2, [pc, #36]	; (8003c6c <HAL_FLASH_Unlock+0x40>)
 8003c48:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003c4a:	4b06      	ldr	r3, [pc, #24]	; (8003c64 <HAL_FLASH_Unlock+0x38>)
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	da01      	bge.n	8003c56 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003c56:	79fb      	ldrb	r3, [r7, #7]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr
 8003c64:	40023c00 	.word	0x40023c00
 8003c68:	45670123 	.word	0x45670123
 8003c6c:	cdef89ab 	.word	0xcdef89ab

08003c70 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003c74:	4b05      	ldr	r3, [pc, #20]	; (8003c8c <HAL_FLASH_Lock+0x1c>)
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	4a04      	ldr	r2, [pc, #16]	; (8003c8c <HAL_FLASH_Lock+0x1c>)
 8003c7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003c7e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	40023c00 	.word	0x40023c00

08003c90 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8003c94:	4b03      	ldr	r3, [pc, #12]	; (8003ca4 <HAL_FLASH_GetError+0x14>)
 8003c96:	69db      	ldr	r3, [r3, #28]
}  
 8003c98:	4618      	mov	r0, r3
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	200003dc 	.word	0x200003dc

08003ca8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003cb4:	4b1a      	ldr	r3, [pc, #104]	; (8003d20 <FLASH_WaitForLastOperation+0x78>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003cba:	f7fe fc43 	bl	8002544 <HAL_GetTick>
 8003cbe:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003cc0:	e010      	b.n	8003ce4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cc8:	d00c      	beq.n	8003ce4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d007      	beq.n	8003ce0 <FLASH_WaitForLastOperation+0x38>
 8003cd0:	f7fe fc38 	bl	8002544 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d201      	bcs.n	8003ce4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e019      	b.n	8003d18 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003ce4:	4b0f      	ldr	r3, [pc, #60]	; (8003d24 <FLASH_WaitForLastOperation+0x7c>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1e8      	bne.n	8003cc2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003cf0:	4b0c      	ldr	r3, [pc, #48]	; (8003d24 <FLASH_WaitForLastOperation+0x7c>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d002      	beq.n	8003d02 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003cfc:	4b09      	ldr	r3, [pc, #36]	; (8003d24 <FLASH_WaitForLastOperation+0x7c>)
 8003cfe:	2201      	movs	r2, #1
 8003d00:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003d02:	4b08      	ldr	r3, [pc, #32]	; (8003d24 <FLASH_WaitForLastOperation+0x7c>)
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d003      	beq.n	8003d16 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003d0e:	f000 f8a3 	bl	8003e58 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e000      	b.n	8003d18 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003d16:	2300      	movs	r3, #0
  
}  
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	200003dc 	.word	0x200003dc
 8003d24:	40023c00 	.word	0x40023c00

08003d28 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003d28:	b490      	push	{r4, r7}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003d34:	4b13      	ldr	r3, [pc, #76]	; (8003d84 <FLASH_Program_DoubleWord+0x5c>)
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	4a12      	ldr	r2, [pc, #72]	; (8003d84 <FLASH_Program_DoubleWord+0x5c>)
 8003d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003d40:	4b10      	ldr	r3, [pc, #64]	; (8003d84 <FLASH_Program_DoubleWord+0x5c>)
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	4a0f      	ldr	r2, [pc, #60]	; (8003d84 <FLASH_Program_DoubleWord+0x5c>)
 8003d46:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003d4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003d4c:	4b0d      	ldr	r3, [pc, #52]	; (8003d84 <FLASH_Program_DoubleWord+0x5c>)
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	4a0c      	ldr	r2, [pc, #48]	; (8003d84 <FLASH_Program_DoubleWord+0x5c>)
 8003d52:	f043 0301 	orr.w	r3, r3, #1
 8003d56:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	683a      	ldr	r2, [r7, #0]
 8003d5c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003d5e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003d62:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003d66:	f04f 0300 	mov.w	r3, #0
 8003d6a:	f04f 0400 	mov.w	r4, #0
 8003d6e:	0013      	movs	r3, r2
 8003d70:	2400      	movs	r4, #0
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	3204      	adds	r2, #4
 8003d76:	6013      	str	r3, [r2, #0]
}
 8003d78:	bf00      	nop
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bc90      	pop	{r4, r7}
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	40023c00 	.word	0x40023c00

08003d88 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003d92:	4b0d      	ldr	r3, [pc, #52]	; (8003dc8 <FLASH_Program_Word+0x40>)
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	4a0c      	ldr	r2, [pc, #48]	; (8003dc8 <FLASH_Program_Word+0x40>)
 8003d98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d9c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003d9e:	4b0a      	ldr	r3, [pc, #40]	; (8003dc8 <FLASH_Program_Word+0x40>)
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	4a09      	ldr	r2, [pc, #36]	; (8003dc8 <FLASH_Program_Word+0x40>)
 8003da4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003da8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003daa:	4b07      	ldr	r3, [pc, #28]	; (8003dc8 <FLASH_Program_Word+0x40>)
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	4a06      	ldr	r2, [pc, #24]	; (8003dc8 <FLASH_Program_Word+0x40>)
 8003db0:	f043 0301 	orr.w	r3, r3, #1
 8003db4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	601a      	str	r2, [r3, #0]
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr
 8003dc8:	40023c00 	.word	0x40023c00

08003dcc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003dd8:	4b0d      	ldr	r3, [pc, #52]	; (8003e10 <FLASH_Program_HalfWord+0x44>)
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	4a0c      	ldr	r2, [pc, #48]	; (8003e10 <FLASH_Program_HalfWord+0x44>)
 8003dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003de2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003de4:	4b0a      	ldr	r3, [pc, #40]	; (8003e10 <FLASH_Program_HalfWord+0x44>)
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	4a09      	ldr	r2, [pc, #36]	; (8003e10 <FLASH_Program_HalfWord+0x44>)
 8003dea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003df0:	4b07      	ldr	r3, [pc, #28]	; (8003e10 <FLASH_Program_HalfWord+0x44>)
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	4a06      	ldr	r2, [pc, #24]	; (8003e10 <FLASH_Program_HalfWord+0x44>)
 8003df6:	f043 0301 	orr.w	r3, r3, #1
 8003dfa:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	887a      	ldrh	r2, [r7, #2]
 8003e00:	801a      	strh	r2, [r3, #0]
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	40023c00 	.word	0x40023c00

08003e14 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003e20:	4b0c      	ldr	r3, [pc, #48]	; (8003e54 <FLASH_Program_Byte+0x40>)
 8003e22:	691b      	ldr	r3, [r3, #16]
 8003e24:	4a0b      	ldr	r2, [pc, #44]	; (8003e54 <FLASH_Program_Byte+0x40>)
 8003e26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e2a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003e2c:	4b09      	ldr	r3, [pc, #36]	; (8003e54 <FLASH_Program_Byte+0x40>)
 8003e2e:	4a09      	ldr	r2, [pc, #36]	; (8003e54 <FLASH_Program_Byte+0x40>)
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003e34:	4b07      	ldr	r3, [pc, #28]	; (8003e54 <FLASH_Program_Byte+0x40>)
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	4a06      	ldr	r2, [pc, #24]	; (8003e54 <FLASH_Program_Byte+0x40>)
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	78fa      	ldrb	r2, [r7, #3]
 8003e44:	701a      	strb	r2, [r3, #0]
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	40023c00 	.word	0x40023c00

08003e58 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003e5c:	4b2f      	ldr	r3, [pc, #188]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	f003 0310 	and.w	r3, r3, #16
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d008      	beq.n	8003e7a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003e68:	4b2d      	ldr	r3, [pc, #180]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	f043 0310 	orr.w	r3, r3, #16
 8003e70:	4a2b      	ldr	r2, [pc, #172]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003e72:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003e74:	4b29      	ldr	r3, [pc, #164]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003e76:	2210      	movs	r2, #16
 8003e78:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003e7a:	4b28      	ldr	r3, [pc, #160]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f003 0320 	and.w	r3, r3, #32
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d008      	beq.n	8003e98 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003e86:	4b26      	ldr	r3, [pc, #152]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	f043 0308 	orr.w	r3, r3, #8
 8003e8e:	4a24      	ldr	r2, [pc, #144]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003e90:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003e92:	4b22      	ldr	r3, [pc, #136]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003e94:	2220      	movs	r2, #32
 8003e96:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003e98:	4b20      	ldr	r3, [pc, #128]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d008      	beq.n	8003eb6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003ea4:	4b1e      	ldr	r3, [pc, #120]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	f043 0304 	orr.w	r3, r3, #4
 8003eac:	4a1c      	ldr	r2, [pc, #112]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003eae:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003eb0:	4b1a      	ldr	r3, [pc, #104]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003eb2:	2240      	movs	r2, #64	; 0x40
 8003eb4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003eb6:	4b19      	ldr	r3, [pc, #100]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d008      	beq.n	8003ed4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003ec2:	4b17      	ldr	r3, [pc, #92]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	f043 0302 	orr.w	r3, r3, #2
 8003eca:	4a15      	ldr	r2, [pc, #84]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003ecc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003ece:	4b13      	ldr	r3, [pc, #76]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003ed0:	2280      	movs	r2, #128	; 0x80
 8003ed2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8003ed4:	4b11      	ldr	r3, [pc, #68]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d009      	beq.n	8003ef4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8003ee0:	4b0f      	ldr	r3, [pc, #60]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003ee2:	69db      	ldr	r3, [r3, #28]
 8003ee4:	f043 0301 	orr.w	r3, r3, #1
 8003ee8:	4a0d      	ldr	r2, [pc, #52]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003eea:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8003eec:	4b0b      	ldr	r3, [pc, #44]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003eee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ef2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003ef4:	4b09      	ldr	r3, [pc, #36]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d008      	beq.n	8003f12 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003f00:	4b07      	ldr	r3, [pc, #28]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003f02:	69db      	ldr	r3, [r3, #28]
 8003f04:	f043 0320 	orr.w	r3, r3, #32
 8003f08:	4a05      	ldr	r2, [pc, #20]	; (8003f20 <FLASH_SetErrorCode+0xc8>)
 8003f0a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003f0c:	4b03      	ldr	r3, [pc, #12]	; (8003f1c <FLASH_SetErrorCode+0xc4>)
 8003f0e:	2202      	movs	r2, #2
 8003f10:	60da      	str	r2, [r3, #12]
  }
}
 8003f12:	bf00      	nop
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	40023c00 	.word	0x40023c00
 8003f20:	200003dc 	.word	0x200003dc

08003f24 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003f36:	4b31      	ldr	r3, [pc, #196]	; (8003ffc <HAL_FLASHEx_Erase+0xd8>)
 8003f38:	7e1b      	ldrb	r3, [r3, #24]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d101      	bne.n	8003f42 <HAL_FLASHEx_Erase+0x1e>
 8003f3e:	2302      	movs	r3, #2
 8003f40:	e058      	b.n	8003ff4 <HAL_FLASHEx_Erase+0xd0>
 8003f42:	4b2e      	ldr	r3, [pc, #184]	; (8003ffc <HAL_FLASHEx_Erase+0xd8>)
 8003f44:	2201      	movs	r2, #1
 8003f46:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003f48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003f4c:	f7ff feac 	bl	8003ca8 <FLASH_WaitForLastOperation>
 8003f50:	4603      	mov	r3, r0
 8003f52:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d148      	bne.n	8003fec <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f60:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d115      	bne.n	8003f96 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	4619      	mov	r1, r3
 8003f76:	4610      	mov	r0, r2
 8003f78:	f000 f844 	bl	8004004 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003f7c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003f80:	f7ff fe92 	bl	8003ca8 <FLASH_WaitForLastOperation>
 8003f84:	4603      	mov	r3, r0
 8003f86:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003f88:	4b1d      	ldr	r3, [pc, #116]	; (8004000 <HAL_FLASHEx_Erase+0xdc>)
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	4a1c      	ldr	r2, [pc, #112]	; (8004000 <HAL_FLASHEx_Erase+0xdc>)
 8003f8e:	f023 0304 	bic.w	r3, r3, #4
 8003f92:	6113      	str	r3, [r2, #16]
 8003f94:	e028      	b.n	8003fe8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	60bb      	str	r3, [r7, #8]
 8003f9c:	e01c      	b.n	8003fd8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	68b8      	ldr	r0, [r7, #8]
 8003fa8:	f000 f850 	bl	800404c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003fac:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003fb0:	f7ff fe7a 	bl	8003ca8 <FLASH_WaitForLastOperation>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003fb8:	4b11      	ldr	r3, [pc, #68]	; (8004000 <HAL_FLASHEx_Erase+0xdc>)
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	4a10      	ldr	r2, [pc, #64]	; (8004000 <HAL_FLASHEx_Erase+0xdc>)
 8003fbe:	f023 037a 	bic.w	r3, r3, #122	; 0x7a
 8003fc2:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	601a      	str	r2, [r3, #0]
          break;
 8003fd0:	e00a      	b.n	8003fe8 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	60bb      	str	r3, [r7, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	68da      	ldr	r2, [r3, #12]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d3da      	bcc.n	8003f9e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8003fe8:	f000 f878 	bl	80040dc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003fec:	4b03      	ldr	r3, [pc, #12]	; (8003ffc <HAL_FLASHEx_Erase+0xd8>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	761a      	strb	r2, [r3, #24]

  return status;
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	200003dc 	.word	0x200003dc
 8004000:	40023c00 	.word	0x40023c00

08004004 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	4603      	mov	r3, r0
 800400c:	6039      	str	r1, [r7, #0]
 800400e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004010:	4b0d      	ldr	r3, [pc, #52]	; (8004048 <FLASH_MassErase+0x44>)
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	4a0c      	ldr	r2, [pc, #48]	; (8004048 <FLASH_MassErase+0x44>)
 8004016:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800401a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800401c:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <FLASH_MassErase+0x44>)
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	4a09      	ldr	r2, [pc, #36]	; (8004048 <FLASH_MassErase+0x44>)
 8004022:	f043 0304 	orr.w	r3, r3, #4
 8004026:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8004028:	4b07      	ldr	r3, [pc, #28]	; (8004048 <FLASH_MassErase+0x44>)
 800402a:	691a      	ldr	r2, [r3, #16]
 800402c:	79fb      	ldrb	r3, [r7, #7]
 800402e:	021b      	lsls	r3, r3, #8
 8004030:	4313      	orrs	r3, r2
 8004032:	4a05      	ldr	r2, [pc, #20]	; (8004048 <FLASH_MassErase+0x44>)
 8004034:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004038:	6113      	str	r3, [r2, #16]
}
 800403a:	bf00      	nop
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	40023c00 	.word	0x40023c00

0800404c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800404c:	b480      	push	{r7}
 800404e:	b085      	sub	sp, #20
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	460b      	mov	r3, r1
 8004056:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004058:	2300      	movs	r3, #0
 800405a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d102      	bne.n	8004068 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	e010      	b.n	800408a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004068:	78fb      	ldrb	r3, [r7, #3]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d103      	bne.n	8004076 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800406e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	e009      	b.n	800408a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004076:	78fb      	ldrb	r3, [r7, #3]
 8004078:	2b02      	cmp	r3, #2
 800407a:	d103      	bne.n	8004084 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800407c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004080:	60fb      	str	r3, [r7, #12]
 8004082:	e002      	b.n	800408a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004084:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004088:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800408a:	4b13      	ldr	r3, [pc, #76]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	4a12      	ldr	r2, [pc, #72]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 8004090:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004094:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004096:	4b10      	ldr	r3, [pc, #64]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 8004098:	691a      	ldr	r2, [r3, #16]
 800409a:	490f      	ldr	r1, [pc, #60]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4313      	orrs	r3, r2
 80040a0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80040a2:	4b0d      	ldr	r3, [pc, #52]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	4a0c      	ldr	r2, [pc, #48]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 80040a8:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 80040ac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80040ae:	4b0a      	ldr	r3, [pc, #40]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 80040b0:	691a      	ldr	r2, [r3, #16]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	00db      	lsls	r3, r3, #3
 80040b6:	4313      	orrs	r3, r2
 80040b8:	4a07      	ldr	r2, [pc, #28]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 80040ba:	f043 0302 	orr.w	r3, r3, #2
 80040be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80040c0:	4b05      	ldr	r3, [pc, #20]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	4a04      	ldr	r2, [pc, #16]	; (80040d8 <FLASH_Erase_Sector+0x8c>)
 80040c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040ca:	6113      	str	r3, [r2, #16]
}
 80040cc:	bf00      	nop
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	40023c00 	.word	0x40023c00

080040dc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80040e0:	4b20      	ldr	r3, [pc, #128]	; (8004164 <FLASH_FlushCaches+0x88>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d017      	beq.n	800411c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80040ec:	4b1d      	ldr	r3, [pc, #116]	; (8004164 <FLASH_FlushCaches+0x88>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a1c      	ldr	r2, [pc, #112]	; (8004164 <FLASH_FlushCaches+0x88>)
 80040f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040f6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80040f8:	4b1a      	ldr	r3, [pc, #104]	; (8004164 <FLASH_FlushCaches+0x88>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a19      	ldr	r2, [pc, #100]	; (8004164 <FLASH_FlushCaches+0x88>)
 80040fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004102:	6013      	str	r3, [r2, #0]
 8004104:	4b17      	ldr	r3, [pc, #92]	; (8004164 <FLASH_FlushCaches+0x88>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a16      	ldr	r2, [pc, #88]	; (8004164 <FLASH_FlushCaches+0x88>)
 800410a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800410e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004110:	4b14      	ldr	r3, [pc, #80]	; (8004164 <FLASH_FlushCaches+0x88>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a13      	ldr	r2, [pc, #76]	; (8004164 <FLASH_FlushCaches+0x88>)
 8004116:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800411a:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800411c:	4b11      	ldr	r3, [pc, #68]	; (8004164 <FLASH_FlushCaches+0x88>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004124:	2b00      	cmp	r3, #0
 8004126:	d017      	beq.n	8004158 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004128:	4b0e      	ldr	r3, [pc, #56]	; (8004164 <FLASH_FlushCaches+0x88>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a0d      	ldr	r2, [pc, #52]	; (8004164 <FLASH_FlushCaches+0x88>)
 800412e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004132:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004134:	4b0b      	ldr	r3, [pc, #44]	; (8004164 <FLASH_FlushCaches+0x88>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a0a      	ldr	r2, [pc, #40]	; (8004164 <FLASH_FlushCaches+0x88>)
 800413a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800413e:	6013      	str	r3, [r2, #0]
 8004140:	4b08      	ldr	r3, [pc, #32]	; (8004164 <FLASH_FlushCaches+0x88>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a07      	ldr	r2, [pc, #28]	; (8004164 <FLASH_FlushCaches+0x88>)
 8004146:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800414a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800414c:	4b05      	ldr	r3, [pc, #20]	; (8004164 <FLASH_FlushCaches+0x88>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a04      	ldr	r2, [pc, #16]	; (8004164 <FLASH_FlushCaches+0x88>)
 8004152:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004156:	6013      	str	r3, [r2, #0]
  }
}
 8004158:	bf00      	nop
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	40023c00 	.word	0x40023c00

08004168 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004168:	b480      	push	{r7}
 800416a:	b089      	sub	sp, #36	; 0x24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004172:	2300      	movs	r3, #0
 8004174:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004176:	2300      	movs	r3, #0
 8004178:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800417a:	2300      	movs	r3, #0
 800417c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800417e:	2300      	movs	r3, #0
 8004180:	61fb      	str	r3, [r7, #28]
 8004182:	e165      	b.n	8004450 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004184:	2201      	movs	r2, #1
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	697a      	ldr	r2, [r7, #20]
 8004194:	4013      	ands	r3, r2
 8004196:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	429a      	cmp	r2, r3
 800419e:	f040 8154 	bne.w	800444a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d00b      	beq.n	80041c2 <HAL_GPIO_Init+0x5a>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d007      	beq.n	80041c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041b6:	2b11      	cmp	r3, #17
 80041b8:	d003      	beq.n	80041c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	2b12      	cmp	r3, #18
 80041c0:	d130      	bne.n	8004224 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	005b      	lsls	r3, r3, #1
 80041cc:	2203      	movs	r2, #3
 80041ce:	fa02 f303 	lsl.w	r3, r2, r3
 80041d2:	43db      	mvns	r3, r3
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	4013      	ands	r3, r2
 80041d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	fa02 f303 	lsl.w	r3, r2, r3
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	69ba      	ldr	r2, [r7, #24]
 80041f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041f8:	2201      	movs	r2, #1
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004200:	43db      	mvns	r3, r3
 8004202:	69ba      	ldr	r2, [r7, #24]
 8004204:	4013      	ands	r3, r2
 8004206:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	091b      	lsrs	r3, r3, #4
 800420e:	f003 0201 	and.w	r2, r3, #1
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	fa02 f303 	lsl.w	r3, r2, r3
 8004218:	69ba      	ldr	r2, [r7, #24]
 800421a:	4313      	orrs	r3, r2
 800421c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	2203      	movs	r2, #3
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	43db      	mvns	r3, r3
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	4013      	ands	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4313      	orrs	r3, r2
 800424c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b02      	cmp	r3, #2
 800425a:	d003      	beq.n	8004264 <HAL_GPIO_Init+0xfc>
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b12      	cmp	r3, #18
 8004262:	d123      	bne.n	80042ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	08da      	lsrs	r2, r3, #3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3208      	adds	r2, #8
 800426c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004270:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	220f      	movs	r2, #15
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	43db      	mvns	r3, r3
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	4013      	ands	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	691a      	ldr	r2, [r3, #16]
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	f003 0307 	and.w	r3, r3, #7
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	4313      	orrs	r3, r2
 800429c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	08da      	lsrs	r2, r3, #3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	3208      	adds	r2, #8
 80042a6:	69b9      	ldr	r1, [r7, #24]
 80042a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	2203      	movs	r2, #3
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	4013      	ands	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f003 0203 	and.w	r2, r3, #3
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	005b      	lsls	r3, r3, #1
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	69ba      	ldr	r2, [r7, #24]
 80042de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 80ae 	beq.w	800444a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ee:	2300      	movs	r3, #0
 80042f0:	60fb      	str	r3, [r7, #12]
 80042f2:	4b5c      	ldr	r3, [pc, #368]	; (8004464 <HAL_GPIO_Init+0x2fc>)
 80042f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f6:	4a5b      	ldr	r2, [pc, #364]	; (8004464 <HAL_GPIO_Init+0x2fc>)
 80042f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042fc:	6453      	str	r3, [r2, #68]	; 0x44
 80042fe:	4b59      	ldr	r3, [pc, #356]	; (8004464 <HAL_GPIO_Init+0x2fc>)
 8004300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004306:	60fb      	str	r3, [r7, #12]
 8004308:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800430a:	4a57      	ldr	r2, [pc, #348]	; (8004468 <HAL_GPIO_Init+0x300>)
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	089b      	lsrs	r3, r3, #2
 8004310:	3302      	adds	r3, #2
 8004312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004316:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	f003 0303 	and.w	r3, r3, #3
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	220f      	movs	r2, #15
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	43db      	mvns	r3, r3
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	4013      	ands	r3, r2
 800432c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a4e      	ldr	r2, [pc, #312]	; (800446c <HAL_GPIO_Init+0x304>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d025      	beq.n	8004382 <HAL_GPIO_Init+0x21a>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a4d      	ldr	r2, [pc, #308]	; (8004470 <HAL_GPIO_Init+0x308>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d01f      	beq.n	800437e <HAL_GPIO_Init+0x216>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a4c      	ldr	r2, [pc, #304]	; (8004474 <HAL_GPIO_Init+0x30c>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d019      	beq.n	800437a <HAL_GPIO_Init+0x212>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a4b      	ldr	r2, [pc, #300]	; (8004478 <HAL_GPIO_Init+0x310>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d013      	beq.n	8004376 <HAL_GPIO_Init+0x20e>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a4a      	ldr	r2, [pc, #296]	; (800447c <HAL_GPIO_Init+0x314>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d00d      	beq.n	8004372 <HAL_GPIO_Init+0x20a>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a49      	ldr	r2, [pc, #292]	; (8004480 <HAL_GPIO_Init+0x318>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d007      	beq.n	800436e <HAL_GPIO_Init+0x206>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a48      	ldr	r2, [pc, #288]	; (8004484 <HAL_GPIO_Init+0x31c>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d101      	bne.n	800436a <HAL_GPIO_Init+0x202>
 8004366:	2306      	movs	r3, #6
 8004368:	e00c      	b.n	8004384 <HAL_GPIO_Init+0x21c>
 800436a:	2307      	movs	r3, #7
 800436c:	e00a      	b.n	8004384 <HAL_GPIO_Init+0x21c>
 800436e:	2305      	movs	r3, #5
 8004370:	e008      	b.n	8004384 <HAL_GPIO_Init+0x21c>
 8004372:	2304      	movs	r3, #4
 8004374:	e006      	b.n	8004384 <HAL_GPIO_Init+0x21c>
 8004376:	2303      	movs	r3, #3
 8004378:	e004      	b.n	8004384 <HAL_GPIO_Init+0x21c>
 800437a:	2302      	movs	r3, #2
 800437c:	e002      	b.n	8004384 <HAL_GPIO_Init+0x21c>
 800437e:	2301      	movs	r3, #1
 8004380:	e000      	b.n	8004384 <HAL_GPIO_Init+0x21c>
 8004382:	2300      	movs	r3, #0
 8004384:	69fa      	ldr	r2, [r7, #28]
 8004386:	f002 0203 	and.w	r2, r2, #3
 800438a:	0092      	lsls	r2, r2, #2
 800438c:	4093      	lsls	r3, r2
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	4313      	orrs	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004394:	4934      	ldr	r1, [pc, #208]	; (8004468 <HAL_GPIO_Init+0x300>)
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	089b      	lsrs	r3, r3, #2
 800439a:	3302      	adds	r3, #2
 800439c:	69ba      	ldr	r2, [r7, #24]
 800439e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043a2:	4b39      	ldr	r3, [pc, #228]	; (8004488 <HAL_GPIO_Init+0x320>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	43db      	mvns	r3, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4013      	ands	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043c6:	4a30      	ldr	r2, [pc, #192]	; (8004488 <HAL_GPIO_Init+0x320>)
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80043cc:	4b2e      	ldr	r3, [pc, #184]	; (8004488 <HAL_GPIO_Init+0x320>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	43db      	mvns	r3, r3
 80043d6:	69ba      	ldr	r2, [r7, #24]
 80043d8:	4013      	ands	r3, r2
 80043da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d003      	beq.n	80043f0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043f0:	4a25      	ldr	r2, [pc, #148]	; (8004488 <HAL_GPIO_Init+0x320>)
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043f6:	4b24      	ldr	r3, [pc, #144]	; (8004488 <HAL_GPIO_Init+0x320>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	43db      	mvns	r3, r3
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	4013      	ands	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004412:	69ba      	ldr	r2, [r7, #24]
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	4313      	orrs	r3, r2
 8004418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800441a:	4a1b      	ldr	r2, [pc, #108]	; (8004488 <HAL_GPIO_Init+0x320>)
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004420:	4b19      	ldr	r3, [pc, #100]	; (8004488 <HAL_GPIO_Init+0x320>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	43db      	mvns	r3, r3
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4013      	ands	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d003      	beq.n	8004444 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	4313      	orrs	r3, r2
 8004442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004444:	4a10      	ldr	r2, [pc, #64]	; (8004488 <HAL_GPIO_Init+0x320>)
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	3301      	adds	r3, #1
 800444e:	61fb      	str	r3, [r7, #28]
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	2b0f      	cmp	r3, #15
 8004454:	f67f ae96 	bls.w	8004184 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004458:	bf00      	nop
 800445a:	3724      	adds	r7, #36	; 0x24
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr
 8004464:	40023800 	.word	0x40023800
 8004468:	40013800 	.word	0x40013800
 800446c:	40020000 	.word	0x40020000
 8004470:	40020400 	.word	0x40020400
 8004474:	40020800 	.word	0x40020800
 8004478:	40020c00 	.word	0x40020c00
 800447c:	40021000 	.word	0x40021000
 8004480:	40021400 	.word	0x40021400
 8004484:	40021800 	.word	0x40021800
 8004488:	40013c00 	.word	0x40013c00

0800448c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004496:	2300      	movs	r3, #0
 8004498:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800449a:	2300      	movs	r3, #0
 800449c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800449e:	2300      	movs	r3, #0
 80044a0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044a2:	2300      	movs	r3, #0
 80044a4:	617b      	str	r3, [r7, #20]
 80044a6:	e0c7      	b.n	8004638 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044a8:	2201      	movs	r2, #1
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80044b2:	683a      	ldr	r2, [r7, #0]
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	4013      	ands	r3, r2
 80044b8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	429a      	cmp	r2, r3
 80044c0:	f040 80b7 	bne.w	8004632 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80044c4:	4a61      	ldr	r2, [pc, #388]	; (800464c <HAL_GPIO_DeInit+0x1c0>)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	089b      	lsrs	r3, r3, #2
 80044ca:	3302      	adds	r3, #2
 80044cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f003 0303 	and.w	r3, r3, #3
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	220f      	movs	r2, #15
 80044dc:	fa02 f303 	lsl.w	r3, r2, r3
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	4013      	ands	r3, r2
 80044e4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a59      	ldr	r2, [pc, #356]	; (8004650 <HAL_GPIO_DeInit+0x1c4>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d025      	beq.n	800453a <HAL_GPIO_DeInit+0xae>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a58      	ldr	r2, [pc, #352]	; (8004654 <HAL_GPIO_DeInit+0x1c8>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d01f      	beq.n	8004536 <HAL_GPIO_DeInit+0xaa>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a57      	ldr	r2, [pc, #348]	; (8004658 <HAL_GPIO_DeInit+0x1cc>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d019      	beq.n	8004532 <HAL_GPIO_DeInit+0xa6>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a56      	ldr	r2, [pc, #344]	; (800465c <HAL_GPIO_DeInit+0x1d0>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d013      	beq.n	800452e <HAL_GPIO_DeInit+0xa2>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a55      	ldr	r2, [pc, #340]	; (8004660 <HAL_GPIO_DeInit+0x1d4>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d00d      	beq.n	800452a <HAL_GPIO_DeInit+0x9e>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a54      	ldr	r2, [pc, #336]	; (8004664 <HAL_GPIO_DeInit+0x1d8>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d007      	beq.n	8004526 <HAL_GPIO_DeInit+0x9a>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a53      	ldr	r2, [pc, #332]	; (8004668 <HAL_GPIO_DeInit+0x1dc>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d101      	bne.n	8004522 <HAL_GPIO_DeInit+0x96>
 800451e:	2306      	movs	r3, #6
 8004520:	e00c      	b.n	800453c <HAL_GPIO_DeInit+0xb0>
 8004522:	2307      	movs	r3, #7
 8004524:	e00a      	b.n	800453c <HAL_GPIO_DeInit+0xb0>
 8004526:	2305      	movs	r3, #5
 8004528:	e008      	b.n	800453c <HAL_GPIO_DeInit+0xb0>
 800452a:	2304      	movs	r3, #4
 800452c:	e006      	b.n	800453c <HAL_GPIO_DeInit+0xb0>
 800452e:	2303      	movs	r3, #3
 8004530:	e004      	b.n	800453c <HAL_GPIO_DeInit+0xb0>
 8004532:	2302      	movs	r3, #2
 8004534:	e002      	b.n	800453c <HAL_GPIO_DeInit+0xb0>
 8004536:	2301      	movs	r3, #1
 8004538:	e000      	b.n	800453c <HAL_GPIO_DeInit+0xb0>
 800453a:	2300      	movs	r3, #0
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	f002 0203 	and.w	r2, r2, #3
 8004542:	0092      	lsls	r2, r2, #2
 8004544:	4093      	lsls	r3, r2
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	429a      	cmp	r2, r3
 800454a:	d132      	bne.n	80045b2 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800454c:	4b47      	ldr	r3, [pc, #284]	; (800466c <HAL_GPIO_DeInit+0x1e0>)
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	43db      	mvns	r3, r3
 8004554:	4945      	ldr	r1, [pc, #276]	; (800466c <HAL_GPIO_DeInit+0x1e0>)
 8004556:	4013      	ands	r3, r2
 8004558:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800455a:	4b44      	ldr	r3, [pc, #272]	; (800466c <HAL_GPIO_DeInit+0x1e0>)
 800455c:	685a      	ldr	r2, [r3, #4]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	43db      	mvns	r3, r3
 8004562:	4942      	ldr	r1, [pc, #264]	; (800466c <HAL_GPIO_DeInit+0x1e0>)
 8004564:	4013      	ands	r3, r2
 8004566:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004568:	4b40      	ldr	r3, [pc, #256]	; (800466c <HAL_GPIO_DeInit+0x1e0>)
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	43db      	mvns	r3, r3
 8004570:	493e      	ldr	r1, [pc, #248]	; (800466c <HAL_GPIO_DeInit+0x1e0>)
 8004572:	4013      	ands	r3, r2
 8004574:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004576:	4b3d      	ldr	r3, [pc, #244]	; (800466c <HAL_GPIO_DeInit+0x1e0>)
 8004578:	68da      	ldr	r2, [r3, #12]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	43db      	mvns	r3, r3
 800457e:	493b      	ldr	r1, [pc, #236]	; (800466c <HAL_GPIO_DeInit+0x1e0>)
 8004580:	4013      	ands	r3, r2
 8004582:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	f003 0303 	and.w	r3, r3, #3
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	220f      	movs	r2, #15
 800458e:	fa02 f303 	lsl.w	r3, r2, r3
 8004592:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004594:	4a2d      	ldr	r2, [pc, #180]	; (800464c <HAL_GPIO_DeInit+0x1c0>)
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	089b      	lsrs	r3, r3, #2
 800459a:	3302      	adds	r3, #2
 800459c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	43da      	mvns	r2, r3
 80045a4:	4829      	ldr	r0, [pc, #164]	; (800464c <HAL_GPIO_DeInit+0x1c0>)
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	089b      	lsrs	r3, r3, #2
 80045aa:	400a      	ands	r2, r1
 80045ac:	3302      	adds	r3, #2
 80045ae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	2103      	movs	r1, #3
 80045bc:	fa01 f303 	lsl.w	r3, r1, r3
 80045c0:	43db      	mvns	r3, r3
 80045c2:	401a      	ands	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	08da      	lsrs	r2, r3, #3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	3208      	adds	r2, #8
 80045d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	f003 0307 	and.w	r3, r3, #7
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	220f      	movs	r2, #15
 80045de:	fa02 f303 	lsl.w	r3, r2, r3
 80045e2:	43db      	mvns	r3, r3
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	08d2      	lsrs	r2, r2, #3
 80045e8:	4019      	ands	r1, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	3208      	adds	r2, #8
 80045ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	68da      	ldr	r2, [r3, #12]
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	005b      	lsls	r3, r3, #1
 80045fa:	2103      	movs	r1, #3
 80045fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004600:	43db      	mvns	r3, r3
 8004602:	401a      	ands	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	2101      	movs	r1, #1
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	fa01 f303 	lsl.w	r3, r1, r3
 8004614:	43db      	mvns	r3, r3
 8004616:	401a      	ands	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689a      	ldr	r2, [r3, #8]
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	2103      	movs	r1, #3
 8004626:	fa01 f303 	lsl.w	r3, r1, r3
 800462a:	43db      	mvns	r3, r3
 800462c:	401a      	ands	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	3301      	adds	r3, #1
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	2b0f      	cmp	r3, #15
 800463c:	f67f af34 	bls.w	80044a8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004640:	bf00      	nop
 8004642:	371c      	adds	r7, #28
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	40013800 	.word	0x40013800
 8004650:	40020000 	.word	0x40020000
 8004654:	40020400 	.word	0x40020400
 8004658:	40020800 	.word	0x40020800
 800465c:	40020c00 	.word	0x40020c00
 8004660:	40021000 	.word	0x40021000
 8004664:	40021400 	.word	0x40021400
 8004668:	40021800 	.word	0x40021800
 800466c:	40013c00 	.word	0x40013c00

08004670 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	460b      	mov	r3, r1
 800467a:	807b      	strh	r3, [r7, #2]
 800467c:	4613      	mov	r3, r2
 800467e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004680:	787b      	ldrb	r3, [r7, #1]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004686:	887a      	ldrh	r2, [r7, #2]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800468c:	e003      	b.n	8004696 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800468e:	887b      	ldrh	r3, [r7, #2]
 8004690:	041a      	lsls	r2, r3, #16
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	619a      	str	r2, [r3, #24]
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr

080046a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b083      	sub	sp, #12
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
 80046aa:	460b      	mov	r3, r1
 80046ac:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	695a      	ldr	r2, [r3, #20]
 80046b2:	887b      	ldrh	r3, [r7, #2]
 80046b4:	401a      	ands	r2, r3
 80046b6:	887b      	ldrh	r3, [r7, #2]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d104      	bne.n	80046c6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80046bc:	887b      	ldrh	r3, [r7, #2]
 80046be:	041a      	lsls	r2, r3, #16
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80046c4:	e002      	b.n	80046cc <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80046c6:	887a      	ldrh	r2, [r7, #2]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	619a      	str	r2, [r3, #24]
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e11f      	b.n	800492a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d106      	bne.n	8004704 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7fd fca8 	bl	8002054 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2224      	movs	r2, #36	; 0x24
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 0201 	bic.w	r2, r2, #1
 800471a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800472a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800473a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800473c:	f001 faee 	bl	8005d1c <HAL_RCC_GetPCLK1Freq>
 8004740:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	4a7b      	ldr	r2, [pc, #492]	; (8004934 <HAL_I2C_Init+0x25c>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d807      	bhi.n	800475c <HAL_I2C_Init+0x84>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4a7a      	ldr	r2, [pc, #488]	; (8004938 <HAL_I2C_Init+0x260>)
 8004750:	4293      	cmp	r3, r2
 8004752:	bf94      	ite	ls
 8004754:	2301      	movls	r3, #1
 8004756:	2300      	movhi	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	e006      	b.n	800476a <HAL_I2C_Init+0x92>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	4a77      	ldr	r2, [pc, #476]	; (800493c <HAL_I2C_Init+0x264>)
 8004760:	4293      	cmp	r3, r2
 8004762:	bf94      	ite	ls
 8004764:	2301      	movls	r3, #1
 8004766:	2300      	movhi	r3, #0
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e0db      	b.n	800492a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	4a72      	ldr	r2, [pc, #456]	; (8004940 <HAL_I2C_Init+0x268>)
 8004776:	fba2 2303 	umull	r2, r3, r2, r3
 800477a:	0c9b      	lsrs	r3, r3, #18
 800477c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	430a      	orrs	r2, r1
 8004790:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	4a64      	ldr	r2, [pc, #400]	; (8004934 <HAL_I2C_Init+0x25c>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d802      	bhi.n	80047ac <HAL_I2C_Init+0xd4>
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	3301      	adds	r3, #1
 80047aa:	e009      	b.n	80047c0 <HAL_I2C_Init+0xe8>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80047b2:	fb02 f303 	mul.w	r3, r2, r3
 80047b6:	4a63      	ldr	r2, [pc, #396]	; (8004944 <HAL_I2C_Init+0x26c>)
 80047b8:	fba2 2303 	umull	r2, r3, r2, r3
 80047bc:	099b      	lsrs	r3, r3, #6
 80047be:	3301      	adds	r3, #1
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	6812      	ldr	r2, [r2, #0]
 80047c4:	430b      	orrs	r3, r1
 80047c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	69db      	ldr	r3, [r3, #28]
 80047ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80047d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	4956      	ldr	r1, [pc, #344]	; (8004934 <HAL_I2C_Init+0x25c>)
 80047dc:	428b      	cmp	r3, r1
 80047de:	d80d      	bhi.n	80047fc <HAL_I2C_Init+0x124>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	1e59      	subs	r1, r3, #1
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80047ee:	3301      	adds	r3, #1
 80047f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	bf38      	it	cc
 80047f8:	2304      	movcc	r3, #4
 80047fa:	e04f      	b.n	800489c <HAL_I2C_Init+0x1c4>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d111      	bne.n	8004828 <HAL_I2C_Init+0x150>
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	1e58      	subs	r0, r3, #1
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6859      	ldr	r1, [r3, #4]
 800480c:	460b      	mov	r3, r1
 800480e:	005b      	lsls	r3, r3, #1
 8004810:	440b      	add	r3, r1
 8004812:	fbb0 f3f3 	udiv	r3, r0, r3
 8004816:	3301      	adds	r3, #1
 8004818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800481c:	2b00      	cmp	r3, #0
 800481e:	bf0c      	ite	eq
 8004820:	2301      	moveq	r3, #1
 8004822:	2300      	movne	r3, #0
 8004824:	b2db      	uxtb	r3, r3
 8004826:	e012      	b.n	800484e <HAL_I2C_Init+0x176>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	1e58      	subs	r0, r3, #1
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6859      	ldr	r1, [r3, #4]
 8004830:	460b      	mov	r3, r1
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	440b      	add	r3, r1
 8004836:	0099      	lsls	r1, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	fbb0 f3f3 	udiv	r3, r0, r3
 800483e:	3301      	adds	r3, #1
 8004840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004844:	2b00      	cmp	r3, #0
 8004846:	bf0c      	ite	eq
 8004848:	2301      	moveq	r3, #1
 800484a:	2300      	movne	r3, #0
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_I2C_Init+0x17e>
 8004852:	2301      	movs	r3, #1
 8004854:	e022      	b.n	800489c <HAL_I2C_Init+0x1c4>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d10e      	bne.n	800487c <HAL_I2C_Init+0x1a4>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	1e58      	subs	r0, r3, #1
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6859      	ldr	r1, [r3, #4]
 8004866:	460b      	mov	r3, r1
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	440b      	add	r3, r1
 800486c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004870:	3301      	adds	r3, #1
 8004872:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004876:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800487a:	e00f      	b.n	800489c <HAL_I2C_Init+0x1c4>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	1e58      	subs	r0, r3, #1
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6859      	ldr	r1, [r3, #4]
 8004884:	460b      	mov	r3, r1
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	440b      	add	r3, r1
 800488a:	0099      	lsls	r1, r3, #2
 800488c:	440b      	add	r3, r1
 800488e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004892:	3301      	adds	r3, #1
 8004894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004898:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800489c:	6879      	ldr	r1, [r7, #4]
 800489e:	6809      	ldr	r1, [r1, #0]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	69da      	ldr	r2, [r3, #28]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a1b      	ldr	r3, [r3, #32]
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	430a      	orrs	r2, r1
 80048be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80048ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	6911      	ldr	r1, [r2, #16]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	68d2      	ldr	r2, [r2, #12]
 80048d6:	4311      	orrs	r1, r2
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6812      	ldr	r2, [r2, #0]
 80048dc:	430b      	orrs	r3, r1
 80048de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	695a      	ldr	r2, [r3, #20]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	431a      	orrs	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0201 	orr.w	r2, r2, #1
 800490a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2220      	movs	r2, #32
 8004916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	000186a0 	.word	0x000186a0
 8004938:	001e847f 	.word	0x001e847f
 800493c:	003d08ff 	.word	0x003d08ff
 8004940:	431bde83 	.word	0x431bde83
 8004944:	10624dd3 	.word	0x10624dd3

08004948 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af02      	add	r7, sp, #8
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	4608      	mov	r0, r1
 8004952:	4611      	mov	r1, r2
 8004954:	461a      	mov	r2, r3
 8004956:	4603      	mov	r3, r0
 8004958:	817b      	strh	r3, [r7, #10]
 800495a:	460b      	mov	r3, r1
 800495c:	813b      	strh	r3, [r7, #8]
 800495e:	4613      	mov	r3, r2
 8004960:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004962:	f7fd fdef 	bl	8002544 <HAL_GetTick>
 8004966:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b20      	cmp	r3, #32
 8004972:	f040 80d9 	bne.w	8004b28 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	2319      	movs	r3, #25
 800497c:	2201      	movs	r2, #1
 800497e:	496d      	ldr	r1, [pc, #436]	; (8004b34 <HAL_I2C_Mem_Write+0x1ec>)
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f000 fda9 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d001      	beq.n	8004990 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800498c:	2302      	movs	r3, #2
 800498e:	e0cc      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004996:	2b01      	cmp	r3, #1
 8004998:	d101      	bne.n	800499e <HAL_I2C_Mem_Write+0x56>
 800499a:	2302      	movs	r3, #2
 800499c:	e0c5      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0301 	and.w	r3, r3, #1
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d007      	beq.n	80049c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2221      	movs	r2, #33	; 0x21
 80049d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2240      	movs	r2, #64	; 0x40
 80049e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6a3a      	ldr	r2, [r7, #32]
 80049ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80049f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	4a4d      	ldr	r2, [pc, #308]	; (8004b38 <HAL_I2C_Mem_Write+0x1f0>)
 8004a04:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a06:	88f8      	ldrh	r0, [r7, #6]
 8004a08:	893a      	ldrh	r2, [r7, #8]
 8004a0a:	8979      	ldrh	r1, [r7, #10]
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	9301      	str	r3, [sp, #4]
 8004a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	4603      	mov	r3, r0
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f000 fbe4 	bl	80051e4 <I2C_RequestMemoryWrite>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d052      	beq.n	8004ac8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e081      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 fe2a 	bl	8005684 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00d      	beq.n	8004a52 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3a:	2b04      	cmp	r3, #4
 8004a3c:	d107      	bne.n	8004a4e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e06b      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	781a      	ldrb	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a62:	1c5a      	adds	r2, r3, #1
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d11b      	bne.n	8004ac8 <HAL_I2C_Mem_Write+0x180>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d017      	beq.n	8004ac8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9c:	781a      	ldrb	r2, [r3, #0]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1aa      	bne.n	8004a26 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	f000 fe16 	bl	8005706 <I2C_WaitOnBTFFlagUntilTimeout>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d00d      	beq.n	8004afc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae4:	2b04      	cmp	r3, #4
 8004ae6:	d107      	bne.n	8004af8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004af6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e016      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b24:	2300      	movs	r3, #0
 8004b26:	e000      	b.n	8004b2a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004b28:	2302      	movs	r3, #2
  }
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	00100002 	.word	0x00100002
 8004b38:	ffff0000 	.word	0xffff0000

08004b3c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b08c      	sub	sp, #48	; 0x30
 8004b40:	af02      	add	r7, sp, #8
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	4608      	mov	r0, r1
 8004b46:	4611      	mov	r1, r2
 8004b48:	461a      	mov	r2, r3
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	817b      	strh	r3, [r7, #10]
 8004b4e:	460b      	mov	r3, r1
 8004b50:	813b      	strh	r3, [r7, #8]
 8004b52:	4613      	mov	r3, r2
 8004b54:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b56:	f7fd fcf5 	bl	8002544 <HAL_GetTick>
 8004b5a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b20      	cmp	r3, #32
 8004b66:	f040 8208 	bne.w	8004f7a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	2319      	movs	r3, #25
 8004b70:	2201      	movs	r2, #1
 8004b72:	497b      	ldr	r1, [pc, #492]	; (8004d60 <HAL_I2C_Mem_Read+0x224>)
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f000 fcaf 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d001      	beq.n	8004b84 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004b80:	2302      	movs	r3, #2
 8004b82:	e1fb      	b.n	8004f7c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d101      	bne.n	8004b92 <HAL_I2C_Mem_Read+0x56>
 8004b8e:	2302      	movs	r3, #2
 8004b90:	e1f4      	b.n	8004f7c <HAL_I2C_Mem_Read+0x440>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d007      	beq.n	8004bb8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0201 	orr.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bc6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2222      	movs	r2, #34	; 0x22
 8004bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2240      	movs	r2, #64	; 0x40
 8004bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004be2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004be8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4a5b      	ldr	r2, [pc, #364]	; (8004d64 <HAL_I2C_Mem_Read+0x228>)
 8004bf8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004bfa:	88f8      	ldrh	r0, [r7, #6]
 8004bfc:	893a      	ldrh	r2, [r7, #8]
 8004bfe:	8979      	ldrh	r1, [r7, #10]
 8004c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c02:	9301      	str	r3, [sp, #4]
 8004c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	4603      	mov	r3, r0
 8004c0a:	68f8      	ldr	r0, [r7, #12]
 8004c0c:	f000 fb7e 	bl	800530c <I2C_RequestMemoryRead>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d001      	beq.n	8004c1a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e1b0      	b.n	8004f7c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d113      	bne.n	8004c4a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c22:	2300      	movs	r3, #0
 8004c24:	623b      	str	r3, [r7, #32]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	623b      	str	r3, [r7, #32]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	699b      	ldr	r3, [r3, #24]
 8004c34:	623b      	str	r3, [r7, #32]
 8004c36:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	e184      	b.n	8004f54 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d11b      	bne.n	8004c8a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c62:	2300      	movs	r3, #0
 8004c64:	61fb      	str	r3, [r7, #28]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	695b      	ldr	r3, [r3, #20]
 8004c6c:	61fb      	str	r3, [r7, #28]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	61fb      	str	r3, [r7, #28]
 8004c76:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c86:	601a      	str	r2, [r3, #0]
 8004c88:	e164      	b.n	8004f54 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d11b      	bne.n	8004cca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ca0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	61bb      	str	r3, [r7, #24]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	695b      	ldr	r3, [r3, #20]
 8004cbc:	61bb      	str	r3, [r7, #24]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	61bb      	str	r3, [r7, #24]
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	e144      	b.n	8004f54 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cca:	2300      	movs	r3, #0
 8004ccc:	617b      	str	r3, [r7, #20]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	695b      	ldr	r3, [r3, #20]
 8004cd4:	617b      	str	r3, [r7, #20]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	617b      	str	r3, [r7, #20]
 8004cde:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004ce0:	e138      	b.n	8004f54 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce6:	2b03      	cmp	r3, #3
 8004ce8:	f200 80f1 	bhi.w	8004ece <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d123      	bne.n	8004d3c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 fd45 	bl	8005788 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e139      	b.n	8004f7c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	691a      	ldr	r2, [r3, #16]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d12:	b2d2      	uxtb	r2, r2
 8004d14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1a:	1c5a      	adds	r2, r3, #1
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d24:	3b01      	subs	r3, #1
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	3b01      	subs	r3, #1
 8004d34:	b29a      	uxth	r2, r3
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d3a:	e10b      	b.n	8004f54 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d14e      	bne.n	8004de2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	4906      	ldr	r1, [pc, #24]	; (8004d68 <HAL_I2C_Mem_Read+0x22c>)
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f000 fbc2 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d008      	beq.n	8004d6c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e10e      	b.n	8004f7c <HAL_I2C_Mem_Read+0x440>
 8004d5e:	bf00      	nop
 8004d60:	00100002 	.word	0x00100002
 8004d64:	ffff0000 	.word	0xffff0000
 8004d68:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	691a      	ldr	r2, [r3, #16]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d86:	b2d2      	uxtb	r2, r2
 8004d88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8e:	1c5a      	adds	r2, r3, #1
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	3b01      	subs	r3, #1
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	691a      	ldr	r2, [r3, #16]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc0:	1c5a      	adds	r2, r3, #1
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	b29a      	uxth	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004de0:	e0b8      	b.n	8004f54 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de8:	2200      	movs	r2, #0
 8004dea:	4966      	ldr	r1, [pc, #408]	; (8004f84 <HAL_I2C_Mem_Read+0x448>)
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f000 fb73 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e0bf      	b.n	8004f7c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	691a      	ldr	r2, [r3, #16]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e16:	b2d2      	uxtb	r2, r2
 8004e18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1e:	1c5a      	adds	r2, r3, #1
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	b29a      	uxth	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	3b01      	subs	r3, #1
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e44:	2200      	movs	r2, #0
 8004e46:	494f      	ldr	r1, [pc, #316]	; (8004f84 <HAL_I2C_Mem_Read+0x448>)
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 fb45 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e091      	b.n	8004f7c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	691a      	ldr	r2, [r3, #16]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e72:	b2d2      	uxtb	r2, r2
 8004e74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7a:	1c5a      	adds	r2, r3, #1
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e84:	3b01      	subs	r3, #1
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	691a      	ldr	r2, [r3, #16]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea4:	b2d2      	uxtb	r2, r2
 8004ea6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eac:	1c5a      	adds	r2, r3, #1
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ecc:	e042      	b.n	8004f54 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ed0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	f000 fc58 	bl	8005788 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d001      	beq.n	8004ee2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e04c      	b.n	8004f7c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eec:	b2d2      	uxtb	r2, r2
 8004eee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004efe:	3b01      	subs	r3, #1
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	b29a      	uxth	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	695b      	ldr	r3, [r3, #20]
 8004f1a:	f003 0304 	and.w	r3, r3, #4
 8004f1e:	2b04      	cmp	r3, #4
 8004f20:	d118      	bne.n	8004f54 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	691a      	ldr	r2, [r3, #16]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2c:	b2d2      	uxtb	r2, r2
 8004f2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f34:	1c5a      	adds	r2, r3, #1
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	b29a      	uxth	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f47f aec2 	bne.w	8004ce2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2220      	movs	r2, #32
 8004f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f76:	2300      	movs	r3, #0
 8004f78:	e000      	b.n	8004f7c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004f7a:	2302      	movs	r3, #2
  }
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3728      	adds	r7, #40	; 0x28
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	00010004 	.word	0x00010004

08004f88 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b08a      	sub	sp, #40	; 0x28
 8004f8c:	af02      	add	r7, sp, #8
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	607a      	str	r2, [r7, #4]
 8004f92:	603b      	str	r3, [r7, #0]
 8004f94:	460b      	mov	r3, r1
 8004f96:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004f98:	f7fd fad4 	bl	8002544 <HAL_GetTick>
 8004f9c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b20      	cmp	r3, #32
 8004fac:	f040 8110 	bne.w	80051d0 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	9300      	str	r3, [sp, #0]
 8004fb4:	2319      	movs	r3, #25
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	4988      	ldr	r1, [pc, #544]	; (80051dc <HAL_I2C_IsDeviceReady+0x254>)
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f000 fa8c 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	e103      	b.n	80051d2 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d101      	bne.n	8004fd8 <HAL_I2C_IsDeviceReady+0x50>
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	e0fc      	b.n	80051d2 <HAL_I2C_IsDeviceReady+0x24a>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d007      	beq.n	8004ffe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f042 0201 	orr.w	r2, r2, #1
 8004ffc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800500c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2224      	movs	r2, #36	; 0x24
 8005012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	4a70      	ldr	r2, [pc, #448]	; (80051e0 <HAL_I2C_IsDeviceReady+0x258>)
 8005020:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005030:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	9300      	str	r3, [sp, #0]
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	2200      	movs	r2, #0
 800503a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f000 fa4a 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00c      	beq.n	8005064 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800505e:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e0b6      	b.n	80051d2 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005064:	897b      	ldrh	r3, [r7, #10]
 8005066:	b2db      	uxtb	r3, r3
 8005068:	461a      	mov	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005072:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005074:	f7fd fa66 	bl	8002544 <HAL_GetTick>
 8005078:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	f003 0302 	and.w	r3, r3, #2
 8005084:	2b02      	cmp	r3, #2
 8005086:	bf0c      	ite	eq
 8005088:	2301      	moveq	r3, #1
 800508a:	2300      	movne	r3, #0
 800508c:	b2db      	uxtb	r3, r3
 800508e:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800509a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800509e:	bf0c      	ite	eq
 80050a0:	2301      	moveq	r3, #1
 80050a2:	2300      	movne	r3, #0
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80050a8:	e025      	b.n	80050f6 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80050aa:	f7fd fa4b 	bl	8002544 <HAL_GetTick>
 80050ae:	4602      	mov	r2, r0
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d302      	bcc.n	80050c0 <HAL_I2C_IsDeviceReady+0x138>
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d103      	bne.n	80050c8 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	22a0      	movs	r2, #160	; 0xa0
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	bf0c      	ite	eq
 80050d6:	2301      	moveq	r3, #1
 80050d8:	2300      	movne	r3, #0
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050ec:	bf0c      	ite	eq
 80050ee:	2301      	moveq	r3, #1
 80050f0:	2300      	movne	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2ba0      	cmp	r3, #160	; 0xa0
 8005100:	d005      	beq.n	800510e <HAL_I2C_IsDeviceReady+0x186>
 8005102:	7dfb      	ldrb	r3, [r7, #23]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d102      	bne.n	800510e <HAL_I2C_IsDeviceReady+0x186>
 8005108:	7dbb      	ldrb	r3, [r7, #22]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d0cd      	beq.n	80050aa <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2220      	movs	r2, #32
 8005112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b02      	cmp	r3, #2
 8005122:	d129      	bne.n	8005178 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005132:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005134:	2300      	movs	r3, #0
 8005136:	613b      	str	r3, [r7, #16]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	613b      	str	r3, [r7, #16]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	613b      	str	r3, [r7, #16]
 8005148:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	9300      	str	r3, [sp, #0]
 800514e:	2319      	movs	r3, #25
 8005150:	2201      	movs	r2, #1
 8005152:	4922      	ldr	r1, [pc, #136]	; (80051dc <HAL_I2C_IsDeviceReady+0x254>)
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f000 f9bf 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e036      	b.n	80051d2 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2220      	movs	r2, #32
 8005168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005174:	2300      	movs	r3, #0
 8005176:	e02c      	b.n	80051d2 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005186:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005190:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	2319      	movs	r3, #25
 8005198:	2201      	movs	r2, #1
 800519a:	4910      	ldr	r1, [pc, #64]	; (80051dc <HAL_I2C_IsDeviceReady+0x254>)
 800519c:	68f8      	ldr	r0, [r7, #12]
 800519e:	f000 f99b 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e012      	b.n	80051d2 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	3301      	adds	r3, #1
 80051b0:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80051b2:	69ba      	ldr	r2, [r7, #24]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	f4ff af33 	bcc.w	8005022 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2220      	movs	r2, #32
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e000      	b.n	80051d2 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 80051d0:	2302      	movs	r3, #2
  }
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3720      	adds	r7, #32
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	00100002 	.word	0x00100002
 80051e0:	ffff0000 	.word	0xffff0000

080051e4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b088      	sub	sp, #32
 80051e8:	af02      	add	r7, sp, #8
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	4608      	mov	r0, r1
 80051ee:	4611      	mov	r1, r2
 80051f0:	461a      	mov	r2, r3
 80051f2:	4603      	mov	r3, r0
 80051f4:	817b      	strh	r3, [r7, #10]
 80051f6:	460b      	mov	r3, r1
 80051f8:	813b      	strh	r3, [r7, #8]
 80051fa:	4613      	mov	r3, r2
 80051fc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800520c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800520e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	2200      	movs	r2, #0
 8005216:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f000 f95c 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d00c      	beq.n	8005240 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005230:	2b00      	cmp	r3, #0
 8005232:	d003      	beq.n	800523c <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f44f 7200 	mov.w	r2, #512	; 0x200
 800523a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e05f      	b.n	8005300 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005240:	897b      	ldrh	r3, [r7, #10]
 8005242:	b2db      	uxtb	r3, r3
 8005244:	461a      	mov	r2, r3
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800524e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005252:	6a3a      	ldr	r2, [r7, #32]
 8005254:	492c      	ldr	r1, [pc, #176]	; (8005308 <I2C_RequestMemoryWrite+0x124>)
 8005256:	68f8      	ldr	r0, [r7, #12]
 8005258:	f000 f995 	bl	8005586 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e04c      	b.n	8005300 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005266:	2300      	movs	r3, #0
 8005268:	617b      	str	r3, [r7, #20]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	617b      	str	r3, [r7, #20]
 800527a:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800527c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800527e:	6a39      	ldr	r1, [r7, #32]
 8005280:	68f8      	ldr	r0, [r7, #12]
 8005282:	f000 f9ff 	bl	8005684 <I2C_WaitOnTXEFlagUntilTimeout>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00d      	beq.n	80052a8 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005290:	2b04      	cmp	r3, #4
 8005292:	d107      	bne.n	80052a4 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052a2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e02b      	b.n	8005300 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052a8:	88fb      	ldrh	r3, [r7, #6]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d105      	bne.n	80052ba <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052ae:	893b      	ldrh	r3, [r7, #8]
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	611a      	str	r2, [r3, #16]
 80052b8:	e021      	b.n	80052fe <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80052ba:	893b      	ldrh	r3, [r7, #8]
 80052bc:	0a1b      	lsrs	r3, r3, #8
 80052be:	b29b      	uxth	r3, r3
 80052c0:	b2da      	uxtb	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ca:	6a39      	ldr	r1, [r7, #32]
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 f9d9 	bl	8005684 <I2C_WaitOnTXEFlagUntilTimeout>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00d      	beq.n	80052f4 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d107      	bne.n	80052f0 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e005      	b.n	8005300 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052f4:	893b      	ldrh	r3, [r7, #8]
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	3718      	adds	r7, #24
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	00010002 	.word	0x00010002

0800530c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b088      	sub	sp, #32
 8005310:	af02      	add	r7, sp, #8
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	4608      	mov	r0, r1
 8005316:	4611      	mov	r1, r2
 8005318:	461a      	mov	r2, r3
 800531a:	4603      	mov	r3, r0
 800531c:	817b      	strh	r3, [r7, #10]
 800531e:	460b      	mov	r3, r1
 8005320:	813b      	strh	r3, [r7, #8]
 8005322:	4613      	mov	r3, r2
 8005324:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005334:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005344:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005348:	9300      	str	r3, [sp, #0]
 800534a:	6a3b      	ldr	r3, [r7, #32]
 800534c:	2200      	movs	r2, #0
 800534e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 f8c0 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00c      	beq.n	8005378 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005368:	2b00      	cmp	r3, #0
 800536a:	d003      	beq.n	8005374 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005372:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e0a9      	b.n	80054cc <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005378:	897b      	ldrh	r3, [r7, #10]
 800537a:	b2db      	uxtb	r3, r3
 800537c:	461a      	mov	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005386:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538a:	6a3a      	ldr	r2, [r7, #32]
 800538c:	4951      	ldr	r1, [pc, #324]	; (80054d4 <I2C_RequestMemoryRead+0x1c8>)
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f000 f8f9 	bl	8005586 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d001      	beq.n	800539e <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e096      	b.n	80054cc <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800539e:	2300      	movs	r3, #0
 80053a0:	617b      	str	r3, [r7, #20]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	617b      	str	r3, [r7, #20]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	617b      	str	r3, [r7, #20]
 80053b2:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053b6:	6a39      	ldr	r1, [r7, #32]
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	f000 f963 	bl	8005684 <I2C_WaitOnTXEFlagUntilTimeout>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00d      	beq.n	80053e0 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c8:	2b04      	cmp	r3, #4
 80053ca:	d107      	bne.n	80053dc <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e075      	b.n	80054cc <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053e0:	88fb      	ldrh	r3, [r7, #6]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d105      	bne.n	80053f2 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053e6:	893b      	ldrh	r3, [r7, #8]
 80053e8:	b2da      	uxtb	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	611a      	str	r2, [r3, #16]
 80053f0:	e021      	b.n	8005436 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80053f2:	893b      	ldrh	r3, [r7, #8]
 80053f4:	0a1b      	lsrs	r3, r3, #8
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	b2da      	uxtb	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005402:	6a39      	ldr	r1, [r7, #32]
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 f93d 	bl	8005684 <I2C_WaitOnTXEFlagUntilTimeout>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00d      	beq.n	800542c <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005414:	2b04      	cmp	r3, #4
 8005416:	d107      	bne.n	8005428 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005426:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e04f      	b.n	80054cc <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800542c:	893b      	ldrh	r3, [r7, #8]
 800542e:	b2da      	uxtb	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005438:	6a39      	ldr	r1, [r7, #32]
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f000 f922 	bl	8005684 <I2C_WaitOnTXEFlagUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00d      	beq.n	8005462 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544a:	2b04      	cmp	r3, #4
 800544c:	d107      	bne.n	800545e <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800545c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e034      	b.n	80054cc <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005470:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	6a3b      	ldr	r3, [r7, #32]
 8005478:	2200      	movs	r2, #0
 800547a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 f82a 	bl	80054d8 <I2C_WaitOnFlagUntilTimeout>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00c      	beq.n	80054a4 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800549e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e013      	b.n	80054cc <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80054a4:	897b      	ldrh	r3, [r7, #10]
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	f043 0301 	orr.w	r3, r3, #1
 80054ac:	b2da      	uxtb	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b6:	6a3a      	ldr	r2, [r7, #32]
 80054b8:	4906      	ldr	r1, [pc, #24]	; (80054d4 <I2C_RequestMemoryRead+0x1c8>)
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f000 f863 	bl	8005586 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d001      	beq.n	80054ca <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e000      	b.n	80054cc <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3718      	adds	r7, #24
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	00010002 	.word	0x00010002

080054d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	603b      	str	r3, [r7, #0]
 80054e4:	4613      	mov	r3, r2
 80054e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054e8:	e025      	b.n	8005536 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054f0:	d021      	beq.n	8005536 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054f2:	f7fd f827 	bl	8002544 <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d302      	bcc.n	8005508 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d116      	bne.n	8005536 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2220      	movs	r2, #32
 8005512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	f043 0220 	orr.w	r2, r3, #32
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e023      	b.n	800557e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	0c1b      	lsrs	r3, r3, #16
 800553a:	b2db      	uxtb	r3, r3
 800553c:	2b01      	cmp	r3, #1
 800553e:	d10d      	bne.n	800555c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	43da      	mvns	r2, r3
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	4013      	ands	r3, r2
 800554c:	b29b      	uxth	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	bf0c      	ite	eq
 8005552:	2301      	moveq	r3, #1
 8005554:	2300      	movne	r3, #0
 8005556:	b2db      	uxtb	r3, r3
 8005558:	461a      	mov	r2, r3
 800555a:	e00c      	b.n	8005576 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	43da      	mvns	r2, r3
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	4013      	ands	r3, r2
 8005568:	b29b      	uxth	r3, r3
 800556a:	2b00      	cmp	r3, #0
 800556c:	bf0c      	ite	eq
 800556e:	2301      	moveq	r3, #1
 8005570:	2300      	movne	r3, #0
 8005572:	b2db      	uxtb	r3, r3
 8005574:	461a      	mov	r2, r3
 8005576:	79fb      	ldrb	r3, [r7, #7]
 8005578:	429a      	cmp	r2, r3
 800557a:	d0b6      	beq.n	80054ea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b084      	sub	sp, #16
 800558a:	af00      	add	r7, sp, #0
 800558c:	60f8      	str	r0, [r7, #12]
 800558e:	60b9      	str	r1, [r7, #8]
 8005590:	607a      	str	r2, [r7, #4]
 8005592:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005594:	e051      	b.n	800563a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055a4:	d123      	bne.n	80055ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055b4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055be:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2220      	movs	r2, #32
 80055ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055da:	f043 0204 	orr.w	r2, r3, #4
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e046      	b.n	800567c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055f4:	d021      	beq.n	800563a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055f6:	f7fc ffa5 	bl	8002544 <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	429a      	cmp	r2, r3
 8005604:	d302      	bcc.n	800560c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d116      	bne.n	800563a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2220      	movs	r2, #32
 8005616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005626:	f043 0220 	orr.w	r2, r3, #32
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e020      	b.n	800567c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	0c1b      	lsrs	r3, r3, #16
 800563e:	b2db      	uxtb	r3, r3
 8005640:	2b01      	cmp	r3, #1
 8005642:	d10c      	bne.n	800565e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	43da      	mvns	r2, r3
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	4013      	ands	r3, r2
 8005650:	b29b      	uxth	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	bf14      	ite	ne
 8005656:	2301      	movne	r3, #1
 8005658:	2300      	moveq	r3, #0
 800565a:	b2db      	uxtb	r3, r3
 800565c:	e00b      	b.n	8005676 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	43da      	mvns	r2, r3
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	4013      	ands	r3, r2
 800566a:	b29b      	uxth	r3, r3
 800566c:	2b00      	cmp	r3, #0
 800566e:	bf14      	ite	ne
 8005670:	2301      	movne	r3, #1
 8005672:	2300      	moveq	r3, #0
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d18d      	bne.n	8005596 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3710      	adds	r7, #16
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005690:	e02d      	b.n	80056ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f000 f8ce 	bl	8005834 <I2C_IsAcknowledgeFailed>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e02d      	b.n	80056fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056a8:	d021      	beq.n	80056ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056aa:	f7fc ff4b 	bl	8002544 <HAL_GetTick>
 80056ae:	4602      	mov	r2, r0
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	68ba      	ldr	r2, [r7, #8]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d302      	bcc.n	80056c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d116      	bne.n	80056ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2220      	movs	r2, #32
 80056ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056da:	f043 0220 	orr.w	r2, r3, #32
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e007      	b.n	80056fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056f8:	2b80      	cmp	r3, #128	; 0x80
 80056fa:	d1ca      	bne.n	8005692 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3710      	adds	r7, #16
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}

08005706 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005706:	b580      	push	{r7, lr}
 8005708:	b084      	sub	sp, #16
 800570a:	af00      	add	r7, sp, #0
 800570c:	60f8      	str	r0, [r7, #12]
 800570e:	60b9      	str	r1, [r7, #8]
 8005710:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005712:	e02d      	b.n	8005770 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005714:	68f8      	ldr	r0, [r7, #12]
 8005716:	f000 f88d 	bl	8005834 <I2C_IsAcknowledgeFailed>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d001      	beq.n	8005724 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e02d      	b.n	8005780 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800572a:	d021      	beq.n	8005770 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800572c:	f7fc ff0a 	bl	8002544 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	429a      	cmp	r2, r3
 800573a:	d302      	bcc.n	8005742 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d116      	bne.n	8005770 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2220      	movs	r2, #32
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575c:	f043 0220 	orr.w	r2, r3, #32
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e007      	b.n	8005780 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	f003 0304 	and.w	r3, r3, #4
 800577a:	2b04      	cmp	r3, #4
 800577c:	d1ca      	bne.n	8005714 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3710      	adds	r7, #16
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}

08005788 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005794:	e042      	b.n	800581c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	695b      	ldr	r3, [r3, #20]
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b10      	cmp	r3, #16
 80057a2:	d119      	bne.n	80057d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f06f 0210 	mvn.w	r2, #16
 80057ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2220      	movs	r2, #32
 80057b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e029      	b.n	800582c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057d8:	f7fc feb4 	bl	8002544 <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d302      	bcc.n	80057ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d116      	bne.n	800581c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2220      	movs	r2, #32
 80057f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005808:	f043 0220 	orr.w	r2, r3, #32
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e007      	b.n	800582c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005826:	2b40      	cmp	r3, #64	; 0x40
 8005828:	d1b5      	bne.n	8005796 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800584a:	d11b      	bne.n	8005884 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005854:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2220      	movs	r2, #32
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005870:	f043 0204 	orr.w	r2, r3, #4
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	e000      	b.n	8005886 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	4618      	mov	r0, r3
 8005888:	370c      	adds	r7, #12
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr

08005892 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005892:	b480      	push	{r7}
 8005894:	b083      	sub	sp, #12
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
 800589a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d129      	bne.n	80058fc <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2224      	movs	r2, #36	; 0x24
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f022 0201 	bic.w	r2, r2, #1
 80058be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f022 0210 	bic.w	r2, r2, #16
 80058ce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	683a      	ldr	r2, [r7, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f042 0201 	orr.w	r2, r2, #1
 80058ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2220      	movs	r2, #32
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80058f8:	2300      	movs	r3, #0
 80058fa:	e000      	b.n	80058fe <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80058fc:	2302      	movs	r3, #2
  }
}
 80058fe:	4618      	mov	r0, r3
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800590a:	b480      	push	{r7}
 800590c:	b085      	sub	sp, #20
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
 8005912:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005914:	2300      	movs	r3, #0
 8005916:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b20      	cmp	r3, #32
 8005922:	d12a      	bne.n	800597a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2224      	movs	r2, #36	; 0x24
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0201 	bic.w	r2, r2, #1
 800593a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005942:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005944:	89fb      	ldrh	r3, [r7, #14]
 8005946:	f023 030f 	bic.w	r3, r3, #15
 800594a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	b29a      	uxth	r2, r3
 8005950:	89fb      	ldrh	r3, [r7, #14]
 8005952:	4313      	orrs	r3, r2
 8005954:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	89fa      	ldrh	r2, [r7, #14]
 800595c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f042 0201 	orr.w	r2, r2, #1
 800596c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2220      	movs	r2, #32
 8005972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005976:	2300      	movs	r3, #0
 8005978:	e000      	b.n	800597c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800597a:	2302      	movs	r3, #2
  }
}
 800597c:	4618      	mov	r0, r3
 800597e:	3714      	adds	r7, #20
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e0cc      	b.n	8005b36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800599c:	4b68      	ldr	r3, [pc, #416]	; (8005b40 <HAL_RCC_ClockConfig+0x1b8>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 030f 	and.w	r3, r3, #15
 80059a4:	683a      	ldr	r2, [r7, #0]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d90c      	bls.n	80059c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059aa:	4b65      	ldr	r3, [pc, #404]	; (8005b40 <HAL_RCC_ClockConfig+0x1b8>)
 80059ac:	683a      	ldr	r2, [r7, #0]
 80059ae:	b2d2      	uxtb	r2, r2
 80059b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059b2:	4b63      	ldr	r3, [pc, #396]	; (8005b40 <HAL_RCC_ClockConfig+0x1b8>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 030f 	and.w	r3, r3, #15
 80059ba:	683a      	ldr	r2, [r7, #0]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d001      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e0b8      	b.n	8005b36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d020      	beq.n	8005a12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0304 	and.w	r3, r3, #4
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d005      	beq.n	80059e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059dc:	4b59      	ldr	r3, [pc, #356]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	4a58      	ldr	r2, [pc, #352]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 80059e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80059e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0308 	and.w	r3, r3, #8
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d005      	beq.n	8005a00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80059f4:	4b53      	ldr	r3, [pc, #332]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	4a52      	ldr	r2, [pc, #328]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 80059fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80059fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a00:	4b50      	ldr	r3, [pc, #320]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	494d      	ldr	r1, [pc, #308]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d044      	beq.n	8005aa8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d107      	bne.n	8005a36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a26:	4b47      	ldr	r3, [pc, #284]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d119      	bne.n	8005a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e07f      	b.n	8005b36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	d003      	beq.n	8005a46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a42:	2b03      	cmp	r3, #3
 8005a44:	d107      	bne.n	8005a56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a46:	4b3f      	ldr	r3, [pc, #252]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d109      	bne.n	8005a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e06f      	b.n	8005b36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a56:	4b3b      	ldr	r3, [pc, #236]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0302 	and.w	r3, r3, #2
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e067      	b.n	8005b36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a66:	4b37      	ldr	r3, [pc, #220]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f023 0203 	bic.w	r2, r3, #3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	4934      	ldr	r1, [pc, #208]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a78:	f7fc fd64 	bl	8002544 <HAL_GetTick>
 8005a7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a7e:	e00a      	b.n	8005a96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a80:	f7fc fd60 	bl	8002544 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e04f      	b.n	8005b36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a96:	4b2b      	ldr	r3, [pc, #172]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f003 020c 	and.w	r2, r3, #12
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d1eb      	bne.n	8005a80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005aa8:	4b25      	ldr	r3, [pc, #148]	; (8005b40 <HAL_RCC_ClockConfig+0x1b8>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 030f 	and.w	r3, r3, #15
 8005ab0:	683a      	ldr	r2, [r7, #0]
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d20c      	bcs.n	8005ad0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ab6:	4b22      	ldr	r3, [pc, #136]	; (8005b40 <HAL_RCC_ClockConfig+0x1b8>)
 8005ab8:	683a      	ldr	r2, [r7, #0]
 8005aba:	b2d2      	uxtb	r2, r2
 8005abc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005abe:	4b20      	ldr	r3, [pc, #128]	; (8005b40 <HAL_RCC_ClockConfig+0x1b8>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 030f 	and.w	r3, r3, #15
 8005ac6:	683a      	ldr	r2, [r7, #0]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d001      	beq.n	8005ad0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e032      	b.n	8005b36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d008      	beq.n	8005aee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005adc:	4b19      	ldr	r3, [pc, #100]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	4916      	ldr	r1, [pc, #88]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 0308 	and.w	r3, r3, #8
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d009      	beq.n	8005b0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005afa:	4b12      	ldr	r3, [pc, #72]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	00db      	lsls	r3, r3, #3
 8005b08:	490e      	ldr	r1, [pc, #56]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005b0e:	f000 f821 	bl	8005b54 <HAL_RCC_GetSysClockFreq>
 8005b12:	4601      	mov	r1, r0
 8005b14:	4b0b      	ldr	r3, [pc, #44]	; (8005b44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	091b      	lsrs	r3, r3, #4
 8005b1a:	f003 030f 	and.w	r3, r3, #15
 8005b1e:	4a0a      	ldr	r2, [pc, #40]	; (8005b48 <HAL_RCC_ClockConfig+0x1c0>)
 8005b20:	5cd3      	ldrb	r3, [r2, r3]
 8005b22:	fa21 f303 	lsr.w	r3, r1, r3
 8005b26:	4a09      	ldr	r2, [pc, #36]	; (8005b4c <HAL_RCC_ClockConfig+0x1c4>)
 8005b28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005b2a:	4b09      	ldr	r3, [pc, #36]	; (8005b50 <HAL_RCC_ClockConfig+0x1c8>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fc fcc4 	bl	80024bc <HAL_InitTick>

  return HAL_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3710      	adds	r7, #16
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	40023c00 	.word	0x40023c00
 8005b44:	40023800 	.word	0x40023800
 8005b48:	0800b880 	.word	0x0800b880
 8005b4c:	20000000 	.word	0x20000000
 8005b50:	20000004 	.word	0x20000004

08005b54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	607b      	str	r3, [r7, #4]
 8005b5e:	2300      	movs	r3, #0
 8005b60:	60fb      	str	r3, [r7, #12]
 8005b62:	2300      	movs	r3, #0
 8005b64:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005b66:	2300      	movs	r3, #0
 8005b68:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b6a:	4b63      	ldr	r3, [pc, #396]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	f003 030c 	and.w	r3, r3, #12
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d007      	beq.n	8005b86 <HAL_RCC_GetSysClockFreq+0x32>
 8005b76:	2b08      	cmp	r3, #8
 8005b78:	d008      	beq.n	8005b8c <HAL_RCC_GetSysClockFreq+0x38>
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	f040 80b4 	bne.w	8005ce8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b80:	4b5e      	ldr	r3, [pc, #376]	; (8005cfc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005b82:	60bb      	str	r3, [r7, #8]
       break;
 8005b84:	e0b3      	b.n	8005cee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b86:	4b5e      	ldr	r3, [pc, #376]	; (8005d00 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005b88:	60bb      	str	r3, [r7, #8]
      break;
 8005b8a:	e0b0      	b.n	8005cee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b8c:	4b5a      	ldr	r3, [pc, #360]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b94:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b96:	4b58      	ldr	r3, [pc, #352]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d04a      	beq.n	8005c38 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ba2:	4b55      	ldr	r3, [pc, #340]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	099b      	lsrs	r3, r3, #6
 8005ba8:	f04f 0400 	mov.w	r4, #0
 8005bac:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005bb0:	f04f 0200 	mov.w	r2, #0
 8005bb4:	ea03 0501 	and.w	r5, r3, r1
 8005bb8:	ea04 0602 	and.w	r6, r4, r2
 8005bbc:	4629      	mov	r1, r5
 8005bbe:	4632      	mov	r2, r6
 8005bc0:	f04f 0300 	mov.w	r3, #0
 8005bc4:	f04f 0400 	mov.w	r4, #0
 8005bc8:	0154      	lsls	r4, r2, #5
 8005bca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005bce:	014b      	lsls	r3, r1, #5
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4622      	mov	r2, r4
 8005bd4:	1b49      	subs	r1, r1, r5
 8005bd6:	eb62 0206 	sbc.w	r2, r2, r6
 8005bda:	f04f 0300 	mov.w	r3, #0
 8005bde:	f04f 0400 	mov.w	r4, #0
 8005be2:	0194      	lsls	r4, r2, #6
 8005be4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005be8:	018b      	lsls	r3, r1, #6
 8005bea:	1a5b      	subs	r3, r3, r1
 8005bec:	eb64 0402 	sbc.w	r4, r4, r2
 8005bf0:	f04f 0100 	mov.w	r1, #0
 8005bf4:	f04f 0200 	mov.w	r2, #0
 8005bf8:	00e2      	lsls	r2, r4, #3
 8005bfa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005bfe:	00d9      	lsls	r1, r3, #3
 8005c00:	460b      	mov	r3, r1
 8005c02:	4614      	mov	r4, r2
 8005c04:	195b      	adds	r3, r3, r5
 8005c06:	eb44 0406 	adc.w	r4, r4, r6
 8005c0a:	f04f 0100 	mov.w	r1, #0
 8005c0e:	f04f 0200 	mov.w	r2, #0
 8005c12:	0262      	lsls	r2, r4, #9
 8005c14:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005c18:	0259      	lsls	r1, r3, #9
 8005c1a:	460b      	mov	r3, r1
 8005c1c:	4614      	mov	r4, r2
 8005c1e:	4618      	mov	r0, r3
 8005c20:	4621      	mov	r1, r4
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f04f 0400 	mov.w	r4, #0
 8005c28:	461a      	mov	r2, r3
 8005c2a:	4623      	mov	r3, r4
 8005c2c:	f7fa ff9e 	bl	8000b6c <__aeabi_uldivmod>
 8005c30:	4603      	mov	r3, r0
 8005c32:	460c      	mov	r4, r1
 8005c34:	60fb      	str	r3, [r7, #12]
 8005c36:	e049      	b.n	8005ccc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c38:	4b2f      	ldr	r3, [pc, #188]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	099b      	lsrs	r3, r3, #6
 8005c3e:	f04f 0400 	mov.w	r4, #0
 8005c42:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005c46:	f04f 0200 	mov.w	r2, #0
 8005c4a:	ea03 0501 	and.w	r5, r3, r1
 8005c4e:	ea04 0602 	and.w	r6, r4, r2
 8005c52:	4629      	mov	r1, r5
 8005c54:	4632      	mov	r2, r6
 8005c56:	f04f 0300 	mov.w	r3, #0
 8005c5a:	f04f 0400 	mov.w	r4, #0
 8005c5e:	0154      	lsls	r4, r2, #5
 8005c60:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c64:	014b      	lsls	r3, r1, #5
 8005c66:	4619      	mov	r1, r3
 8005c68:	4622      	mov	r2, r4
 8005c6a:	1b49      	subs	r1, r1, r5
 8005c6c:	eb62 0206 	sbc.w	r2, r2, r6
 8005c70:	f04f 0300 	mov.w	r3, #0
 8005c74:	f04f 0400 	mov.w	r4, #0
 8005c78:	0194      	lsls	r4, r2, #6
 8005c7a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005c7e:	018b      	lsls	r3, r1, #6
 8005c80:	1a5b      	subs	r3, r3, r1
 8005c82:	eb64 0402 	sbc.w	r4, r4, r2
 8005c86:	f04f 0100 	mov.w	r1, #0
 8005c8a:	f04f 0200 	mov.w	r2, #0
 8005c8e:	00e2      	lsls	r2, r4, #3
 8005c90:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005c94:	00d9      	lsls	r1, r3, #3
 8005c96:	460b      	mov	r3, r1
 8005c98:	4614      	mov	r4, r2
 8005c9a:	195b      	adds	r3, r3, r5
 8005c9c:	eb44 0406 	adc.w	r4, r4, r6
 8005ca0:	f04f 0100 	mov.w	r1, #0
 8005ca4:	f04f 0200 	mov.w	r2, #0
 8005ca8:	02a2      	lsls	r2, r4, #10
 8005caa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005cae:	0299      	lsls	r1, r3, #10
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	4614      	mov	r4, r2
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	4621      	mov	r1, r4
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f04f 0400 	mov.w	r4, #0
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	4623      	mov	r3, r4
 8005cc2:	f7fa ff53 	bl	8000b6c <__aeabi_uldivmod>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	460c      	mov	r4, r1
 8005cca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	0c1b      	lsrs	r3, r3, #16
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	005b      	lsls	r3, r3, #1
 8005cda:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ce4:	60bb      	str	r3, [r7, #8]
      break;
 8005ce6:	e002      	b.n	8005cee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ce8:	4b04      	ldr	r3, [pc, #16]	; (8005cfc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005cea:	60bb      	str	r3, [r7, #8]
      break;
 8005cec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cee:	68bb      	ldr	r3, [r7, #8]
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3714      	adds	r7, #20
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cf8:	40023800 	.word	0x40023800
 8005cfc:	00f42400 	.word	0x00f42400
 8005d00:	007a1200 	.word	0x007a1200

08005d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d08:	4b03      	ldr	r3, [pc, #12]	; (8005d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	20000000 	.word	0x20000000

08005d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005d20:	f7ff fff0 	bl	8005d04 <HAL_RCC_GetHCLKFreq>
 8005d24:	4601      	mov	r1, r0
 8005d26:	4b05      	ldr	r3, [pc, #20]	; (8005d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	0a9b      	lsrs	r3, r3, #10
 8005d2c:	f003 0307 	and.w	r3, r3, #7
 8005d30:	4a03      	ldr	r2, [pc, #12]	; (8005d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d32:	5cd3      	ldrb	r3, [r2, r3]
 8005d34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	40023800 	.word	0x40023800
 8005d40:	0800b890 	.word	0x0800b890

08005d44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005d48:	f7ff ffdc 	bl	8005d04 <HAL_RCC_GetHCLKFreq>
 8005d4c:	4601      	mov	r1, r0
 8005d4e:	4b05      	ldr	r3, [pc, #20]	; (8005d64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	0b5b      	lsrs	r3, r3, #13
 8005d54:	f003 0307 	and.w	r3, r3, #7
 8005d58:	4a03      	ldr	r2, [pc, #12]	; (8005d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d5a:	5cd3      	ldrb	r3, [r2, r3]
 8005d5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	40023800 	.word	0x40023800
 8005d68:	0800b890 	.word	0x0800b890

08005d6c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005d72:	f7fc fbe7 	bl	8002544 <HAL_GetTick>
 8005d76:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005d78:	4b5d      	ldr	r3, [pc, #372]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a5c      	ldr	r2, [pc, #368]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005d7e:	f043 0301 	orr.w	r3, r3, #1
 8005d82:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005d84:	e008      	b.n	8005d98 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d86:	f7fc fbdd 	bl	8002544 <HAL_GetTick>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d901      	bls.n	8005d98 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8005d94:	2303      	movs	r3, #3
 8005d96:	e0a7      	b.n	8005ee8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005d98:	4b55      	ldr	r3, [pc, #340]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0302 	and.w	r3, r3, #2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d0f0      	beq.n	8005d86 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8005da4:	4b52      	ldr	r3, [pc, #328]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a51      	ldr	r2, [pc, #324]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005daa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005db0:	f7fc fbc8 	bl	8002544 <HAL_GetTick>
 8005db4:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8005db6:	4b4e      	ldr	r3, [pc, #312]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005db8:	2200      	movs	r2, #0
 8005dba:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8005dbc:	e00a      	b.n	8005dd4 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dbe:	f7fc fbc1 	bl	8002544 <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d901      	bls.n	8005dd4 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e089      	b.n	8005ee8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8005dd4:	4b46      	ldr	r3, [pc, #280]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f003 030c 	and.w	r3, r3, #12
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1ee      	bne.n	8005dbe <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005de0:	f7fc fbb0 	bl	8002544 <HAL_GetTick>
 8005de4:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8005de6:	4b42      	ldr	r3, [pc, #264]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a41      	ldr	r2, [pc, #260]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005dec:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8005df0:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005df4:	f7fc fba6 	bl	8002544 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b64      	cmp	r3, #100	; 0x64
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e070      	b.n	8005ee8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8005e06:	4b3a      	ldr	r3, [pc, #232]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1f0      	bne.n	8005df4 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005e12:	f7fc fb97 	bl	8002544 <HAL_GetTick>
 8005e16:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005e18:	4b35      	ldr	r3, [pc, #212]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a34      	ldr	r2, [pc, #208]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e22:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005e24:	e008      	b.n	8005e38 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e26:	f7fc fb8d 	bl	8002544 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d901      	bls.n	8005e38 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e057      	b.n	8005ee8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005e38:	4b2d      	ldr	r3, [pc, #180]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1f0      	bne.n	8005e26 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005e44:	f7fc fb7e 	bl	8002544 <HAL_GetTick>
 8005e48:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8005e4a:	4b29      	ldr	r3, [pc, #164]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a28      	ldr	r2, [pc, #160]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e50:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005e54:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8005e56:	e008      	b.n	8005e6a <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005e58:	f7fc fb74 	bl	8002544 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d901      	bls.n	8005e6a <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e03e      	b.n	8005ee8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8005e6a:	4b21      	ldr	r3, [pc, #132]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1f0      	bne.n	8005e58 <HAL_RCC_DeInit+0xec>
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
 8005e76:	4b1e      	ldr	r3, [pc, #120]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e78:	4a1e      	ldr	r2, [pc, #120]	; (8005ef4 <HAL_RCC_DeInit+0x188>)
 8005e7a:	605a      	str	r2, [r3, #4]
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8005e7c:	4b1c      	ldr	r3, [pc, #112]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e7e:	4a1d      	ldr	r2, [pc, #116]	; (8005ef4 <HAL_RCC_DeInit+0x188>)
 8005e80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8005e84:	4b1a      	ldr	r3, [pc, #104]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	4a19      	ldr	r2, [pc, #100]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e8a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8005e8e:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8005e90:	4b17      	ldr	r3, [pc, #92]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	4a16      	ldr	r2, [pc, #88]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e9a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8005e9c:	4b14      	ldr	r3, [pc, #80]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	4a13      	ldr	r2, [pc, #76]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005ea2:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8005ea6:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8005ea8:	4b11      	ldr	r3, [pc, #68]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	4a10      	ldr	r2, [pc, #64]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005eae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005eb2:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005eb4:	4b0e      	ldr	r3, [pc, #56]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005eb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005eb8:	4a0d      	ldr	r2, [pc, #52]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005eba:	f023 0301 	bic.w	r3, r3, #1
 8005ebe:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8005ec0:	4b0b      	ldr	r3, [pc, #44]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005ec2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ec4:	4a0a      	ldr	r2, [pc, #40]	; (8005ef0 <HAL_RCC_DeInit+0x184>)
 8005ec6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005eca:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8005ecc:	4b0a      	ldr	r3, [pc, #40]	; (8005ef8 <HAL_RCC_DeInit+0x18c>)
 8005ece:	4a0b      	ldr	r2, [pc, #44]	; (8005efc <HAL_RCC_DeInit+0x190>)
 8005ed0:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8005ed2:	4b0b      	ldr	r3, [pc, #44]	; (8005f00 <HAL_RCC_DeInit+0x194>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fc faf0 	bl	80024bc <HAL_InitTick>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d001      	beq.n	8005ee6 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e000      	b.n	8005ee8 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8005ee6:	2300      	movs	r3, #0
  }
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3708      	adds	r7, #8
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	40023800 	.word	0x40023800
 8005ef4:	24003010 	.word	0x24003010
 8005ef8:	20000000 	.word	0x20000000
 8005efc:	00f42400 	.word	0x00f42400
 8005f00:	20000004 	.word	0x20000004

08005f04 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d075      	beq.n	8006008 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005f1c:	4ba2      	ldr	r3, [pc, #648]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f003 030c 	and.w	r3, r3, #12
 8005f24:	2b04      	cmp	r3, #4
 8005f26:	d00c      	beq.n	8005f42 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f28:	4b9f      	ldr	r3, [pc, #636]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005f30:	2b08      	cmp	r3, #8
 8005f32:	d112      	bne.n	8005f5a <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f34:	4b9c      	ldr	r3, [pc, #624]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f40:	d10b      	bne.n	8005f5a <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f42:	4b99      	ldr	r3, [pc, #612]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d05b      	beq.n	8006006 <HAL_RCC_OscConfig+0x102>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d157      	bne.n	8006006 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e20b      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f62:	d106      	bne.n	8005f72 <HAL_RCC_OscConfig+0x6e>
 8005f64:	4b90      	ldr	r3, [pc, #576]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a8f      	ldr	r2, [pc, #572]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	e01d      	b.n	8005fae <HAL_RCC_OscConfig+0xaa>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f7a:	d10c      	bne.n	8005f96 <HAL_RCC_OscConfig+0x92>
 8005f7c:	4b8a      	ldr	r3, [pc, #552]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a89      	ldr	r2, [pc, #548]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f86:	6013      	str	r3, [r2, #0]
 8005f88:	4b87      	ldr	r3, [pc, #540]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a86      	ldr	r2, [pc, #536]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f92:	6013      	str	r3, [r2, #0]
 8005f94:	e00b      	b.n	8005fae <HAL_RCC_OscConfig+0xaa>
 8005f96:	4b84      	ldr	r3, [pc, #528]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a83      	ldr	r2, [pc, #524]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005f9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fa0:	6013      	str	r3, [r2, #0]
 8005fa2:	4b81      	ldr	r3, [pc, #516]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a80      	ldr	r2, [pc, #512]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005fa8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005fac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d013      	beq.n	8005fde <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb6:	f7fc fac5 	bl	8002544 <HAL_GetTick>
 8005fba:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fbc:	e008      	b.n	8005fd0 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005fbe:	f7fc fac1 	bl	8002544 <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	2b64      	cmp	r3, #100	; 0x64
 8005fca:	d901      	bls.n	8005fd0 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e1d0      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fd0:	4b75      	ldr	r3, [pc, #468]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d0f0      	beq.n	8005fbe <HAL_RCC_OscConfig+0xba>
 8005fdc:	e014      	b.n	8006008 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fde:	f7fc fab1 	bl	8002544 <HAL_GetTick>
 8005fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fe4:	e008      	b.n	8005ff8 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005fe6:	f7fc faad 	bl	8002544 <HAL_GetTick>
 8005fea:	4602      	mov	r2, r0
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	2b64      	cmp	r3, #100	; 0x64
 8005ff2:	d901      	bls.n	8005ff8 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	e1bc      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ff8:	4b6b      	ldr	r3, [pc, #428]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1f0      	bne.n	8005fe6 <HAL_RCC_OscConfig+0xe2>
 8006004:	e000      	b.n	8006008 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006006:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d063      	beq.n	80060dc <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006014:	4b64      	ldr	r3, [pc, #400]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f003 030c 	and.w	r3, r3, #12
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00b      	beq.n	8006038 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006020:	4b61      	ldr	r3, [pc, #388]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006028:	2b08      	cmp	r3, #8
 800602a:	d11c      	bne.n	8006066 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800602c:	4b5e      	ldr	r3, [pc, #376]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d116      	bne.n	8006066 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006038:	4b5b      	ldr	r3, [pc, #364]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0302 	and.w	r3, r3, #2
 8006040:	2b00      	cmp	r3, #0
 8006042:	d005      	beq.n	8006050 <HAL_RCC_OscConfig+0x14c>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	2b01      	cmp	r3, #1
 800604a:	d001      	beq.n	8006050 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e190      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006050:	4b55      	ldr	r3, [pc, #340]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	00db      	lsls	r3, r3, #3
 800605e:	4952      	ldr	r1, [pc, #328]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8006060:	4313      	orrs	r3, r2
 8006062:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006064:	e03a      	b.n	80060dc <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	68db      	ldr	r3, [r3, #12]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d020      	beq.n	80060b0 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800606e:	4b4f      	ldr	r3, [pc, #316]	; (80061ac <HAL_RCC_OscConfig+0x2a8>)
 8006070:	2201      	movs	r2, #1
 8006072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006074:	f7fc fa66 	bl	8002544 <HAL_GetTick>
 8006078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800607a:	e008      	b.n	800608e <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800607c:	f7fc fa62 	bl	8002544 <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	2b02      	cmp	r3, #2
 8006088:	d901      	bls.n	800608e <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e171      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800608e:	4b46      	ldr	r3, [pc, #280]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0302 	and.w	r3, r3, #2
 8006096:	2b00      	cmp	r3, #0
 8006098:	d0f0      	beq.n	800607c <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800609a:	4b43      	ldr	r3, [pc, #268]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	00db      	lsls	r3, r3, #3
 80060a8:	493f      	ldr	r1, [pc, #252]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	600b      	str	r3, [r1, #0]
 80060ae:	e015      	b.n	80060dc <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060b0:	4b3e      	ldr	r3, [pc, #248]	; (80061ac <HAL_RCC_OscConfig+0x2a8>)
 80060b2:	2200      	movs	r2, #0
 80060b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b6:	f7fc fa45 	bl	8002544 <HAL_GetTick>
 80060ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060bc:	e008      	b.n	80060d0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060be:	f7fc fa41 	bl	8002544 <HAL_GetTick>
 80060c2:	4602      	mov	r2, r0
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	1ad3      	subs	r3, r2, r3
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d901      	bls.n	80060d0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80060cc:	2303      	movs	r3, #3
 80060ce:	e150      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060d0:	4b35      	ldr	r3, [pc, #212]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0302 	and.w	r3, r3, #2
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1f0      	bne.n	80060be <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 0308 	and.w	r3, r3, #8
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d030      	beq.n	800614a <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	695b      	ldr	r3, [r3, #20]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d016      	beq.n	800611e <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060f0:	4b2f      	ldr	r3, [pc, #188]	; (80061b0 <HAL_RCC_OscConfig+0x2ac>)
 80060f2:	2201      	movs	r2, #1
 80060f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060f6:	f7fc fa25 	bl	8002544 <HAL_GetTick>
 80060fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060fc:	e008      	b.n	8006110 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060fe:	f7fc fa21 	bl	8002544 <HAL_GetTick>
 8006102:	4602      	mov	r2, r0
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	2b02      	cmp	r3, #2
 800610a:	d901      	bls.n	8006110 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800610c:	2303      	movs	r3, #3
 800610e:	e130      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006110:	4b25      	ldr	r3, [pc, #148]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8006112:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006114:	f003 0302 	and.w	r3, r3, #2
 8006118:	2b00      	cmp	r3, #0
 800611a:	d0f0      	beq.n	80060fe <HAL_RCC_OscConfig+0x1fa>
 800611c:	e015      	b.n	800614a <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800611e:	4b24      	ldr	r3, [pc, #144]	; (80061b0 <HAL_RCC_OscConfig+0x2ac>)
 8006120:	2200      	movs	r2, #0
 8006122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006124:	f7fc fa0e 	bl	8002544 <HAL_GetTick>
 8006128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800612a:	e008      	b.n	800613e <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800612c:	f7fc fa0a 	bl	8002544 <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	2b02      	cmp	r3, #2
 8006138:	d901      	bls.n	800613e <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e119      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800613e:	4b1a      	ldr	r3, [pc, #104]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8006140:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1f0      	bne.n	800612c <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 0304 	and.w	r3, r3, #4
 8006152:	2b00      	cmp	r3, #0
 8006154:	f000 809f 	beq.w	8006296 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006158:	2300      	movs	r3, #0
 800615a:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800615c:	4b12      	ldr	r3, [pc, #72]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 800615e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d10f      	bne.n	8006188 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006168:	2300      	movs	r3, #0
 800616a:	60fb      	str	r3, [r7, #12]
 800616c:	4b0e      	ldr	r3, [pc, #56]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 800616e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006170:	4a0d      	ldr	r2, [pc, #52]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 8006172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006176:	6413      	str	r3, [r2, #64]	; 0x40
 8006178:	4b0b      	ldr	r3, [pc, #44]	; (80061a8 <HAL_RCC_OscConfig+0x2a4>)
 800617a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006180:	60fb      	str	r3, [r7, #12]
 8006182:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006184:	2301      	movs	r3, #1
 8006186:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006188:	4b0a      	ldr	r3, [pc, #40]	; (80061b4 <HAL_RCC_OscConfig+0x2b0>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006190:	2b00      	cmp	r3, #0
 8006192:	d120      	bne.n	80061d6 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006194:	4b07      	ldr	r3, [pc, #28]	; (80061b4 <HAL_RCC_OscConfig+0x2b0>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a06      	ldr	r2, [pc, #24]	; (80061b4 <HAL_RCC_OscConfig+0x2b0>)
 800619a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800619e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061a0:	f7fc f9d0 	bl	8002544 <HAL_GetTick>
 80061a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061a6:	e010      	b.n	80061ca <HAL_RCC_OscConfig+0x2c6>
 80061a8:	40023800 	.word	0x40023800
 80061ac:	42470000 	.word	0x42470000
 80061b0:	42470e80 	.word	0x42470e80
 80061b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061b8:	f7fc f9c4 	bl	8002544 <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d901      	bls.n	80061ca <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 80061c6:	2303      	movs	r3, #3
 80061c8:	e0d3      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061ca:	4b6c      	ldr	r3, [pc, #432]	; (800637c <HAL_RCC_OscConfig+0x478>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d0f0      	beq.n	80061b8 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d106      	bne.n	80061ec <HAL_RCC_OscConfig+0x2e8>
 80061de:	4b68      	ldr	r3, [pc, #416]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 80061e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061e2:	4a67      	ldr	r2, [pc, #412]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 80061e4:	f043 0301 	orr.w	r3, r3, #1
 80061e8:	6713      	str	r3, [r2, #112]	; 0x70
 80061ea:	e01c      	b.n	8006226 <HAL_RCC_OscConfig+0x322>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	2b05      	cmp	r3, #5
 80061f2:	d10c      	bne.n	800620e <HAL_RCC_OscConfig+0x30a>
 80061f4:	4b62      	ldr	r3, [pc, #392]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 80061f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061f8:	4a61      	ldr	r2, [pc, #388]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 80061fa:	f043 0304 	orr.w	r3, r3, #4
 80061fe:	6713      	str	r3, [r2, #112]	; 0x70
 8006200:	4b5f      	ldr	r3, [pc, #380]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 8006202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006204:	4a5e      	ldr	r2, [pc, #376]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 8006206:	f043 0301 	orr.w	r3, r3, #1
 800620a:	6713      	str	r3, [r2, #112]	; 0x70
 800620c:	e00b      	b.n	8006226 <HAL_RCC_OscConfig+0x322>
 800620e:	4b5c      	ldr	r3, [pc, #368]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 8006210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006212:	4a5b      	ldr	r2, [pc, #364]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 8006214:	f023 0301 	bic.w	r3, r3, #1
 8006218:	6713      	str	r3, [r2, #112]	; 0x70
 800621a:	4b59      	ldr	r3, [pc, #356]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 800621c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800621e:	4a58      	ldr	r2, [pc, #352]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 8006220:	f023 0304 	bic.w	r3, r3, #4
 8006224:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d015      	beq.n	800625a <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800622e:	f7fc f989 	bl	8002544 <HAL_GetTick>
 8006232:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006234:	e00a      	b.n	800624c <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006236:	f7fc f985 	bl	8002544 <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	f241 3288 	movw	r2, #5000	; 0x1388
 8006244:	4293      	cmp	r3, r2
 8006246:	d901      	bls.n	800624c <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	e092      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800624c:	4b4c      	ldr	r3, [pc, #304]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 800624e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006250:	f003 0302 	and.w	r3, r3, #2
 8006254:	2b00      	cmp	r3, #0
 8006256:	d0ee      	beq.n	8006236 <HAL_RCC_OscConfig+0x332>
 8006258:	e014      	b.n	8006284 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800625a:	f7fc f973 	bl	8002544 <HAL_GetTick>
 800625e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006260:	e00a      	b.n	8006278 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006262:	f7fc f96f 	bl	8002544 <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006270:	4293      	cmp	r3, r2
 8006272:	d901      	bls.n	8006278 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	e07c      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006278:	4b41      	ldr	r3, [pc, #260]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 800627a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800627c:	f003 0302 	and.w	r3, r3, #2
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1ee      	bne.n	8006262 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006284:	7dfb      	ldrb	r3, [r7, #23]
 8006286:	2b01      	cmp	r3, #1
 8006288:	d105      	bne.n	8006296 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800628a:	4b3d      	ldr	r3, [pc, #244]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	4a3c      	ldr	r2, [pc, #240]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 8006290:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006294:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d068      	beq.n	8006370 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800629e:	4b38      	ldr	r3, [pc, #224]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	f003 030c 	and.w	r3, r3, #12
 80062a6:	2b08      	cmp	r3, #8
 80062a8:	d060      	beq.n	800636c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	2b02      	cmp	r3, #2
 80062b0:	d145      	bne.n	800633e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062b2:	4b34      	ldr	r3, [pc, #208]	; (8006384 <HAL_RCC_OscConfig+0x480>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b8:	f7fc f944 	bl	8002544 <HAL_GetTick>
 80062bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062be:	e008      	b.n	80062d2 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062c0:	f7fc f940 	bl	8002544 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e04f      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062d2:	4b2b      	ldr	r3, [pc, #172]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d1f0      	bne.n	80062c0 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	69da      	ldr	r2, [r3, #28]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	431a      	orrs	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ec:	019b      	lsls	r3, r3, #6
 80062ee:	431a      	orrs	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062f4:	085b      	lsrs	r3, r3, #1
 80062f6:	3b01      	subs	r3, #1
 80062f8:	041b      	lsls	r3, r3, #16
 80062fa:	431a      	orrs	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006300:	061b      	lsls	r3, r3, #24
 8006302:	431a      	orrs	r2, r3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006308:	071b      	lsls	r3, r3, #28
 800630a:	491d      	ldr	r1, [pc, #116]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 800630c:	4313      	orrs	r3, r2
 800630e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006310:	4b1c      	ldr	r3, [pc, #112]	; (8006384 <HAL_RCC_OscConfig+0x480>)
 8006312:	2201      	movs	r2, #1
 8006314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006316:	f7fc f915 	bl	8002544 <HAL_GetTick>
 800631a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800631c:	e008      	b.n	8006330 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800631e:	f7fc f911 	bl	8002544 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	2b02      	cmp	r3, #2
 800632a:	d901      	bls.n	8006330 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800632c:	2303      	movs	r3, #3
 800632e:	e020      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006330:	4b13      	ldr	r3, [pc, #76]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d0f0      	beq.n	800631e <HAL_RCC_OscConfig+0x41a>
 800633c:	e018      	b.n	8006370 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800633e:	4b11      	ldr	r3, [pc, #68]	; (8006384 <HAL_RCC_OscConfig+0x480>)
 8006340:	2200      	movs	r2, #0
 8006342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006344:	f7fc f8fe 	bl	8002544 <HAL_GetTick>
 8006348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800634a:	e008      	b.n	800635e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800634c:	f7fc f8fa 	bl	8002544 <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	2b02      	cmp	r3, #2
 8006358:	d901      	bls.n	800635e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e009      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800635e:	4b08      	ldr	r3, [pc, #32]	; (8006380 <HAL_RCC_OscConfig+0x47c>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d1f0      	bne.n	800634c <HAL_RCC_OscConfig+0x448>
 800636a:	e001      	b.n	8006370 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e000      	b.n	8006372 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	3718      	adds	r7, #24
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	40007000 	.word	0x40007000
 8006380:	40023800 	.word	0x40023800
 8006384:	42470060 	.word	0x42470060

08006388 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e03f      	b.n	800641a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d106      	bne.n	80063b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7fb fec8 	bl	8002144 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2224      	movs	r2, #36	; 0x24
 80063b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68da      	ldr	r2, [r3, #12]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 fc77 	bl	8006cc0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	691a      	ldr	r2, [r3, #16]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	695a      	ldr	r2, [r3, #20]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68da      	ldr	r2, [r3, #12]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006400:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2220      	movs	r2, #32
 800640c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2220      	movs	r2, #32
 8006414:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3708      	adds	r7, #8
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b088      	sub	sp, #32
 8006426:	af02      	add	r7, sp, #8
 8006428:	60f8      	str	r0, [r7, #12]
 800642a:	60b9      	str	r1, [r7, #8]
 800642c:	603b      	str	r3, [r7, #0]
 800642e:	4613      	mov	r3, r2
 8006430:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006432:	2300      	movs	r3, #0
 8006434:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b20      	cmp	r3, #32
 8006440:	f040 8083 	bne.w	800654a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d002      	beq.n	8006450 <HAL_UART_Transmit+0x2e>
 800644a:	88fb      	ldrh	r3, [r7, #6]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d101      	bne.n	8006454 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e07b      	b.n	800654c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800645a:	2b01      	cmp	r3, #1
 800645c:	d101      	bne.n	8006462 <HAL_UART_Transmit+0x40>
 800645e:	2302      	movs	r3, #2
 8006460:	e074      	b.n	800654c <HAL_UART_Transmit+0x12a>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2221      	movs	r2, #33	; 0x21
 8006474:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006478:	f7fc f864 	bl	8002544 <HAL_GetTick>
 800647c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	88fa      	ldrh	r2, [r7, #6]
 8006482:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	88fa      	ldrh	r2, [r7, #6]
 8006488:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006492:	e042      	b.n	800651a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006498:	b29b      	uxth	r3, r3
 800649a:	3b01      	subs	r3, #1
 800649c:	b29a      	uxth	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064aa:	d122      	bne.n	80064f2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	9300      	str	r3, [sp, #0]
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	2200      	movs	r2, #0
 80064b4:	2180      	movs	r1, #128	; 0x80
 80064b6:	68f8      	ldr	r0, [r7, #12]
 80064b8:	f000 fa80 	bl	80069bc <UART_WaitOnFlagUntilTimeout>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d001      	beq.n	80064c6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e042      	b.n	800654c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	881b      	ldrh	r3, [r3, #0]
 80064ce:	461a      	mov	r2, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064d8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d103      	bne.n	80064ea <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	3302      	adds	r3, #2
 80064e6:	60bb      	str	r3, [r7, #8]
 80064e8:	e017      	b.n	800651a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	3301      	adds	r3, #1
 80064ee:	60bb      	str	r3, [r7, #8]
 80064f0:	e013      	b.n	800651a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	9300      	str	r3, [sp, #0]
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	2200      	movs	r2, #0
 80064fa:	2180      	movs	r1, #128	; 0x80
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	f000 fa5d 	bl	80069bc <UART_WaitOnFlagUntilTimeout>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d001      	beq.n	800650c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006508:	2303      	movs	r3, #3
 800650a:	e01f      	b.n	800654c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	1c5a      	adds	r2, r3, #1
 8006510:	60ba      	str	r2, [r7, #8]
 8006512:	781a      	ldrb	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800651e:	b29b      	uxth	r3, r3
 8006520:	2b00      	cmp	r3, #0
 8006522:	d1b7      	bne.n	8006494 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	2200      	movs	r2, #0
 800652c:	2140      	movs	r1, #64	; 0x40
 800652e:	68f8      	ldr	r0, [r7, #12]
 8006530:	f000 fa44 	bl	80069bc <UART_WaitOnFlagUntilTimeout>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d001      	beq.n	800653e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e006      	b.n	800654c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2220      	movs	r2, #32
 8006542:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006546:	2300      	movs	r3, #0
 8006548:	e000      	b.n	800654c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800654a:	2302      	movs	r3, #2
  }
}
 800654c:	4618      	mov	r0, r3
 800654e:	3718      	adds	r7, #24
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b086      	sub	sp, #24
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	4613      	mov	r3, r2
 8006560:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006568:	b2db      	uxtb	r3, r3
 800656a:	2b20      	cmp	r3, #32
 800656c:	d166      	bne.n	800663c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d002      	beq.n	800657a <HAL_UART_Receive_DMA+0x26>
 8006574:	88fb      	ldrh	r3, [r7, #6]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d101      	bne.n	800657e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e05f      	b.n	800663e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006584:	2b01      	cmp	r3, #1
 8006586:	d101      	bne.n	800658c <HAL_UART_Receive_DMA+0x38>
 8006588:	2302      	movs	r3, #2
 800658a:	e058      	b.n	800663e <HAL_UART_Receive_DMA+0xea>
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006594:	68ba      	ldr	r2, [r7, #8]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	88fa      	ldrh	r2, [r7, #6]
 800659e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2222      	movs	r2, #34	; 0x22
 80065aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065b2:	4a25      	ldr	r2, [pc, #148]	; (8006648 <HAL_UART_Receive_DMA+0xf4>)
 80065b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065ba:	4a24      	ldr	r2, [pc, #144]	; (800664c <HAL_UART_Receive_DMA+0xf8>)
 80065bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c2:	4a23      	ldr	r2, [pc, #140]	; (8006650 <HAL_UART_Receive_DMA+0xfc>)
 80065c4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065ca:	2200      	movs	r2, #0
 80065cc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80065ce:	f107 0308 	add.w	r3, r7, #8
 80065d2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	3304      	adds	r3, #4
 80065de:	4619      	mov	r1, r3
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	88fb      	ldrh	r3, [r7, #6]
 80065e6:	f7fc ffeb 	bl	80035c0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80065ea:	2300      	movs	r3, #0
 80065ec:	613b      	str	r3, [r7, #16]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	613b      	str	r3, [r7, #16]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	613b      	str	r3, [r7, #16]
 80065fe:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68da      	ldr	r2, [r3, #12]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006616:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	695a      	ldr	r2, [r3, #20]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0201 	orr.w	r2, r2, #1
 8006626:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	695a      	ldr	r2, [r3, #20]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006636:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006638:	2300      	movs	r3, #0
 800663a:	e000      	b.n	800663e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800663c:	2302      	movs	r3, #2
  }
}
 800663e:	4618      	mov	r0, r3
 8006640:	3718      	adds	r7, #24
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	080068a5 	.word	0x080068a5
 800664c:	0800690d 	.word	0x0800690d
 8006650:	08006929 	.word	0x08006929

08006654 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b088      	sub	sp, #32
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006674:	2300      	movs	r3, #0
 8006676:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006678:	2300      	movs	r3, #0
 800667a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	f003 030f 	and.w	r3, r3, #15
 8006682:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d10d      	bne.n	80066a6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	f003 0320 	and.w	r3, r3, #32
 8006690:	2b00      	cmp	r3, #0
 8006692:	d008      	beq.n	80066a6 <HAL_UART_IRQHandler+0x52>
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	f003 0320 	and.w	r3, r3, #32
 800669a:	2b00      	cmp	r3, #0
 800669c:	d003      	beq.n	80066a6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 fa8c 	bl	8006bbc <UART_Receive_IT>
      return;
 80066a4:	e0d1      	b.n	800684a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	f000 80b0 	beq.w	800680e <HAL_UART_IRQHandler+0x1ba>
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f003 0301 	and.w	r3, r3, #1
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d105      	bne.n	80066c4 <HAL_UART_IRQHandler+0x70>
 80066b8:	69bb      	ldr	r3, [r7, #24]
 80066ba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f000 80a5 	beq.w	800680e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	f003 0301 	and.w	r3, r3, #1
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d00a      	beq.n	80066e4 <HAL_UART_IRQHandler+0x90>
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d005      	beq.n	80066e4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066dc:	f043 0201 	orr.w	r2, r3, #1
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	f003 0304 	and.w	r3, r3, #4
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00a      	beq.n	8006704 <HAL_UART_IRQHandler+0xb0>
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	f003 0301 	and.w	r3, r3, #1
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d005      	beq.n	8006704 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066fc:	f043 0202 	orr.w	r2, r3, #2
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	f003 0302 	and.w	r3, r3, #2
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00a      	beq.n	8006724 <HAL_UART_IRQHandler+0xd0>
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	f003 0301 	and.w	r3, r3, #1
 8006714:	2b00      	cmp	r3, #0
 8006716:	d005      	beq.n	8006724 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800671c:	f043 0204 	orr.w	r2, r3, #4
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	f003 0308 	and.w	r3, r3, #8
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00f      	beq.n	800674e <HAL_UART_IRQHandler+0xfa>
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	f003 0320 	and.w	r3, r3, #32
 8006734:	2b00      	cmp	r3, #0
 8006736:	d104      	bne.n	8006742 <HAL_UART_IRQHandler+0xee>
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d005      	beq.n	800674e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006746:	f043 0208 	orr.w	r2, r3, #8
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006752:	2b00      	cmp	r3, #0
 8006754:	d078      	beq.n	8006848 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	f003 0320 	and.w	r3, r3, #32
 800675c:	2b00      	cmp	r3, #0
 800675e:	d007      	beq.n	8006770 <HAL_UART_IRQHandler+0x11c>
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b00      	cmp	r3, #0
 8006768:	d002      	beq.n	8006770 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fa26 	bl	8006bbc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800677a:	2b40      	cmp	r3, #64	; 0x40
 800677c:	bf0c      	ite	eq
 800677e:	2301      	moveq	r3, #1
 8006780:	2300      	movne	r3, #0
 8006782:	b2db      	uxtb	r3, r3
 8006784:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800678a:	f003 0308 	and.w	r3, r3, #8
 800678e:	2b00      	cmp	r3, #0
 8006790:	d102      	bne.n	8006798 <HAL_UART_IRQHandler+0x144>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d031      	beq.n	80067fc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 f96f 	bl	8006a7c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067a8:	2b40      	cmp	r3, #64	; 0x40
 80067aa:	d123      	bne.n	80067f4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	695a      	ldr	r2, [r3, #20]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067ba:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d013      	beq.n	80067ec <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c8:	4a21      	ldr	r2, [pc, #132]	; (8006850 <HAL_UART_IRQHandler+0x1fc>)
 80067ca:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7fc ff4d 	bl	8003670 <HAL_DMA_Abort_IT>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d016      	beq.n	800680a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80067e6:	4610      	mov	r0, r2
 80067e8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ea:	e00e      	b.n	800680a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 f84f 	bl	8006890 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067f2:	e00a      	b.n	800680a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 f84b 	bl	8006890 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067fa:	e006      	b.n	800680a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f000 f847 	bl	8006890 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006808:	e01e      	b.n	8006848 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800680a:	bf00      	nop
    return;
 800680c:	e01c      	b.n	8006848 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006814:	2b00      	cmp	r3, #0
 8006816:	d008      	beq.n	800682a <HAL_UART_IRQHandler+0x1d6>
 8006818:	69bb      	ldr	r3, [r7, #24]
 800681a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f95c 	bl	8006ae0 <UART_Transmit_IT>
    return;
 8006828:	e00f      	b.n	800684a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00a      	beq.n	800684a <HAL_UART_IRQHandler+0x1f6>
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800683a:	2b00      	cmp	r3, #0
 800683c:	d005      	beq.n	800684a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f9a4 	bl	8006b8c <UART_EndTransmit_IT>
    return;
 8006844:	bf00      	nop
 8006846:	e000      	b.n	800684a <HAL_UART_IRQHandler+0x1f6>
    return;
 8006848:	bf00      	nop
  }
}
 800684a:	3720      	adds	r7, #32
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}
 8006850:	08006ab9 	.word	0x08006ab9

08006854 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800685c:	bf00      	nop
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006884:	bf00      	nop
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d11e      	bne.n	80068fe <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68da      	ldr	r2, [r3, #12]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80068d4:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	695a      	ldr	r2, [r3, #20]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f022 0201 	bic.w	r2, r2, #1
 80068e4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	695a      	ldr	r2, [r3, #20]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068f4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2220      	movs	r2, #32
 80068fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f7ff ffb2 	bl	8006868 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006904:	bf00      	nop
 8006906:	3710      	adds	r7, #16
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006918:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800691a:	68f8      	ldr	r0, [r7, #12]
 800691c:	f7ff ffae 	bl	800687c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006920:	bf00      	nop
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}

08006928 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006930:	2300      	movs	r3, #0
 8006932:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006938:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006944:	2b80      	cmp	r3, #128	; 0x80
 8006946:	bf0c      	ite	eq
 8006948:	2301      	moveq	r3, #1
 800694a:	2300      	movne	r3, #0
 800694c:	b2db      	uxtb	r3, r3
 800694e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b21      	cmp	r3, #33	; 0x21
 800695a:	d108      	bne.n	800696e <UART_DMAError+0x46>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d005      	beq.n	800696e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	2200      	movs	r2, #0
 8006966:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006968:	68b8      	ldr	r0, [r7, #8]
 800696a:	f000 f871 	bl	8006a50 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	695b      	ldr	r3, [r3, #20]
 8006974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006978:	2b40      	cmp	r3, #64	; 0x40
 800697a:	bf0c      	ite	eq
 800697c:	2301      	moveq	r3, #1
 800697e:	2300      	movne	r3, #0
 8006980:	b2db      	uxtb	r3, r3
 8006982:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800698a:	b2db      	uxtb	r3, r3
 800698c:	2b22      	cmp	r3, #34	; 0x22
 800698e:	d108      	bne.n	80069a2 <UART_DMAError+0x7a>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d005      	beq.n	80069a2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	2200      	movs	r2, #0
 800699a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800699c:	68b8      	ldr	r0, [r7, #8]
 800699e:	f000 f86d 	bl	8006a7c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069a6:	f043 0210 	orr.w	r2, r3, #16
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069ae:	68b8      	ldr	r0, [r7, #8]
 80069b0:	f7ff ff6e 	bl	8006890 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069b4:	bf00      	nop
 80069b6:	3710      	adds	r7, #16
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}

080069bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b084      	sub	sp, #16
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	603b      	str	r3, [r7, #0]
 80069c8:	4613      	mov	r3, r2
 80069ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069cc:	e02c      	b.n	8006a28 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069d4:	d028      	beq.n	8006a28 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d007      	beq.n	80069ec <UART_WaitOnFlagUntilTimeout+0x30>
 80069dc:	f7fb fdb2 	bl	8002544 <HAL_GetTick>
 80069e0:	4602      	mov	r2, r0
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	69ba      	ldr	r2, [r7, #24]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d21d      	bcs.n	8006a28 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68da      	ldr	r2, [r3, #12]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80069fa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	695a      	ldr	r2, [r3, #20]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 0201 	bic.w	r2, r2, #1
 8006a0a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2220      	movs	r2, #32
 8006a18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e00f      	b.n	8006a48 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	4013      	ands	r3, r2
 8006a32:	68ba      	ldr	r2, [r7, #8]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	bf0c      	ite	eq
 8006a38:	2301      	moveq	r3, #1
 8006a3a:	2300      	movne	r3, #0
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	461a      	mov	r2, r3
 8006a40:	79fb      	ldrb	r3, [r7, #7]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d0c3      	beq.n	80069ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006a46:	2300      	movs	r3, #0
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68da      	ldr	r2, [r3, #12]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006a66:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006a70:	bf00      	nop
 8006a72:	370c      	adds	r7, #12
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68da      	ldr	r2, [r3, #12]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006a92:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695a      	ldr	r2, [r3, #20]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 0201 	bic.w	r2, r2, #1
 8006aa2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2220      	movs	r2, #32
 8006aa8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr

08006ab8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ad2:	68f8      	ldr	r0, [r7, #12]
 8006ad4:	f7ff fedc 	bl	8006890 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ad8:	bf00      	nop
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	2b21      	cmp	r3, #33	; 0x21
 8006af2:	d144      	bne.n	8006b7e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006afc:	d11a      	bne.n	8006b34 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	881b      	ldrh	r3, [r3, #0]
 8006b08:	461a      	mov	r2, r3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b12:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	691b      	ldr	r3, [r3, #16]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d105      	bne.n	8006b28 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a1b      	ldr	r3, [r3, #32]
 8006b20:	1c9a      	adds	r2, r3, #2
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	621a      	str	r2, [r3, #32]
 8006b26:	e00e      	b.n	8006b46 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	1c5a      	adds	r2, r3, #1
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	621a      	str	r2, [r3, #32]
 8006b32:	e008      	b.n	8006b46 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a1b      	ldr	r3, [r3, #32]
 8006b38:	1c59      	adds	r1, r3, #1
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	6211      	str	r1, [r2, #32]
 8006b3e:	781a      	ldrb	r2, [r3, #0]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	3b01      	subs	r3, #1
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	4619      	mov	r1, r3
 8006b54:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d10f      	bne.n	8006b7a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68da      	ldr	r2, [r3, #12]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68da      	ldr	r2, [r3, #12]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	e000      	b.n	8006b80 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006b7e:	2302      	movs	r3, #2
  }
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3714      	adds	r7, #20
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b082      	sub	sp, #8
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68da      	ldr	r2, [r3, #12]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ba2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2220      	movs	r2, #32
 8006ba8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f7ff fe51 	bl	8006854 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006bb2:	2300      	movs	r3, #0
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3708      	adds	r7, #8
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006bca:	b2db      	uxtb	r3, r3
 8006bcc:	2b22      	cmp	r3, #34	; 0x22
 8006bce:	d171      	bne.n	8006cb4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bd8:	d123      	bne.n	8006c22 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bde:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d10e      	bne.n	8006c06 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bf4:	b29a      	uxth	r2, r3
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bfe:	1c9a      	adds	r2, r3, #2
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	629a      	str	r2, [r3, #40]	; 0x28
 8006c04:	e029      	b.n	8006c5a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c1a:	1c5a      	adds	r2, r3, #1
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	629a      	str	r2, [r3, #40]	; 0x28
 8006c20:	e01b      	b.n	8006c5a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d10a      	bne.n	8006c40 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	6858      	ldr	r0, [r3, #4]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c34:	1c59      	adds	r1, r3, #1
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	6291      	str	r1, [r2, #40]	; 0x28
 8006c3a:	b2c2      	uxtb	r2, r0
 8006c3c:	701a      	strb	r2, [r3, #0]
 8006c3e:	e00c      	b.n	8006c5a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	b2da      	uxtb	r2, r3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c4c:	1c58      	adds	r0, r3, #1
 8006c4e:	6879      	ldr	r1, [r7, #4]
 8006c50:	6288      	str	r0, [r1, #40]	; 0x28
 8006c52:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006c56:	b2d2      	uxtb	r2, r2
 8006c58:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	4619      	mov	r1, r3
 8006c68:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d120      	bne.n	8006cb0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68da      	ldr	r2, [r3, #12]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 0220 	bic.w	r2, r2, #32
 8006c7c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68da      	ldr	r2, [r3, #12]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	695a      	ldr	r2, [r3, #20]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f022 0201 	bic.w	r2, r2, #1
 8006c9c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2220      	movs	r2, #32
 8006ca2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f7ff fdde 	bl	8006868 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006cac:	2300      	movs	r3, #0
 8006cae:	e002      	b.n	8006cb6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	e000      	b.n	8006cb6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006cb4:	2302      	movs	r3, #2
  }
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
	...

08006cc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc4:	b085      	sub	sp, #20
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	68da      	ldr	r2, [r3, #12]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	430a      	orrs	r2, r1
 8006cde:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	689a      	ldr	r2, [r3, #8]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	691b      	ldr	r3, [r3, #16]
 8006ce8:	431a      	orrs	r2, r3
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	695b      	ldr	r3, [r3, #20]
 8006cee:	431a      	orrs	r2, r3
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	69db      	ldr	r3, [r3, #28]
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006d02:	f023 030c 	bic.w	r3, r3, #12
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	6812      	ldr	r2, [r2, #0]
 8006d0a:	68f9      	ldr	r1, [r7, #12]
 8006d0c:	430b      	orrs	r3, r1
 8006d0e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	699a      	ldr	r2, [r3, #24]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	430a      	orrs	r2, r1
 8006d24:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	69db      	ldr	r3, [r3, #28]
 8006d2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d2e:	f040 8199 	bne.w	8007064 <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4ac6      	ldr	r2, [pc, #792]	; (8007050 <UART_SetConfig+0x390>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d00f      	beq.n	8006d5c <UART_SetConfig+0x9c>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4ac4      	ldr	r2, [pc, #784]	; (8007054 <UART_SetConfig+0x394>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d00a      	beq.n	8006d5c <UART_SetConfig+0x9c>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4ac3      	ldr	r2, [pc, #780]	; (8007058 <UART_SetConfig+0x398>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d005      	beq.n	8006d5c <UART_SetConfig+0x9c>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4ac1      	ldr	r2, [pc, #772]	; (800705c <UART_SetConfig+0x39c>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	f040 80bd 	bne.w	8006ed6 <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d5c:	f7fe fff2 	bl	8005d44 <HAL_RCC_GetPCLK2Freq>
 8006d60:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	461d      	mov	r5, r3
 8006d66:	f04f 0600 	mov.w	r6, #0
 8006d6a:	46a8      	mov	r8, r5
 8006d6c:	46b1      	mov	r9, r6
 8006d6e:	eb18 0308 	adds.w	r3, r8, r8
 8006d72:	eb49 0409 	adc.w	r4, r9, r9
 8006d76:	4698      	mov	r8, r3
 8006d78:	46a1      	mov	r9, r4
 8006d7a:	eb18 0805 	adds.w	r8, r8, r5
 8006d7e:	eb49 0906 	adc.w	r9, r9, r6
 8006d82:	f04f 0100 	mov.w	r1, #0
 8006d86:	f04f 0200 	mov.w	r2, #0
 8006d8a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006d8e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006d92:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006d96:	4688      	mov	r8, r1
 8006d98:	4691      	mov	r9, r2
 8006d9a:	eb18 0005 	adds.w	r0, r8, r5
 8006d9e:	eb49 0106 	adc.w	r1, r9, r6
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	461d      	mov	r5, r3
 8006da8:	f04f 0600 	mov.w	r6, #0
 8006dac:	196b      	adds	r3, r5, r5
 8006dae:	eb46 0406 	adc.w	r4, r6, r6
 8006db2:	461a      	mov	r2, r3
 8006db4:	4623      	mov	r3, r4
 8006db6:	f7f9 fed9 	bl	8000b6c <__aeabi_uldivmod>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	4ba7      	ldr	r3, [pc, #668]	; (8007060 <UART_SetConfig+0x3a0>)
 8006dc2:	fba3 2302 	umull	r2, r3, r3, r2
 8006dc6:	095b      	lsrs	r3, r3, #5
 8006dc8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	461d      	mov	r5, r3
 8006dd0:	f04f 0600 	mov.w	r6, #0
 8006dd4:	46a9      	mov	r9, r5
 8006dd6:	46b2      	mov	sl, r6
 8006dd8:	eb19 0309 	adds.w	r3, r9, r9
 8006ddc:	eb4a 040a 	adc.w	r4, sl, sl
 8006de0:	4699      	mov	r9, r3
 8006de2:	46a2      	mov	sl, r4
 8006de4:	eb19 0905 	adds.w	r9, r9, r5
 8006de8:	eb4a 0a06 	adc.w	sl, sl, r6
 8006dec:	f04f 0100 	mov.w	r1, #0
 8006df0:	f04f 0200 	mov.w	r2, #0
 8006df4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006df8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006dfc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e00:	4689      	mov	r9, r1
 8006e02:	4692      	mov	sl, r2
 8006e04:	eb19 0005 	adds.w	r0, r9, r5
 8006e08:	eb4a 0106 	adc.w	r1, sl, r6
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	461d      	mov	r5, r3
 8006e12:	f04f 0600 	mov.w	r6, #0
 8006e16:	196b      	adds	r3, r5, r5
 8006e18:	eb46 0406 	adc.w	r4, r6, r6
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	4623      	mov	r3, r4
 8006e20:	f7f9 fea4 	bl	8000b6c <__aeabi_uldivmod>
 8006e24:	4603      	mov	r3, r0
 8006e26:	460c      	mov	r4, r1
 8006e28:	461a      	mov	r2, r3
 8006e2a:	4b8d      	ldr	r3, [pc, #564]	; (8007060 <UART_SetConfig+0x3a0>)
 8006e2c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e30:	095b      	lsrs	r3, r3, #5
 8006e32:	2164      	movs	r1, #100	; 0x64
 8006e34:	fb01 f303 	mul.w	r3, r1, r3
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	00db      	lsls	r3, r3, #3
 8006e3c:	3332      	adds	r3, #50	; 0x32
 8006e3e:	4a88      	ldr	r2, [pc, #544]	; (8007060 <UART_SetConfig+0x3a0>)
 8006e40:	fba2 2303 	umull	r2, r3, r2, r3
 8006e44:	095b      	lsrs	r3, r3, #5
 8006e46:	005b      	lsls	r3, r3, #1
 8006e48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e4c:	4498      	add	r8, r3
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	461d      	mov	r5, r3
 8006e52:	f04f 0600 	mov.w	r6, #0
 8006e56:	46a9      	mov	r9, r5
 8006e58:	46b2      	mov	sl, r6
 8006e5a:	eb19 0309 	adds.w	r3, r9, r9
 8006e5e:	eb4a 040a 	adc.w	r4, sl, sl
 8006e62:	4699      	mov	r9, r3
 8006e64:	46a2      	mov	sl, r4
 8006e66:	eb19 0905 	adds.w	r9, r9, r5
 8006e6a:	eb4a 0a06 	adc.w	sl, sl, r6
 8006e6e:	f04f 0100 	mov.w	r1, #0
 8006e72:	f04f 0200 	mov.w	r2, #0
 8006e76:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e7a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006e7e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e82:	4689      	mov	r9, r1
 8006e84:	4692      	mov	sl, r2
 8006e86:	eb19 0005 	adds.w	r0, r9, r5
 8006e8a:	eb4a 0106 	adc.w	r1, sl, r6
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	461d      	mov	r5, r3
 8006e94:	f04f 0600 	mov.w	r6, #0
 8006e98:	196b      	adds	r3, r5, r5
 8006e9a:	eb46 0406 	adc.w	r4, r6, r6
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	4623      	mov	r3, r4
 8006ea2:	f7f9 fe63 	bl	8000b6c <__aeabi_uldivmod>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	461a      	mov	r2, r3
 8006eac:	4b6c      	ldr	r3, [pc, #432]	; (8007060 <UART_SetConfig+0x3a0>)
 8006eae:	fba3 1302 	umull	r1, r3, r3, r2
 8006eb2:	095b      	lsrs	r3, r3, #5
 8006eb4:	2164      	movs	r1, #100	; 0x64
 8006eb6:	fb01 f303 	mul.w	r3, r1, r3
 8006eba:	1ad3      	subs	r3, r2, r3
 8006ebc:	00db      	lsls	r3, r3, #3
 8006ebe:	3332      	adds	r3, #50	; 0x32
 8006ec0:	4a67      	ldr	r2, [pc, #412]	; (8007060 <UART_SetConfig+0x3a0>)
 8006ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ec6:	095b      	lsrs	r3, r3, #5
 8006ec8:	f003 0207 	and.w	r2, r3, #7
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4442      	add	r2, r8
 8006ed2:	609a      	str	r2, [r3, #8]
 8006ed4:	e27d      	b.n	80073d2 <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ed6:	f7fe ff21 	bl	8005d1c <HAL_RCC_GetPCLK1Freq>
 8006eda:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	461d      	mov	r5, r3
 8006ee0:	f04f 0600 	mov.w	r6, #0
 8006ee4:	46a8      	mov	r8, r5
 8006ee6:	46b1      	mov	r9, r6
 8006ee8:	eb18 0308 	adds.w	r3, r8, r8
 8006eec:	eb49 0409 	adc.w	r4, r9, r9
 8006ef0:	4698      	mov	r8, r3
 8006ef2:	46a1      	mov	r9, r4
 8006ef4:	eb18 0805 	adds.w	r8, r8, r5
 8006ef8:	eb49 0906 	adc.w	r9, r9, r6
 8006efc:	f04f 0100 	mov.w	r1, #0
 8006f00:	f04f 0200 	mov.w	r2, #0
 8006f04:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006f08:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006f0c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006f10:	4688      	mov	r8, r1
 8006f12:	4691      	mov	r9, r2
 8006f14:	eb18 0005 	adds.w	r0, r8, r5
 8006f18:	eb49 0106 	adc.w	r1, r9, r6
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	461d      	mov	r5, r3
 8006f22:	f04f 0600 	mov.w	r6, #0
 8006f26:	196b      	adds	r3, r5, r5
 8006f28:	eb46 0406 	adc.w	r4, r6, r6
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	4623      	mov	r3, r4
 8006f30:	f7f9 fe1c 	bl	8000b6c <__aeabi_uldivmod>
 8006f34:	4603      	mov	r3, r0
 8006f36:	460c      	mov	r4, r1
 8006f38:	461a      	mov	r2, r3
 8006f3a:	4b49      	ldr	r3, [pc, #292]	; (8007060 <UART_SetConfig+0x3a0>)
 8006f3c:	fba3 2302 	umull	r2, r3, r3, r2
 8006f40:	095b      	lsrs	r3, r3, #5
 8006f42:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	461d      	mov	r5, r3
 8006f4a:	f04f 0600 	mov.w	r6, #0
 8006f4e:	46a9      	mov	r9, r5
 8006f50:	46b2      	mov	sl, r6
 8006f52:	eb19 0309 	adds.w	r3, r9, r9
 8006f56:	eb4a 040a 	adc.w	r4, sl, sl
 8006f5a:	4699      	mov	r9, r3
 8006f5c:	46a2      	mov	sl, r4
 8006f5e:	eb19 0905 	adds.w	r9, r9, r5
 8006f62:	eb4a 0a06 	adc.w	sl, sl, r6
 8006f66:	f04f 0100 	mov.w	r1, #0
 8006f6a:	f04f 0200 	mov.w	r2, #0
 8006f6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006f76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006f7a:	4689      	mov	r9, r1
 8006f7c:	4692      	mov	sl, r2
 8006f7e:	eb19 0005 	adds.w	r0, r9, r5
 8006f82:	eb4a 0106 	adc.w	r1, sl, r6
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	461d      	mov	r5, r3
 8006f8c:	f04f 0600 	mov.w	r6, #0
 8006f90:	196b      	adds	r3, r5, r5
 8006f92:	eb46 0406 	adc.w	r4, r6, r6
 8006f96:	461a      	mov	r2, r3
 8006f98:	4623      	mov	r3, r4
 8006f9a:	f7f9 fde7 	bl	8000b6c <__aeabi_uldivmod>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	460c      	mov	r4, r1
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	4b2e      	ldr	r3, [pc, #184]	; (8007060 <UART_SetConfig+0x3a0>)
 8006fa6:	fba3 1302 	umull	r1, r3, r3, r2
 8006faa:	095b      	lsrs	r3, r3, #5
 8006fac:	2164      	movs	r1, #100	; 0x64
 8006fae:	fb01 f303 	mul.w	r3, r1, r3
 8006fb2:	1ad3      	subs	r3, r2, r3
 8006fb4:	00db      	lsls	r3, r3, #3
 8006fb6:	3332      	adds	r3, #50	; 0x32
 8006fb8:	4a29      	ldr	r2, [pc, #164]	; (8007060 <UART_SetConfig+0x3a0>)
 8006fba:	fba2 2303 	umull	r2, r3, r2, r3
 8006fbe:	095b      	lsrs	r3, r3, #5
 8006fc0:	005b      	lsls	r3, r3, #1
 8006fc2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006fc6:	4498      	add	r8, r3
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	461d      	mov	r5, r3
 8006fcc:	f04f 0600 	mov.w	r6, #0
 8006fd0:	46a9      	mov	r9, r5
 8006fd2:	46b2      	mov	sl, r6
 8006fd4:	eb19 0309 	adds.w	r3, r9, r9
 8006fd8:	eb4a 040a 	adc.w	r4, sl, sl
 8006fdc:	4699      	mov	r9, r3
 8006fde:	46a2      	mov	sl, r4
 8006fe0:	eb19 0905 	adds.w	r9, r9, r5
 8006fe4:	eb4a 0a06 	adc.w	sl, sl, r6
 8006fe8:	f04f 0100 	mov.w	r1, #0
 8006fec:	f04f 0200 	mov.w	r2, #0
 8006ff0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ff4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ff8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ffc:	4689      	mov	r9, r1
 8006ffe:	4692      	mov	sl, r2
 8007000:	eb19 0005 	adds.w	r0, r9, r5
 8007004:	eb4a 0106 	adc.w	r1, sl, r6
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	461d      	mov	r5, r3
 800700e:	f04f 0600 	mov.w	r6, #0
 8007012:	196b      	adds	r3, r5, r5
 8007014:	eb46 0406 	adc.w	r4, r6, r6
 8007018:	461a      	mov	r2, r3
 800701a:	4623      	mov	r3, r4
 800701c:	f7f9 fda6 	bl	8000b6c <__aeabi_uldivmod>
 8007020:	4603      	mov	r3, r0
 8007022:	460c      	mov	r4, r1
 8007024:	461a      	mov	r2, r3
 8007026:	4b0e      	ldr	r3, [pc, #56]	; (8007060 <UART_SetConfig+0x3a0>)
 8007028:	fba3 1302 	umull	r1, r3, r3, r2
 800702c:	095b      	lsrs	r3, r3, #5
 800702e:	2164      	movs	r1, #100	; 0x64
 8007030:	fb01 f303 	mul.w	r3, r1, r3
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	00db      	lsls	r3, r3, #3
 8007038:	3332      	adds	r3, #50	; 0x32
 800703a:	4a09      	ldr	r2, [pc, #36]	; (8007060 <UART_SetConfig+0x3a0>)
 800703c:	fba2 2303 	umull	r2, r3, r2, r3
 8007040:	095b      	lsrs	r3, r3, #5
 8007042:	f003 0207 	and.w	r2, r3, #7
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4442      	add	r2, r8
 800704c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800704e:	e1c0      	b.n	80073d2 <UART_SetConfig+0x712>
 8007050:	40011000 	.word	0x40011000
 8007054:	40011400 	.word	0x40011400
 8007058:	40011800 	.word	0x40011800
 800705c:	40011c00 	.word	0x40011c00
 8007060:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4adc      	ldr	r2, [pc, #880]	; (80073dc <UART_SetConfig+0x71c>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00f      	beq.n	800708e <UART_SetConfig+0x3ce>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4adb      	ldr	r2, [pc, #876]	; (80073e0 <UART_SetConfig+0x720>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d00a      	beq.n	800708e <UART_SetConfig+0x3ce>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4ad9      	ldr	r2, [pc, #868]	; (80073e4 <UART_SetConfig+0x724>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d005      	beq.n	800708e <UART_SetConfig+0x3ce>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4ad8      	ldr	r2, [pc, #864]	; (80073e8 <UART_SetConfig+0x728>)
 8007088:	4293      	cmp	r3, r2
 800708a:	f040 80d1 	bne.w	8007230 <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 800708e:	f7fe fe59 	bl	8005d44 <HAL_RCC_GetPCLK2Freq>
 8007092:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	469a      	mov	sl, r3
 8007098:	f04f 0b00 	mov.w	fp, #0
 800709c:	46d0      	mov	r8, sl
 800709e:	46d9      	mov	r9, fp
 80070a0:	eb18 0308 	adds.w	r3, r8, r8
 80070a4:	eb49 0409 	adc.w	r4, r9, r9
 80070a8:	4698      	mov	r8, r3
 80070aa:	46a1      	mov	r9, r4
 80070ac:	eb18 080a 	adds.w	r8, r8, sl
 80070b0:	eb49 090b 	adc.w	r9, r9, fp
 80070b4:	f04f 0100 	mov.w	r1, #0
 80070b8:	f04f 0200 	mov.w	r2, #0
 80070bc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80070c0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80070c4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80070c8:	4688      	mov	r8, r1
 80070ca:	4691      	mov	r9, r2
 80070cc:	eb1a 0508 	adds.w	r5, sl, r8
 80070d0:	eb4b 0609 	adc.w	r6, fp, r9
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	4619      	mov	r1, r3
 80070da:	f04f 0200 	mov.w	r2, #0
 80070de:	f04f 0300 	mov.w	r3, #0
 80070e2:	f04f 0400 	mov.w	r4, #0
 80070e6:	0094      	lsls	r4, r2, #2
 80070e8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80070ec:	008b      	lsls	r3, r1, #2
 80070ee:	461a      	mov	r2, r3
 80070f0:	4623      	mov	r3, r4
 80070f2:	4628      	mov	r0, r5
 80070f4:	4631      	mov	r1, r6
 80070f6:	f7f9 fd39 	bl	8000b6c <__aeabi_uldivmod>
 80070fa:	4603      	mov	r3, r0
 80070fc:	460c      	mov	r4, r1
 80070fe:	461a      	mov	r2, r3
 8007100:	4bba      	ldr	r3, [pc, #744]	; (80073ec <UART_SetConfig+0x72c>)
 8007102:	fba3 2302 	umull	r2, r3, r3, r2
 8007106:	095b      	lsrs	r3, r3, #5
 8007108:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	469b      	mov	fp, r3
 8007110:	f04f 0c00 	mov.w	ip, #0
 8007114:	46d9      	mov	r9, fp
 8007116:	46e2      	mov	sl, ip
 8007118:	eb19 0309 	adds.w	r3, r9, r9
 800711c:	eb4a 040a 	adc.w	r4, sl, sl
 8007120:	4699      	mov	r9, r3
 8007122:	46a2      	mov	sl, r4
 8007124:	eb19 090b 	adds.w	r9, r9, fp
 8007128:	eb4a 0a0c 	adc.w	sl, sl, ip
 800712c:	f04f 0100 	mov.w	r1, #0
 8007130:	f04f 0200 	mov.w	r2, #0
 8007134:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007138:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800713c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007140:	4689      	mov	r9, r1
 8007142:	4692      	mov	sl, r2
 8007144:	eb1b 0509 	adds.w	r5, fp, r9
 8007148:	eb4c 060a 	adc.w	r6, ip, sl
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	4619      	mov	r1, r3
 8007152:	f04f 0200 	mov.w	r2, #0
 8007156:	f04f 0300 	mov.w	r3, #0
 800715a:	f04f 0400 	mov.w	r4, #0
 800715e:	0094      	lsls	r4, r2, #2
 8007160:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007164:	008b      	lsls	r3, r1, #2
 8007166:	461a      	mov	r2, r3
 8007168:	4623      	mov	r3, r4
 800716a:	4628      	mov	r0, r5
 800716c:	4631      	mov	r1, r6
 800716e:	f7f9 fcfd 	bl	8000b6c <__aeabi_uldivmod>
 8007172:	4603      	mov	r3, r0
 8007174:	460c      	mov	r4, r1
 8007176:	461a      	mov	r2, r3
 8007178:	4b9c      	ldr	r3, [pc, #624]	; (80073ec <UART_SetConfig+0x72c>)
 800717a:	fba3 1302 	umull	r1, r3, r3, r2
 800717e:	095b      	lsrs	r3, r3, #5
 8007180:	2164      	movs	r1, #100	; 0x64
 8007182:	fb01 f303 	mul.w	r3, r1, r3
 8007186:	1ad3      	subs	r3, r2, r3
 8007188:	011b      	lsls	r3, r3, #4
 800718a:	3332      	adds	r3, #50	; 0x32
 800718c:	4a97      	ldr	r2, [pc, #604]	; (80073ec <UART_SetConfig+0x72c>)
 800718e:	fba2 2303 	umull	r2, r3, r2, r3
 8007192:	095b      	lsrs	r3, r3, #5
 8007194:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007198:	4498      	add	r8, r3
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	469b      	mov	fp, r3
 800719e:	f04f 0c00 	mov.w	ip, #0
 80071a2:	46d9      	mov	r9, fp
 80071a4:	46e2      	mov	sl, ip
 80071a6:	eb19 0309 	adds.w	r3, r9, r9
 80071aa:	eb4a 040a 	adc.w	r4, sl, sl
 80071ae:	4699      	mov	r9, r3
 80071b0:	46a2      	mov	sl, r4
 80071b2:	eb19 090b 	adds.w	r9, r9, fp
 80071b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80071ba:	f04f 0100 	mov.w	r1, #0
 80071be:	f04f 0200 	mov.w	r2, #0
 80071c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80071c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80071ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80071ce:	4689      	mov	r9, r1
 80071d0:	4692      	mov	sl, r2
 80071d2:	eb1b 0509 	adds.w	r5, fp, r9
 80071d6:	eb4c 060a 	adc.w	r6, ip, sl
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	4619      	mov	r1, r3
 80071e0:	f04f 0200 	mov.w	r2, #0
 80071e4:	f04f 0300 	mov.w	r3, #0
 80071e8:	f04f 0400 	mov.w	r4, #0
 80071ec:	0094      	lsls	r4, r2, #2
 80071ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80071f2:	008b      	lsls	r3, r1, #2
 80071f4:	461a      	mov	r2, r3
 80071f6:	4623      	mov	r3, r4
 80071f8:	4628      	mov	r0, r5
 80071fa:	4631      	mov	r1, r6
 80071fc:	f7f9 fcb6 	bl	8000b6c <__aeabi_uldivmod>
 8007200:	4603      	mov	r3, r0
 8007202:	460c      	mov	r4, r1
 8007204:	461a      	mov	r2, r3
 8007206:	4b79      	ldr	r3, [pc, #484]	; (80073ec <UART_SetConfig+0x72c>)
 8007208:	fba3 1302 	umull	r1, r3, r3, r2
 800720c:	095b      	lsrs	r3, r3, #5
 800720e:	2164      	movs	r1, #100	; 0x64
 8007210:	fb01 f303 	mul.w	r3, r1, r3
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	011b      	lsls	r3, r3, #4
 8007218:	3332      	adds	r3, #50	; 0x32
 800721a:	4a74      	ldr	r2, [pc, #464]	; (80073ec <UART_SetConfig+0x72c>)
 800721c:	fba2 2303 	umull	r2, r3, r2, r3
 8007220:	095b      	lsrs	r3, r3, #5
 8007222:	f003 020f 	and.w	r2, r3, #15
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4442      	add	r2, r8
 800722c:	609a      	str	r2, [r3, #8]
 800722e:	e0d0      	b.n	80073d2 <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007230:	f7fe fd74 	bl	8005d1c <HAL_RCC_GetPCLK1Freq>
 8007234:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	469a      	mov	sl, r3
 800723a:	f04f 0b00 	mov.w	fp, #0
 800723e:	46d0      	mov	r8, sl
 8007240:	46d9      	mov	r9, fp
 8007242:	eb18 0308 	adds.w	r3, r8, r8
 8007246:	eb49 0409 	adc.w	r4, r9, r9
 800724a:	4698      	mov	r8, r3
 800724c:	46a1      	mov	r9, r4
 800724e:	eb18 080a 	adds.w	r8, r8, sl
 8007252:	eb49 090b 	adc.w	r9, r9, fp
 8007256:	f04f 0100 	mov.w	r1, #0
 800725a:	f04f 0200 	mov.w	r2, #0
 800725e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007262:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007266:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800726a:	4688      	mov	r8, r1
 800726c:	4691      	mov	r9, r2
 800726e:	eb1a 0508 	adds.w	r5, sl, r8
 8007272:	eb4b 0609 	adc.w	r6, fp, r9
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	4619      	mov	r1, r3
 800727c:	f04f 0200 	mov.w	r2, #0
 8007280:	f04f 0300 	mov.w	r3, #0
 8007284:	f04f 0400 	mov.w	r4, #0
 8007288:	0094      	lsls	r4, r2, #2
 800728a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800728e:	008b      	lsls	r3, r1, #2
 8007290:	461a      	mov	r2, r3
 8007292:	4623      	mov	r3, r4
 8007294:	4628      	mov	r0, r5
 8007296:	4631      	mov	r1, r6
 8007298:	f7f9 fc68 	bl	8000b6c <__aeabi_uldivmod>
 800729c:	4603      	mov	r3, r0
 800729e:	460c      	mov	r4, r1
 80072a0:	461a      	mov	r2, r3
 80072a2:	4b52      	ldr	r3, [pc, #328]	; (80073ec <UART_SetConfig+0x72c>)
 80072a4:	fba3 2302 	umull	r2, r3, r3, r2
 80072a8:	095b      	lsrs	r3, r3, #5
 80072aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	469b      	mov	fp, r3
 80072b2:	f04f 0c00 	mov.w	ip, #0
 80072b6:	46d9      	mov	r9, fp
 80072b8:	46e2      	mov	sl, ip
 80072ba:	eb19 0309 	adds.w	r3, r9, r9
 80072be:	eb4a 040a 	adc.w	r4, sl, sl
 80072c2:	4699      	mov	r9, r3
 80072c4:	46a2      	mov	sl, r4
 80072c6:	eb19 090b 	adds.w	r9, r9, fp
 80072ca:	eb4a 0a0c 	adc.w	sl, sl, ip
 80072ce:	f04f 0100 	mov.w	r1, #0
 80072d2:	f04f 0200 	mov.w	r2, #0
 80072d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80072de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80072e2:	4689      	mov	r9, r1
 80072e4:	4692      	mov	sl, r2
 80072e6:	eb1b 0509 	adds.w	r5, fp, r9
 80072ea:	eb4c 060a 	adc.w	r6, ip, sl
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	4619      	mov	r1, r3
 80072f4:	f04f 0200 	mov.w	r2, #0
 80072f8:	f04f 0300 	mov.w	r3, #0
 80072fc:	f04f 0400 	mov.w	r4, #0
 8007300:	0094      	lsls	r4, r2, #2
 8007302:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007306:	008b      	lsls	r3, r1, #2
 8007308:	461a      	mov	r2, r3
 800730a:	4623      	mov	r3, r4
 800730c:	4628      	mov	r0, r5
 800730e:	4631      	mov	r1, r6
 8007310:	f7f9 fc2c 	bl	8000b6c <__aeabi_uldivmod>
 8007314:	4603      	mov	r3, r0
 8007316:	460c      	mov	r4, r1
 8007318:	461a      	mov	r2, r3
 800731a:	4b34      	ldr	r3, [pc, #208]	; (80073ec <UART_SetConfig+0x72c>)
 800731c:	fba3 1302 	umull	r1, r3, r3, r2
 8007320:	095b      	lsrs	r3, r3, #5
 8007322:	2164      	movs	r1, #100	; 0x64
 8007324:	fb01 f303 	mul.w	r3, r1, r3
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	011b      	lsls	r3, r3, #4
 800732c:	3332      	adds	r3, #50	; 0x32
 800732e:	4a2f      	ldr	r2, [pc, #188]	; (80073ec <UART_SetConfig+0x72c>)
 8007330:	fba2 2303 	umull	r2, r3, r2, r3
 8007334:	095b      	lsrs	r3, r3, #5
 8007336:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800733a:	4498      	add	r8, r3
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	469b      	mov	fp, r3
 8007340:	f04f 0c00 	mov.w	ip, #0
 8007344:	46d9      	mov	r9, fp
 8007346:	46e2      	mov	sl, ip
 8007348:	eb19 0309 	adds.w	r3, r9, r9
 800734c:	eb4a 040a 	adc.w	r4, sl, sl
 8007350:	4699      	mov	r9, r3
 8007352:	46a2      	mov	sl, r4
 8007354:	eb19 090b 	adds.w	r9, r9, fp
 8007358:	eb4a 0a0c 	adc.w	sl, sl, ip
 800735c:	f04f 0100 	mov.w	r1, #0
 8007360:	f04f 0200 	mov.w	r2, #0
 8007364:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007368:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800736c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007370:	4689      	mov	r9, r1
 8007372:	4692      	mov	sl, r2
 8007374:	eb1b 0509 	adds.w	r5, fp, r9
 8007378:	eb4c 060a 	adc.w	r6, ip, sl
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	4619      	mov	r1, r3
 8007382:	f04f 0200 	mov.w	r2, #0
 8007386:	f04f 0300 	mov.w	r3, #0
 800738a:	f04f 0400 	mov.w	r4, #0
 800738e:	0094      	lsls	r4, r2, #2
 8007390:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007394:	008b      	lsls	r3, r1, #2
 8007396:	461a      	mov	r2, r3
 8007398:	4623      	mov	r3, r4
 800739a:	4628      	mov	r0, r5
 800739c:	4631      	mov	r1, r6
 800739e:	f7f9 fbe5 	bl	8000b6c <__aeabi_uldivmod>
 80073a2:	4603      	mov	r3, r0
 80073a4:	460c      	mov	r4, r1
 80073a6:	461a      	mov	r2, r3
 80073a8:	4b10      	ldr	r3, [pc, #64]	; (80073ec <UART_SetConfig+0x72c>)
 80073aa:	fba3 1302 	umull	r1, r3, r3, r2
 80073ae:	095b      	lsrs	r3, r3, #5
 80073b0:	2164      	movs	r1, #100	; 0x64
 80073b2:	fb01 f303 	mul.w	r3, r1, r3
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	011b      	lsls	r3, r3, #4
 80073ba:	3332      	adds	r3, #50	; 0x32
 80073bc:	4a0b      	ldr	r2, [pc, #44]	; (80073ec <UART_SetConfig+0x72c>)
 80073be:	fba2 2303 	umull	r2, r3, r2, r3
 80073c2:	095b      	lsrs	r3, r3, #5
 80073c4:	f003 020f 	and.w	r2, r3, #15
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4442      	add	r2, r8
 80073ce:	609a      	str	r2, [r3, #8]
}
 80073d0:	e7ff      	b.n	80073d2 <UART_SetConfig+0x712>
 80073d2:	bf00      	nop
 80073d4:	3714      	adds	r7, #20
 80073d6:	46bd      	mov	sp, r7
 80073d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073dc:	40011000 	.word	0x40011000
 80073e0:	40011400 	.word	0x40011400
 80073e4:	40011800 	.word	0x40011800
 80073e8:	40011c00 	.word	0x40011c00
 80073ec:	51eb851f 	.word	0x51eb851f

080073f0 <SIMCOM_USART_IrqHandler>:
/* Private functions implementation -------------------------------------------*/
static void SIMCOM_Check_Buffer(void);
static void SIMCOM_Fill_Buffer(const void *data, size_t len);

/* Public functions implementation ---------------------------------------------*/
void SIMCOM_USART_IrqHandler(void) {
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b082      	sub	sp, #8
 80073f4:	af00      	add	r7, sp, #0
    /* if Idle flag is set */
    if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 80073f6:	4b0c      	ldr	r3, [pc, #48]	; (8007428 <SIMCOM_USART_IrqHandler+0x38>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0310 	and.w	r3, r3, #16
 8007400:	2b10      	cmp	r3, #16
 8007402:	d10c      	bne.n	800741e <SIMCOM_USART_IrqHandler+0x2e>
        /* Clear idle flag */
        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8007404:	2300      	movs	r3, #0
 8007406:	607b      	str	r3, [r7, #4]
 8007408:	4b07      	ldr	r3, [pc, #28]	; (8007428 <SIMCOM_USART_IrqHandler+0x38>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	607b      	str	r3, [r7, #4]
 8007410:	4b05      	ldr	r3, [pc, #20]	; (8007428 <SIMCOM_USART_IrqHandler+0x38>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	607b      	str	r3, [r7, #4]
 8007418:	687b      	ldr	r3, [r7, #4]

        SIMCOM_Check_Buffer();
 800741a:	f001 f923 	bl	8008664 <SIMCOM_Check_Buffer>
    }
}
 800741e:	bf00      	nop
 8007420:	3708      	adds	r7, #8
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	20000370 	.word	0x20000370

0800742c <SIMCOM_DMA_IrqHandler>:

void SIMCOM_DMA_IrqHandler(void) {
 800742c:	b580      	push	{r7, lr}
 800742e:	af00      	add	r7, sp, #0
    // if the source is HT
    if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_HT)) {
 8007430:	4b9a      	ldr	r3, [pc, #616]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 0308 	and.w	r3, r3, #8
 800743a:	2b00      	cmp	r3, #0
 800743c:	f000 81bc 	beq.w	80077b8 <SIMCOM_DMA_IrqHandler+0x38c>
        /* Clear HT flag */
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_HT_FLAG_INDEX(&hdma_usart1_rx));
 8007440:	4b96      	ldr	r3, [pc, #600]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	461a      	mov	r2, r3
 8007446:	4b96      	ldr	r3, [pc, #600]	; (80076a0 <SIMCOM_DMA_IrqHandler+0x274>)
 8007448:	429a      	cmp	r2, r3
 800744a:	d960      	bls.n	800750e <SIMCOM_DMA_IrqHandler+0xe2>
 800744c:	4b93      	ldr	r3, [pc, #588]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a94      	ldr	r2, [pc, #592]	; (80076a4 <SIMCOM_DMA_IrqHandler+0x278>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d057      	beq.n	8007506 <SIMCOM_DMA_IrqHandler+0xda>
 8007456:	4b91      	ldr	r3, [pc, #580]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a93      	ldr	r2, [pc, #588]	; (80076a8 <SIMCOM_DMA_IrqHandler+0x27c>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d050      	beq.n	8007502 <SIMCOM_DMA_IrqHandler+0xd6>
 8007460:	4b8e      	ldr	r3, [pc, #568]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a91      	ldr	r2, [pc, #580]	; (80076ac <SIMCOM_DMA_IrqHandler+0x280>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d049      	beq.n	80074fe <SIMCOM_DMA_IrqHandler+0xd2>
 800746a:	4b8c      	ldr	r3, [pc, #560]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a90      	ldr	r2, [pc, #576]	; (80076b0 <SIMCOM_DMA_IrqHandler+0x284>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d042      	beq.n	80074fa <SIMCOM_DMA_IrqHandler+0xce>
 8007474:	4b89      	ldr	r3, [pc, #548]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a8e      	ldr	r2, [pc, #568]	; (80076b4 <SIMCOM_DMA_IrqHandler+0x288>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d03a      	beq.n	80074f4 <SIMCOM_DMA_IrqHandler+0xc8>
 800747e:	4b87      	ldr	r3, [pc, #540]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a8d      	ldr	r2, [pc, #564]	; (80076b8 <SIMCOM_DMA_IrqHandler+0x28c>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d032      	beq.n	80074ee <SIMCOM_DMA_IrqHandler+0xc2>
 8007488:	4b84      	ldr	r3, [pc, #528]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a8b      	ldr	r2, [pc, #556]	; (80076bc <SIMCOM_DMA_IrqHandler+0x290>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d02a      	beq.n	80074e8 <SIMCOM_DMA_IrqHandler+0xbc>
 8007492:	4b82      	ldr	r3, [pc, #520]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a8a      	ldr	r2, [pc, #552]	; (80076c0 <SIMCOM_DMA_IrqHandler+0x294>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d022      	beq.n	80074e2 <SIMCOM_DMA_IrqHandler+0xb6>
 800749c:	4b7f      	ldr	r3, [pc, #508]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a88      	ldr	r2, [pc, #544]	; (80076c4 <SIMCOM_DMA_IrqHandler+0x298>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d01a      	beq.n	80074dc <SIMCOM_DMA_IrqHandler+0xb0>
 80074a6:	4b7d      	ldr	r3, [pc, #500]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a87      	ldr	r2, [pc, #540]	; (80076c8 <SIMCOM_DMA_IrqHandler+0x29c>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d012      	beq.n	80074d6 <SIMCOM_DMA_IrqHandler+0xaa>
 80074b0:	4b7a      	ldr	r3, [pc, #488]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a85      	ldr	r2, [pc, #532]	; (80076cc <SIMCOM_DMA_IrqHandler+0x2a0>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d00a      	beq.n	80074d0 <SIMCOM_DMA_IrqHandler+0xa4>
 80074ba:	4b78      	ldr	r3, [pc, #480]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a84      	ldr	r2, [pc, #528]	; (80076d0 <SIMCOM_DMA_IrqHandler+0x2a4>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d102      	bne.n	80074ca <SIMCOM_DMA_IrqHandler+0x9e>
 80074c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80074c8:	e01e      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80074ce:	e01b      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80074d4:	e018      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80074da:	e015      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074dc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80074e0:	e012      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074e6:	e00f      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074ec:	e00c      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074f2:	e009      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074f8:	e006      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074fa:	2310      	movs	r3, #16
 80074fc:	e004      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 80074fe:	2310      	movs	r3, #16
 8007500:	e002      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 8007502:	2310      	movs	r3, #16
 8007504:	e000      	b.n	8007508 <SIMCOM_DMA_IrqHandler+0xdc>
 8007506:	2310      	movs	r3, #16
 8007508:	4a72      	ldr	r2, [pc, #456]	; (80076d4 <SIMCOM_DMA_IrqHandler+0x2a8>)
 800750a:	60d3      	str	r3, [r2, #12]
 800750c:	e150      	b.n	80077b0 <SIMCOM_DMA_IrqHandler+0x384>
 800750e:	4b63      	ldr	r3, [pc, #396]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	461a      	mov	r2, r3
 8007514:	4b70      	ldr	r3, [pc, #448]	; (80076d8 <SIMCOM_DMA_IrqHandler+0x2ac>)
 8007516:	429a      	cmp	r2, r3
 8007518:	d960      	bls.n	80075dc <SIMCOM_DMA_IrqHandler+0x1b0>
 800751a:	4b60      	ldr	r3, [pc, #384]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a61      	ldr	r2, [pc, #388]	; (80076a4 <SIMCOM_DMA_IrqHandler+0x278>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d057      	beq.n	80075d4 <SIMCOM_DMA_IrqHandler+0x1a8>
 8007524:	4b5d      	ldr	r3, [pc, #372]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a5f      	ldr	r2, [pc, #380]	; (80076a8 <SIMCOM_DMA_IrqHandler+0x27c>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d050      	beq.n	80075d0 <SIMCOM_DMA_IrqHandler+0x1a4>
 800752e:	4b5b      	ldr	r3, [pc, #364]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a5e      	ldr	r2, [pc, #376]	; (80076ac <SIMCOM_DMA_IrqHandler+0x280>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d049      	beq.n	80075cc <SIMCOM_DMA_IrqHandler+0x1a0>
 8007538:	4b58      	ldr	r3, [pc, #352]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a5c      	ldr	r2, [pc, #368]	; (80076b0 <SIMCOM_DMA_IrqHandler+0x284>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d042      	beq.n	80075c8 <SIMCOM_DMA_IrqHandler+0x19c>
 8007542:	4b56      	ldr	r3, [pc, #344]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a5b      	ldr	r2, [pc, #364]	; (80076b4 <SIMCOM_DMA_IrqHandler+0x288>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d03a      	beq.n	80075c2 <SIMCOM_DMA_IrqHandler+0x196>
 800754c:	4b53      	ldr	r3, [pc, #332]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a59      	ldr	r2, [pc, #356]	; (80076b8 <SIMCOM_DMA_IrqHandler+0x28c>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d032      	beq.n	80075bc <SIMCOM_DMA_IrqHandler+0x190>
 8007556:	4b51      	ldr	r3, [pc, #324]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a58      	ldr	r2, [pc, #352]	; (80076bc <SIMCOM_DMA_IrqHandler+0x290>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d02a      	beq.n	80075b6 <SIMCOM_DMA_IrqHandler+0x18a>
 8007560:	4b4e      	ldr	r3, [pc, #312]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a56      	ldr	r2, [pc, #344]	; (80076c0 <SIMCOM_DMA_IrqHandler+0x294>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d022      	beq.n	80075b0 <SIMCOM_DMA_IrqHandler+0x184>
 800756a:	4b4c      	ldr	r3, [pc, #304]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a55      	ldr	r2, [pc, #340]	; (80076c4 <SIMCOM_DMA_IrqHandler+0x298>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d01a      	beq.n	80075aa <SIMCOM_DMA_IrqHandler+0x17e>
 8007574:	4b49      	ldr	r3, [pc, #292]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a53      	ldr	r2, [pc, #332]	; (80076c8 <SIMCOM_DMA_IrqHandler+0x29c>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d012      	beq.n	80075a4 <SIMCOM_DMA_IrqHandler+0x178>
 800757e:	4b47      	ldr	r3, [pc, #284]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a52      	ldr	r2, [pc, #328]	; (80076cc <SIMCOM_DMA_IrqHandler+0x2a0>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d00a      	beq.n	800759e <SIMCOM_DMA_IrqHandler+0x172>
 8007588:	4b44      	ldr	r3, [pc, #272]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a50      	ldr	r2, [pc, #320]	; (80076d0 <SIMCOM_DMA_IrqHandler+0x2a4>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d102      	bne.n	8007598 <SIMCOM_DMA_IrqHandler+0x16c>
 8007592:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007596:	e01e      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 8007598:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800759c:	e01b      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 800759e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80075a2:	e018      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80075a8:	e015      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80075ae:	e012      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075b4:	e00f      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075ba:	e00c      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075c0:	e009      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075c6:	e006      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075c8:	2310      	movs	r3, #16
 80075ca:	e004      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075cc:	2310      	movs	r3, #16
 80075ce:	e002      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075d0:	2310      	movs	r3, #16
 80075d2:	e000      	b.n	80075d6 <SIMCOM_DMA_IrqHandler+0x1aa>
 80075d4:	2310      	movs	r3, #16
 80075d6:	4a3f      	ldr	r2, [pc, #252]	; (80076d4 <SIMCOM_DMA_IrqHandler+0x2a8>)
 80075d8:	6093      	str	r3, [r2, #8]
 80075da:	e0e9      	b.n	80077b0 <SIMCOM_DMA_IrqHandler+0x384>
 80075dc:	4b2f      	ldr	r3, [pc, #188]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	461a      	mov	r2, r3
 80075e2:	4b3e      	ldr	r3, [pc, #248]	; (80076dc <SIMCOM_DMA_IrqHandler+0x2b0>)
 80075e4:	429a      	cmp	r2, r3
 80075e6:	f240 8083 	bls.w	80076f0 <SIMCOM_DMA_IrqHandler+0x2c4>
 80075ea:	4b2c      	ldr	r3, [pc, #176]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a2d      	ldr	r2, [pc, #180]	; (80076a4 <SIMCOM_DMA_IrqHandler+0x278>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d079      	beq.n	80076e8 <SIMCOM_DMA_IrqHandler+0x2bc>
 80075f4:	4b29      	ldr	r3, [pc, #164]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a2b      	ldr	r2, [pc, #172]	; (80076a8 <SIMCOM_DMA_IrqHandler+0x27c>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d072      	beq.n	80076e4 <SIMCOM_DMA_IrqHandler+0x2b8>
 80075fe:	4b27      	ldr	r3, [pc, #156]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a2a      	ldr	r2, [pc, #168]	; (80076ac <SIMCOM_DMA_IrqHandler+0x280>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d06b      	beq.n	80076e0 <SIMCOM_DMA_IrqHandler+0x2b4>
 8007608:	4b24      	ldr	r3, [pc, #144]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a28      	ldr	r2, [pc, #160]	; (80076b0 <SIMCOM_DMA_IrqHandler+0x284>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d042      	beq.n	8007698 <SIMCOM_DMA_IrqHandler+0x26c>
 8007612:	4b22      	ldr	r3, [pc, #136]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a27      	ldr	r2, [pc, #156]	; (80076b4 <SIMCOM_DMA_IrqHandler+0x288>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d03a      	beq.n	8007692 <SIMCOM_DMA_IrqHandler+0x266>
 800761c:	4b1f      	ldr	r3, [pc, #124]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a25      	ldr	r2, [pc, #148]	; (80076b8 <SIMCOM_DMA_IrqHandler+0x28c>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d032      	beq.n	800768c <SIMCOM_DMA_IrqHandler+0x260>
 8007626:	4b1d      	ldr	r3, [pc, #116]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a24      	ldr	r2, [pc, #144]	; (80076bc <SIMCOM_DMA_IrqHandler+0x290>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d02a      	beq.n	8007686 <SIMCOM_DMA_IrqHandler+0x25a>
 8007630:	4b1a      	ldr	r3, [pc, #104]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a22      	ldr	r2, [pc, #136]	; (80076c0 <SIMCOM_DMA_IrqHandler+0x294>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d022      	beq.n	8007680 <SIMCOM_DMA_IrqHandler+0x254>
 800763a:	4b18      	ldr	r3, [pc, #96]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a21      	ldr	r2, [pc, #132]	; (80076c4 <SIMCOM_DMA_IrqHandler+0x298>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d01a      	beq.n	800767a <SIMCOM_DMA_IrqHandler+0x24e>
 8007644:	4b15      	ldr	r3, [pc, #84]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a1f      	ldr	r2, [pc, #124]	; (80076c8 <SIMCOM_DMA_IrqHandler+0x29c>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d012      	beq.n	8007674 <SIMCOM_DMA_IrqHandler+0x248>
 800764e:	4b13      	ldr	r3, [pc, #76]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a1e      	ldr	r2, [pc, #120]	; (80076cc <SIMCOM_DMA_IrqHandler+0x2a0>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d00a      	beq.n	800766e <SIMCOM_DMA_IrqHandler+0x242>
 8007658:	4b10      	ldr	r3, [pc, #64]	; (800769c <SIMCOM_DMA_IrqHandler+0x270>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a1c      	ldr	r2, [pc, #112]	; (80076d0 <SIMCOM_DMA_IrqHandler+0x2a4>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d102      	bne.n	8007668 <SIMCOM_DMA_IrqHandler+0x23c>
 8007662:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007666:	e040      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 8007668:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800766c:	e03d      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 800766e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007672:	e03a      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 8007674:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007678:	e037      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 800767a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800767e:	e034      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 8007680:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007684:	e031      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 8007686:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800768a:	e02e      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 800768c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007690:	e02b      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 8007692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007696:	e028      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 8007698:	2310      	movs	r3, #16
 800769a:	e026      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 800769c:	20000310 	.word	0x20000310
 80076a0:	40026458 	.word	0x40026458
 80076a4:	40026010 	.word	0x40026010
 80076a8:	40026410 	.word	0x40026410
 80076ac:	40026070 	.word	0x40026070
 80076b0:	40026470 	.word	0x40026470
 80076b4:	40026028 	.word	0x40026028
 80076b8:	40026428 	.word	0x40026428
 80076bc:	40026088 	.word	0x40026088
 80076c0:	40026488 	.word	0x40026488
 80076c4:	40026040 	.word	0x40026040
 80076c8:	40026440 	.word	0x40026440
 80076cc:	400260a0 	.word	0x400260a0
 80076d0:	400264a0 	.word	0x400264a0
 80076d4:	40026400 	.word	0x40026400
 80076d8:	400260b8 	.word	0x400260b8
 80076dc:	40026058 	.word	0x40026058
 80076e0:	2310      	movs	r3, #16
 80076e2:	e002      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 80076e4:	2310      	movs	r3, #16
 80076e6:	e000      	b.n	80076ea <SIMCOM_DMA_IrqHandler+0x2be>
 80076e8:	2310      	movs	r3, #16
 80076ea:	4a9b      	ldr	r2, [pc, #620]	; (8007958 <SIMCOM_DMA_IrqHandler+0x52c>)
 80076ec:	60d3      	str	r3, [r2, #12]
 80076ee:	e05f      	b.n	80077b0 <SIMCOM_DMA_IrqHandler+0x384>
 80076f0:	4b9a      	ldr	r3, [pc, #616]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a9a      	ldr	r2, [pc, #616]	; (8007960 <SIMCOM_DMA_IrqHandler+0x534>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d057      	beq.n	80077aa <SIMCOM_DMA_IrqHandler+0x37e>
 80076fa:	4b98      	ldr	r3, [pc, #608]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a99      	ldr	r2, [pc, #612]	; (8007964 <SIMCOM_DMA_IrqHandler+0x538>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d050      	beq.n	80077a6 <SIMCOM_DMA_IrqHandler+0x37a>
 8007704:	4b95      	ldr	r3, [pc, #596]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a97      	ldr	r2, [pc, #604]	; (8007968 <SIMCOM_DMA_IrqHandler+0x53c>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d049      	beq.n	80077a2 <SIMCOM_DMA_IrqHandler+0x376>
 800770e:	4b93      	ldr	r3, [pc, #588]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a96      	ldr	r2, [pc, #600]	; (800796c <SIMCOM_DMA_IrqHandler+0x540>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d042      	beq.n	800779e <SIMCOM_DMA_IrqHandler+0x372>
 8007718:	4b90      	ldr	r3, [pc, #576]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a94      	ldr	r2, [pc, #592]	; (8007970 <SIMCOM_DMA_IrqHandler+0x544>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d03a      	beq.n	8007798 <SIMCOM_DMA_IrqHandler+0x36c>
 8007722:	4b8e      	ldr	r3, [pc, #568]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a93      	ldr	r2, [pc, #588]	; (8007974 <SIMCOM_DMA_IrqHandler+0x548>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d032      	beq.n	8007792 <SIMCOM_DMA_IrqHandler+0x366>
 800772c:	4b8b      	ldr	r3, [pc, #556]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a91      	ldr	r2, [pc, #580]	; (8007978 <SIMCOM_DMA_IrqHandler+0x54c>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d02a      	beq.n	800778c <SIMCOM_DMA_IrqHandler+0x360>
 8007736:	4b89      	ldr	r3, [pc, #548]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a90      	ldr	r2, [pc, #576]	; (800797c <SIMCOM_DMA_IrqHandler+0x550>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d022      	beq.n	8007786 <SIMCOM_DMA_IrqHandler+0x35a>
 8007740:	4b86      	ldr	r3, [pc, #536]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a8e      	ldr	r2, [pc, #568]	; (8007980 <SIMCOM_DMA_IrqHandler+0x554>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d01a      	beq.n	8007780 <SIMCOM_DMA_IrqHandler+0x354>
 800774a:	4b84      	ldr	r3, [pc, #528]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a8d      	ldr	r2, [pc, #564]	; (8007984 <SIMCOM_DMA_IrqHandler+0x558>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d012      	beq.n	800777a <SIMCOM_DMA_IrqHandler+0x34e>
 8007754:	4b81      	ldr	r3, [pc, #516]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a8b      	ldr	r2, [pc, #556]	; (8007988 <SIMCOM_DMA_IrqHandler+0x55c>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d00a      	beq.n	8007774 <SIMCOM_DMA_IrqHandler+0x348>
 800775e:	4b7f      	ldr	r3, [pc, #508]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a8a      	ldr	r2, [pc, #552]	; (800798c <SIMCOM_DMA_IrqHandler+0x560>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d102      	bne.n	800776e <SIMCOM_DMA_IrqHandler+0x342>
 8007768:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800776c:	e01e      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 800776e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007772:	e01b      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 8007774:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007778:	e018      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 800777a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800777e:	e015      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 8007780:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007784:	e012      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 8007786:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800778a:	e00f      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 800778c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007790:	e00c      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 8007792:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007796:	e009      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 8007798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800779c:	e006      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 800779e:	2310      	movs	r3, #16
 80077a0:	e004      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 80077a2:	2310      	movs	r3, #16
 80077a4:	e002      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 80077a6:	2310      	movs	r3, #16
 80077a8:	e000      	b.n	80077ac <SIMCOM_DMA_IrqHandler+0x380>
 80077aa:	2310      	movs	r3, #16
 80077ac:	4a6a      	ldr	r2, [pc, #424]	; (8007958 <SIMCOM_DMA_IrqHandler+0x52c>)
 80077ae:	6093      	str	r3, [r2, #8]

        SIMCOM_Check_Buffer();
 80077b0:	f000 ff58 	bl	8008664 <SIMCOM_Check_Buffer>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));

        /* Start DMA transfer */
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
    }
}
 80077b4:	f000 bf0a 	b.w	80085cc <SIMCOM_DMA_IrqHandler+0x11a0>
    else if (__HAL_DMA_GET_IT_SOURCE(&hdma_usart1_rx, DMA_IT_TC)) {
 80077b8:	4b68      	ldr	r3, [pc, #416]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0310 	and.w	r3, r3, #16
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	f000 81bd 	beq.w	8007b42 <SIMCOM_DMA_IrqHandler+0x716>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_usart1_rx));
 80077c8:	4b64      	ldr	r3, [pc, #400]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	461a      	mov	r2, r3
 80077ce:	4b70      	ldr	r3, [pc, #448]	; (8007990 <SIMCOM_DMA_IrqHandler+0x564>)
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d960      	bls.n	8007896 <SIMCOM_DMA_IrqHandler+0x46a>
 80077d4:	4b61      	ldr	r3, [pc, #388]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a61      	ldr	r2, [pc, #388]	; (8007960 <SIMCOM_DMA_IrqHandler+0x534>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d057      	beq.n	800788e <SIMCOM_DMA_IrqHandler+0x462>
 80077de:	4b5f      	ldr	r3, [pc, #380]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a60      	ldr	r2, [pc, #384]	; (8007964 <SIMCOM_DMA_IrqHandler+0x538>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d050      	beq.n	800788a <SIMCOM_DMA_IrqHandler+0x45e>
 80077e8:	4b5c      	ldr	r3, [pc, #368]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a5e      	ldr	r2, [pc, #376]	; (8007968 <SIMCOM_DMA_IrqHandler+0x53c>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d049      	beq.n	8007886 <SIMCOM_DMA_IrqHandler+0x45a>
 80077f2:	4b5a      	ldr	r3, [pc, #360]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a5d      	ldr	r2, [pc, #372]	; (800796c <SIMCOM_DMA_IrqHandler+0x540>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d042      	beq.n	8007882 <SIMCOM_DMA_IrqHandler+0x456>
 80077fc:	4b57      	ldr	r3, [pc, #348]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a5b      	ldr	r2, [pc, #364]	; (8007970 <SIMCOM_DMA_IrqHandler+0x544>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d03a      	beq.n	800787c <SIMCOM_DMA_IrqHandler+0x450>
 8007806:	4b55      	ldr	r3, [pc, #340]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a5a      	ldr	r2, [pc, #360]	; (8007974 <SIMCOM_DMA_IrqHandler+0x548>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d032      	beq.n	8007876 <SIMCOM_DMA_IrqHandler+0x44a>
 8007810:	4b52      	ldr	r3, [pc, #328]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a58      	ldr	r2, [pc, #352]	; (8007978 <SIMCOM_DMA_IrqHandler+0x54c>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d02a      	beq.n	8007870 <SIMCOM_DMA_IrqHandler+0x444>
 800781a:	4b50      	ldr	r3, [pc, #320]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a57      	ldr	r2, [pc, #348]	; (800797c <SIMCOM_DMA_IrqHandler+0x550>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d022      	beq.n	800786a <SIMCOM_DMA_IrqHandler+0x43e>
 8007824:	4b4d      	ldr	r3, [pc, #308]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a55      	ldr	r2, [pc, #340]	; (8007980 <SIMCOM_DMA_IrqHandler+0x554>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d01a      	beq.n	8007864 <SIMCOM_DMA_IrqHandler+0x438>
 800782e:	4b4b      	ldr	r3, [pc, #300]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a54      	ldr	r2, [pc, #336]	; (8007984 <SIMCOM_DMA_IrqHandler+0x558>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d012      	beq.n	800785e <SIMCOM_DMA_IrqHandler+0x432>
 8007838:	4b48      	ldr	r3, [pc, #288]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a52      	ldr	r2, [pc, #328]	; (8007988 <SIMCOM_DMA_IrqHandler+0x55c>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d00a      	beq.n	8007858 <SIMCOM_DMA_IrqHandler+0x42c>
 8007842:	4b46      	ldr	r3, [pc, #280]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a51      	ldr	r2, [pc, #324]	; (800798c <SIMCOM_DMA_IrqHandler+0x560>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d102      	bne.n	8007852 <SIMCOM_DMA_IrqHandler+0x426>
 800784c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007850:	e01e      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 8007852:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007856:	e01b      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 8007858:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800785c:	e018      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 800785e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007862:	e015      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 8007864:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007868:	e012      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 800786a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800786e:	e00f      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 8007870:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007874:	e00c      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 8007876:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800787a:	e009      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 800787c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007880:	e006      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 8007882:	2320      	movs	r3, #32
 8007884:	e004      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 8007886:	2320      	movs	r3, #32
 8007888:	e002      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 800788a:	2320      	movs	r3, #32
 800788c:	e000      	b.n	8007890 <SIMCOM_DMA_IrqHandler+0x464>
 800788e:	2320      	movs	r3, #32
 8007890:	4a40      	ldr	r2, [pc, #256]	; (8007994 <SIMCOM_DMA_IrqHandler+0x568>)
 8007892:	60d3      	str	r3, [r2, #12]
 8007894:	e151      	b.n	8007b3a <SIMCOM_DMA_IrqHandler+0x70e>
 8007896:	4b31      	ldr	r3, [pc, #196]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	461a      	mov	r2, r3
 800789c:	4b3e      	ldr	r3, [pc, #248]	; (8007998 <SIMCOM_DMA_IrqHandler+0x56c>)
 800789e:	429a      	cmp	r2, r3
 80078a0:	f240 8084 	bls.w	80079ac <SIMCOM_DMA_IrqHandler+0x580>
 80078a4:	4b2d      	ldr	r3, [pc, #180]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a2d      	ldr	r2, [pc, #180]	; (8007960 <SIMCOM_DMA_IrqHandler+0x534>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d07a      	beq.n	80079a4 <SIMCOM_DMA_IrqHandler+0x578>
 80078ae:	4b2b      	ldr	r3, [pc, #172]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a2c      	ldr	r2, [pc, #176]	; (8007964 <SIMCOM_DMA_IrqHandler+0x538>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d073      	beq.n	80079a0 <SIMCOM_DMA_IrqHandler+0x574>
 80078b8:	4b28      	ldr	r3, [pc, #160]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a2a      	ldr	r2, [pc, #168]	; (8007968 <SIMCOM_DMA_IrqHandler+0x53c>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d06c      	beq.n	800799c <SIMCOM_DMA_IrqHandler+0x570>
 80078c2:	4b26      	ldr	r3, [pc, #152]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a29      	ldr	r2, [pc, #164]	; (800796c <SIMCOM_DMA_IrqHandler+0x540>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d042      	beq.n	8007952 <SIMCOM_DMA_IrqHandler+0x526>
 80078cc:	4b23      	ldr	r3, [pc, #140]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a27      	ldr	r2, [pc, #156]	; (8007970 <SIMCOM_DMA_IrqHandler+0x544>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d03a      	beq.n	800794c <SIMCOM_DMA_IrqHandler+0x520>
 80078d6:	4b21      	ldr	r3, [pc, #132]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a26      	ldr	r2, [pc, #152]	; (8007974 <SIMCOM_DMA_IrqHandler+0x548>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d032      	beq.n	8007946 <SIMCOM_DMA_IrqHandler+0x51a>
 80078e0:	4b1e      	ldr	r3, [pc, #120]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a24      	ldr	r2, [pc, #144]	; (8007978 <SIMCOM_DMA_IrqHandler+0x54c>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d02a      	beq.n	8007940 <SIMCOM_DMA_IrqHandler+0x514>
 80078ea:	4b1c      	ldr	r3, [pc, #112]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a23      	ldr	r2, [pc, #140]	; (800797c <SIMCOM_DMA_IrqHandler+0x550>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d022      	beq.n	800793a <SIMCOM_DMA_IrqHandler+0x50e>
 80078f4:	4b19      	ldr	r3, [pc, #100]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a21      	ldr	r2, [pc, #132]	; (8007980 <SIMCOM_DMA_IrqHandler+0x554>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d01a      	beq.n	8007934 <SIMCOM_DMA_IrqHandler+0x508>
 80078fe:	4b17      	ldr	r3, [pc, #92]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a20      	ldr	r2, [pc, #128]	; (8007984 <SIMCOM_DMA_IrqHandler+0x558>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d012      	beq.n	800792e <SIMCOM_DMA_IrqHandler+0x502>
 8007908:	4b14      	ldr	r3, [pc, #80]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a1e      	ldr	r2, [pc, #120]	; (8007988 <SIMCOM_DMA_IrqHandler+0x55c>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d00a      	beq.n	8007928 <SIMCOM_DMA_IrqHandler+0x4fc>
 8007912:	4b12      	ldr	r3, [pc, #72]	; (800795c <SIMCOM_DMA_IrqHandler+0x530>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a1d      	ldr	r2, [pc, #116]	; (800798c <SIMCOM_DMA_IrqHandler+0x560>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d102      	bne.n	8007922 <SIMCOM_DMA_IrqHandler+0x4f6>
 800791c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007920:	e041      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 8007922:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007926:	e03e      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 8007928:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800792c:	e03b      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 800792e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007932:	e038      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 8007934:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007938:	e035      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 800793a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800793e:	e032      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 8007940:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007944:	e02f      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 8007946:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800794a:	e02c      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 800794c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007950:	e029      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 8007952:	2320      	movs	r3, #32
 8007954:	e027      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 8007956:	bf00      	nop
 8007958:	40026000 	.word	0x40026000
 800795c:	20000310 	.word	0x20000310
 8007960:	40026010 	.word	0x40026010
 8007964:	40026410 	.word	0x40026410
 8007968:	40026070 	.word	0x40026070
 800796c:	40026470 	.word	0x40026470
 8007970:	40026028 	.word	0x40026028
 8007974:	40026428 	.word	0x40026428
 8007978:	40026088 	.word	0x40026088
 800797c:	40026488 	.word	0x40026488
 8007980:	40026040 	.word	0x40026040
 8007984:	40026440 	.word	0x40026440
 8007988:	400260a0 	.word	0x400260a0
 800798c:	400264a0 	.word	0x400264a0
 8007990:	40026458 	.word	0x40026458
 8007994:	40026400 	.word	0x40026400
 8007998:	400260b8 	.word	0x400260b8
 800799c:	2320      	movs	r3, #32
 800799e:	e002      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 80079a0:	2320      	movs	r3, #32
 80079a2:	e000      	b.n	80079a6 <SIMCOM_DMA_IrqHandler+0x57a>
 80079a4:	2320      	movs	r3, #32
 80079a6:	4a9b      	ldr	r2, [pc, #620]	; (8007c14 <SIMCOM_DMA_IrqHandler+0x7e8>)
 80079a8:	6093      	str	r3, [r2, #8]
 80079aa:	e0c6      	b.n	8007b3a <SIMCOM_DMA_IrqHandler+0x70e>
 80079ac:	4b9a      	ldr	r3, [pc, #616]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	461a      	mov	r2, r3
 80079b2:	4b9a      	ldr	r3, [pc, #616]	; (8007c1c <SIMCOM_DMA_IrqHandler+0x7f0>)
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d960      	bls.n	8007a7a <SIMCOM_DMA_IrqHandler+0x64e>
 80079b8:	4b97      	ldr	r3, [pc, #604]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a98      	ldr	r2, [pc, #608]	; (8007c20 <SIMCOM_DMA_IrqHandler+0x7f4>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d057      	beq.n	8007a72 <SIMCOM_DMA_IrqHandler+0x646>
 80079c2:	4b95      	ldr	r3, [pc, #596]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a97      	ldr	r2, [pc, #604]	; (8007c24 <SIMCOM_DMA_IrqHandler+0x7f8>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d050      	beq.n	8007a6e <SIMCOM_DMA_IrqHandler+0x642>
 80079cc:	4b92      	ldr	r3, [pc, #584]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a95      	ldr	r2, [pc, #596]	; (8007c28 <SIMCOM_DMA_IrqHandler+0x7fc>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d049      	beq.n	8007a6a <SIMCOM_DMA_IrqHandler+0x63e>
 80079d6:	4b90      	ldr	r3, [pc, #576]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a94      	ldr	r2, [pc, #592]	; (8007c2c <SIMCOM_DMA_IrqHandler+0x800>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d042      	beq.n	8007a66 <SIMCOM_DMA_IrqHandler+0x63a>
 80079e0:	4b8d      	ldr	r3, [pc, #564]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a92      	ldr	r2, [pc, #584]	; (8007c30 <SIMCOM_DMA_IrqHandler+0x804>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d03a      	beq.n	8007a60 <SIMCOM_DMA_IrqHandler+0x634>
 80079ea:	4b8b      	ldr	r3, [pc, #556]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a91      	ldr	r2, [pc, #580]	; (8007c34 <SIMCOM_DMA_IrqHandler+0x808>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d032      	beq.n	8007a5a <SIMCOM_DMA_IrqHandler+0x62e>
 80079f4:	4b88      	ldr	r3, [pc, #544]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a8f      	ldr	r2, [pc, #572]	; (8007c38 <SIMCOM_DMA_IrqHandler+0x80c>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d02a      	beq.n	8007a54 <SIMCOM_DMA_IrqHandler+0x628>
 80079fe:	4b86      	ldr	r3, [pc, #536]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a8e      	ldr	r2, [pc, #568]	; (8007c3c <SIMCOM_DMA_IrqHandler+0x810>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d022      	beq.n	8007a4e <SIMCOM_DMA_IrqHandler+0x622>
 8007a08:	4b83      	ldr	r3, [pc, #524]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a8c      	ldr	r2, [pc, #560]	; (8007c40 <SIMCOM_DMA_IrqHandler+0x814>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d01a      	beq.n	8007a48 <SIMCOM_DMA_IrqHandler+0x61c>
 8007a12:	4b81      	ldr	r3, [pc, #516]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a8b      	ldr	r2, [pc, #556]	; (8007c44 <SIMCOM_DMA_IrqHandler+0x818>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d012      	beq.n	8007a42 <SIMCOM_DMA_IrqHandler+0x616>
 8007a1c:	4b7e      	ldr	r3, [pc, #504]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a89      	ldr	r2, [pc, #548]	; (8007c48 <SIMCOM_DMA_IrqHandler+0x81c>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d00a      	beq.n	8007a3c <SIMCOM_DMA_IrqHandler+0x610>
 8007a26:	4b7c      	ldr	r3, [pc, #496]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a88      	ldr	r2, [pc, #544]	; (8007c4c <SIMCOM_DMA_IrqHandler+0x820>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d102      	bne.n	8007a36 <SIMCOM_DMA_IrqHandler+0x60a>
 8007a30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a34:	e01e      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a36:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a3a:	e01b      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a40:	e018      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a42:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a46:	e015      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a48:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a4c:	e012      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a52:	e00f      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a58:	e00c      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a5e:	e009      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a64:	e006      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a66:	2320      	movs	r3, #32
 8007a68:	e004      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a6a:	2320      	movs	r3, #32
 8007a6c:	e002      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a6e:	2320      	movs	r3, #32
 8007a70:	e000      	b.n	8007a74 <SIMCOM_DMA_IrqHandler+0x648>
 8007a72:	2320      	movs	r3, #32
 8007a74:	4a76      	ldr	r2, [pc, #472]	; (8007c50 <SIMCOM_DMA_IrqHandler+0x824>)
 8007a76:	60d3      	str	r3, [r2, #12]
 8007a78:	e05f      	b.n	8007b3a <SIMCOM_DMA_IrqHandler+0x70e>
 8007a7a:	4b67      	ldr	r3, [pc, #412]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a68      	ldr	r2, [pc, #416]	; (8007c20 <SIMCOM_DMA_IrqHandler+0x7f4>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d057      	beq.n	8007b34 <SIMCOM_DMA_IrqHandler+0x708>
 8007a84:	4b64      	ldr	r3, [pc, #400]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a66      	ldr	r2, [pc, #408]	; (8007c24 <SIMCOM_DMA_IrqHandler+0x7f8>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d050      	beq.n	8007b30 <SIMCOM_DMA_IrqHandler+0x704>
 8007a8e:	4b62      	ldr	r3, [pc, #392]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a65      	ldr	r2, [pc, #404]	; (8007c28 <SIMCOM_DMA_IrqHandler+0x7fc>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d049      	beq.n	8007b2c <SIMCOM_DMA_IrqHandler+0x700>
 8007a98:	4b5f      	ldr	r3, [pc, #380]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a63      	ldr	r2, [pc, #396]	; (8007c2c <SIMCOM_DMA_IrqHandler+0x800>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d042      	beq.n	8007b28 <SIMCOM_DMA_IrqHandler+0x6fc>
 8007aa2:	4b5d      	ldr	r3, [pc, #372]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a62      	ldr	r2, [pc, #392]	; (8007c30 <SIMCOM_DMA_IrqHandler+0x804>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d03a      	beq.n	8007b22 <SIMCOM_DMA_IrqHandler+0x6f6>
 8007aac:	4b5a      	ldr	r3, [pc, #360]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a60      	ldr	r2, [pc, #384]	; (8007c34 <SIMCOM_DMA_IrqHandler+0x808>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d032      	beq.n	8007b1c <SIMCOM_DMA_IrqHandler+0x6f0>
 8007ab6:	4b58      	ldr	r3, [pc, #352]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a5f      	ldr	r2, [pc, #380]	; (8007c38 <SIMCOM_DMA_IrqHandler+0x80c>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d02a      	beq.n	8007b16 <SIMCOM_DMA_IrqHandler+0x6ea>
 8007ac0:	4b55      	ldr	r3, [pc, #340]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a5d      	ldr	r2, [pc, #372]	; (8007c3c <SIMCOM_DMA_IrqHandler+0x810>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d022      	beq.n	8007b10 <SIMCOM_DMA_IrqHandler+0x6e4>
 8007aca:	4b53      	ldr	r3, [pc, #332]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a5c      	ldr	r2, [pc, #368]	; (8007c40 <SIMCOM_DMA_IrqHandler+0x814>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d01a      	beq.n	8007b0a <SIMCOM_DMA_IrqHandler+0x6de>
 8007ad4:	4b50      	ldr	r3, [pc, #320]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a5a      	ldr	r2, [pc, #360]	; (8007c44 <SIMCOM_DMA_IrqHandler+0x818>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d012      	beq.n	8007b04 <SIMCOM_DMA_IrqHandler+0x6d8>
 8007ade:	4b4e      	ldr	r3, [pc, #312]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a59      	ldr	r2, [pc, #356]	; (8007c48 <SIMCOM_DMA_IrqHandler+0x81c>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d00a      	beq.n	8007afe <SIMCOM_DMA_IrqHandler+0x6d2>
 8007ae8:	4b4b      	ldr	r3, [pc, #300]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a57      	ldr	r2, [pc, #348]	; (8007c4c <SIMCOM_DMA_IrqHandler+0x820>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d102      	bne.n	8007af8 <SIMCOM_DMA_IrqHandler+0x6cc>
 8007af2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007af6:	e01e      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007af8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007afc:	e01b      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007afe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007b02:	e018      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b04:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007b08:	e015      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b0a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007b0e:	e012      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b14:	e00f      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b1a:	e00c      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b20:	e009      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b22:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b26:	e006      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b28:	2320      	movs	r3, #32
 8007b2a:	e004      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b2c:	2320      	movs	r3, #32
 8007b2e:	e002      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b30:	2320      	movs	r3, #32
 8007b32:	e000      	b.n	8007b36 <SIMCOM_DMA_IrqHandler+0x70a>
 8007b34:	2320      	movs	r3, #32
 8007b36:	4a46      	ldr	r2, [pc, #280]	; (8007c50 <SIMCOM_DMA_IrqHandler+0x824>)
 8007b38:	6093      	str	r3, [r2, #8]
        SIMCOM_Check_Buffer();
 8007b3a:	f000 fd93 	bl	8008664 <SIMCOM_Check_Buffer>
}
 8007b3e:	f000 bd45 	b.w	80085cc <SIMCOM_DMA_IrqHandler+0x11a0>
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_TE_FLAG_INDEX(&hdma_usart1_rx));
 8007b42:	4b35      	ldr	r3, [pc, #212]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	461a      	mov	r2, r3
 8007b48:	4b42      	ldr	r3, [pc, #264]	; (8007c54 <SIMCOM_DMA_IrqHandler+0x828>)
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	f240 8084 	bls.w	8007c58 <SIMCOM_DMA_IrqHandler+0x82c>
 8007b50:	4b31      	ldr	r3, [pc, #196]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a32      	ldr	r2, [pc, #200]	; (8007c20 <SIMCOM_DMA_IrqHandler+0x7f4>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d057      	beq.n	8007c0a <SIMCOM_DMA_IrqHandler+0x7de>
 8007b5a:	4b2f      	ldr	r3, [pc, #188]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a31      	ldr	r2, [pc, #196]	; (8007c24 <SIMCOM_DMA_IrqHandler+0x7f8>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d050      	beq.n	8007c06 <SIMCOM_DMA_IrqHandler+0x7da>
 8007b64:	4b2c      	ldr	r3, [pc, #176]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a2f      	ldr	r2, [pc, #188]	; (8007c28 <SIMCOM_DMA_IrqHandler+0x7fc>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d049      	beq.n	8007c02 <SIMCOM_DMA_IrqHandler+0x7d6>
 8007b6e:	4b2a      	ldr	r3, [pc, #168]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a2e      	ldr	r2, [pc, #184]	; (8007c2c <SIMCOM_DMA_IrqHandler+0x800>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d042      	beq.n	8007bfe <SIMCOM_DMA_IrqHandler+0x7d2>
 8007b78:	4b27      	ldr	r3, [pc, #156]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a2c      	ldr	r2, [pc, #176]	; (8007c30 <SIMCOM_DMA_IrqHandler+0x804>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d03a      	beq.n	8007bf8 <SIMCOM_DMA_IrqHandler+0x7cc>
 8007b82:	4b25      	ldr	r3, [pc, #148]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a2b      	ldr	r2, [pc, #172]	; (8007c34 <SIMCOM_DMA_IrqHandler+0x808>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d032      	beq.n	8007bf2 <SIMCOM_DMA_IrqHandler+0x7c6>
 8007b8c:	4b22      	ldr	r3, [pc, #136]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a29      	ldr	r2, [pc, #164]	; (8007c38 <SIMCOM_DMA_IrqHandler+0x80c>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d02a      	beq.n	8007bec <SIMCOM_DMA_IrqHandler+0x7c0>
 8007b96:	4b20      	ldr	r3, [pc, #128]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a28      	ldr	r2, [pc, #160]	; (8007c3c <SIMCOM_DMA_IrqHandler+0x810>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d022      	beq.n	8007be6 <SIMCOM_DMA_IrqHandler+0x7ba>
 8007ba0:	4b1d      	ldr	r3, [pc, #116]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a26      	ldr	r2, [pc, #152]	; (8007c40 <SIMCOM_DMA_IrqHandler+0x814>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d01a      	beq.n	8007be0 <SIMCOM_DMA_IrqHandler+0x7b4>
 8007baa:	4b1b      	ldr	r3, [pc, #108]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a25      	ldr	r2, [pc, #148]	; (8007c44 <SIMCOM_DMA_IrqHandler+0x818>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d012      	beq.n	8007bda <SIMCOM_DMA_IrqHandler+0x7ae>
 8007bb4:	4b18      	ldr	r3, [pc, #96]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a23      	ldr	r2, [pc, #140]	; (8007c48 <SIMCOM_DMA_IrqHandler+0x81c>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d00a      	beq.n	8007bd4 <SIMCOM_DMA_IrqHandler+0x7a8>
 8007bbe:	4b16      	ldr	r3, [pc, #88]	; (8007c18 <SIMCOM_DMA_IrqHandler+0x7ec>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a22      	ldr	r2, [pc, #136]	; (8007c4c <SIMCOM_DMA_IrqHandler+0x820>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d102      	bne.n	8007bce <SIMCOM_DMA_IrqHandler+0x7a2>
 8007bc8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007bcc:	e01e      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007bce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007bd2:	e01b      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007bd4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007bd8:	e018      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007bda:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007bde:	e015      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007be0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007be4:	e012      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007be6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bea:	e00f      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007bec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bf0:	e00c      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007bf2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bf6:	e009      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007bf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bfc:	e006      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007bfe:	2308      	movs	r3, #8
 8007c00:	e004      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007c02:	2308      	movs	r3, #8
 8007c04:	e002      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007c06:	2308      	movs	r3, #8
 8007c08:	e000      	b.n	8007c0c <SIMCOM_DMA_IrqHandler+0x7e0>
 8007c0a:	2308      	movs	r3, #8
 8007c0c:	4a01      	ldr	r2, [pc, #4]	; (8007c14 <SIMCOM_DMA_IrqHandler+0x7e8>)
 8007c0e:	60d3      	str	r3, [r2, #12]
 8007c10:	e173      	b.n	8007efa <SIMCOM_DMA_IrqHandler+0xace>
 8007c12:	bf00      	nop
 8007c14:	40026400 	.word	0x40026400
 8007c18:	20000310 	.word	0x20000310
 8007c1c:	40026058 	.word	0x40026058
 8007c20:	40026010 	.word	0x40026010
 8007c24:	40026410 	.word	0x40026410
 8007c28:	40026070 	.word	0x40026070
 8007c2c:	40026470 	.word	0x40026470
 8007c30:	40026028 	.word	0x40026028
 8007c34:	40026428 	.word	0x40026428
 8007c38:	40026088 	.word	0x40026088
 8007c3c:	40026488 	.word	0x40026488
 8007c40:	40026040 	.word	0x40026040
 8007c44:	40026440 	.word	0x40026440
 8007c48:	400260a0 	.word	0x400260a0
 8007c4c:	400264a0 	.word	0x400264a0
 8007c50:	40026000 	.word	0x40026000
 8007c54:	40026458 	.word	0x40026458
 8007c58:	4b95      	ldr	r3, [pc, #596]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	4b95      	ldr	r3, [pc, #596]	; (8007eb4 <SIMCOM_DMA_IrqHandler+0xa88>)
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d960      	bls.n	8007d26 <SIMCOM_DMA_IrqHandler+0x8fa>
 8007c64:	4b92      	ldr	r3, [pc, #584]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a93      	ldr	r2, [pc, #588]	; (8007eb8 <SIMCOM_DMA_IrqHandler+0xa8c>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d057      	beq.n	8007d1e <SIMCOM_DMA_IrqHandler+0x8f2>
 8007c6e:	4b90      	ldr	r3, [pc, #576]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a92      	ldr	r2, [pc, #584]	; (8007ebc <SIMCOM_DMA_IrqHandler+0xa90>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d050      	beq.n	8007d1a <SIMCOM_DMA_IrqHandler+0x8ee>
 8007c78:	4b8d      	ldr	r3, [pc, #564]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a90      	ldr	r2, [pc, #576]	; (8007ec0 <SIMCOM_DMA_IrqHandler+0xa94>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d049      	beq.n	8007d16 <SIMCOM_DMA_IrqHandler+0x8ea>
 8007c82:	4b8b      	ldr	r3, [pc, #556]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a8f      	ldr	r2, [pc, #572]	; (8007ec4 <SIMCOM_DMA_IrqHandler+0xa98>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d042      	beq.n	8007d12 <SIMCOM_DMA_IrqHandler+0x8e6>
 8007c8c:	4b88      	ldr	r3, [pc, #544]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a8d      	ldr	r2, [pc, #564]	; (8007ec8 <SIMCOM_DMA_IrqHandler+0xa9c>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d03a      	beq.n	8007d0c <SIMCOM_DMA_IrqHandler+0x8e0>
 8007c96:	4b86      	ldr	r3, [pc, #536]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a8c      	ldr	r2, [pc, #560]	; (8007ecc <SIMCOM_DMA_IrqHandler+0xaa0>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d032      	beq.n	8007d06 <SIMCOM_DMA_IrqHandler+0x8da>
 8007ca0:	4b83      	ldr	r3, [pc, #524]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a8a      	ldr	r2, [pc, #552]	; (8007ed0 <SIMCOM_DMA_IrqHandler+0xaa4>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d02a      	beq.n	8007d00 <SIMCOM_DMA_IrqHandler+0x8d4>
 8007caa:	4b81      	ldr	r3, [pc, #516]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a89      	ldr	r2, [pc, #548]	; (8007ed4 <SIMCOM_DMA_IrqHandler+0xaa8>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d022      	beq.n	8007cfa <SIMCOM_DMA_IrqHandler+0x8ce>
 8007cb4:	4b7e      	ldr	r3, [pc, #504]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a87      	ldr	r2, [pc, #540]	; (8007ed8 <SIMCOM_DMA_IrqHandler+0xaac>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d01a      	beq.n	8007cf4 <SIMCOM_DMA_IrqHandler+0x8c8>
 8007cbe:	4b7c      	ldr	r3, [pc, #496]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a86      	ldr	r2, [pc, #536]	; (8007edc <SIMCOM_DMA_IrqHandler+0xab0>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d012      	beq.n	8007cee <SIMCOM_DMA_IrqHandler+0x8c2>
 8007cc8:	4b79      	ldr	r3, [pc, #484]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a84      	ldr	r2, [pc, #528]	; (8007ee0 <SIMCOM_DMA_IrqHandler+0xab4>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d00a      	beq.n	8007ce8 <SIMCOM_DMA_IrqHandler+0x8bc>
 8007cd2:	4b77      	ldr	r3, [pc, #476]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a83      	ldr	r2, [pc, #524]	; (8007ee4 <SIMCOM_DMA_IrqHandler+0xab8>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d102      	bne.n	8007ce2 <SIMCOM_DMA_IrqHandler+0x8b6>
 8007cdc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ce0:	e01e      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007ce2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ce6:	e01b      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007ce8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007cec:	e018      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007cee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007cf2:	e015      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007cf4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007cf8:	e012      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007cfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007cfe:	e00f      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007d00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d04:	e00c      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007d06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d0a:	e009      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007d0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d10:	e006      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007d12:	2308      	movs	r3, #8
 8007d14:	e004      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007d16:	2308      	movs	r3, #8
 8007d18:	e002      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007d1a:	2308      	movs	r3, #8
 8007d1c:	e000      	b.n	8007d20 <SIMCOM_DMA_IrqHandler+0x8f4>
 8007d1e:	2308      	movs	r3, #8
 8007d20:	4a71      	ldr	r2, [pc, #452]	; (8007ee8 <SIMCOM_DMA_IrqHandler+0xabc>)
 8007d22:	6093      	str	r3, [r2, #8]
 8007d24:	e0e9      	b.n	8007efa <SIMCOM_DMA_IrqHandler+0xace>
 8007d26:	4b62      	ldr	r3, [pc, #392]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	4b6f      	ldr	r3, [pc, #444]	; (8007eec <SIMCOM_DMA_IrqHandler+0xac0>)
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d960      	bls.n	8007df4 <SIMCOM_DMA_IrqHandler+0x9c8>
 8007d32:	4b5f      	ldr	r3, [pc, #380]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a60      	ldr	r2, [pc, #384]	; (8007eb8 <SIMCOM_DMA_IrqHandler+0xa8c>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d057      	beq.n	8007dec <SIMCOM_DMA_IrqHandler+0x9c0>
 8007d3c:	4b5c      	ldr	r3, [pc, #368]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a5e      	ldr	r2, [pc, #376]	; (8007ebc <SIMCOM_DMA_IrqHandler+0xa90>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d050      	beq.n	8007de8 <SIMCOM_DMA_IrqHandler+0x9bc>
 8007d46:	4b5a      	ldr	r3, [pc, #360]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a5d      	ldr	r2, [pc, #372]	; (8007ec0 <SIMCOM_DMA_IrqHandler+0xa94>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d049      	beq.n	8007de4 <SIMCOM_DMA_IrqHandler+0x9b8>
 8007d50:	4b57      	ldr	r3, [pc, #348]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a5b      	ldr	r2, [pc, #364]	; (8007ec4 <SIMCOM_DMA_IrqHandler+0xa98>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d042      	beq.n	8007de0 <SIMCOM_DMA_IrqHandler+0x9b4>
 8007d5a:	4b55      	ldr	r3, [pc, #340]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a5a      	ldr	r2, [pc, #360]	; (8007ec8 <SIMCOM_DMA_IrqHandler+0xa9c>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d03a      	beq.n	8007dda <SIMCOM_DMA_IrqHandler+0x9ae>
 8007d64:	4b52      	ldr	r3, [pc, #328]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a58      	ldr	r2, [pc, #352]	; (8007ecc <SIMCOM_DMA_IrqHandler+0xaa0>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d032      	beq.n	8007dd4 <SIMCOM_DMA_IrqHandler+0x9a8>
 8007d6e:	4b50      	ldr	r3, [pc, #320]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a57      	ldr	r2, [pc, #348]	; (8007ed0 <SIMCOM_DMA_IrqHandler+0xaa4>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d02a      	beq.n	8007dce <SIMCOM_DMA_IrqHandler+0x9a2>
 8007d78:	4b4d      	ldr	r3, [pc, #308]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a55      	ldr	r2, [pc, #340]	; (8007ed4 <SIMCOM_DMA_IrqHandler+0xaa8>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d022      	beq.n	8007dc8 <SIMCOM_DMA_IrqHandler+0x99c>
 8007d82:	4b4b      	ldr	r3, [pc, #300]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a54      	ldr	r2, [pc, #336]	; (8007ed8 <SIMCOM_DMA_IrqHandler+0xaac>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d01a      	beq.n	8007dc2 <SIMCOM_DMA_IrqHandler+0x996>
 8007d8c:	4b48      	ldr	r3, [pc, #288]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a52      	ldr	r2, [pc, #328]	; (8007edc <SIMCOM_DMA_IrqHandler+0xab0>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d012      	beq.n	8007dbc <SIMCOM_DMA_IrqHandler+0x990>
 8007d96:	4b46      	ldr	r3, [pc, #280]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a51      	ldr	r2, [pc, #324]	; (8007ee0 <SIMCOM_DMA_IrqHandler+0xab4>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d00a      	beq.n	8007db6 <SIMCOM_DMA_IrqHandler+0x98a>
 8007da0:	4b43      	ldr	r3, [pc, #268]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a4f      	ldr	r2, [pc, #316]	; (8007ee4 <SIMCOM_DMA_IrqHandler+0xab8>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d102      	bne.n	8007db0 <SIMCOM_DMA_IrqHandler+0x984>
 8007daa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007dae:	e01e      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007db0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007db4:	e01b      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007db6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007dba:	e018      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007dbc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007dc0:	e015      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007dc2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007dc6:	e012      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007dc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dcc:	e00f      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007dce:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dd2:	e00c      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007dd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dd8:	e009      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007dda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dde:	e006      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007de0:	2308      	movs	r3, #8
 8007de2:	e004      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007de4:	2308      	movs	r3, #8
 8007de6:	e002      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007de8:	2308      	movs	r3, #8
 8007dea:	e000      	b.n	8007dee <SIMCOM_DMA_IrqHandler+0x9c2>
 8007dec:	2308      	movs	r3, #8
 8007dee:	4a40      	ldr	r2, [pc, #256]	; (8007ef0 <SIMCOM_DMA_IrqHandler+0xac4>)
 8007df0:	60d3      	str	r3, [r2, #12]
 8007df2:	e082      	b.n	8007efa <SIMCOM_DMA_IrqHandler+0xace>
 8007df4:	4b2e      	ldr	r3, [pc, #184]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a2f      	ldr	r2, [pc, #188]	; (8007eb8 <SIMCOM_DMA_IrqHandler+0xa8c>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d07a      	beq.n	8007ef4 <SIMCOM_DMA_IrqHandler+0xac8>
 8007dfe:	4b2c      	ldr	r3, [pc, #176]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a2e      	ldr	r2, [pc, #184]	; (8007ebc <SIMCOM_DMA_IrqHandler+0xa90>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d050      	beq.n	8007eaa <SIMCOM_DMA_IrqHandler+0xa7e>
 8007e08:	4b29      	ldr	r3, [pc, #164]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a2c      	ldr	r2, [pc, #176]	; (8007ec0 <SIMCOM_DMA_IrqHandler+0xa94>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d049      	beq.n	8007ea6 <SIMCOM_DMA_IrqHandler+0xa7a>
 8007e12:	4b27      	ldr	r3, [pc, #156]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a2b      	ldr	r2, [pc, #172]	; (8007ec4 <SIMCOM_DMA_IrqHandler+0xa98>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d042      	beq.n	8007ea2 <SIMCOM_DMA_IrqHandler+0xa76>
 8007e1c:	4b24      	ldr	r3, [pc, #144]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a29      	ldr	r2, [pc, #164]	; (8007ec8 <SIMCOM_DMA_IrqHandler+0xa9c>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d03a      	beq.n	8007e9c <SIMCOM_DMA_IrqHandler+0xa70>
 8007e26:	4b22      	ldr	r3, [pc, #136]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a28      	ldr	r2, [pc, #160]	; (8007ecc <SIMCOM_DMA_IrqHandler+0xaa0>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d032      	beq.n	8007e96 <SIMCOM_DMA_IrqHandler+0xa6a>
 8007e30:	4b1f      	ldr	r3, [pc, #124]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a26      	ldr	r2, [pc, #152]	; (8007ed0 <SIMCOM_DMA_IrqHandler+0xaa4>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d02a      	beq.n	8007e90 <SIMCOM_DMA_IrqHandler+0xa64>
 8007e3a:	4b1d      	ldr	r3, [pc, #116]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a25      	ldr	r2, [pc, #148]	; (8007ed4 <SIMCOM_DMA_IrqHandler+0xaa8>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d022      	beq.n	8007e8a <SIMCOM_DMA_IrqHandler+0xa5e>
 8007e44:	4b1a      	ldr	r3, [pc, #104]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a23      	ldr	r2, [pc, #140]	; (8007ed8 <SIMCOM_DMA_IrqHandler+0xaac>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d01a      	beq.n	8007e84 <SIMCOM_DMA_IrqHandler+0xa58>
 8007e4e:	4b18      	ldr	r3, [pc, #96]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a22      	ldr	r2, [pc, #136]	; (8007edc <SIMCOM_DMA_IrqHandler+0xab0>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d012      	beq.n	8007e7e <SIMCOM_DMA_IrqHandler+0xa52>
 8007e58:	4b15      	ldr	r3, [pc, #84]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a20      	ldr	r2, [pc, #128]	; (8007ee0 <SIMCOM_DMA_IrqHandler+0xab4>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d00a      	beq.n	8007e78 <SIMCOM_DMA_IrqHandler+0xa4c>
 8007e62:	4b13      	ldr	r3, [pc, #76]	; (8007eb0 <SIMCOM_DMA_IrqHandler+0xa84>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a1f      	ldr	r2, [pc, #124]	; (8007ee4 <SIMCOM_DMA_IrqHandler+0xab8>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d102      	bne.n	8007e72 <SIMCOM_DMA_IrqHandler+0xa46>
 8007e6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007e70:	e041      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007e72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007e76:	e03e      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007e78:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007e7c:	e03b      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007e7e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007e82:	e038      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007e84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007e88:	e035      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007e8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e8e:	e032      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007e90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e94:	e02f      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007e96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e9a:	e02c      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007e9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ea0:	e029      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007ea2:	2308      	movs	r3, #8
 8007ea4:	e027      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007ea6:	2308      	movs	r3, #8
 8007ea8:	e025      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007eaa:	2308      	movs	r3, #8
 8007eac:	e023      	b.n	8007ef6 <SIMCOM_DMA_IrqHandler+0xaca>
 8007eae:	bf00      	nop
 8007eb0:	20000310 	.word	0x20000310
 8007eb4:	400260b8 	.word	0x400260b8
 8007eb8:	40026010 	.word	0x40026010
 8007ebc:	40026410 	.word	0x40026410
 8007ec0:	40026070 	.word	0x40026070
 8007ec4:	40026470 	.word	0x40026470
 8007ec8:	40026028 	.word	0x40026028
 8007ecc:	40026428 	.word	0x40026428
 8007ed0:	40026088 	.word	0x40026088
 8007ed4:	40026488 	.word	0x40026488
 8007ed8:	40026040 	.word	0x40026040
 8007edc:	40026440 	.word	0x40026440
 8007ee0:	400260a0 	.word	0x400260a0
 8007ee4:	400264a0 	.word	0x400264a0
 8007ee8:	40026400 	.word	0x40026400
 8007eec:	40026058 	.word	0x40026058
 8007ef0:	40026000 	.word	0x40026000
 8007ef4:	2308      	movs	r3, #8
 8007ef6:	4a96      	ldr	r2, [pc, #600]	; (8008150 <SIMCOM_DMA_IrqHandler+0xd24>)
 8007ef8:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_FE_FLAG_INDEX(&hdma_usart1_rx));
 8007efa:	4b96      	ldr	r3, [pc, #600]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	461a      	mov	r2, r3
 8007f00:	4b95      	ldr	r3, [pc, #596]	; (8008158 <SIMCOM_DMA_IrqHandler+0xd2c>)
 8007f02:	429a      	cmp	r2, r3
 8007f04:	d95c      	bls.n	8007fc0 <SIMCOM_DMA_IrqHandler+0xb94>
 8007f06:	4b93      	ldr	r3, [pc, #588]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a94      	ldr	r2, [pc, #592]	; (800815c <SIMCOM_DMA_IrqHandler+0xd30>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d053      	beq.n	8007fb8 <SIMCOM_DMA_IrqHandler+0xb8c>
 8007f10:	4b90      	ldr	r3, [pc, #576]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a92      	ldr	r2, [pc, #584]	; (8008160 <SIMCOM_DMA_IrqHandler+0xd34>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d04c      	beq.n	8007fb4 <SIMCOM_DMA_IrqHandler+0xb88>
 8007f1a:	4b8e      	ldr	r3, [pc, #568]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a91      	ldr	r2, [pc, #580]	; (8008164 <SIMCOM_DMA_IrqHandler+0xd38>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d045      	beq.n	8007fb0 <SIMCOM_DMA_IrqHandler+0xb84>
 8007f24:	4b8b      	ldr	r3, [pc, #556]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a8f      	ldr	r2, [pc, #572]	; (8008168 <SIMCOM_DMA_IrqHandler+0xd3c>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d03e      	beq.n	8007fac <SIMCOM_DMA_IrqHandler+0xb80>
 8007f2e:	4b89      	ldr	r3, [pc, #548]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a8e      	ldr	r2, [pc, #568]	; (800816c <SIMCOM_DMA_IrqHandler+0xd40>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d037      	beq.n	8007fa8 <SIMCOM_DMA_IrqHandler+0xb7c>
 8007f38:	4b86      	ldr	r3, [pc, #536]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a8c      	ldr	r2, [pc, #560]	; (8008170 <SIMCOM_DMA_IrqHandler+0xd44>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d030      	beq.n	8007fa4 <SIMCOM_DMA_IrqHandler+0xb78>
 8007f42:	4b84      	ldr	r3, [pc, #528]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a8b      	ldr	r2, [pc, #556]	; (8008174 <SIMCOM_DMA_IrqHandler+0xd48>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d029      	beq.n	8007fa0 <SIMCOM_DMA_IrqHandler+0xb74>
 8007f4c:	4b81      	ldr	r3, [pc, #516]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a89      	ldr	r2, [pc, #548]	; (8008178 <SIMCOM_DMA_IrqHandler+0xd4c>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d022      	beq.n	8007f9c <SIMCOM_DMA_IrqHandler+0xb70>
 8007f56:	4b7f      	ldr	r3, [pc, #508]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a88      	ldr	r2, [pc, #544]	; (800817c <SIMCOM_DMA_IrqHandler+0xd50>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d01a      	beq.n	8007f96 <SIMCOM_DMA_IrqHandler+0xb6a>
 8007f60:	4b7c      	ldr	r3, [pc, #496]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a86      	ldr	r2, [pc, #536]	; (8008180 <SIMCOM_DMA_IrqHandler+0xd54>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d012      	beq.n	8007f90 <SIMCOM_DMA_IrqHandler+0xb64>
 8007f6a:	4b7a      	ldr	r3, [pc, #488]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a85      	ldr	r2, [pc, #532]	; (8008184 <SIMCOM_DMA_IrqHandler+0xd58>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d00a      	beq.n	8007f8a <SIMCOM_DMA_IrqHandler+0xb5e>
 8007f74:	4b77      	ldr	r3, [pc, #476]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a83      	ldr	r2, [pc, #524]	; (8008188 <SIMCOM_DMA_IrqHandler+0xd5c>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d102      	bne.n	8007f84 <SIMCOM_DMA_IrqHandler+0xb58>
 8007f7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f82:	e01a      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007f84:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007f88:	e017      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007f8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f8e:	e014      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007f90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f94:	e011      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007f96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f9a:	e00e      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007f9c:	2340      	movs	r3, #64	; 0x40
 8007f9e:	e00c      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007fa0:	2340      	movs	r3, #64	; 0x40
 8007fa2:	e00a      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007fa4:	2340      	movs	r3, #64	; 0x40
 8007fa6:	e008      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007fa8:	2340      	movs	r3, #64	; 0x40
 8007faa:	e006      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007fac:	2301      	movs	r3, #1
 8007fae:	e004      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e002      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e000      	b.n	8007fba <SIMCOM_DMA_IrqHandler+0xb8e>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	4a74      	ldr	r2, [pc, #464]	; (800818c <SIMCOM_DMA_IrqHandler+0xd60>)
 8007fbc:	60d3      	str	r3, [r2, #12]
 8007fbe:	e147      	b.n	8008250 <SIMCOM_DMA_IrqHandler+0xe24>
 8007fc0:	4b64      	ldr	r3, [pc, #400]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	4b72      	ldr	r3, [pc, #456]	; (8008190 <SIMCOM_DMA_IrqHandler+0xd64>)
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d95c      	bls.n	8008086 <SIMCOM_DMA_IrqHandler+0xc5a>
 8007fcc:	4b61      	ldr	r3, [pc, #388]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a62      	ldr	r2, [pc, #392]	; (800815c <SIMCOM_DMA_IrqHandler+0xd30>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d053      	beq.n	800807e <SIMCOM_DMA_IrqHandler+0xc52>
 8007fd6:	4b5f      	ldr	r3, [pc, #380]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a61      	ldr	r2, [pc, #388]	; (8008160 <SIMCOM_DMA_IrqHandler+0xd34>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d04c      	beq.n	800807a <SIMCOM_DMA_IrqHandler+0xc4e>
 8007fe0:	4b5c      	ldr	r3, [pc, #368]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a5f      	ldr	r2, [pc, #380]	; (8008164 <SIMCOM_DMA_IrqHandler+0xd38>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d045      	beq.n	8008076 <SIMCOM_DMA_IrqHandler+0xc4a>
 8007fea:	4b5a      	ldr	r3, [pc, #360]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a5e      	ldr	r2, [pc, #376]	; (8008168 <SIMCOM_DMA_IrqHandler+0xd3c>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d03e      	beq.n	8008072 <SIMCOM_DMA_IrqHandler+0xc46>
 8007ff4:	4b57      	ldr	r3, [pc, #348]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a5c      	ldr	r2, [pc, #368]	; (800816c <SIMCOM_DMA_IrqHandler+0xd40>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d037      	beq.n	800806e <SIMCOM_DMA_IrqHandler+0xc42>
 8007ffe:	4b55      	ldr	r3, [pc, #340]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a5b      	ldr	r2, [pc, #364]	; (8008170 <SIMCOM_DMA_IrqHandler+0xd44>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d030      	beq.n	800806a <SIMCOM_DMA_IrqHandler+0xc3e>
 8008008:	4b52      	ldr	r3, [pc, #328]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a59      	ldr	r2, [pc, #356]	; (8008174 <SIMCOM_DMA_IrqHandler+0xd48>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d029      	beq.n	8008066 <SIMCOM_DMA_IrqHandler+0xc3a>
 8008012:	4b50      	ldr	r3, [pc, #320]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a58      	ldr	r2, [pc, #352]	; (8008178 <SIMCOM_DMA_IrqHandler+0xd4c>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d022      	beq.n	8008062 <SIMCOM_DMA_IrqHandler+0xc36>
 800801c:	4b4d      	ldr	r3, [pc, #308]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a56      	ldr	r2, [pc, #344]	; (800817c <SIMCOM_DMA_IrqHandler+0xd50>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d01a      	beq.n	800805c <SIMCOM_DMA_IrqHandler+0xc30>
 8008026:	4b4b      	ldr	r3, [pc, #300]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a55      	ldr	r2, [pc, #340]	; (8008180 <SIMCOM_DMA_IrqHandler+0xd54>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d012      	beq.n	8008056 <SIMCOM_DMA_IrqHandler+0xc2a>
 8008030:	4b48      	ldr	r3, [pc, #288]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a53      	ldr	r2, [pc, #332]	; (8008184 <SIMCOM_DMA_IrqHandler+0xd58>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d00a      	beq.n	8008050 <SIMCOM_DMA_IrqHandler+0xc24>
 800803a:	4b46      	ldr	r3, [pc, #280]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a52      	ldr	r2, [pc, #328]	; (8008188 <SIMCOM_DMA_IrqHandler+0xd5c>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d102      	bne.n	800804a <SIMCOM_DMA_IrqHandler+0xc1e>
 8008044:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008048:	e01a      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 800804a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800804e:	e017      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 8008050:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008054:	e014      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 8008056:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800805a:	e011      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 800805c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008060:	e00e      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 8008062:	2340      	movs	r3, #64	; 0x40
 8008064:	e00c      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 8008066:	2340      	movs	r3, #64	; 0x40
 8008068:	e00a      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 800806a:	2340      	movs	r3, #64	; 0x40
 800806c:	e008      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 800806e:	2340      	movs	r3, #64	; 0x40
 8008070:	e006      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 8008072:	2301      	movs	r3, #1
 8008074:	e004      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 8008076:	2301      	movs	r3, #1
 8008078:	e002      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 800807a:	2301      	movs	r3, #1
 800807c:	e000      	b.n	8008080 <SIMCOM_DMA_IrqHandler+0xc54>
 800807e:	2301      	movs	r3, #1
 8008080:	4a42      	ldr	r2, [pc, #264]	; (800818c <SIMCOM_DMA_IrqHandler+0xd60>)
 8008082:	6093      	str	r3, [r2, #8]
 8008084:	e0e4      	b.n	8008250 <SIMCOM_DMA_IrqHandler+0xe24>
 8008086:	4b33      	ldr	r3, [pc, #204]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	461a      	mov	r2, r3
 800808c:	4b41      	ldr	r3, [pc, #260]	; (8008194 <SIMCOM_DMA_IrqHandler+0xd68>)
 800808e:	429a      	cmp	r2, r3
 8008090:	f240 8082 	bls.w	8008198 <SIMCOM_DMA_IrqHandler+0xd6c>
 8008094:	4b2f      	ldr	r3, [pc, #188]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a30      	ldr	r2, [pc, #192]	; (800815c <SIMCOM_DMA_IrqHandler+0xd30>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d053      	beq.n	8008146 <SIMCOM_DMA_IrqHandler+0xd1a>
 800809e:	4b2d      	ldr	r3, [pc, #180]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a2f      	ldr	r2, [pc, #188]	; (8008160 <SIMCOM_DMA_IrqHandler+0xd34>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d04c      	beq.n	8008142 <SIMCOM_DMA_IrqHandler+0xd16>
 80080a8:	4b2a      	ldr	r3, [pc, #168]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a2d      	ldr	r2, [pc, #180]	; (8008164 <SIMCOM_DMA_IrqHandler+0xd38>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d045      	beq.n	800813e <SIMCOM_DMA_IrqHandler+0xd12>
 80080b2:	4b28      	ldr	r3, [pc, #160]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a2c      	ldr	r2, [pc, #176]	; (8008168 <SIMCOM_DMA_IrqHandler+0xd3c>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d03e      	beq.n	800813a <SIMCOM_DMA_IrqHandler+0xd0e>
 80080bc:	4b25      	ldr	r3, [pc, #148]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a2a      	ldr	r2, [pc, #168]	; (800816c <SIMCOM_DMA_IrqHandler+0xd40>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d037      	beq.n	8008136 <SIMCOM_DMA_IrqHandler+0xd0a>
 80080c6:	4b23      	ldr	r3, [pc, #140]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a29      	ldr	r2, [pc, #164]	; (8008170 <SIMCOM_DMA_IrqHandler+0xd44>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d030      	beq.n	8008132 <SIMCOM_DMA_IrqHandler+0xd06>
 80080d0:	4b20      	ldr	r3, [pc, #128]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a27      	ldr	r2, [pc, #156]	; (8008174 <SIMCOM_DMA_IrqHandler+0xd48>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d029      	beq.n	800812e <SIMCOM_DMA_IrqHandler+0xd02>
 80080da:	4b1e      	ldr	r3, [pc, #120]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a26      	ldr	r2, [pc, #152]	; (8008178 <SIMCOM_DMA_IrqHandler+0xd4c>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d022      	beq.n	800812a <SIMCOM_DMA_IrqHandler+0xcfe>
 80080e4:	4b1b      	ldr	r3, [pc, #108]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a24      	ldr	r2, [pc, #144]	; (800817c <SIMCOM_DMA_IrqHandler+0xd50>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d01a      	beq.n	8008124 <SIMCOM_DMA_IrqHandler+0xcf8>
 80080ee:	4b19      	ldr	r3, [pc, #100]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a23      	ldr	r2, [pc, #140]	; (8008180 <SIMCOM_DMA_IrqHandler+0xd54>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d012      	beq.n	800811e <SIMCOM_DMA_IrqHandler+0xcf2>
 80080f8:	4b16      	ldr	r3, [pc, #88]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a21      	ldr	r2, [pc, #132]	; (8008184 <SIMCOM_DMA_IrqHandler+0xd58>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d00a      	beq.n	8008118 <SIMCOM_DMA_IrqHandler+0xcec>
 8008102:	4b14      	ldr	r3, [pc, #80]	; (8008154 <SIMCOM_DMA_IrqHandler+0xd28>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a20      	ldr	r2, [pc, #128]	; (8008188 <SIMCOM_DMA_IrqHandler+0xd5c>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d102      	bne.n	8008112 <SIMCOM_DMA_IrqHandler+0xce6>
 800810c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008110:	e01a      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 8008112:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008116:	e017      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 8008118:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800811c:	e014      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 800811e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008122:	e011      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 8008124:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008128:	e00e      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 800812a:	2340      	movs	r3, #64	; 0x40
 800812c:	e00c      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 800812e:	2340      	movs	r3, #64	; 0x40
 8008130:	e00a      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 8008132:	2340      	movs	r3, #64	; 0x40
 8008134:	e008      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 8008136:	2340      	movs	r3, #64	; 0x40
 8008138:	e006      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 800813a:	2301      	movs	r3, #1
 800813c:	e004      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 800813e:	2301      	movs	r3, #1
 8008140:	e002      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 8008142:	2301      	movs	r3, #1
 8008144:	e000      	b.n	8008148 <SIMCOM_DMA_IrqHandler+0xd1c>
 8008146:	2301      	movs	r3, #1
 8008148:	4a01      	ldr	r2, [pc, #4]	; (8008150 <SIMCOM_DMA_IrqHandler+0xd24>)
 800814a:	60d3      	str	r3, [r2, #12]
 800814c:	e080      	b.n	8008250 <SIMCOM_DMA_IrqHandler+0xe24>
 800814e:	bf00      	nop
 8008150:	40026000 	.word	0x40026000
 8008154:	20000310 	.word	0x20000310
 8008158:	40026458 	.word	0x40026458
 800815c:	40026010 	.word	0x40026010
 8008160:	40026410 	.word	0x40026410
 8008164:	40026070 	.word	0x40026070
 8008168:	40026470 	.word	0x40026470
 800816c:	40026028 	.word	0x40026028
 8008170:	40026428 	.word	0x40026428
 8008174:	40026088 	.word	0x40026088
 8008178:	40026488 	.word	0x40026488
 800817c:	40026040 	.word	0x40026040
 8008180:	40026440 	.word	0x40026440
 8008184:	400260a0 	.word	0x400260a0
 8008188:	400264a0 	.word	0x400264a0
 800818c:	40026400 	.word	0x40026400
 8008190:	400260b8 	.word	0x400260b8
 8008194:	40026058 	.word	0x40026058
 8008198:	4b95      	ldr	r3, [pc, #596]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a95      	ldr	r2, [pc, #596]	; (80083f4 <SIMCOM_DMA_IrqHandler+0xfc8>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d053      	beq.n	800824a <SIMCOM_DMA_IrqHandler+0xe1e>
 80081a2:	4b93      	ldr	r3, [pc, #588]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a94      	ldr	r2, [pc, #592]	; (80083f8 <SIMCOM_DMA_IrqHandler+0xfcc>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d04c      	beq.n	8008246 <SIMCOM_DMA_IrqHandler+0xe1a>
 80081ac:	4b90      	ldr	r3, [pc, #576]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a92      	ldr	r2, [pc, #584]	; (80083fc <SIMCOM_DMA_IrqHandler+0xfd0>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d045      	beq.n	8008242 <SIMCOM_DMA_IrqHandler+0xe16>
 80081b6:	4b8e      	ldr	r3, [pc, #568]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a91      	ldr	r2, [pc, #580]	; (8008400 <SIMCOM_DMA_IrqHandler+0xfd4>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d03e      	beq.n	800823e <SIMCOM_DMA_IrqHandler+0xe12>
 80081c0:	4b8b      	ldr	r3, [pc, #556]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a8f      	ldr	r2, [pc, #572]	; (8008404 <SIMCOM_DMA_IrqHandler+0xfd8>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d037      	beq.n	800823a <SIMCOM_DMA_IrqHandler+0xe0e>
 80081ca:	4b89      	ldr	r3, [pc, #548]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a8e      	ldr	r2, [pc, #568]	; (8008408 <SIMCOM_DMA_IrqHandler+0xfdc>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d030      	beq.n	8008236 <SIMCOM_DMA_IrqHandler+0xe0a>
 80081d4:	4b86      	ldr	r3, [pc, #536]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a8c      	ldr	r2, [pc, #560]	; (800840c <SIMCOM_DMA_IrqHandler+0xfe0>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d029      	beq.n	8008232 <SIMCOM_DMA_IrqHandler+0xe06>
 80081de:	4b84      	ldr	r3, [pc, #528]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a8b      	ldr	r2, [pc, #556]	; (8008410 <SIMCOM_DMA_IrqHandler+0xfe4>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d022      	beq.n	800822e <SIMCOM_DMA_IrqHandler+0xe02>
 80081e8:	4b81      	ldr	r3, [pc, #516]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a89      	ldr	r2, [pc, #548]	; (8008414 <SIMCOM_DMA_IrqHandler+0xfe8>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d01a      	beq.n	8008228 <SIMCOM_DMA_IrqHandler+0xdfc>
 80081f2:	4b7f      	ldr	r3, [pc, #508]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a88      	ldr	r2, [pc, #544]	; (8008418 <SIMCOM_DMA_IrqHandler+0xfec>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d012      	beq.n	8008222 <SIMCOM_DMA_IrqHandler+0xdf6>
 80081fc:	4b7c      	ldr	r3, [pc, #496]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a86      	ldr	r2, [pc, #536]	; (800841c <SIMCOM_DMA_IrqHandler+0xff0>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d00a      	beq.n	800821c <SIMCOM_DMA_IrqHandler+0xdf0>
 8008206:	4b7a      	ldr	r3, [pc, #488]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a85      	ldr	r2, [pc, #532]	; (8008420 <SIMCOM_DMA_IrqHandler+0xff4>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d102      	bne.n	8008216 <SIMCOM_DMA_IrqHandler+0xdea>
 8008210:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008214:	e01a      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 8008216:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800821a:	e017      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 800821c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008220:	e014      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 8008222:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008226:	e011      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 8008228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800822c:	e00e      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 800822e:	2340      	movs	r3, #64	; 0x40
 8008230:	e00c      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 8008232:	2340      	movs	r3, #64	; 0x40
 8008234:	e00a      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 8008236:	2340      	movs	r3, #64	; 0x40
 8008238:	e008      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 800823a:	2340      	movs	r3, #64	; 0x40
 800823c:	e006      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 800823e:	2301      	movs	r3, #1
 8008240:	e004      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 8008242:	2301      	movs	r3, #1
 8008244:	e002      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 8008246:	2301      	movs	r3, #1
 8008248:	e000      	b.n	800824c <SIMCOM_DMA_IrqHandler+0xe20>
 800824a:	2301      	movs	r3, #1
 800824c:	4a75      	ldr	r2, [pc, #468]	; (8008424 <SIMCOM_DMA_IrqHandler+0xff8>)
 800824e:	6093      	str	r3, [r2, #8]
        __HAL_DMA_CLEAR_FLAG(&hdma_usart1_rx, __HAL_DMA_GET_DME_FLAG_INDEX(&hdma_usart1_rx));
 8008250:	4b67      	ldr	r3, [pc, #412]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	461a      	mov	r2, r3
 8008256:	4b74      	ldr	r3, [pc, #464]	; (8008428 <SIMCOM_DMA_IrqHandler+0xffc>)
 8008258:	429a      	cmp	r2, r3
 800825a:	d960      	bls.n	800831e <SIMCOM_DMA_IrqHandler+0xef2>
 800825c:	4b64      	ldr	r3, [pc, #400]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a64      	ldr	r2, [pc, #400]	; (80083f4 <SIMCOM_DMA_IrqHandler+0xfc8>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d057      	beq.n	8008316 <SIMCOM_DMA_IrqHandler+0xeea>
 8008266:	4b62      	ldr	r3, [pc, #392]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a63      	ldr	r2, [pc, #396]	; (80083f8 <SIMCOM_DMA_IrqHandler+0xfcc>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d050      	beq.n	8008312 <SIMCOM_DMA_IrqHandler+0xee6>
 8008270:	4b5f      	ldr	r3, [pc, #380]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a61      	ldr	r2, [pc, #388]	; (80083fc <SIMCOM_DMA_IrqHandler+0xfd0>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d049      	beq.n	800830e <SIMCOM_DMA_IrqHandler+0xee2>
 800827a:	4b5d      	ldr	r3, [pc, #372]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a60      	ldr	r2, [pc, #384]	; (8008400 <SIMCOM_DMA_IrqHandler+0xfd4>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d042      	beq.n	800830a <SIMCOM_DMA_IrqHandler+0xede>
 8008284:	4b5a      	ldr	r3, [pc, #360]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a5e      	ldr	r2, [pc, #376]	; (8008404 <SIMCOM_DMA_IrqHandler+0xfd8>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d03a      	beq.n	8008304 <SIMCOM_DMA_IrqHandler+0xed8>
 800828e:	4b58      	ldr	r3, [pc, #352]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a5d      	ldr	r2, [pc, #372]	; (8008408 <SIMCOM_DMA_IrqHandler+0xfdc>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d032      	beq.n	80082fe <SIMCOM_DMA_IrqHandler+0xed2>
 8008298:	4b55      	ldr	r3, [pc, #340]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a5b      	ldr	r2, [pc, #364]	; (800840c <SIMCOM_DMA_IrqHandler+0xfe0>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d02a      	beq.n	80082f8 <SIMCOM_DMA_IrqHandler+0xecc>
 80082a2:	4b53      	ldr	r3, [pc, #332]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a5a      	ldr	r2, [pc, #360]	; (8008410 <SIMCOM_DMA_IrqHandler+0xfe4>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d022      	beq.n	80082f2 <SIMCOM_DMA_IrqHandler+0xec6>
 80082ac:	4b50      	ldr	r3, [pc, #320]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a58      	ldr	r2, [pc, #352]	; (8008414 <SIMCOM_DMA_IrqHandler+0xfe8>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d01a      	beq.n	80082ec <SIMCOM_DMA_IrqHandler+0xec0>
 80082b6:	4b4e      	ldr	r3, [pc, #312]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a57      	ldr	r2, [pc, #348]	; (8008418 <SIMCOM_DMA_IrqHandler+0xfec>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d012      	beq.n	80082e6 <SIMCOM_DMA_IrqHandler+0xeba>
 80082c0:	4b4b      	ldr	r3, [pc, #300]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a55      	ldr	r2, [pc, #340]	; (800841c <SIMCOM_DMA_IrqHandler+0xff0>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d00a      	beq.n	80082e0 <SIMCOM_DMA_IrqHandler+0xeb4>
 80082ca:	4b49      	ldr	r3, [pc, #292]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a54      	ldr	r2, [pc, #336]	; (8008420 <SIMCOM_DMA_IrqHandler+0xff4>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d102      	bne.n	80082da <SIMCOM_DMA_IrqHandler+0xeae>
 80082d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80082d8:	e01e      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 80082da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80082de:	e01b      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 80082e0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80082e4:	e018      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 80082e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80082ea:	e015      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 80082ec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80082f0:	e012      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 80082f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082f6:	e00f      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 80082f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082fc:	e00c      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 80082fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008302:	e009      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 8008304:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008308:	e006      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 800830a:	2304      	movs	r3, #4
 800830c:	e004      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 800830e:	2304      	movs	r3, #4
 8008310:	e002      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 8008312:	2304      	movs	r3, #4
 8008314:	e000      	b.n	8008318 <SIMCOM_DMA_IrqHandler+0xeec>
 8008316:	2304      	movs	r3, #4
 8008318:	4a44      	ldr	r2, [pc, #272]	; (800842c <SIMCOM_DMA_IrqHandler+0x1000>)
 800831a:	60d3      	str	r3, [r2, #12]
 800831c:	e151      	b.n	80085c2 <SIMCOM_DMA_IrqHandler+0x1196>
 800831e:	4b34      	ldr	r3, [pc, #208]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	461a      	mov	r2, r3
 8008324:	4b42      	ldr	r3, [pc, #264]	; (8008430 <SIMCOM_DMA_IrqHandler+0x1004>)
 8008326:	429a      	cmp	r2, r3
 8008328:	f240 8084 	bls.w	8008434 <SIMCOM_DMA_IrqHandler+0x1008>
 800832c:	4b30      	ldr	r3, [pc, #192]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a30      	ldr	r2, [pc, #192]	; (80083f4 <SIMCOM_DMA_IrqHandler+0xfc8>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d057      	beq.n	80083e6 <SIMCOM_DMA_IrqHandler+0xfba>
 8008336:	4b2e      	ldr	r3, [pc, #184]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a2f      	ldr	r2, [pc, #188]	; (80083f8 <SIMCOM_DMA_IrqHandler+0xfcc>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d050      	beq.n	80083e2 <SIMCOM_DMA_IrqHandler+0xfb6>
 8008340:	4b2b      	ldr	r3, [pc, #172]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a2d      	ldr	r2, [pc, #180]	; (80083fc <SIMCOM_DMA_IrqHandler+0xfd0>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d049      	beq.n	80083de <SIMCOM_DMA_IrqHandler+0xfb2>
 800834a:	4b29      	ldr	r3, [pc, #164]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a2c      	ldr	r2, [pc, #176]	; (8008400 <SIMCOM_DMA_IrqHandler+0xfd4>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d042      	beq.n	80083da <SIMCOM_DMA_IrqHandler+0xfae>
 8008354:	4b26      	ldr	r3, [pc, #152]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a2a      	ldr	r2, [pc, #168]	; (8008404 <SIMCOM_DMA_IrqHandler+0xfd8>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d03a      	beq.n	80083d4 <SIMCOM_DMA_IrqHandler+0xfa8>
 800835e:	4b24      	ldr	r3, [pc, #144]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4a29      	ldr	r2, [pc, #164]	; (8008408 <SIMCOM_DMA_IrqHandler+0xfdc>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d032      	beq.n	80083ce <SIMCOM_DMA_IrqHandler+0xfa2>
 8008368:	4b21      	ldr	r3, [pc, #132]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a27      	ldr	r2, [pc, #156]	; (800840c <SIMCOM_DMA_IrqHandler+0xfe0>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d02a      	beq.n	80083c8 <SIMCOM_DMA_IrqHandler+0xf9c>
 8008372:	4b1f      	ldr	r3, [pc, #124]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4a26      	ldr	r2, [pc, #152]	; (8008410 <SIMCOM_DMA_IrqHandler+0xfe4>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d022      	beq.n	80083c2 <SIMCOM_DMA_IrqHandler+0xf96>
 800837c:	4b1c      	ldr	r3, [pc, #112]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a24      	ldr	r2, [pc, #144]	; (8008414 <SIMCOM_DMA_IrqHandler+0xfe8>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d01a      	beq.n	80083bc <SIMCOM_DMA_IrqHandler+0xf90>
 8008386:	4b1a      	ldr	r3, [pc, #104]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a23      	ldr	r2, [pc, #140]	; (8008418 <SIMCOM_DMA_IrqHandler+0xfec>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d012      	beq.n	80083b6 <SIMCOM_DMA_IrqHandler+0xf8a>
 8008390:	4b17      	ldr	r3, [pc, #92]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a21      	ldr	r2, [pc, #132]	; (800841c <SIMCOM_DMA_IrqHandler+0xff0>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d00a      	beq.n	80083b0 <SIMCOM_DMA_IrqHandler+0xf84>
 800839a:	4b15      	ldr	r3, [pc, #84]	; (80083f0 <SIMCOM_DMA_IrqHandler+0xfc4>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a20      	ldr	r2, [pc, #128]	; (8008420 <SIMCOM_DMA_IrqHandler+0xff4>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d102      	bne.n	80083aa <SIMCOM_DMA_IrqHandler+0xf7e>
 80083a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80083a8:	e01e      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80083ae:	e01b      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80083b4:	e018      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083b6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80083ba:	e015      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80083c0:	e012      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80083c6:	e00f      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80083cc:	e00c      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80083d2:	e009      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80083d8:	e006      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083da:	2304      	movs	r3, #4
 80083dc:	e004      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083de:	2304      	movs	r3, #4
 80083e0:	e002      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083e2:	2304      	movs	r3, #4
 80083e4:	e000      	b.n	80083e8 <SIMCOM_DMA_IrqHandler+0xfbc>
 80083e6:	2304      	movs	r3, #4
 80083e8:	4a10      	ldr	r2, [pc, #64]	; (800842c <SIMCOM_DMA_IrqHandler+0x1000>)
 80083ea:	6093      	str	r3, [r2, #8]
 80083ec:	e0e9      	b.n	80085c2 <SIMCOM_DMA_IrqHandler+0x1196>
 80083ee:	bf00      	nop
 80083f0:	20000310 	.word	0x20000310
 80083f4:	40026010 	.word	0x40026010
 80083f8:	40026410 	.word	0x40026410
 80083fc:	40026070 	.word	0x40026070
 8008400:	40026470 	.word	0x40026470
 8008404:	40026028 	.word	0x40026028
 8008408:	40026428 	.word	0x40026428
 800840c:	40026088 	.word	0x40026088
 8008410:	40026488 	.word	0x40026488
 8008414:	40026040 	.word	0x40026040
 8008418:	40026440 	.word	0x40026440
 800841c:	400260a0 	.word	0x400260a0
 8008420:	400264a0 	.word	0x400264a0
 8008424:	40026000 	.word	0x40026000
 8008428:	40026458 	.word	0x40026458
 800842c:	40026400 	.word	0x40026400
 8008430:	400260b8 	.word	0x400260b8
 8008434:	4b66      	ldr	r3, [pc, #408]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	461a      	mov	r2, r3
 800843a:	4b66      	ldr	r3, [pc, #408]	; (80085d4 <SIMCOM_DMA_IrqHandler+0x11a8>)
 800843c:	429a      	cmp	r2, r3
 800843e:	d960      	bls.n	8008502 <SIMCOM_DMA_IrqHandler+0x10d6>
 8008440:	4b63      	ldr	r3, [pc, #396]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a64      	ldr	r2, [pc, #400]	; (80085d8 <SIMCOM_DMA_IrqHandler+0x11ac>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d057      	beq.n	80084fa <SIMCOM_DMA_IrqHandler+0x10ce>
 800844a:	4b61      	ldr	r3, [pc, #388]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a63      	ldr	r2, [pc, #396]	; (80085dc <SIMCOM_DMA_IrqHandler+0x11b0>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d050      	beq.n	80084f6 <SIMCOM_DMA_IrqHandler+0x10ca>
 8008454:	4b5e      	ldr	r3, [pc, #376]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a61      	ldr	r2, [pc, #388]	; (80085e0 <SIMCOM_DMA_IrqHandler+0x11b4>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d049      	beq.n	80084f2 <SIMCOM_DMA_IrqHandler+0x10c6>
 800845e:	4b5c      	ldr	r3, [pc, #368]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a60      	ldr	r2, [pc, #384]	; (80085e4 <SIMCOM_DMA_IrqHandler+0x11b8>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d042      	beq.n	80084ee <SIMCOM_DMA_IrqHandler+0x10c2>
 8008468:	4b59      	ldr	r3, [pc, #356]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a5e      	ldr	r2, [pc, #376]	; (80085e8 <SIMCOM_DMA_IrqHandler+0x11bc>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d03a      	beq.n	80084e8 <SIMCOM_DMA_IrqHandler+0x10bc>
 8008472:	4b57      	ldr	r3, [pc, #348]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a5d      	ldr	r2, [pc, #372]	; (80085ec <SIMCOM_DMA_IrqHandler+0x11c0>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d032      	beq.n	80084e2 <SIMCOM_DMA_IrqHandler+0x10b6>
 800847c:	4b54      	ldr	r3, [pc, #336]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a5b      	ldr	r2, [pc, #364]	; (80085f0 <SIMCOM_DMA_IrqHandler+0x11c4>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d02a      	beq.n	80084dc <SIMCOM_DMA_IrqHandler+0x10b0>
 8008486:	4b52      	ldr	r3, [pc, #328]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a5a      	ldr	r2, [pc, #360]	; (80085f4 <SIMCOM_DMA_IrqHandler+0x11c8>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d022      	beq.n	80084d6 <SIMCOM_DMA_IrqHandler+0x10aa>
 8008490:	4b4f      	ldr	r3, [pc, #316]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a58      	ldr	r2, [pc, #352]	; (80085f8 <SIMCOM_DMA_IrqHandler+0x11cc>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d01a      	beq.n	80084d0 <SIMCOM_DMA_IrqHandler+0x10a4>
 800849a:	4b4d      	ldr	r3, [pc, #308]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a57      	ldr	r2, [pc, #348]	; (80085fc <SIMCOM_DMA_IrqHandler+0x11d0>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d012      	beq.n	80084ca <SIMCOM_DMA_IrqHandler+0x109e>
 80084a4:	4b4a      	ldr	r3, [pc, #296]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a55      	ldr	r2, [pc, #340]	; (8008600 <SIMCOM_DMA_IrqHandler+0x11d4>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d00a      	beq.n	80084c4 <SIMCOM_DMA_IrqHandler+0x1098>
 80084ae:	4b48      	ldr	r3, [pc, #288]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a54      	ldr	r2, [pc, #336]	; (8008604 <SIMCOM_DMA_IrqHandler+0x11d8>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d102      	bne.n	80084be <SIMCOM_DMA_IrqHandler+0x1092>
 80084b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80084bc:	e01e      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80084c2:	e01b      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80084c8:	e018      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084ca:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80084ce:	e015      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80084d4:	e012      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80084da:	e00f      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80084e0:	e00c      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80084e6:	e009      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80084ec:	e006      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084ee:	2304      	movs	r3, #4
 80084f0:	e004      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084f2:	2304      	movs	r3, #4
 80084f4:	e002      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084f6:	2304      	movs	r3, #4
 80084f8:	e000      	b.n	80084fc <SIMCOM_DMA_IrqHandler+0x10d0>
 80084fa:	2304      	movs	r3, #4
 80084fc:	4a42      	ldr	r2, [pc, #264]	; (8008608 <SIMCOM_DMA_IrqHandler+0x11dc>)
 80084fe:	60d3      	str	r3, [r2, #12]
 8008500:	e05f      	b.n	80085c2 <SIMCOM_DMA_IrqHandler+0x1196>
 8008502:	4b33      	ldr	r3, [pc, #204]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a34      	ldr	r2, [pc, #208]	; (80085d8 <SIMCOM_DMA_IrqHandler+0x11ac>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d057      	beq.n	80085bc <SIMCOM_DMA_IrqHandler+0x1190>
 800850c:	4b30      	ldr	r3, [pc, #192]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a32      	ldr	r2, [pc, #200]	; (80085dc <SIMCOM_DMA_IrqHandler+0x11b0>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d050      	beq.n	80085b8 <SIMCOM_DMA_IrqHandler+0x118c>
 8008516:	4b2e      	ldr	r3, [pc, #184]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a31      	ldr	r2, [pc, #196]	; (80085e0 <SIMCOM_DMA_IrqHandler+0x11b4>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d049      	beq.n	80085b4 <SIMCOM_DMA_IrqHandler+0x1188>
 8008520:	4b2b      	ldr	r3, [pc, #172]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a2f      	ldr	r2, [pc, #188]	; (80085e4 <SIMCOM_DMA_IrqHandler+0x11b8>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d042      	beq.n	80085b0 <SIMCOM_DMA_IrqHandler+0x1184>
 800852a:	4b29      	ldr	r3, [pc, #164]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a2e      	ldr	r2, [pc, #184]	; (80085e8 <SIMCOM_DMA_IrqHandler+0x11bc>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d03a      	beq.n	80085aa <SIMCOM_DMA_IrqHandler+0x117e>
 8008534:	4b26      	ldr	r3, [pc, #152]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a2c      	ldr	r2, [pc, #176]	; (80085ec <SIMCOM_DMA_IrqHandler+0x11c0>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d032      	beq.n	80085a4 <SIMCOM_DMA_IrqHandler+0x1178>
 800853e:	4b24      	ldr	r3, [pc, #144]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a2b      	ldr	r2, [pc, #172]	; (80085f0 <SIMCOM_DMA_IrqHandler+0x11c4>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d02a      	beq.n	800859e <SIMCOM_DMA_IrqHandler+0x1172>
 8008548:	4b21      	ldr	r3, [pc, #132]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4a29      	ldr	r2, [pc, #164]	; (80085f4 <SIMCOM_DMA_IrqHandler+0x11c8>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d022      	beq.n	8008598 <SIMCOM_DMA_IrqHandler+0x116c>
 8008552:	4b1f      	ldr	r3, [pc, #124]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a28      	ldr	r2, [pc, #160]	; (80085f8 <SIMCOM_DMA_IrqHandler+0x11cc>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d01a      	beq.n	8008592 <SIMCOM_DMA_IrqHandler+0x1166>
 800855c:	4b1c      	ldr	r3, [pc, #112]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a26      	ldr	r2, [pc, #152]	; (80085fc <SIMCOM_DMA_IrqHandler+0x11d0>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d012      	beq.n	800858c <SIMCOM_DMA_IrqHandler+0x1160>
 8008566:	4b1a      	ldr	r3, [pc, #104]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a25      	ldr	r2, [pc, #148]	; (8008600 <SIMCOM_DMA_IrqHandler+0x11d4>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d00a      	beq.n	8008586 <SIMCOM_DMA_IrqHandler+0x115a>
 8008570:	4b17      	ldr	r3, [pc, #92]	; (80085d0 <SIMCOM_DMA_IrqHandler+0x11a4>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a23      	ldr	r2, [pc, #140]	; (8008604 <SIMCOM_DMA_IrqHandler+0x11d8>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d102      	bne.n	8008580 <SIMCOM_DMA_IrqHandler+0x1154>
 800857a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800857e:	e01e      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 8008580:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008584:	e01b      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 8008586:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800858a:	e018      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 800858c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008590:	e015      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 8008592:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008596:	e012      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 8008598:	f44f 7380 	mov.w	r3, #256	; 0x100
 800859c:	e00f      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 800859e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085a2:	e00c      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 80085a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085a8:	e009      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 80085aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085ae:	e006      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 80085b0:	2304      	movs	r3, #4
 80085b2:	e004      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 80085b4:	2304      	movs	r3, #4
 80085b6:	e002      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 80085b8:	2304      	movs	r3, #4
 80085ba:	e000      	b.n	80085be <SIMCOM_DMA_IrqHandler+0x1192>
 80085bc:	2304      	movs	r3, #4
 80085be:	4a12      	ldr	r2, [pc, #72]	; (8008608 <SIMCOM_DMA_IrqHandler+0x11dc>)
 80085c0:	6093      	str	r3, [r2, #8]
        HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 80085c2:	2280      	movs	r2, #128	; 0x80
 80085c4:	4911      	ldr	r1, [pc, #68]	; (800860c <SIMCOM_DMA_IrqHandler+0x11e0>)
 80085c6:	4812      	ldr	r0, [pc, #72]	; (8008610 <SIMCOM_DMA_IrqHandler+0x11e4>)
 80085c8:	f7fd ffc4 	bl	8006554 <HAL_UART_Receive_DMA>
}
 80085cc:	bf00      	nop
 80085ce:	bd80      	pop	{r7, pc}
 80085d0:	20000310 	.word	0x20000310
 80085d4:	40026058 	.word	0x40026058
 80085d8:	40026010 	.word	0x40026010
 80085dc:	40026410 	.word	0x40026410
 80085e0:	40026070 	.word	0x40026070
 80085e4:	40026470 	.word	0x40026470
 80085e8:	40026028 	.word	0x40026028
 80085ec:	40026428 	.word	0x40026428
 80085f0:	40026088 	.word	0x40026088
 80085f4:	40026488 	.word	0x40026488
 80085f8:	40026040 	.word	0x40026040
 80085fc:	40026440 	.word	0x40026440
 8008600:	400260a0 	.word	0x400260a0
 8008604:	400264a0 	.word	0x400264a0
 8008608:	40026000 	.word	0x40026000
 800860c:	20000220 	.word	0x20000220
 8008610:	20000370 	.word	0x20000370

08008614 <SIMCOM_DMA_Init>:

void SIMCOM_DMA_Init(void) {
 8008614:	b580      	push	{r7, lr}
 8008616:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);        // enable idle line interrupt
 8008618:	4b0f      	ldr	r3, [pc, #60]	; (8008658 <SIMCOM_DMA_Init+0x44>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68da      	ldr	r2, [r3, #12]
 800861e:	4b0e      	ldr	r3, [pc, #56]	; (8008658 <SIMCOM_DMA_Init+0x44>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f042 0210 	orr.w	r2, r2, #16
 8008626:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_TC);    // enable DMA Tx cplt interrupt
 8008628:	4b0c      	ldr	r3, [pc, #48]	; (800865c <SIMCOM_DMA_Init+0x48>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	4b0b      	ldr	r3, [pc, #44]	; (800865c <SIMCOM_DMA_Init+0x48>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f042 0210 	orr.w	r2, r2, #16
 8008636:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_HT);    // enable half complete interrupt
 8008638:	4b08      	ldr	r3, [pc, #32]	; (800865c <SIMCOM_DMA_Init+0x48>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	4b07      	ldr	r3, [pc, #28]	; (800865c <SIMCOM_DMA_Init+0x48>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f042 0208 	orr.w	r2, r2, #8
 8008646:	601a      	str	r2, [r3, #0]

    /* Start DMA transfer */
    HAL_UART_Receive_DMA(&huart1, (uint8_t*) SIMCOM_DMA_RX, SIMCOM_DMA_RX_SZ);
 8008648:	2280      	movs	r2, #128	; 0x80
 800864a:	4905      	ldr	r1, [pc, #20]	; (8008660 <SIMCOM_DMA_Init+0x4c>)
 800864c:	4802      	ldr	r0, [pc, #8]	; (8008658 <SIMCOM_DMA_Init+0x44>)
 800864e:	f7fd ff81 	bl	8006554 <HAL_UART_Receive_DMA>
}
 8008652:	bf00      	nop
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	20000370 	.word	0x20000370
 800865c:	20000310 	.word	0x20000310
 8008660:	20000220 	.word	0x20000220

08008664 <SIMCOM_Check_Buffer>:

static void SIMCOM_Check_Buffer(void) {
 8008664:	b580      	push	{r7, lr}
 8008666:	b082      	sub	sp, #8
 8008668:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;

    /* Calculate current position in buffer */
    pos = SIMCOM_DMA_RX_SZ - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 800866a:	4b1e      	ldr	r3, [pc, #120]	; (80086e4 <SIMCOM_Check_Buffer+0x80>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8008674:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) { /* Check change in received data */
 8008676:	4b1c      	ldr	r3, [pc, #112]	; (80086e8 <SIMCOM_Check_Buffer+0x84>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	687a      	ldr	r2, [r7, #4]
 800867c:	429a      	cmp	r2, r3
 800867e:	d023      	beq.n	80086c8 <SIMCOM_Check_Buffer+0x64>
        if (pos > old_pos) { /* Current position is over previous one */
 8008680:	4b19      	ldr	r3, [pc, #100]	; (80086e8 <SIMCOM_Check_Buffer+0x84>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	429a      	cmp	r2, r3
 8008688:	d90b      	bls.n	80086a2 <SIMCOM_Check_Buffer+0x3e>
            /* We are in "linear" mode */
            /* Process data directly by subtracting "pointers" */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], pos - old_pos);
 800868a:	4b17      	ldr	r3, [pc, #92]	; (80086e8 <SIMCOM_Check_Buffer+0x84>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a17      	ldr	r2, [pc, #92]	; (80086ec <SIMCOM_Check_Buffer+0x88>)
 8008690:	1898      	adds	r0, r3, r2
 8008692:	4b15      	ldr	r3, [pc, #84]	; (80086e8 <SIMCOM_Check_Buffer+0x84>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	1ad3      	subs	r3, r2, r3
 800869a:	4619      	mov	r1, r3
 800869c:	f000 f828 	bl	80086f0 <SIMCOM_Fill_Buffer>
 80086a0:	e012      	b.n	80086c8 <SIMCOM_Check_Buffer+0x64>
        } else {
            /* We are in "overflow" mode */
            /* First process data to the end of buffer */
            SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[old_pos], SIMCOM_DMA_RX_SZ - old_pos);
 80086a2:	4b11      	ldr	r3, [pc, #68]	; (80086e8 <SIMCOM_Check_Buffer+0x84>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a11      	ldr	r2, [pc, #68]	; (80086ec <SIMCOM_Check_Buffer+0x88>)
 80086a8:	441a      	add	r2, r3
 80086aa:	4b0f      	ldr	r3, [pc, #60]	; (80086e8 <SIMCOM_Check_Buffer+0x84>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80086b2:	4619      	mov	r1, r3
 80086b4:	4610      	mov	r0, r2
 80086b6:	f000 f81b 	bl	80086f0 <SIMCOM_Fill_Buffer>
            /* Check and continue with beginning of buffer */
            if (pos > 0) {
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d003      	beq.n	80086c8 <SIMCOM_Check_Buffer+0x64>
                SIMCOM_Fill_Buffer(&SIMCOM_DMA_RX[0], pos);
 80086c0:	6879      	ldr	r1, [r7, #4]
 80086c2:	480a      	ldr	r0, [pc, #40]	; (80086ec <SIMCOM_Check_Buffer+0x88>)
 80086c4:	f000 f814 	bl	80086f0 <SIMCOM_Fill_Buffer>
            }
        }
    }
    old_pos = pos; /* Save current position as old */
 80086c8:	4a07      	ldr	r2, [pc, #28]	; (80086e8 <SIMCOM_Check_Buffer+0x84>)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6013      	str	r3, [r2, #0]

    /* Check and manually update if we reached end of buffer */
    if (old_pos == SIMCOM_DMA_RX_SZ) {
 80086ce:	4b06      	ldr	r3, [pc, #24]	; (80086e8 <SIMCOM_Check_Buffer+0x84>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	2b80      	cmp	r3, #128	; 0x80
 80086d4:	d102      	bne.n	80086dc <SIMCOM_Check_Buffer+0x78>
        old_pos = 0;
 80086d6:	4b04      	ldr	r3, [pc, #16]	; (80086e8 <SIMCOM_Check_Buffer+0x84>)
 80086d8:	2200      	movs	r2, #0
 80086da:	601a      	str	r2, [r3, #0]
    }
}
 80086dc:	bf00      	nop
 80086de:	3708      	adds	r7, #8
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}
 80086e4:	20000310 	.word	0x20000310
 80086e8:	200002a4 	.word	0x200002a4
 80086ec:	20000220 	.word	0x20000220

080086f0 <SIMCOM_Fill_Buffer>:

static void SIMCOM_Fill_Buffer(const void *data, size_t len) {
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	6039      	str	r1, [r7, #0]
    /* Write data to buffer */
    memcpy(&SIMCOM_UART_RX[simcom_write], data, len);
 80086fa:	4b09      	ldr	r3, [pc, #36]	; (8008720 <SIMCOM_Fill_Buffer+0x30>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a09      	ldr	r2, [pc, #36]	; (8008724 <SIMCOM_Fill_Buffer+0x34>)
 8008700:	4413      	add	r3, r2
 8008702:	683a      	ldr	r2, [r7, #0]
 8008704:	6879      	ldr	r1, [r7, #4]
 8008706:	4618      	mov	r0, r3
 8008708:	f002 f851 	bl	800a7ae <memcpy>
    simcom_write += len;
 800870c:	4b04      	ldr	r3, [pc, #16]	; (8008720 <SIMCOM_Fill_Buffer+0x30>)
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	4413      	add	r3, r2
 8008714:	4a02      	ldr	r2, [pc, #8]	; (8008720 <SIMCOM_Fill_Buffer+0x30>)
 8008716:	6013      	str	r3, [r2, #0]
}
 8008718:	bf00      	nop
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	200002a0 	.word	0x200002a0
 8008724:	200003fc 	.word	0x200003fc

08008728 <SIMCOM_Reset_Buffer>:

void SIMCOM_Reset_Buffer(void) {
 8008728:	b580      	push	{r7, lr}
 800872a:	af00      	add	r7, sp, #0
    // clear rx buffer
    memset(SIMCOM_UART_RX, 0x00, simcom_write);
 800872c:	4b05      	ldr	r3, [pc, #20]	; (8008744 <SIMCOM_Reset_Buffer+0x1c>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	461a      	mov	r2, r3
 8008732:	2100      	movs	r1, #0
 8008734:	4804      	ldr	r0, [pc, #16]	; (8008748 <SIMCOM_Reset_Buffer+0x20>)
 8008736:	f002 f845 	bl	800a7c4 <memset>
    simcom_write = 0;
 800873a:	4b02      	ldr	r3, [pc, #8]	; (8008744 <SIMCOM_Reset_Buffer+0x1c>)
 800873c:	2200      	movs	r2, #0
 800873e:	601a      	str	r2, [r3, #0]
}
 8008740:	bf00      	nop
 8008742:	bd80      	pop	{r7, pc}
 8008744:	200002a0 	.word	0x200002a0
 8008748:	200003fc 	.word	0x200003fc

0800874c <SIMCOM_Transmit>:

uint8_t SIMCOM_Transmit(char *pData, uint16_t Size) {
 800874c:	b580      	push	{r7, lr}
 800874e:	b082      	sub	sp, #8
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	460b      	mov	r3, r1
 8008756:	807b      	strh	r3, [r7, #2]
    SIMCOM_Reset_Buffer();
 8008758:	f7ff ffe6 	bl	8008728 <SIMCOM_Reset_Buffer>

    return (HAL_UART_Transmit(&huart1, (uint8_t*) pData, Size, HAL_MAX_DELAY) == HAL_OK);
 800875c:	887a      	ldrh	r2, [r7, #2]
 800875e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008762:	6879      	ldr	r1, [r7, #4]
 8008764:	4806      	ldr	r0, [pc, #24]	; (8008780 <SIMCOM_Transmit+0x34>)
 8008766:	f7fd fe5c 	bl	8006422 <HAL_UART_Transmit>
 800876a:	4603      	mov	r3, r0
 800876c:	2b00      	cmp	r3, #0
 800876e:	bf0c      	ite	eq
 8008770:	2301      	moveq	r3, #1
 8008772:	2300      	movne	r3, #0
 8008774:	b2db      	uxtb	r3, r3
}
 8008776:	4618      	mov	r0, r3
 8008778:	3708      	adds	r7, #8
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	20000370 	.word	0x20000370

08008784 <AT_CommandEchoMode>:
static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size);
static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt);
//static float AT_ParseFloat(const char *ptr, uint8_t *cnt);

/* Public functions implementation --------------------------------------------*/
SIMCOM_RESULT AT_CommandEchoMode(uint8_t state) {
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	4603      	mov	r3, r0
 800878c:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800878e:	2300      	movs	r3, #0
 8008790:	73fb      	strb	r3, [r7, #15]
    char cmd[6];

    Simcom_Lock();
 8008792:	f001 fb14 	bl	8009dbe <Simcom_Lock>
    // Write
    sprintf(cmd, "ATE%d\r", state);
 8008796:	79fa      	ldrb	r2, [r7, #7]
 8008798:	f107 0308 	add.w	r3, r7, #8
 800879c:	490a      	ldr	r1, [pc, #40]	; (80087c8 <AT_CommandEchoMode+0x44>)
 800879e:	4618      	mov	r0, r3
 80087a0:	f002 f818 	bl	800a7d4 <siprintf>
    p = AT_CmdWrite(cmd, 500, NULL);
 80087a4:	f107 0308 	add.w	r3, r7, #8
 80087a8:	2200      	movs	r2, #0
 80087aa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80087ae:	4618      	mov	r0, r3
 80087b0:	f000 fede 	bl	8009570 <AT_CmdWrite>
 80087b4:	4603      	mov	r3, r0
 80087b6:	73fb      	strb	r3, [r7, #15]
    Simcom_Unlock();
 80087b8:	f001 fb08 	bl	8009dcc <Simcom_Unlock>

    return p;
 80087bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	0800b404 	.word	0x0800b404
 80087cc:	00000000 	.word	0x00000000

080087d0 <AT_SignalQualityReport>:

SIMCOM_RESULT AT_SignalQualityReport(at_csq_t *signal) {
 80087d0:	b590      	push	{r4, r7, lr}
 80087d2:	b087      	sub	sp, #28
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 80087d8:	2300      	movs	r3, #0
 80087da:	75fb      	strb	r3, [r7, #23]
    uint8_t cnt, len = 0;
 80087dc:	2300      	movs	r3, #0
 80087de:	75bb      	strb	r3, [r7, #22]
    char *str = NULL;
 80087e0:	2300      	movs	r3, #0
 80087e2:	60bb      	str	r3, [r7, #8]
    float dBm;

    Simcom_Lock();
 80087e4:	f001 faeb 	bl	8009dbe <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSQ\r", 500, "+CSQ: ", &str);
 80087e8:	f107 0308 	add.w	r3, r7, #8
 80087ec:	4a48      	ldr	r2, [pc, #288]	; (8008910 <AT_SignalQualityReport+0x140>)
 80087ee:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80087f2:	4848      	ldr	r0, [pc, #288]	; (8008914 <AT_SignalQualityReport+0x144>)
 80087f4:	f000 feda 	bl	80095ac <AT_CmdRead>
 80087f8:	4603      	mov	r3, r0
 80087fa:	75fb      	strb	r3, [r7, #23]
    if (p > 0) {
 80087fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008800:	2b00      	cmp	r3, #0
 8008802:	dd77      	ble.n	80088f4 <AT_SignalQualityReport+0x124>
        signal->rssi = AT_ParseNumber(&str[len], &cnt);
 8008804:	68ba      	ldr	r2, [r7, #8]
 8008806:	7dbb      	ldrb	r3, [r7, #22]
 8008808:	4413      	add	r3, r2
 800880a:	f107 020f 	add.w	r2, r7, #15
 800880e:	4611      	mov	r1, r2
 8008810:	4618      	mov	r0, r3
 8008812:	f000 ff4d 	bl	80096b0 <AT_ParseNumber>
 8008816:	4603      	mov	r3, r0
 8008818:	b2da      	uxtb	r2, r3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	701a      	strb	r2, [r3, #0]
        len += cnt + 1;
 800881e:	7bfa      	ldrb	r2, [r7, #15]
 8008820:	7dbb      	ldrb	r3, [r7, #22]
 8008822:	4413      	add	r3, r2
 8008824:	b2db      	uxtb	r3, r3
 8008826:	3301      	adds	r3, #1
 8008828:	75bb      	strb	r3, [r7, #22]
        signal->ber = AT_ParseNumber(&str[len], NULL);
 800882a:	68ba      	ldr	r2, [r7, #8]
 800882c:	7dbb      	ldrb	r3, [r7, #22]
 800882e:	4413      	add	r3, r2
 8008830:	2100      	movs	r1, #0
 8008832:	4618      	mov	r0, r3
 8008834:	f000 ff3c 	bl	80096b0 <AT_ParseNumber>
 8008838:	4603      	mov	r3, r0
 800883a:	b2da      	uxtb	r2, r3
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	705a      	strb	r2, [r3, #1]

        // Formatting
        {
            // Handle not detectable value
            if (signal->rssi > 31) {
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	2b1f      	cmp	r3, #31
 8008846:	d902      	bls.n	800884e <AT_SignalQualityReport+0x7e>
                signal->rssi = 0;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	701a      	strb	r2, [r3, #0]
            }

            // Scale RSSI to dBm
            dBm = (signal->rssi * 63.0 / 31.0) - 115.0;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	4618      	mov	r0, r3
 8008854:	f7f7 fe9e 	bl	8000594 <__aeabi_i2d>
 8008858:	f04f 0200 	mov.w	r2, #0
 800885c:	4b2e      	ldr	r3, [pc, #184]	; (8008918 <AT_SignalQualityReport+0x148>)
 800885e:	f7f7 ff03 	bl	8000668 <__aeabi_dmul>
 8008862:	4603      	mov	r3, r0
 8008864:	460c      	mov	r4, r1
 8008866:	4618      	mov	r0, r3
 8008868:	4621      	mov	r1, r4
 800886a:	f04f 0200 	mov.w	r2, #0
 800886e:	4b2b      	ldr	r3, [pc, #172]	; (800891c <AT_SignalQualityReport+0x14c>)
 8008870:	f7f8 f824 	bl	80008bc <__aeabi_ddiv>
 8008874:	4603      	mov	r3, r0
 8008876:	460c      	mov	r4, r1
 8008878:	4618      	mov	r0, r3
 800887a:	4621      	mov	r1, r4
 800887c:	a322      	add	r3, pc, #136	; (adr r3, 8008908 <AT_SignalQualityReport+0x138>)
 800887e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008882:	f7f7 fd39 	bl	80002f8 <__aeabi_dsub>
 8008886:	4603      	mov	r3, r0
 8008888:	460c      	mov	r4, r1
 800888a:	4618      	mov	r0, r3
 800888c:	4621      	mov	r1, r4
 800888e:	f7f8 f91d 	bl	8000acc <__aeabi_d2f>
 8008892:	4603      	mov	r3, r0
 8008894:	613b      	str	r3, [r7, #16]
            // Scale dBm to percentage
            signal->percent = (dBm + 115.0) * 100.0 / 63.0;
 8008896:	6938      	ldr	r0, [r7, #16]
 8008898:	f7f7 fe8e 	bl	80005b8 <__aeabi_f2d>
 800889c:	a31a      	add	r3, pc, #104	; (adr r3, 8008908 <AT_SignalQualityReport+0x138>)
 800889e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a2:	f7f7 fd2b 	bl	80002fc <__adddf3>
 80088a6:	4603      	mov	r3, r0
 80088a8:	460c      	mov	r4, r1
 80088aa:	4618      	mov	r0, r3
 80088ac:	4621      	mov	r1, r4
 80088ae:	f04f 0200 	mov.w	r2, #0
 80088b2:	4b1b      	ldr	r3, [pc, #108]	; (8008920 <AT_SignalQualityReport+0x150>)
 80088b4:	f7f7 fed8 	bl	8000668 <__aeabi_dmul>
 80088b8:	4603      	mov	r3, r0
 80088ba:	460c      	mov	r4, r1
 80088bc:	4618      	mov	r0, r3
 80088be:	4621      	mov	r1, r4
 80088c0:	f04f 0200 	mov.w	r2, #0
 80088c4:	4b14      	ldr	r3, [pc, #80]	; (8008918 <AT_SignalQualityReport+0x148>)
 80088c6:	f7f7 fff9 	bl	80008bc <__aeabi_ddiv>
 80088ca:	4603      	mov	r3, r0
 80088cc:	460c      	mov	r4, r1
 80088ce:	4618      	mov	r0, r3
 80088d0:	4621      	mov	r1, r4
 80088d2:	f7f8 f8db 	bl	8000a8c <__aeabi_d2uiz>
 80088d6:	4603      	mov	r3, r0
 80088d8:	b2da      	uxtb	r2, r3
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	709a      	strb	r2, [r3, #2]

            // debugging
            LOG_Str("\nSimcom:RSSI = ");
 80088de:	4811      	ldr	r0, [pc, #68]	; (8008924 <AT_SignalQualityReport+0x154>)
 80088e0:	f001 f92c 	bl	8009b3c <LOG_Str>
            LOG_Int(signal->percent);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	789b      	ldrb	r3, [r3, #2]
 80088e8:	4618      	mov	r0, r3
 80088ea:	f001 f8af 	bl	8009a4c <LOG_Int>
            LOG_StrLn("%");
 80088ee:	480e      	ldr	r0, [pc, #56]	; (8008928 <AT_SignalQualityReport+0x158>)
 80088f0:	f001 f93c 	bl	8009b6c <LOG_StrLn>
        }
    }
    Simcom_Unlock();
 80088f4:	f001 fa6a 	bl	8009dcc <Simcom_Unlock>

    return p;
 80088f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	371c      	adds	r7, #28
 8008900:	46bd      	mov	sp, r7
 8008902:	bd90      	pop	{r4, r7, pc}
 8008904:	f3af 8000 	nop.w
 8008908:	00000000 	.word	0x00000000
 800890c:	405cc000 	.word	0x405cc000
 8008910:	0800b40c 	.word	0x0800b40c
 8008914:	0800b414 	.word	0x0800b414
 8008918:	404f8000 	.word	0x404f8000
 800891c:	403f0000 	.word	0x403f0000
 8008920:	40590000 	.word	0x40590000
 8008924:	0800b41c 	.word	0x0800b41c
 8008928:	0800b42c 	.word	0x0800b42c

0800892c <AT_RadioAccessTechnology>:
    Simcom_Unlock();

    return p;
}

SIMCOM_RESULT AT_RadioAccessTechnology(AT_MODE mode, at_cnmp_t *param) {
 800892c:	b580      	push	{r7, lr}
 800892e:	b08a      	sub	sp, #40	; 0x28
 8008930:	af00      	add	r7, sp, #0
 8008932:	4603      	mov	r3, r0
 8008934:	6039      	str	r1, [r7, #0]
 8008936:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8008938:	2300      	movs	r3, #0
 800893a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint8_t cnt, len = 0;
 800893e:	2300      	movs	r3, #0
 8008940:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    char *str = NULL, cmd[14];
 8008944:	2300      	movs	r3, #0
 8008946:	623b      	str	r3, [r7, #32]

    // Copy by value
    at_cnmp_t tmp = *param;
 8008948:	683a      	ldr	r2, [r7, #0]
 800894a:	f107 0308 	add.w	r3, r7, #8
 800894e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008952:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 8008956:	f001 fa32 	bl	8009dbe <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CNMP?\r", 500, "+CNMP: ", &str);
 800895a:	f107 0320 	add.w	r3, r7, #32
 800895e:	4a3a      	ldr	r2, [pc, #232]	; (8008a48 <AT_RadioAccessTechnology+0x11c>)
 8008960:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008964:	4839      	ldr	r0, [pc, #228]	; (8008a4c <AT_RadioAccessTechnology+0x120>)
 8008966:	f000 fe21 	bl	80095ac <AT_CmdRead>
 800896a:	4603      	mov	r3, r0
 800896c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (p > 0) {
 8008970:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008974:	2b00      	cmp	r3, #0
 8008976:	dd5e      	ble.n	8008a36 <AT_RadioAccessTechnology+0x10a>
        param->mode = AT_ParseNumber(&str[len], &cnt);
 8008978:	6a3a      	ldr	r2, [r7, #32]
 800897a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800897e:	4413      	add	r3, r2
 8008980:	f107 0225 	add.w	r2, r7, #37	; 0x25
 8008984:	4611      	mov	r1, r2
 8008986:	4618      	mov	r0, r3
 8008988:	f000 fe92 	bl	80096b0 <AT_ParseNumber>
 800898c:	4603      	mov	r3, r0
 800898e:	461a      	mov	r2, r3
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	601a      	str	r2, [r3, #0]
        if (param->mode == CNMP_ACT_AUTO) {
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2b02      	cmp	r3, #2
 800899a:	d116      	bne.n	80089ca <AT_RadioAccessTechnology+0x9e>
            len += cnt + 1;
 800899c:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80089a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80089a4:	4413      	add	r3, r2
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	3301      	adds	r3, #1
 80089aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            param->preferred = AT_ParseNumber(&str[len], &cnt);
 80089ae:	6a3a      	ldr	r2, [r7, #32]
 80089b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80089b4:	4413      	add	r3, r2
 80089b6:	f107 0225 	add.w	r2, r7, #37	; 0x25
 80089ba:	4611      	mov	r1, r2
 80089bc:	4618      	mov	r0, r3
 80089be:	f000 fe77 	bl	80096b0 <AT_ParseNumber>
 80089c2:	4603      	mov	r3, r0
 80089c4:	461a      	mov	r2, r3
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	605a      	str	r2, [r3, #4]
        }

        // Write
        if (mode == ATW) {
 80089ca:	79fb      	ldrb	r3, [r7, #7]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d12a      	bne.n	8008a26 <AT_RadioAccessTechnology+0xfa>
            if (memcmp(&tmp, param, sizeof(at_cnmp_t)) != 0) {
 80089d0:	f107 0308 	add.w	r3, r7, #8
 80089d4:	2208      	movs	r2, #8
 80089d6:	6839      	ldr	r1, [r7, #0]
 80089d8:	4618      	mov	r0, r3
 80089da:	f001 fed9 	bl	800a790 <memcmp>
 80089de:	4603      	mov	r3, r0
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d028      	beq.n	8008a36 <AT_RadioAccessTechnology+0x10a>
                if (tmp.mode == CNMP_ACT_AUTO) {
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	2b02      	cmp	r3, #2
 80089e8:	d109      	bne.n	80089fe <AT_RadioAccessTechnology+0xd2>
                    sprintf(cmd, "AT+CNMP=%d%d\r", param->mode, param->preferred);
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	f107 0010 	add.w	r0, r7, #16
 80089f6:	4916      	ldr	r1, [pc, #88]	; (8008a50 <AT_RadioAccessTechnology+0x124>)
 80089f8:	f001 feec 	bl	800a7d4 <siprintf>
 80089fc:	e007      	b.n	8008a0e <AT_RadioAccessTechnology+0xe2>
                } else {
                    sprintf(cmd, "AT+CNMP=%d\r", param->mode);
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	f107 0310 	add.w	r3, r7, #16
 8008a06:	4913      	ldr	r1, [pc, #76]	; (8008a54 <AT_RadioAccessTechnology+0x128>)
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f001 fee3 	bl	800a7d4 <siprintf>
                }

                p = AT_CmdWrite(cmd, 10000, NULL);
 8008a0e:	f107 0310 	add.w	r3, r7, #16
 8008a12:	2200      	movs	r2, #0
 8008a14:	f242 7110 	movw	r1, #10000	; 0x2710
 8008a18:	4618      	mov	r0, r3
 8008a1a:	f000 fda9 	bl	8009570 <AT_CmdWrite>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008a24:	e007      	b.n	8008a36 <AT_RadioAccessTechnology+0x10a>
            }
        } else {
            *param = tmp;
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	461a      	mov	r2, r3
 8008a2a:	f107 0308 	add.w	r3, r7, #8
 8008a2e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008a32:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 8008a36:	f001 f9c9 	bl	8009dcc <Simcom_Unlock>

    return p;
 8008a3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3728      	adds	r7, #40	; 0x28
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	0800b500 	.word	0x0800b500
 8008a4c:	0800b508 	.word	0x0800b508
 8008a50:	0800b514 	.word	0x0800b514
 8008a54:	0800b524 	.word	0x0800b524

08008a58 <AT_NetworkAttachedStatus>:

SIMCOM_RESULT AT_NetworkAttachedStatus(AT_MODE mode, at_csact_t *param) {
 8008a58:	b590      	push	{r4, r7, lr}
 8008a5a:	b08d      	sub	sp, #52	; 0x34
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	4603      	mov	r3, r0
 8008a60:	6039      	str	r1, [r7, #0]
 8008a62:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8008a64:	2300      	movs	r3, #0
 8008a66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t cnt, len = 0;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    char *str = NULL, cmd[14];
 8008a70:	2300      	movs	r3, #0
 8008a72:	62bb      	str	r3, [r7, #40]	; 0x28

    // Copy by value
    at_csact_t tmp = *param;
 8008a74:	683a      	ldr	r2, [r7, #0]
 8008a76:	f107 030c 	add.w	r3, r7, #12
 8008a7a:	ca07      	ldmia	r2, {r0, r1, r2}
 8008a7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    Simcom_Lock();
 8008a80:	f001 f99d 	bl	8009dbe <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+CSACT?\r", 500, "+CSACT: ", &str);
 8008a84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008a88:	4a46      	ldr	r2, [pc, #280]	; (8008ba4 <AT_NetworkAttachedStatus+0x14c>)
 8008a8a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008a8e:	4846      	ldr	r0, [pc, #280]	; (8008ba8 <AT_NetworkAttachedStatus+0x150>)
 8008a90:	f000 fd8c 	bl	80095ac <AT_CmdRead>
 8008a94:	4603      	mov	r3, r0
 8008a96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (p > 0) {
 8008a9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	dd77      	ble.n	8008b92 <AT_NetworkAttachedStatus+0x13a>
        tmp.act = AT_ParseNumber(&str[len], &cnt);
 8008aa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008aa4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008aa8:	4413      	add	r3, r2
 8008aaa:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 8008aae:	4611      	mov	r1, r2
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f000 fdfd 	bl	80096b0 <AT_ParseNumber>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	60fb      	str	r3, [r7, #12]
        len += cnt + 1;
 8008aba:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8008abe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008ac2:	4413      	add	r3, r2
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        AT_ParseText(&str[len], &cnt, tmp.rac, sizeof(tmp.rac));
 8008acc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ace:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008ad2:	18d0      	adds	r0, r2, r3
 8008ad4:	f107 030c 	add.w	r3, r7, #12
 8008ad8:	1d1a      	adds	r2, r3, #4
 8008ada:	f107 012d 	add.w	r1, r7, #45	; 0x2d
 8008ade:	2303      	movs	r3, #3
 8008ae0:	f000 fd9c 	bl	800961c <AT_ParseText>
        len += cnt + 1;
 8008ae4:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8008ae8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008aec:	4413      	add	r3, r2
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	3301      	adds	r3, #1
 8008af2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.creg = AT_ParseNumber(&str[len], &cnt);
 8008af6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008af8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008afc:	4413      	add	r3, r2
 8008afe:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 8008b02:	4611      	mov	r1, r2
 8008b04:	4618      	mov	r0, r3
 8008b06:	f000 fdd3 	bl	80096b0 <AT_ParseNumber>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	74fb      	strb	r3, [r7, #19]
        len += cnt + 1;
 8008b10:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8008b14:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008b18:	4413      	add	r3, r2
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        tmp.cgreg = AT_ParseNumber(&str[len], &cnt);
 8008b22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b24:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008b28:	4413      	add	r3, r2
 8008b2a:	f107 022d 	add.w	r2, r7, #45	; 0x2d
 8008b2e:	4611      	mov	r1, r2
 8008b30:	4618      	mov	r0, r3
 8008b32:	f000 fdbd 	bl	80096b0 <AT_ParseNumber>
 8008b36:	4603      	mov	r3, r0
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	753b      	strb	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 8008b3c:	79fb      	ldrb	r3, [r7, #7]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d11f      	bne.n	8008b82 <AT_NetworkAttachedStatus+0x12a>
            if (tmp.cgreg != param->creg || tmp.cgreg != param->cgreg) {
 8008b42:	7d3a      	ldrb	r2, [r7, #20]
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	79db      	ldrb	r3, [r3, #7]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d104      	bne.n	8008b56 <AT_NetworkAttachedStatus+0xfe>
 8008b4c:	7d3a      	ldrb	r2, [r7, #20]
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	7a1b      	ldrb	r3, [r3, #8]
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d01d      	beq.n	8008b92 <AT_NetworkAttachedStatus+0x13a>
                sprintf(cmd, "AT+CSACT=%d,%d\r", param->creg, param->cgreg);
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	79db      	ldrb	r3, [r3, #7]
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	7a1b      	ldrb	r3, [r3, #8]
 8008b60:	f107 0018 	add.w	r0, r7, #24
 8008b64:	4911      	ldr	r1, [pc, #68]	; (8008bac <AT_NetworkAttachedStatus+0x154>)
 8008b66:	f001 fe35 	bl	800a7d4 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 8008b6a:	f107 0318 	add.w	r3, r7, #24
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008b74:	4618      	mov	r0, r3
 8008b76:	f000 fcfb 	bl	8009570 <AT_CmdWrite>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008b80:	e007      	b.n	8008b92 <AT_NetworkAttachedStatus+0x13a>
            }
        } else {
            *param = tmp;
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	461c      	mov	r4, r3
 8008b86:	f107 030c 	add.w	r3, r7, #12
 8008b8a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008b8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        }
    }
    Simcom_Unlock();
 8008b92:	f001 f91b 	bl	8009dcc <Simcom_Unlock>

    return p;
 8008b96:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3734      	adds	r7, #52	; 0x34
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd90      	pop	{r4, r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	0800b530 	.word	0x0800b530
 8008ba8:	0800b53c 	.word	0x0800b53c
 8008bac:	0800b548 	.word	0x0800b548

08008bb0 <AT_NetworkRegistration>:

SIMCOM_RESULT AT_NetworkRegistration(char command[20], AT_MODE mode, at_c_greg_t *param) {
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b090      	sub	sp, #64	; 0x40
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	60f8      	str	r0, [r7, #12]
 8008bb8:	460b      	mov	r3, r1
 8008bba:	607a      	str	r2, [r7, #4]
 8008bbc:	72fb      	strb	r3, [r7, #11]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t cnt, len = 0;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    char *str = NULL, cmd[14], res[15];
 8008bca:	2300      	movs	r3, #0
 8008bcc:	63bb      	str	r3, [r7, #56]	; 0x38

    // Copy by value
    at_c_greg_t tmp = *param;
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	f107 0310 	add.w	r3, r7, #16
 8008bd4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008bd8:	e883 0003 	stmia.w	r3, {r0, r1}

    Simcom_Lock();
 8008bdc:	f001 f8ef 	bl	8009dbe <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s?\r", command);
 8008be0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008be4:	68fa      	ldr	r2, [r7, #12]
 8008be6:	4937      	ldr	r1, [pc, #220]	; (8008cc4 <AT_NetworkRegistration+0x114>)
 8008be8:	4618      	mov	r0, r3
 8008bea:	f001 fdf3 	bl	800a7d4 <siprintf>
    sprintf(res, "+%s: ", command);
 8008bee:	f107 0318 	add.w	r3, r7, #24
 8008bf2:	68fa      	ldr	r2, [r7, #12]
 8008bf4:	4934      	ldr	r1, [pc, #208]	; (8008cc8 <AT_NetworkRegistration+0x118>)
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f001 fdec 	bl	800a7d4 <siprintf>
    p = AT_CmdRead(cmd, 500, res, &str);
 8008bfc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008c00:	f107 0218 	add.w	r2, r7, #24
 8008c04:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8008c08:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008c0c:	f000 fcce 	bl	80095ac <AT_CmdRead>
 8008c10:	4603      	mov	r3, r0
 8008c12:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (p > 0) {
 8008c16:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	dd49      	ble.n	8008cb2 <AT_NetworkRegistration+0x102>
        tmp.mode = AT_ParseNumber(&str[len], &cnt);
 8008c1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c20:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008c24:	4413      	add	r3, r2
 8008c26:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 8008c2a:	4611      	mov	r1, r2
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f000 fd3f 	bl	80096b0 <AT_ParseNumber>
 8008c32:	4603      	mov	r3, r0
 8008c34:	613b      	str	r3, [r7, #16]
        len += cnt + 1;
 8008c36:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8008c3a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008c3e:	4413      	add	r3, r2
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	3301      	adds	r3, #1
 8008c44:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        tmp.stat = AT_ParseNumber(&str[len], &cnt);
 8008c48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c4a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8008c4e:	4413      	add	r3, r2
 8008c50:	f107 023d 	add.w	r2, r7, #61	; 0x3d
 8008c54:	4611      	mov	r1, r2
 8008c56:	4618      	mov	r0, r3
 8008c58:	f000 fd2a 	bl	80096b0 <AT_ParseNumber>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	617b      	str	r3, [r7, #20]

        // Write
        if (mode == ATW) {
 8008c60:	7afb      	ldrb	r3, [r7, #11]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d11d      	bne.n	8008ca2 <AT_NetworkRegistration+0xf2>
            if (memcmp(&tmp, param, sizeof(tmp)) != 0) {
 8008c66:	f107 0310 	add.w	r3, r7, #16
 8008c6a:	2208      	movs	r2, #8
 8008c6c:	6879      	ldr	r1, [r7, #4]
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f001 fd8e 	bl	800a790 <memcmp>
 8008c74:	4603      	mov	r3, r0
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d01b      	beq.n	8008cb2 <AT_NetworkRegistration+0x102>
                sprintf(cmd, "AT+%s=%d\r", command, param->mode);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8008c82:	68fa      	ldr	r2, [r7, #12]
 8008c84:	4911      	ldr	r1, [pc, #68]	; (8008ccc <AT_NetworkRegistration+0x11c>)
 8008c86:	f001 fda5 	bl	800a7d4 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 8008c8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008c94:	4618      	mov	r0, r3
 8008c96:	f000 fc6b 	bl	8009570 <AT_CmdWrite>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8008ca0:	e007      	b.n	8008cb2 <AT_NetworkRegistration+0x102>
            }
        } else {
            *param = tmp;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	f107 0310 	add.w	r3, r7, #16
 8008caa:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008cae:	e882 0003 	stmia.w	r2, {r0, r1}
        }
    }
    Simcom_Unlock();
 8008cb2:	f001 f88b 	bl	8009dcc <Simcom_Unlock>

    return p;
 8008cb6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3740      	adds	r7, #64	; 0x40
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}
 8008cc2:	bf00      	nop
 8008cc4:	0800b558 	.word	0x0800b558
 8008cc8:	0800b560 	.word	0x0800b560
 8008ccc:	0800b568 	.word	0x0800b568

08008cd0 <AT_ConfigureSlowClock>:

SIMCOM_RESULT AT_ConfigureSlowClock(AT_MODE mode, AT_CSCLK *state) {
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b082      	sub	sp, #8
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	6039      	str	r1, [r7, #0]
 8008cda:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CSCLK", mode, (int32_t*) state, 0);
 8008cdc:	79f9      	ldrb	r1, [r7, #7]
 8008cde:	2300      	movs	r3, #0
 8008ce0:	683a      	ldr	r2, [r7, #0]
 8008ce2:	4804      	ldr	r0, [pc, #16]	; (8008cf4 <AT_ConfigureSlowClock+0x24>)
 8008ce4:	f000 fbd4 	bl	8009490 <AT_SingleInteger>
 8008ce8:	4603      	mov	r3, r0
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3708      	adds	r7, #8
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
 8008cf2:	bf00      	nop
 8008cf4:	0800b574 	.word	0x0800b574

08008cf8 <AT_ReportMobileEquipmentError>:

SIMCOM_RESULT AT_ReportMobileEquipmentError(AT_MODE mode, AT_CMEE *state) {
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b082      	sub	sp, #8
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	4603      	mov	r3, r0
 8008d00:	6039      	str	r1, [r7, #0]
 8008d02:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("CMEE", mode, (int32_t*) state, 0);
 8008d04:	79f9      	ldrb	r1, [r7, #7]
 8008d06:	2300      	movs	r3, #0
 8008d08:	683a      	ldr	r2, [r7, #0]
 8008d0a:	4804      	ldr	r0, [pc, #16]	; (8008d1c <AT_ReportMobileEquipmentError+0x24>)
 8008d0c:	f000 fbc0 	bl	8009490 <AT_SingleInteger>
 8008d10:	4603      	mov	r3, r0
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3708      	adds	r7, #8
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}
 8008d1a:	bf00      	nop
 8008d1c:	0800b57c 	.word	0x0800b57c

08008d20 <AT_FixedLocalRate>:

SIMCOM_RESULT AT_FixedLocalRate(AT_MODE mode, uint32_t *rate) {
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	4603      	mov	r3, r0
 8008d28:	6039      	str	r1, [r7, #0]
 8008d2a:	71fb      	strb	r3, [r7, #7]
    return AT_SingleInteger("IPR", mode, (int32_t*) rate, 0);
 8008d2c:	79f9      	ldrb	r1, [r7, #7]
 8008d2e:	2300      	movs	r3, #0
 8008d30:	683a      	ldr	r2, [r7, #0]
 8008d32:	4804      	ldr	r0, [pc, #16]	; (8008d44 <AT_FixedLocalRate+0x24>)
 8008d34:	f000 fbac 	bl	8009490 <AT_SingleInteger>
 8008d38:	4603      	mov	r3, r0
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3708      	adds	r7, #8
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	bf00      	nop
 8008d44:	0800b584 	.word	0x0800b584

08008d48 <AT_FtpInitialize>:

SIMCOM_RESULT AT_EnableLocalTimestamp(AT_MODE mode, AT_BOOL *state) {
    return AT_SingleInteger("CLTS", mode, (int32_t*) state, 0);
}
#else
SIMCOM_RESULT AT_FtpInitialize(at_ftp_t *param) {
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b086      	sub	sp, #24
 8008d4c:	af02      	add	r7, sp, #8
 8008d4e:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p;

    Simcom_Lock();
 8008d50:	f001 f835 	bl	8009dbe <Simcom_Lock>
    p = AT_SingleInteger("FTPCID", ATW, &param->id, 0);
 8008d54:	687a      	ldr	r2, [r7, #4]
 8008d56:	2300      	movs	r3, #0
 8008d58:	2100      	movs	r1, #0
 8008d5a:	482e      	ldr	r0, [pc, #184]	; (8008e14 <AT_FtpInitialize+0xcc>)
 8008d5c:	f000 fb98 	bl	8009490 <AT_SingleInteger>
 8008d60:	4603      	mov	r3, r0
 8008d62:	73fb      	strb	r3, [r7, #15]

    // set server & credential
    if (p > 0) {
 8008d64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	dd0a      	ble.n	8008d82 <AT_FtpInitialize+0x3a>
        p = AT_SingleString("FTPSERV", ATW, param->server, sizeof(param->server), 0);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	1d1a      	adds	r2, r3, #4
 8008d70:	2300      	movs	r3, #0
 8008d72:	9300      	str	r3, [sp, #0]
 8008d74:	231e      	movs	r3, #30
 8008d76:	2100      	movs	r1, #0
 8008d78:	4827      	ldr	r0, [pc, #156]	; (8008e18 <AT_FtpInitialize+0xd0>)
 8008d7a:	f000 fac7 	bl	800930c <AT_SingleString>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	73fb      	strb	r3, [r7, #15]
    }
    if (p > 0) {
 8008d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	dd0b      	ble.n	8008da2 <AT_FtpInitialize+0x5a>
        p = AT_SingleString("FTPUN", ATW, param->username, sizeof(param->username), 0);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8008d90:	2300      	movs	r3, #0
 8008d92:	9300      	str	r3, [sp, #0]
 8008d94:	231e      	movs	r3, #30
 8008d96:	2100      	movs	r1, #0
 8008d98:	4820      	ldr	r0, [pc, #128]	; (8008e1c <AT_FtpInitialize+0xd4>)
 8008d9a:	f000 fab7 	bl	800930c <AT_SingleString>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	73fb      	strb	r3, [r7, #15]
    }
    if (p > 0) {
 8008da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	dd0b      	ble.n	8008dc2 <AT_FtpInitialize+0x7a>
        p = AT_SingleString("FTPPW", ATW, param->password, sizeof(param->password), 0);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8008db0:	2300      	movs	r3, #0
 8008db2:	9300      	str	r3, [sp, #0]
 8008db4:	2314      	movs	r3, #20
 8008db6:	2100      	movs	r1, #0
 8008db8:	4819      	ldr	r0, [pc, #100]	; (8008e20 <AT_FtpInitialize+0xd8>)
 8008dba:	f000 faa7 	bl	800930c <AT_SingleString>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	73fb      	strb	r3, [r7, #15]
    }
    // set path & file
    if (p > 0) {
 8008dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	dd0b      	ble.n	8008de2 <AT_FtpInitialize+0x9a>
        p = AT_SingleString("FTPGETPATH", ATW, param->path, sizeof(param->path), 0);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	9300      	str	r3, [sp, #0]
 8008dd4:	2314      	movs	r3, #20
 8008dd6:	2100      	movs	r1, #0
 8008dd8:	4812      	ldr	r0, [pc, #72]	; (8008e24 <AT_FtpInitialize+0xdc>)
 8008dda:	f000 fa97 	bl	800930c <AT_SingleString>
 8008dde:	4603      	mov	r3, r0
 8008de0:	73fb      	strb	r3, [r7, #15]
    }
    if (p > 0) {
 8008de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	dd0b      	ble.n	8008e02 <AT_FtpInitialize+0xba>
        p = AT_SingleString("FTPGETNAME", ATW, param->file, sizeof(param->file), 0);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008df0:	2300      	movs	r3, #0
 8008df2:	9300      	str	r3, [sp, #0]
 8008df4:	2314      	movs	r3, #20
 8008df6:	2100      	movs	r1, #0
 8008df8:	480b      	ldr	r0, [pc, #44]	; (8008e28 <AT_FtpInitialize+0xe0>)
 8008dfa:	f000 fa87 	bl	800930c <AT_SingleString>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	73fb      	strb	r3, [r7, #15]
    }

    Simcom_Unlock();
 8008e02:	f000 ffe3 	bl	8009dcc <Simcom_Unlock>
    return p;
 8008e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3710      	adds	r7, #16
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	0800b588 	.word	0x0800b588
 8008e18:	0800b590 	.word	0x0800b590
 8008e1c:	0800b598 	.word	0x0800b598
 8008e20:	0800b5a0 	.word	0x0800b5a0
 8008e24:	0800b5a8 	.word	0x0800b5a8
 8008e28:	0800b5b4 	.word	0x0800b5b4

08008e2c <AT_FtpFileSize>:

SIMCOM_RESULT AT_FtpFileSize(at_ftp_t *param) {
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8008e34:	2300      	movs	r3, #0
 8008e36:	73fb      	strb	r3, [r7, #15]
    uint8_t cnt, len = 0;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	73bb      	strb	r3, [r7, #14]
    char *str = NULL;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	60bb      	str	r3, [r7, #8]

    Simcom_Lock();
 8008e40:	f000 ffbd 	bl	8009dbe <Simcom_Lock>
    // Read
    p = AT_CmdRead("AT+FTPSIZE\r", 90000, "+FTPSIZE: ", &str);
 8008e44:	f107 0308 	add.w	r3, r7, #8
 8008e48:	4a24      	ldr	r2, [pc, #144]	; (8008edc <AT_FtpFileSize+0xb0>)
 8008e4a:	4925      	ldr	r1, [pc, #148]	; (8008ee0 <AT_FtpFileSize+0xb4>)
 8008e4c:	4825      	ldr	r0, [pc, #148]	; (8008ee4 <AT_FtpFileSize+0xb8>)
 8008e4e:	f000 fbad 	bl	80095ac <AT_CmdRead>
 8008e52:	4603      	mov	r3, r0
 8008e54:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 8008e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	dd35      	ble.n	8008eca <AT_FtpFileSize+0x9e>
        // parsing
        AT_ParseNumber(&str[len], &cnt);
 8008e5e:	68ba      	ldr	r2, [r7, #8]
 8008e60:	7bbb      	ldrb	r3, [r7, #14]
 8008e62:	4413      	add	r3, r2
 8008e64:	f107 020d 	add.w	r2, r7, #13
 8008e68:	4611      	mov	r1, r2
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f000 fc20 	bl	80096b0 <AT_ParseNumber>
        len += cnt + 1;
 8008e70:	7b7a      	ldrb	r2, [r7, #13]
 8008e72:	7bbb      	ldrb	r3, [r7, #14]
 8008e74:	4413      	add	r3, r2
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	3301      	adds	r3, #1
 8008e7a:	73bb      	strb	r3, [r7, #14]
        param->response = AT_ParseNumber(&str[len], &cnt);
 8008e7c:	68ba      	ldr	r2, [r7, #8]
 8008e7e:	7bbb      	ldrb	r3, [r7, #14]
 8008e80:	4413      	add	r3, r2
 8008e82:	f107 020d 	add.w	r2, r7, #13
 8008e86:	4611      	mov	r1, r2
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f000 fc11 	bl	80096b0 <AT_ParseNumber>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	461a      	mov	r2, r3
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

        if (param->response == FTP_FINISH) {
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d113      	bne.n	8008eca <AT_FtpFileSize+0x9e>
            len += cnt + 1;
 8008ea2:	7b7a      	ldrb	r2, [r7, #13]
 8008ea4:	7bbb      	ldrb	r3, [r7, #14]
 8008ea6:	4413      	add	r3, r2
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	3301      	adds	r3, #1
 8008eac:	73bb      	strb	r3, [r7, #14]
            param->size = AT_ParseNumber(&str[len], &cnt);
 8008eae:	68ba      	ldr	r2, [r7, #8]
 8008eb0:	7bbb      	ldrb	r3, [r7, #14]
 8008eb2:	4413      	add	r3, r2
 8008eb4:	f107 020d 	add.w	r2, r7, #13
 8008eb8:	4611      	mov	r1, r2
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f000 fbf8 	bl	80096b0 <AT_ParseNumber>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
    }
    Simcom_Unlock();
 8008eca:	f000 ff7f 	bl	8009dcc <Simcom_Unlock>

    return p;
 8008ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3710      	adds	r7, #16
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	0800b5c0 	.word	0x0800b5c0
 8008ee0:	00015f90 	.word	0x00015f90
 8008ee4:	0800b5cc 	.word	0x0800b5cc

08008ee8 <AT_FtpDownload>:

SIMCOM_RESULT AT_FtpDownload(at_ftpget_t *param) {
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b09c      	sub	sp, #112	; 0x70
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    uint32_t tick;
    uint8_t cnt, len = 0;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
    char *ptr, *str = NULL, cmd[80];
 8008efc:	2300      	movs	r3, #0
 8008efe:	65fb      	str	r3, [r7, #92]	; 0x5c

    Simcom_Lock();
 8008f00:	f000 ff5d 	bl	8009dbe <Simcom_Lock>
    // Open or Read
    if (param->mode == FTPGET_OPEN) {
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d108      	bne.n	8008f1e <AT_FtpDownload+0x36>
        sprintf(cmd, "AT+FTPGET=%d\r", param->mode);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	f107 030c 	add.w	r3, r7, #12
 8008f14:	4946      	ldr	r1, [pc, #280]	; (8009030 <AT_FtpDownload+0x148>)
 8008f16:	4618      	mov	r0, r3
 8008f18:	f001 fc5c 	bl	800a7d4 <siprintf>
 8008f1c:	e008      	b.n	8008f30 <AT_FtpDownload+0x48>
    } else {
        sprintf(cmd, "AT+FTPGET=%d,%d\r", param->mode, param->reqlength);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	891b      	ldrh	r3, [r3, #8]
 8008f26:	f107 000c 	add.w	r0, r7, #12
 8008f2a:	4942      	ldr	r1, [pc, #264]	; (8009034 <AT_FtpDownload+0x14c>)
 8008f2c:	f001 fc52 	bl	800a7d4 <siprintf>
    }

    p = AT_CmdRead(cmd, 90000, "+FTPGET: ", &str);
 8008f30:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8008f34:	f107 000c 	add.w	r0, r7, #12
 8008f38:	4a3f      	ldr	r2, [pc, #252]	; (8009038 <AT_FtpDownload+0x150>)
 8008f3a:	4940      	ldr	r1, [pc, #256]	; (800903c <AT_FtpDownload+0x154>)
 8008f3c:	f000 fb36 	bl	80095ac <AT_CmdRead>
 8008f40:	4603      	mov	r3, r0
 8008f42:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

    if (p > 0) {
 8008f46:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	dd67      	ble.n	800901e <AT_FtpDownload+0x136>
        // parsing
        AT_ParseNumber(&str[len], &cnt);
 8008f4e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008f50:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008f54:	4413      	add	r3, r2
 8008f56:	f107 0263 	add.w	r2, r7, #99	; 0x63
 8008f5a:	4611      	mov	r1, r2
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f000 fba7 	bl	80096b0 <AT_ParseNumber>
        len += cnt + 1;
 8008f62:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 8008f66:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008f6a:	4413      	add	r3, r2
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	3301      	adds	r3, #1
 8008f70:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
        if (param->mode == FTPGET_OPEN) {
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	2b01      	cmp	r3, #1
 8008f7a:	d10e      	bne.n	8008f9a <AT_FtpDownload+0xb2>
            param->response = AT_ParseNumber(&str[len], &cnt);
 8008f7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008f7e:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008f82:	4413      	add	r3, r2
 8008f84:	f107 0263 	add.w	r2, r7, #99	; 0x63
 8008f88:	4611      	mov	r1, r2
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 fb90 	bl	80096b0 <AT_ParseNumber>
 8008f90:	4603      	mov	r3, r0
 8008f92:	461a      	mov	r2, r3
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	605a      	str	r2, [r3, #4]
 8008f98:	e041      	b.n	800901e <AT_FtpDownload+0x136>
        } else {
            param->cnflength = AT_ParseNumber(&str[len], &cnt);
 8008f9a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008f9c:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008fa0:	4413      	add	r3, r2
 8008fa2:	f107 0263 	add.w	r2, r7, #99	; 0x63
 8008fa6:	4611      	mov	r1, r2
 8008fa8:	4618      	mov	r0, r3
 8008faa:	f000 fb81 	bl	80096b0 <AT_ParseNumber>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	b29a      	uxth	r2, r3
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	815a      	strh	r2, [r3, #10]
            len += cnt + 2;
 8008fb6:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 8008fba:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008fbe:	4413      	add	r3, r2
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	3302      	adds	r3, #2
 8008fc4:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
            // start of file content
            param->ptr = &str[len];
 8008fc8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008fca:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008fce:	441a      	add	r2, r3
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	60da      	str	r2, [r3, #12]
            // wait until data transferred
            ptr = &str[len + param->cnflength + 2];
 8008fd4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008fd6:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8008fda:	6879      	ldr	r1, [r7, #4]
 8008fdc:	8949      	ldrh	r1, [r1, #10]
 8008fde:	440b      	add	r3, r1
 8008fe0:	3302      	adds	r3, #2
 8008fe2:	4413      	add	r3, r2
 8008fe4:	66bb      	str	r3, [r7, #104]	; 0x68

            tick = _GetTickMS();
 8008fe6:	f001 fb53 	bl	800a690 <_GetTickMS>
 8008fea:	6678      	str	r0, [r7, #100]	; 0x64
            while (strncmp(ptr, SIMCOM_RSP_OK, strlen(SIMCOM_RSP_OK)) != 0) {
 8008fec:	e00f      	b.n	800900e <AT_FtpDownload+0x126>
                if (_GetTickMS() - tick > (5 * 1000)) {
 8008fee:	f001 fb4f 	bl	800a690 <_GetTickMS>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ff6:	1ad3      	subs	r3, r2, r3
 8008ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d903      	bls.n	8009008 <AT_FtpDownload+0x120>
                    p = SIM_RESULT_ERROR;
 8009000:	2300      	movs	r3, #0
 8009002:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
                    break;
 8009006:	e00a      	b.n	800901e <AT_FtpDownload+0x136>
                };
                _DelayMS(1);
 8009008:	2001      	movs	r0, #1
 800900a:	f001 fb36 	bl	800a67a <_DelayMS>
            while (strncmp(ptr, SIMCOM_RSP_OK, strlen(SIMCOM_RSP_OK)) != 0) {
 800900e:	2203      	movs	r2, #3
 8009010:	490b      	ldr	r1, [pc, #44]	; (8009040 <AT_FtpDownload+0x158>)
 8009012:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8009014:	f001 fbfe 	bl	800a814 <strncmp>
 8009018:	4603      	mov	r3, r0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d1e7      	bne.n	8008fee <AT_FtpDownload+0x106>
            };
        }
    }
    Simcom_Unlock();
 800901e:	f000 fed5 	bl	8009dcc <Simcom_Unlock>

    return p;
 8009022:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8009026:	4618      	mov	r0, r3
 8009028:	3770      	adds	r7, #112	; 0x70
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
 800902e:	bf00      	nop
 8009030:	0800b5d8 	.word	0x0800b5d8
 8009034:	0800b5e8 	.word	0x0800b5e8
 8009038:	0800b5fc 	.word	0x0800b5fc
 800903c:	00015f90 	.word	0x00015f90
 8009040:	0800b608 	.word	0x0800b608

08009044 <AT_FtpCurrentState>:

SIMCOM_RESULT AT_FtpCurrentState(AT_FTP_STATE *state) {
 8009044:	b580      	push	{r7, lr}
 8009046:	b082      	sub	sp, #8
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
    return AT_SingleInteger("FTPSTATE", ATR, (int32_t*) state, 1);
 800904c:	2301      	movs	r3, #1
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	2101      	movs	r1, #1
 8009052:	4804      	ldr	r0, [pc, #16]	; (8009064 <AT_FtpCurrentState+0x20>)
 8009054:	f000 fa1c 	bl	8009490 <AT_SingleInteger>
 8009058:	4603      	mov	r3, r0
}
 800905a:	4618      	mov	r0, r3
 800905c:	3708      	adds	r7, #8
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}
 8009062:	bf00      	nop
 8009064:	0800b60c 	.word	0x0800b60c

08009068 <AT_BearerSettings>:

SIMCOM_RESULT AT_BearerSettings(AT_MODE mode, at_sapbr_t *param) {
 8009068:	b590      	push	{r4, r7, lr}
 800906a:	b0ab      	sub	sp, #172	; 0xac
 800906c:	af00      	add	r7, sp, #0
 800906e:	4603      	mov	r3, r0
 8009070:	6039      	str	r1, [r7, #0]
 8009072:	71fb      	strb	r3, [r7, #7]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8009074:	2300      	movs	r3, #0
 8009076:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    uint8_t cnt, len = 0;
 800907a:	2300      	movs	r3, #0
 800907c:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
    char *str = NULL, cmd[80];
 8009080:	2300      	movs	r3, #0
 8009082:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    // Copy by value
    at_sapbr_t tmp = *param;
 8009086:	683a      	ldr	r2, [r7, #0]
 8009088:	f107 030c 	add.w	r3, r7, #12
 800908c:	4611      	mov	r1, r2
 800908e:	2244      	movs	r2, #68	; 0x44
 8009090:	4618      	mov	r0, r3
 8009092:	f001 fb8c 	bl	800a7ae <memcpy>

    Simcom_Lock();
 8009096:	f000 fe92 	bl	8009dbe <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+SAPBR=%d,1\r", SAPBR_BEARER_QUERY);
 800909a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800909e:	2202      	movs	r2, #2
 80090a0:	4990      	ldr	r1, [pc, #576]	; (80092e4 <AT_BearerSettings+0x27c>)
 80090a2:	4618      	mov	r0, r3
 80090a4:	f001 fb96 	bl	800a7d4 <siprintf>
    p = AT_CmdRead(cmd, 500, "+SAPBR: ", &str);
 80090a8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80090ac:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80090b0:	4a8d      	ldr	r2, [pc, #564]	; (80092e8 <AT_BearerSettings+0x280>)
 80090b2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80090b6:	f000 fa79 	bl	80095ac <AT_CmdRead>
 80090ba:	4603      	mov	r3, r0
 80090bc:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    if (p > 0) {
 80090c0:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f340 8105 	ble.w	80092d4 <AT_BearerSettings+0x26c>
        tmp.cmd_type = AT_ParseNumber(&str[len], &cnt);
 80090ca:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80090ce:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 80090d2:	4413      	add	r3, r2
 80090d4:	f107 02a5 	add.w	r2, r7, #165	; 0xa5
 80090d8:	4611      	mov	r1, r2
 80090da:	4618      	mov	r0, r3
 80090dc:	f000 fae8 	bl	80096b0 <AT_ParseNumber>
 80090e0:	4603      	mov	r3, r0
 80090e2:	60fb      	str	r3, [r7, #12]
        len += cnt + 1;
 80090e4:	f897 20a5 	ldrb.w	r2, [r7, #165]	; 0xa5
 80090e8:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 80090ec:	4413      	add	r3, r2
 80090ee:	b2db      	uxtb	r3, r3
 80090f0:	3301      	adds	r3, #1
 80090f2:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
        tmp.status = AT_ParseNumber(&str[len], &cnt);
 80090f6:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80090fa:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 80090fe:	4413      	add	r3, r2
 8009100:	f107 02a5 	add.w	r2, r7, #165	; 0xa5
 8009104:	4611      	mov	r1, r2
 8009106:	4618      	mov	r0, r3
 8009108:	f000 fad2 	bl	80096b0 <AT_ParseNumber>
 800910c:	4603      	mov	r3, r0
 800910e:	613b      	str	r3, [r7, #16]

        // Read parameters
        p = AT_CmdRead("AT+SAPBR=4,1\r", 500, "+SAPBR:", &str);
 8009110:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8009114:	4a75      	ldr	r2, [pc, #468]	; (80092ec <AT_BearerSettings+0x284>)
 8009116:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800911a:	4875      	ldr	r0, [pc, #468]	; (80092f0 <AT_BearerSettings+0x288>)
 800911c:	f000 fa46 	bl	80095ac <AT_CmdRead>
 8009120:	4603      	mov	r3, r0
 8009122:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        if (p > 0) {
 8009126:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800912a:	2b00      	cmp	r3, #0
 800912c:	dd38      	ble.n	80091a0 <AT_BearerSettings+0x138>
            if (AT_FindInBuffer("APN: ", &str)) {
 800912e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8009132:	4619      	mov	r1, r3
 8009134:	486f      	ldr	r0, [pc, #444]	; (80092f4 <AT_BearerSettings+0x28c>)
 8009136:	f000 f987 	bl	8009448 <AT_FindInBuffer>
 800913a:	4603      	mov	r3, r0
 800913c:	2b00      	cmp	r3, #0
 800913e:	d009      	beq.n	8009154 <AT_BearerSettings+0xec>
                AT_ParseText(&str[0], NULL, tmp.con.apn, sizeof(tmp.con.apn));
 8009140:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8009144:	f107 030c 	add.w	r3, r7, #12
 8009148:	f103 0208 	add.w	r2, r3, #8
 800914c:	2314      	movs	r3, #20
 800914e:	2100      	movs	r1, #0
 8009150:	f000 fa64 	bl	800961c <AT_ParseText>
            }
            if (AT_FindInBuffer("USER: ", &str)) {
 8009154:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8009158:	4619      	mov	r1, r3
 800915a:	4867      	ldr	r0, [pc, #412]	; (80092f8 <AT_BearerSettings+0x290>)
 800915c:	f000 f974 	bl	8009448 <AT_FindInBuffer>
 8009160:	4603      	mov	r3, r0
 8009162:	2b00      	cmp	r3, #0
 8009164:	d009      	beq.n	800917a <AT_BearerSettings+0x112>
                AT_ParseText(&str[0], NULL, tmp.con.username, sizeof(tmp.con.username));
 8009166:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800916a:	f107 030c 	add.w	r3, r7, #12
 800916e:	f103 021c 	add.w	r2, r3, #28
 8009172:	2314      	movs	r3, #20
 8009174:	2100      	movs	r1, #0
 8009176:	f000 fa51 	bl	800961c <AT_ParseText>
            }
            if (AT_FindInBuffer("PWD: ", &str)) {
 800917a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800917e:	4619      	mov	r1, r3
 8009180:	485e      	ldr	r0, [pc, #376]	; (80092fc <AT_BearerSettings+0x294>)
 8009182:	f000 f961 	bl	8009448 <AT_FindInBuffer>
 8009186:	4603      	mov	r3, r0
 8009188:	2b00      	cmp	r3, #0
 800918a:	d009      	beq.n	80091a0 <AT_BearerSettings+0x138>
                AT_ParseText(&str[0], NULL, tmp.con.password, sizeof(tmp.con.password));
 800918c:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8009190:	f107 030c 	add.w	r3, r7, #12
 8009194:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009198:	2314      	movs	r3, #20
 800919a:	2100      	movs	r1, #0
 800919c:	f000 fa3e 	bl	800961c <AT_ParseText>
            }
        }

        // Write
        if (mode == ATW) {
 80091a0:	79fb      	ldrb	r3, [r7, #7]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	f040 808e 	bne.w	80092c4 <AT_BearerSettings+0x25c>
            if (memcmp(tmp.con.apn, param->con.apn, strlen(param->con.apn)) != 0) {
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	f103 0408 	add.w	r4, r3, #8
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	3308      	adds	r3, #8
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7f7 f83e 	bl	8000234 <strlen>
 80091b8:	4602      	mov	r2, r0
 80091ba:	f107 030c 	add.w	r3, r7, #12
 80091be:	3308      	adds	r3, #8
 80091c0:	4621      	mov	r1, r4
 80091c2:	4618      	mov	r0, r3
 80091c4:	f001 fae4 	bl	800a790 <memcmp>
 80091c8:	4603      	mov	r3, r0
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d013      	beq.n	80091f6 <AT_BearerSettings+0x18e>
                sprintf(cmd, "AT+SAPBR=3,1,\"APN\",\"%s\"\r", param->con.apn);
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	f103 0208 	add.w	r2, r3, #8
 80091d4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80091d8:	4949      	ldr	r1, [pc, #292]	; (8009300 <AT_BearerSettings+0x298>)
 80091da:	4618      	mov	r0, r3
 80091dc:	f001 fafa 	bl	800a7d4 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 80091e0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80091e4:	2200      	movs	r2, #0
 80091e6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80091ea:	4618      	mov	r0, r3
 80091ec:	f000 f9c0 	bl	8009570 <AT_CmdWrite>
 80091f0:	4603      	mov	r3, r0
 80091f2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
            }
            if (memcmp(tmp.con.apn, param->con.username, strlen(param->con.username)) != 0) {
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	f103 041c 	add.w	r4, r3, #28
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	331c      	adds	r3, #28
 8009200:	4618      	mov	r0, r3
 8009202:	f7f7 f817 	bl	8000234 <strlen>
 8009206:	4602      	mov	r2, r0
 8009208:	f107 030c 	add.w	r3, r7, #12
 800920c:	3308      	adds	r3, #8
 800920e:	4621      	mov	r1, r4
 8009210:	4618      	mov	r0, r3
 8009212:	f001 fabd 	bl	800a790 <memcmp>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d013      	beq.n	8009244 <AT_BearerSettings+0x1dc>
                sprintf(cmd, "AT+SAPBR=3,1,\"USER\",\"%s\"\r", param->con.username);
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	f103 021c 	add.w	r2, r3, #28
 8009222:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009226:	4937      	ldr	r1, [pc, #220]	; (8009304 <AT_BearerSettings+0x29c>)
 8009228:	4618      	mov	r0, r3
 800922a:	f001 fad3 	bl	800a7d4 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 800922e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009232:	2200      	movs	r2, #0
 8009234:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8009238:	4618      	mov	r0, r3
 800923a:	f000 f999 	bl	8009570 <AT_CmdWrite>
 800923e:	4603      	mov	r3, r0
 8009240:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
            }
            if (memcmp(tmp.con.apn, param->con.password, strlen(param->con.password)) != 0) {
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	f103 0430 	add.w	r4, r3, #48	; 0x30
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	3330      	adds	r3, #48	; 0x30
 800924e:	4618      	mov	r0, r3
 8009250:	f7f6 fff0 	bl	8000234 <strlen>
 8009254:	4602      	mov	r2, r0
 8009256:	f107 030c 	add.w	r3, r7, #12
 800925a:	3308      	adds	r3, #8
 800925c:	4621      	mov	r1, r4
 800925e:	4618      	mov	r0, r3
 8009260:	f001 fa96 	bl	800a790 <memcmp>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d013      	beq.n	8009292 <AT_BearerSettings+0x22a>
                sprintf(cmd, "AT+SAPBR=3,1,\"PWD\",\"%s\"\r", param->con.password);
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009270:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009274:	4924      	ldr	r1, [pc, #144]	; (8009308 <AT_BearerSettings+0x2a0>)
 8009276:	4618      	mov	r0, r3
 8009278:	f001 faac 	bl	800a7d4 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 800927c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009280:	2200      	movs	r2, #0
 8009282:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8009286:	4618      	mov	r0, r3
 8009288:	f000 f972 	bl	8009570 <AT_CmdWrite>
 800928c:	4603      	mov	r3, r0
 800928e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
            }

            // open or close
            if (tmp.status != param->status) {
 8009292:	693a      	ldr	r2, [r7, #16]
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	429a      	cmp	r2, r3
 800929a:	d01b      	beq.n	80092d4 <AT_BearerSettings+0x26c>
                sprintf(cmd, "AT+SAPBR=%d,1\r", param->cmd_type);
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80092a4:	490f      	ldr	r1, [pc, #60]	; (80092e4 <AT_BearerSettings+0x27c>)
 80092a6:	4618      	mov	r0, r3
 80092a8:	f001 fa94 	bl	800a7d4 <siprintf>
                p = AT_CmdWrite(cmd, 60000, NULL);
 80092ac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80092b0:	2200      	movs	r2, #0
 80092b2:	f64e 2160 	movw	r1, #60000	; 0xea60
 80092b6:	4618      	mov	r0, r3
 80092b8:	f000 f95a 	bl	8009570 <AT_CmdWrite>
 80092bc:	4603      	mov	r3, r0
 80092be:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80092c2:	e007      	b.n	80092d4 <AT_BearerSettings+0x26c>
            }
        } else {
            *param = tmp;
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	4618      	mov	r0, r3
 80092c8:	f107 030c 	add.w	r3, r7, #12
 80092cc:	2244      	movs	r2, #68	; 0x44
 80092ce:	4619      	mov	r1, r3
 80092d0:	f001 fa6d 	bl	800a7ae <memcpy>
        }
    }
    Simcom_Unlock();
 80092d4:	f000 fd7a 	bl	8009dcc <Simcom_Unlock>

    return p;
 80092d8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
}
 80092dc:	4618      	mov	r0, r3
 80092de:	37ac      	adds	r7, #172	; 0xac
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd90      	pop	{r4, r7, pc}
 80092e4:	0800b618 	.word	0x0800b618
 80092e8:	0800b628 	.word	0x0800b628
 80092ec:	0800b634 	.word	0x0800b634
 80092f0:	0800b63c 	.word	0x0800b63c
 80092f4:	0800b64c 	.word	0x0800b64c
 80092f8:	0800b654 	.word	0x0800b654
 80092fc:	0800b65c 	.word	0x0800b65c
 8009300:	0800b664 	.word	0x0800b664
 8009304:	0800b680 	.word	0x0800b680
 8009308:	0800b69c 	.word	0x0800b69c

0800930c <AT_SingleString>:
#endif

/* Private functions implementation --------------------------------------------*/
#if (BOOTLOADER)
static SIMCOM_RESULT AT_SingleString(char command[20], AT_MODE mode, char *string, uint8_t size, uint8_t executor) {
 800930c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800930e:	b093      	sub	sp, #76	; 0x4c
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	607a      	str	r2, [r7, #4]
 8009316:	461a      	mov	r2, r3
 8009318:	460b      	mov	r3, r1
 800931a:	72fb      	strb	r3, [r7, #11]
 800931c:	4613      	mov	r3, r2
 800931e:	72bb      	strb	r3, [r7, #10]
 8009320:	466b      	mov	r3, sp
 8009322:	461e      	mov	r6, r3
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 8009324:	2300      	movs	r3, #0
 8009326:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    char *str = NULL, cmd[20], res[20], tmp[size];
 800932a:	2300      	movs	r3, #0
 800932c:	63bb      	str	r3, [r7, #56]	; 0x38
 800932e:	7abd      	ldrb	r5, [r7, #10]
 8009330:	462b      	mov	r3, r5
 8009332:	3b01      	subs	r3, #1
 8009334:	643b      	str	r3, [r7, #64]	; 0x40
 8009336:	b2e9      	uxtb	r1, r5
 8009338:	f04f 0200 	mov.w	r2, #0
 800933c:	f04f 0300 	mov.w	r3, #0
 8009340:	f04f 0400 	mov.w	r4, #0
 8009344:	00d4      	lsls	r4, r2, #3
 8009346:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800934a:	00cb      	lsls	r3, r1, #3
 800934c:	b2e9      	uxtb	r1, r5
 800934e:	f04f 0200 	mov.w	r2, #0
 8009352:	f04f 0300 	mov.w	r3, #0
 8009356:	f04f 0400 	mov.w	r4, #0
 800935a:	00d4      	lsls	r4, r2, #3
 800935c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8009360:	00cb      	lsls	r3, r1, #3
 8009362:	462b      	mov	r3, r5
 8009364:	3307      	adds	r3, #7
 8009366:	08db      	lsrs	r3, r3, #3
 8009368:	00db      	lsls	r3, r3, #3
 800936a:	ebad 0d03 	sub.w	sp, sp, r3
 800936e:	466b      	mov	r3, sp
 8009370:	3300      	adds	r3, #0
 8009372:	63fb      	str	r3, [r7, #60]	; 0x3c

    // Copy by vale
    memcpy(tmp, string, size);
 8009374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009376:	7aba      	ldrb	r2, [r7, #10]
 8009378:	6879      	ldr	r1, [r7, #4]
 800937a:	4618      	mov	r0, r3
 800937c:	f001 fa17 	bl	800a7ae <memcpy>

    Simcom_Lock();
 8009380:	f000 fd1d 	bl	8009dbe <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s%s", command, executor ? "\r" : "?\r");
 8009384:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8009388:	2b00      	cmp	r3, #0
 800938a:	d001      	beq.n	8009390 <AT_SingleString+0x84>
 800938c:	4b29      	ldr	r3, [pc, #164]	; (8009434 <AT_SingleString+0x128>)
 800938e:	e000      	b.n	8009392 <AT_SingleString+0x86>
 8009390:	4b29      	ldr	r3, [pc, #164]	; (8009438 <AT_SingleString+0x12c>)
 8009392:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009396:	68fa      	ldr	r2, [r7, #12]
 8009398:	4928      	ldr	r1, [pc, #160]	; (800943c <AT_SingleString+0x130>)
 800939a:	f001 fa1b 	bl	800a7d4 <siprintf>
    sprintf(res, "+%s: ", command);
 800939e:	f107 0310 	add.w	r3, r7, #16
 80093a2:	68fa      	ldr	r2, [r7, #12]
 80093a4:	4926      	ldr	r1, [pc, #152]	; (8009440 <AT_SingleString+0x134>)
 80093a6:	4618      	mov	r0, r3
 80093a8:	f001 fa14 	bl	800a7d4 <siprintf>
    p = AT_CmdRead(cmd, 1000, res, &str);
 80093ac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80093b0:	f107 0210 	add.w	r2, r7, #16
 80093b4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80093b8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80093bc:	f000 f8f6 	bl	80095ac <AT_CmdRead>
 80093c0:	4603      	mov	r3, r0
 80093c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (p > 0) {
 80093c6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	dd29      	ble.n	8009422 <AT_SingleString+0x116>
        AT_ParseText(&str[0], NULL, tmp, sizeof(tmp));
 80093ce:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80093d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80093d2:	462b      	mov	r3, r5
 80093d4:	2100      	movs	r1, #0
 80093d6:	f000 f921 	bl	800961c <AT_ParseText>

        // Write
        if (mode == ATW) {
 80093da:	7afb      	ldrb	r3, [r7, #11]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d11a      	bne.n	8009416 <AT_SingleString+0x10a>
            if (strcmp(tmp, string) != 0) {
 80093e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093e2:	6879      	ldr	r1, [r7, #4]
 80093e4:	4618      	mov	r0, r3
 80093e6:	f7f6 ff1b 	bl	8000220 <strcmp>
 80093ea:	4603      	mov	r3, r0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d018      	beq.n	8009422 <AT_SingleString+0x116>
                sprintf(cmd, "AT+%s=\"%s\"\r", command, string);
 80093f0:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	68fa      	ldr	r2, [r7, #12]
 80093f8:	4912      	ldr	r1, [pc, #72]	; (8009444 <AT_SingleString+0x138>)
 80093fa:	f001 f9eb 	bl	800a7d4 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 80093fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009402:	2200      	movs	r2, #0
 8009404:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8009408:	4618      	mov	r0, r3
 800940a:	f000 f8b1 	bl	8009570 <AT_CmdWrite>
 800940e:	4603      	mov	r3, r0
 8009410:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009414:	e005      	b.n	8009422 <AT_SingleString+0x116>
            }
        } else {
            memcpy(string, tmp, size);
 8009416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009418:	7aba      	ldrb	r2, [r7, #10]
 800941a:	4619      	mov	r1, r3
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f001 f9c6 	bl	800a7ae <memcpy>
        }
    }
    Simcom_Unlock();
 8009422:	f000 fcd3 	bl	8009dcc <Simcom_Unlock>

    return p;
 8009426:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800942a:	46b5      	mov	sp, r6
}
 800942c:	4618      	mov	r0, r3
 800942e:	374c      	adds	r7, #76	; 0x4c
 8009430:	46bd      	mov	sp, r7
 8009432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009434:	0800b6b8 	.word	0x0800b6b8
 8009438:	0800b6bc 	.word	0x0800b6bc
 800943c:	0800b6c0 	.word	0x0800b6c0
 8009440:	0800b560 	.word	0x0800b560
 8009444:	0800b6c8 	.word	0x0800b6c8

08009448 <AT_FindInBuffer>:

static uint8_t AT_FindInBuffer(char *prefix, char **str) {
 8009448:	b590      	push	{r4, r7, lr}
 800944a:	b083      	sub	sp, #12
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
    *str = Simcom_Response(prefix);
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 fcc2 	bl	8009ddc <Simcom_Response>
 8009458:	4602      	mov	r2, r0
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	601a      	str	r2, [r3, #0]

    if (*str != NULL) {
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d008      	beq.n	8009478 <AT_FindInBuffer+0x30>
        *str += strlen(prefix);
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	681c      	ldr	r4, [r3, #0]
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f7f6 fee2 	bl	8000234 <strlen>
 8009470:	4603      	mov	r3, r0
 8009472:	18e2      	adds	r2, r4, r3
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	601a      	str	r2, [r3, #0]
    }

    return *str != NULL;
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	2b00      	cmp	r3, #0
 800947e:	bf14      	ite	ne
 8009480:	2301      	movne	r3, #1
 8009482:	2300      	moveq	r3, #0
 8009484:	b2db      	uxtb	r3, r3
}
 8009486:	4618      	mov	r0, r3
 8009488:	370c      	adds	r7, #12
 800948a:	46bd      	mov	sp, r7
 800948c:	bd90      	pop	{r4, r7, pc}
	...

08009490 <AT_SingleInteger>:
#endif

static SIMCOM_RESULT AT_SingleInteger(char command[20], AT_MODE mode, int32_t *value, uint8_t executor) {
 8009490:	b580      	push	{r7, lr}
 8009492:	b092      	sub	sp, #72	; 0x48
 8009494:	af00      	add	r7, sp, #0
 8009496:	60f8      	str	r0, [r7, #12]
 8009498:	607a      	str	r2, [r7, #4]
 800949a:	461a      	mov	r2, r3
 800949c:	460b      	mov	r3, r1
 800949e:	72fb      	strb	r3, [r7, #11]
 80094a0:	4613      	mov	r3, r2
 80094a2:	72bb      	strb	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 80094a4:	2300      	movs	r3, #0
 80094a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    char *str = NULL, cmd[20], res[20];
 80094aa:	2300      	movs	r3, #0
 80094ac:	63fb      	str	r3, [r7, #60]	; 0x3c

    // Copy by vale
    int32_t tmp = *value;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	643b      	str	r3, [r7, #64]	; 0x40

    Simcom_Lock();
 80094b4:	f000 fc83 	bl	8009dbe <Simcom_Lock>
    // Read
    sprintf(cmd, "AT+%s%s", command, executor ? "\r" : "?\r");
 80094b8:	7abb      	ldrb	r3, [r7, #10]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d001      	beq.n	80094c2 <AT_SingleInteger+0x32>
 80094be:	4b27      	ldr	r3, [pc, #156]	; (800955c <AT_SingleInteger+0xcc>)
 80094c0:	e000      	b.n	80094c4 <AT_SingleInteger+0x34>
 80094c2:	4b27      	ldr	r3, [pc, #156]	; (8009560 <AT_SingleInteger+0xd0>)
 80094c4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	4926      	ldr	r1, [pc, #152]	; (8009564 <AT_SingleInteger+0xd4>)
 80094cc:	f001 f982 	bl	800a7d4 <siprintf>
    sprintf(res, "+%s: ", command);
 80094d0:	f107 0314 	add.w	r3, r7, #20
 80094d4:	68fa      	ldr	r2, [r7, #12]
 80094d6:	4924      	ldr	r1, [pc, #144]	; (8009568 <AT_SingleInteger+0xd8>)
 80094d8:	4618      	mov	r0, r3
 80094da:	f001 f97b 	bl	800a7d4 <siprintf>
    p = AT_CmdRead(cmd, 1000, res, &str);
 80094de:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80094e2:	f107 0214 	add.w	r2, r7, #20
 80094e6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80094ea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80094ee:	f000 f85d 	bl	80095ac <AT_CmdRead>
 80094f2:	4603      	mov	r3, r0
 80094f4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (p > 0) {
 80094f8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	dd24      	ble.n	800954a <AT_SingleInteger+0xba>
        tmp = AT_ParseNumber(&str[0], NULL);
 8009500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009502:	2100      	movs	r1, #0
 8009504:	4618      	mov	r0, r3
 8009506:	f000 f8d3 	bl	80096b0 <AT_ParseNumber>
 800950a:	6438      	str	r0, [r7, #64]	; 0x40

        // Write
        if (mode == ATW) {
 800950c:	7afb      	ldrb	r3, [r7, #11]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d118      	bne.n	8009544 <AT_SingleInteger+0xb4>
            if (tmp != *value) {
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009518:	429a      	cmp	r2, r3
 800951a:	d016      	beq.n	800954a <AT_SingleInteger+0xba>
                sprintf(cmd, "AT+%s=%d\r", command, (int) *value);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8009524:	68fa      	ldr	r2, [r7, #12]
 8009526:	4911      	ldr	r1, [pc, #68]	; (800956c <AT_SingleInteger+0xdc>)
 8009528:	f001 f954 	bl	800a7d4 <siprintf>
                p = AT_CmdWrite(cmd, 500, NULL);
 800952c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009530:	2200      	movs	r2, #0
 8009532:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8009536:	4618      	mov	r0, r3
 8009538:	f000 f81a 	bl	8009570 <AT_CmdWrite>
 800953c:	4603      	mov	r3, r0
 800953e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009542:	e002      	b.n	800954a <AT_SingleInteger+0xba>
            }
        } else {
            *value = tmp;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009548:	601a      	str	r2, [r3, #0]
        }
    }
    Simcom_Unlock();
 800954a:	f000 fc3f 	bl	8009dcc <Simcom_Unlock>

    return p;
 800954e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8009552:	4618      	mov	r0, r3
 8009554:	3748      	adds	r7, #72	; 0x48
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
 800955a:	bf00      	nop
 800955c:	0800b6b8 	.word	0x0800b6b8
 8009560:	0800b6bc 	.word	0x0800b6bc
 8009564:	0800b6c0 	.word	0x0800b6c0
 8009568:	0800b560 	.word	0x0800b560
 800956c:	0800b568 	.word	0x0800b568

08009570 <AT_CmdWrite>:

static SIMCOM_RESULT AT_CmdWrite(char *cmd, uint32_t ms, char *res) {
 8009570:	b580      	push	{r7, lr}
 8009572:	b086      	sub	sp, #24
 8009574:	af00      	add	r7, sp, #0
 8009576:	60f8      	str	r0, [r7, #12]
 8009578:	60b9      	str	r1, [r7, #8]
 800957a:	607a      	str	r2, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800957c:	2300      	movs	r3, #0
 800957e:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 8009580:	4b09      	ldr	r3, [pc, #36]	; (80095a8 <AT_CmdWrite+0x38>)
 8009582:	f993 3000 	ldrsb.w	r3, [r3]
 8009586:	2b00      	cmp	r3, #0
 8009588:	db07      	blt.n	800959a <AT_CmdWrite+0x2a>
        p = Simcom_Command(cmd, res, ms, 0);
 800958a:	2300      	movs	r3, #0
 800958c:	68ba      	ldr	r2, [r7, #8]
 800958e:	6879      	ldr	r1, [r7, #4]
 8009590:	68f8      	ldr	r0, [r7, #12]
 8009592:	f000 febd 	bl	800a310 <Simcom_Command>
 8009596:	4603      	mov	r3, r0
 8009598:	75fb      	strb	r3, [r7, #23]
    }

    return p;
 800959a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800959e:	4618      	mov	r0, r3
 80095a0:	3718      	adds	r7, #24
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}
 80095a6:	bf00      	nop
 80095a8:	20000010 	.word	0x20000010

080095ac <AT_CmdRead>:

static SIMCOM_RESULT AT_CmdRead(char *cmd, uint32_t ms, char *prefix, char **str) {
 80095ac:	b590      	push	{r4, r7, lr}
 80095ae:	b087      	sub	sp, #28
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	60f8      	str	r0, [r7, #12]
 80095b4:	60b9      	str	r1, [r7, #8]
 80095b6:	607a      	str	r2, [r7, #4]
 80095b8:	603b      	str	r3, [r7, #0]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 80095ba:	2300      	movs	r3, #0
 80095bc:	75fb      	strb	r3, [r7, #23]

    if (SIM.state >= SIM_STATE_READY) {
 80095be:	4b16      	ldr	r3, [pc, #88]	; (8009618 <AT_CmdRead+0x6c>)
 80095c0:	f993 3000 	ldrsb.w	r3, [r3]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	db20      	blt.n	800960a <AT_CmdRead+0x5e>
        p = Simcom_Command(cmd, prefix, ms, 0);
 80095c8:	2300      	movs	r3, #0
 80095ca:	68ba      	ldr	r2, [r7, #8]
 80095cc:	6879      	ldr	r1, [r7, #4]
 80095ce:	68f8      	ldr	r0, [r7, #12]
 80095d0:	f000 fe9e 	bl	800a310 <Simcom_Command>
 80095d4:	4603      	mov	r3, r0
 80095d6:	75fb      	strb	r3, [r7, #23]

        if (p > 0) {
 80095d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	dd14      	ble.n	800960a <AT_CmdRead+0x5e>
            *str = Simcom_Response(prefix);
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f000 fbfb 	bl	8009ddc <Simcom_Response>
 80095e6:	4602      	mov	r2, r0
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	601a      	str	r2, [r3, #0]

            if (*str != NULL) {
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d00a      	beq.n	800960a <AT_CmdRead+0x5e>
                *str += strlen(prefix);
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	681c      	ldr	r4, [r3, #0]
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f7f6 fe1b 	bl	8000234 <strlen>
 80095fe:	4603      	mov	r3, r0
 8009600:	18e2      	adds	r2, r4, r3
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	601a      	str	r2, [r3, #0]

                p = SIM_RESULT_OK;
 8009606:	2301      	movs	r3, #1
 8009608:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return p;
 800960a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800960e:	4618      	mov	r0, r3
 8009610:	371c      	adds	r7, #28
 8009612:	46bd      	mov	sp, r7
 8009614:	bd90      	pop	{r4, r7, pc}
 8009616:	bf00      	nop
 8009618:	20000010 	.word	0x20000010

0800961c <AT_ParseText>:

static void AT_ParseText(const char *ptr, uint8_t *cnt, char *text, uint8_t size) {
 800961c:	b480      	push	{r7}
 800961e:	b087      	sub	sp, #28
 8009620:	af00      	add	r7, sp, #0
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	607a      	str	r2, [r7, #4]
 8009628:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 800962a:	2300      	movs	r3, #0
 800962c:	75fb      	strb	r3, [r7, #23]

    // check for double quote start
    if (*ptr == '"') {
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	2b22      	cmp	r3, #34	; 0x22
 8009634:	d119      	bne.n	800966a <AT_ParseText+0x4e>
        ptr++;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	3301      	adds	r3, #1
 800963a:	60fb      	str	r3, [r7, #12]
        i++;
 800963c:	7dfb      	ldrb	r3, [r7, #23]
 800963e:	3301      	adds	r3, #1
 8009640:	75fb      	strb	r3, [r7, #23]
    }
    // Parse text
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 8009642:	e012      	b.n	800966a <AT_ParseText+0x4e>
        *text = *ptr;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	781a      	ldrb	r2, [r3, #0]
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	701a      	strb	r2, [r3, #0]

        // increment
        text++;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	3301      	adds	r3, #1
 8009650:	607b      	str	r3, [r7, #4]
        ptr++;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	3301      	adds	r3, #1
 8009656:	60fb      	str	r3, [r7, #12]
        i++;
 8009658:	7dfb      	ldrb	r3, [r7, #23]
 800965a:	3301      	adds	r3, #1
 800965c:	75fb      	strb	r3, [r7, #23]
        size--;
 800965e:	78fb      	ldrb	r3, [r7, #3]
 8009660:	3b01      	subs	r3, #1
 8009662:	70fb      	strb	r3, [r7, #3]

        // handle overflow
        if (size <= 1) {
 8009664:	78fb      	ldrb	r3, [r7, #3]
 8009666:	2b01      	cmp	r3, #1
 8009668:	d90c      	bls.n	8009684 <AT_ParseText+0x68>
    while (*ptr != '"' && *ptr != '\r' && *ptr != '\n') {
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	781b      	ldrb	r3, [r3, #0]
 800966e:	2b22      	cmp	r3, #34	; 0x22
 8009670:	d009      	beq.n	8009686 <AT_ParseText+0x6a>
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	2b0d      	cmp	r3, #13
 8009678:	d005      	beq.n	8009686 <AT_ParseText+0x6a>
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	2b0a      	cmp	r3, #10
 8009680:	d1e0      	bne.n	8009644 <AT_ParseText+0x28>
 8009682:	e000      	b.n	8009686 <AT_ParseText+0x6a>
            break;
 8009684:	bf00      	nop
        }
    }
    // end of parsing for : double-quote, tab, new-line
    *text = '\0';
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2200      	movs	r2, #0
 800968a:	701a      	strb	r2, [r3, #0]
    ptr++;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	3301      	adds	r3, #1
 8009690:	60fb      	str	r3, [r7, #12]
    i++;
 8009692:	7dfb      	ldrb	r3, [r7, #23]
 8009694:	3301      	adds	r3, #1
 8009696:	75fb      	strb	r3, [r7, #23]
    // Save number of characters used for number
    if (cnt != NULL) {
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d002      	beq.n	80096a4 <AT_ParseText+0x88>
        *cnt = i;
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	7dfa      	ldrb	r2, [r7, #23]
 80096a2:	701a      	strb	r2, [r3, #0]
    }
}
 80096a4:	bf00      	nop
 80096a6:	371c      	adds	r7, #28
 80096a8:	46bd      	mov	sp, r7
 80096aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ae:	4770      	bx	lr

080096b0 <AT_ParseNumber>:

static int32_t AT_ParseNumber(const char *ptr, uint8_t *cnt) {
 80096b0:	b480      	push	{r7}
 80096b2:	b085      	sub	sp, #20
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 80096ba:	2300      	movs	r3, #0
 80096bc:	73fb      	strb	r3, [r7, #15]
 80096be:	2300      	movs	r3, #0
 80096c0:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 80096c2:	2300      	movs	r3, #0
 80096c4:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') { /* Check for minus character */
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	781b      	ldrb	r3, [r3, #0]
 80096ca:	2b2d      	cmp	r3, #45	; 0x2d
 80096cc:	d119      	bne.n	8009702 <AT_ParseNumber+0x52>
        minus = 1;
 80096ce:	2301      	movs	r3, #1
 80096d0:	73fb      	strb	r3, [r7, #15]
        ptr++;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	3301      	adds	r3, #1
 80096d6:	607b      	str	r3, [r7, #4]
        i++;
 80096d8:	7bbb      	ldrb	r3, [r7, #14]
 80096da:	3301      	adds	r3, #1
 80096dc:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) { /* Parse number */
 80096de:	e010      	b.n	8009702 <AT_ParseNumber+0x52>
        sum = 10 * sum + CHARTONUM(*ptr);
 80096e0:	68ba      	ldr	r2, [r7, #8]
 80096e2:	4613      	mov	r3, r2
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	4413      	add	r3, r2
 80096e8:	005b      	lsls	r3, r3, #1
 80096ea:	461a      	mov	r2, r3
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	781b      	ldrb	r3, [r3, #0]
 80096f0:	3b30      	subs	r3, #48	; 0x30
 80096f2:	4413      	add	r3, r2
 80096f4:	60bb      	str	r3, [r7, #8]
        ptr++;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	3301      	adds	r3, #1
 80096fa:	607b      	str	r3, [r7, #4]
        i++;
 80096fc:	7bbb      	ldrb	r3, [r7, #14]
 80096fe:	3301      	adds	r3, #1
 8009700:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) { /* Parse number */
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	2b2f      	cmp	r3, #47	; 0x2f
 8009708:	d903      	bls.n	8009712 <AT_ParseNumber+0x62>
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	2b39      	cmp	r3, #57	; 0x39
 8009710:	d9e6      	bls.n	80096e0 <AT_ParseNumber+0x30>
    }
    if (cnt != NULL) { /* Save number of characters used for number */
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d002      	beq.n	800971e <AT_ParseNumber+0x6e>
        *cnt = i;
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	7bba      	ldrb	r2, [r7, #14]
 800971c:	701a      	strb	r2, [r3, #0]
    }
    if (minus) { /* Minus detected */
 800971e:	7bfb      	ldrb	r3, [r7, #15]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d002      	beq.n	800972a <AT_ParseNumber+0x7a>
        return 0 - sum;
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	425b      	negs	r3, r3
 8009728:	e000      	b.n	800972c <AT_ParseNumber+0x7c>
    }
    return sum; /* Return number */
 800972a:	68bb      	ldr	r3, [r7, #8]
}
 800972c:	4618      	mov	r0, r3
 800972e:	3714      	adds	r7, #20
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <CANBUS_Init>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void CANBUS_Init(void) {
 8009738:	b580      	push	{r7, lr}
 800973a:	af00      	add	r7, sp, #0
    /* Configure the CAN Filter */
    if (!CANBUS_Filter()) {
 800973c:	f000 f81a 	bl	8009774 <CANBUS_Filter>
 8009740:	4603      	mov	r3, r0
 8009742:	2b00      	cmp	r3, #0
 8009744:	d101      	bne.n	800974a <CANBUS_Init+0x12>
        /* Start Error */
        Error_Handler();
 8009746:	f7f8 fbc9 	bl	8001edc <Error_Handler>
    }

    /* Start the CAN peripheral */
    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800974a:	4809      	ldr	r0, [pc, #36]	; (8009770 <CANBUS_Init+0x38>)
 800974c:	f7f9 f910 	bl	8002970 <HAL_CAN_Start>
 8009750:	4603      	mov	r3, r0
 8009752:	2b00      	cmp	r3, #0
 8009754:	d001      	beq.n	800975a <CANBUS_Init+0x22>
        /* Start Error */
        Error_Handler();
 8009756:	f7f8 fbc1 	bl	8001edc <Error_Handler>
    }

    /* Activate CAN RX notification */
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 800975a:	2102      	movs	r1, #2
 800975c:	4804      	ldr	r0, [pc, #16]	; (8009770 <CANBUS_Init+0x38>)
 800975e:	f7f9 fa5d 	bl	8002c1c <HAL_CAN_ActivateNotification>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d001      	beq.n	800976c <CANBUS_Init+0x34>
        /* Notification Error */
        Error_Handler();
 8009768:	f7f8 fbb8 	bl	8001edc <Error_Handler>
    }
}
 800976c:	bf00      	nop
 800976e:	bd80      	pop	{r7, pc}
 8009770:	200003b0 	.word	0x200003b0

08009774 <CANBUS_Filter>:
    TxHeader->TransmitGlobalTime = DISABLE;
    TxHeader->StdId = StdId;
    TxHeader->DLC = DLC;
}

uint8_t CANBUS_Filter(void) {
 8009774:	b580      	push	{r7, lr}
 8009776:	b08a      	sub	sp, #40	; 0x28
 8009778:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef sFilterConfig;

    /* Configure the CAN Filter */
    sFilterConfig.FilterBank = 0;
 800977a:	2300      	movs	r3, #0
 800977c:	617b      	str	r3, [r7, #20]
    // set filter to mask mode (not id_list mode)
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800977e:	2300      	movs	r3, #0
 8009780:	61bb      	str	r3, [r7, #24]
    // set 32-bit scale configuration
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8009782:	2301      	movs	r3, #1
 8009784:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 8009786:	2300      	movs	r3, #0
 8009788:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 800978a:	2300      	movs	r3, #0
 800978c:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 800978e:	2300      	movs	r3, #0
 8009790:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8009792:	2300      	movs	r3, #0
 8009794:	60fb      	str	r3, [r7, #12]
    // assign filter to FIFO 0
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8009796:	2300      	movs	r3, #0
 8009798:	613b      	str	r3, [r7, #16]
    // activate filter
    sFilterConfig.FilterActivation = ENABLE;
 800979a:	2301      	movs	r3, #1
 800979c:	623b      	str	r3, [r7, #32]

    return (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) == HAL_OK);
 800979e:	463b      	mov	r3, r7
 80097a0:	4619      	mov	r1, r3
 80097a2:	4806      	ldr	r0, [pc, #24]	; (80097bc <CANBUS_Filter+0x48>)
 80097a4:	f7f8 fff8 	bl	8002798 <HAL_CAN_ConfigFilter>
 80097a8:	4603      	mov	r3, r0
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	bf0c      	ite	eq
 80097ae:	2301      	moveq	r3, #1
 80097b0:	2300      	movne	r3, #0
 80097b2:	b2db      	uxtb	r3, r3
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3728      	adds	r7, #40	; 0x28
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}
 80097bc:	200003b0 	.word	0x200003b0

080097c0 <CANBUS_Read>:
    LOG_Enter();
}
/*----------------------------------------------------------------------------
 read a message from CAN peripheral and release it
 *----------------------------------------------------------------------------*/
uint8_t CANBUS_Read(canbus_rx_t *rx) {
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    /* Get RX message */
    status = HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &(rx->header), rx->data.u8);
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	3320      	adds	r3, #32
 80097ce:	2100      	movs	r1, #0
 80097d0:	4807      	ldr	r0, [pc, #28]	; (80097f0 <CANBUS_Read+0x30>)
 80097d2:	f7f9 f911 	bl	80029f8 <HAL_CAN_GetRxMessage>
 80097d6:	4603      	mov	r3, r0
 80097d8:	73fb      	strb	r3, [r7, #15]

    //    if (status == HAL_OK) {
    //        CANBUS_RxDebugger();
    //    }

    return (status == HAL_OK);
 80097da:	7bfb      	ldrb	r3, [r7, #15]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	bf0c      	ite	eq
 80097e0:	2301      	moveq	r3, #1
 80097e2:	2300      	movne	r3, #0
 80097e4:	b2db      	uxtb	r3, r3
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3710      	adds	r7, #16
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	bf00      	nop
 80097f0:	200003b0 	.word	0x200003b0

080097f4 <HAL_CAN_RxFifo0MsgPendingCallback>:
        return CB.rx.header.StdId;
    }
    return _R(CB.rx.header.ExtId, 20);
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
    // read rx fifo
    if (CANBUS_Read(&(CB.rx))) {
 80097fc:	4803      	ldr	r0, [pc, #12]	; (800980c <HAL_CAN_RxFifo0MsgPendingCallback+0x18>)
 80097fe:	f7ff ffdf 	bl	80097c0 <CANBUS_Read>
        if (osKernelGetState() == osKernelRunning) {
            osThreadFlagsSet(CanRxTaskHandle, EVT_CAN_RX_IT);
        }
#endif
    }
}
 8009802:	bf00      	nop
 8009804:	3708      	adds	r7, #8
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	20000a20 	.word	0x20000a20

08009810 <CRC_Calculate8>:
/* Private functions declaration ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint32_t CRC_Calculate8(uint8_t *arr, uint32_t count, uint8_t swapped) {
 8009810:	b580      	push	{r7, lr}
 8009812:	b08a      	sub	sp, #40	; 0x28
 8009814:	af00      	add	r7, sp, #0
 8009816:	60f8      	str	r0, [r7, #12]
 8009818:	60b9      	str	r1, [r7, #8]
 800981a:	4613      	mov	r3, r2
 800981c:	71fb      	strb	r3, [r7, #7]
    uint32_t cnt, result, value = 0;
 800981e:	2300      	movs	r3, #0
 8009820:	61fb      	str	r3, [r7, #28]
    uint8_t index = 0, remaining[4] = { 0 };
 8009822:	2300      	movs	r3, #0
 8009824:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009828:	2300      	movs	r3, #0
 800982a:	617b      	str	r3, [r7, #20]

    lock();
 800982c:	f000 f85c 	bl	80098e8 <lock>

    /* Reset generator */
    __HAL_CRC_DR_RESET(&hcrc);
 8009830:	4b2c      	ldr	r3, [pc, #176]	; (80098e4 <CRC_Calculate8+0xd4>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	689a      	ldr	r2, [r3, #8]
 8009836:	4b2b      	ldr	r3, [pc, #172]	; (80098e4 <CRC_Calculate8+0xd4>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f042 0201 	orr.w	r2, r2, #1
 800983e:	609a      	str	r2, [r3, #8]

    /* Calculate number of 32-bit blocks */
    cnt = count >> 2;
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	089b      	lsrs	r3, r3, #2
 8009844:	627b      	str	r3, [r7, #36]	; 0x24

    /* Calculate */
    while (cnt--) {
 8009846:	e011      	b.n	800986c <CRC_Calculate8+0x5c>
        value = *(uint32_t*) arr;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	61fb      	str	r3, [r7, #28]
        /* Set new value */
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 800984e:	79fb      	ldrb	r3, [r7, #7]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d004      	beq.n	800985e <CRC_Calculate8+0x4e>
 8009854:	69f8      	ldr	r0, [r7, #28]
 8009856:	f000 ff4e 	bl	800a6f6 <_ByteSwap32>
 800985a:	4603      	mov	r3, r0
 800985c:	e000      	b.n	8009860 <CRC_Calculate8+0x50>
 800985e:	69fb      	ldr	r3, [r7, #28]
 8009860:	4a20      	ldr	r2, [pc, #128]	; (80098e4 <CRC_Calculate8+0xd4>)
 8009862:	6812      	ldr	r2, [r2, #0]
 8009864:	6013      	str	r3, [r2, #0]

        /* Increase by 4 */
        arr += 4;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	3304      	adds	r3, #4
 800986a:	60fb      	str	r3, [r7, #12]
    while (cnt--) {
 800986c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986e:	1e5a      	subs	r2, r3, #1
 8009870:	627a      	str	r2, [r7, #36]	; 0x24
 8009872:	2b00      	cmp	r3, #0
 8009874:	d1e8      	bne.n	8009848 <CRC_Calculate8+0x38>
    }

    /* Calculate remaining data as 8-bit */
    cnt = count % 4;
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	f003 0303 	and.w	r3, r3, #3
 800987c:	627b      	str	r3, [r7, #36]	; 0x24

    if (cnt) {
 800987e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009880:	2b00      	cmp	r3, #0
 8009882:	d024      	beq.n	80098ce <CRC_Calculate8+0xbe>
        /* Calculate */
        while (cnt--) {
 8009884:	e00e      	b.n	80098a4 <CRC_Calculate8+0x94>
            remaining[index++] = *arr++;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	1c5a      	adds	r2, r3, #1
 800988a:	60fa      	str	r2, [r7, #12]
 800988c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8009890:	1c51      	adds	r1, r2, #1
 8009892:	f887 1023 	strb.w	r1, [r7, #35]	; 0x23
 8009896:	4611      	mov	r1, r2
 8009898:	781a      	ldrb	r2, [r3, #0]
 800989a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800989e:	440b      	add	r3, r1
 80098a0:	f803 2c14 	strb.w	r2, [r3, #-20]
        while (cnt--) {
 80098a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a6:	1e5a      	subs	r2, r3, #1
 80098a8:	627a      	str	r2, [r7, #36]	; 0x24
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d1eb      	bne.n	8009886 <CRC_Calculate8+0x76>
        }
        /* Set new value */
        value = *(uint32_t*) remaining;
 80098ae:	f107 0314 	add.w	r3, r7, #20
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	61fb      	str	r3, [r7, #28]
        hcrc.Instance->DR = swapped ? _ByteSwap32(value) : value;
 80098b6:	79fb      	ldrb	r3, [r7, #7]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d004      	beq.n	80098c6 <CRC_Calculate8+0xb6>
 80098bc:	69f8      	ldr	r0, [r7, #28]
 80098be:	f000 ff1a 	bl	800a6f6 <_ByteSwap32>
 80098c2:	4603      	mov	r3, r0
 80098c4:	e000      	b.n	80098c8 <CRC_Calculate8+0xb8>
 80098c6:	69fb      	ldr	r3, [r7, #28]
 80098c8:	4a06      	ldr	r2, [pc, #24]	; (80098e4 <CRC_Calculate8+0xd4>)
 80098ca:	6812      	ldr	r2, [r2, #0]
 80098cc:	6013      	str	r3, [r2, #0]
    }
    result = hcrc.Instance->DR;
 80098ce:	4b05      	ldr	r3, [pc, #20]	; (80098e4 <CRC_Calculate8+0xd4>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	61bb      	str	r3, [r7, #24]

    unlock();
 80098d6:	f000 f80e 	bl	80098f6 <unlock>
    /* Return data */
    return result;
 80098da:	69bb      	ldr	r3, [r7, #24]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3728      	adds	r7, #40	; 0x28
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}
 80098e4:	200002b4 	.word	0x200002b4

080098e8 <lock>:

    return result;
}

/* Private functions implementation --------------------------------------------*/
static void lock(void) {
 80098e8:	b480      	push	{r7}
 80098ea:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(CrcMutexHandle, osWaitForever);
#endif
}
 80098ec:	bf00      	nop
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr

080098f6 <unlock>:

static void unlock(void) {
 80098f6:	b480      	push	{r7}
 80098f8:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(CrcMutexHandle);
#endif
}
 80098fa:	bf00      	nop
 80098fc:	46bd      	mov	sp, r7
 80098fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009902:	4770      	bx	lr

08009904 <EEPROM24XX_SetDevice>:

/* Private variables ----------------------------------------------------------*/
static uint16_t DevAddress = EEPROM24_MAIN;

/* Public functions implementation ---------------------------------------------*/
void EEPROM24XX_SetDevice(EEPROM24_DEVICE Device) {
 8009904:	b480      	push	{r7}
 8009906:	b083      	sub	sp, #12
 8009908:	af00      	add	r7, sp, #0
 800990a:	4603      	mov	r3, r0
 800990c:	71fb      	strb	r3, [r7, #7]
    DevAddress = Device;
 800990e:	79fb      	ldrb	r3, [r7, #7]
 8009910:	b29a      	uxth	r2, r3
 8009912:	4b04      	ldr	r3, [pc, #16]	; (8009924 <EEPROM24XX_SetDevice+0x20>)
 8009914:	801a      	strh	r2, [r3, #0]
}
 8009916:	bf00      	nop
 8009918:	370c      	adds	r7, #12
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr
 8009922:	bf00      	nop
 8009924:	2000000a 	.word	0x2000000a

08009928 <EEPROM24XX_IsConnected>:

uint8_t EEPROM24XX_IsConnected(void) {
 8009928:	b580      	push	{r7, lr}
 800992a:	af00      	add	r7, sp, #0
    return (HAL_I2C_IsDeviceReady(&hi2c2, DevAddress, 2, 1000) == HAL_OK);
 800992c:	4b07      	ldr	r3, [pc, #28]	; (800994c <EEPROM24XX_IsConnected+0x24>)
 800992e:	8819      	ldrh	r1, [r3, #0]
 8009930:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009934:	2202      	movs	r2, #2
 8009936:	4806      	ldr	r0, [pc, #24]	; (8009950 <EEPROM24XX_IsConnected+0x28>)
 8009938:	f7fb fb26 	bl	8004f88 <HAL_I2C_IsDeviceReady>
 800993c:	4603      	mov	r3, r0
 800993e:	2b00      	cmp	r3, #0
 8009940:	bf0c      	ite	eq
 8009942:	2301      	moveq	r3, #1
 8009944:	2300      	movne	r3, #0
 8009946:	b2db      	uxtb	r3, r3
}
 8009948:	4618      	mov	r0, r3
 800994a:	bd80      	pop	{r7, pc}
 800994c:	2000000a 	.word	0x2000000a
 8009950:	200002bc 	.word	0x200002bc

08009954 <EEPROM24XX_Save>:

uint8_t EEPROM24XX_Save(uint16_t Address, void *data, size_t size_of_data) {
 8009954:	b580      	push	{r7, lr}
 8009956:	b088      	sub	sp, #32
 8009958:	af04      	add	r7, sp, #16
 800995a:	4603      	mov	r3, r0
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	607a      	str	r2, [r7, #4]
 8009960:	81fb      	strh	r3, [r7, #14]
    if (size_of_data > 32) {
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2b20      	cmp	r3, #32
 8009966:	d901      	bls.n	800996c <EEPROM24XX_Save+0x18>
        return 0;
 8009968:	2300      	movs	r3, #0
 800996a:	e017      	b.n	800999c <EEPROM24XX_Save+0x48>
    }

    if (HAL_I2C_Mem_Write(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK) {
 800996c:	4b0d      	ldr	r3, [pc, #52]	; (80099a4 <EEPROM24XX_Save+0x50>)
 800996e:	8819      	ldrh	r1, [r3, #0]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	b29b      	uxth	r3, r3
 8009974:	89f8      	ldrh	r0, [r7, #14]
 8009976:	2264      	movs	r2, #100	; 0x64
 8009978:	9202      	str	r2, [sp, #8]
 800997a:	9301      	str	r3, [sp, #4]
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	9300      	str	r3, [sp, #0]
 8009980:	2310      	movs	r3, #16
 8009982:	4602      	mov	r2, r0
 8009984:	4808      	ldr	r0, [pc, #32]	; (80099a8 <EEPROM24XX_Save+0x54>)
 8009986:	f7fa ffdf 	bl	8004948 <HAL_I2C_Mem_Write>
 800998a:	4603      	mov	r3, r0
 800998c:	2b00      	cmp	r3, #0
 800998e:	d104      	bne.n	800999a <EEPROM24XX_Save+0x46>
        _DelayMS(15);
 8009990:	200f      	movs	r0, #15
 8009992:	f000 fe72 	bl	800a67a <_DelayMS>
        return 1;
 8009996:	2301      	movs	r3, #1
 8009998:	e000      	b.n	800999c <EEPROM24XX_Save+0x48>
    }
    return 0;
 800999a:	2300      	movs	r3, #0

}
 800999c:	4618      	mov	r0, r3
 800999e:	3710      	adds	r7, #16
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}
 80099a4:	2000000a 	.word	0x2000000a
 80099a8:	200002bc 	.word	0x200002bc

080099ac <EEPROM24XX_Load>:

uint8_t EEPROM24XX_Load(uint16_t Address, void *data, size_t size_of_data) {
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b088      	sub	sp, #32
 80099b0:	af04      	add	r7, sp, #16
 80099b2:	4603      	mov	r3, r0
 80099b4:	60b9      	str	r1, [r7, #8]
 80099b6:	607a      	str	r2, [r7, #4]
 80099b8:	81fb      	strh	r3, [r7, #14]
    return (HAL_I2C_Mem_Read(&hi2c2, DevAddress, Address, I2C_MEMADD_SIZE_16BIT, (uint8_t*) data, size_of_data, 100) == HAL_OK);
 80099ba:	4b0c      	ldr	r3, [pc, #48]	; (80099ec <EEPROM24XX_Load+0x40>)
 80099bc:	8819      	ldrh	r1, [r3, #0]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	89f8      	ldrh	r0, [r7, #14]
 80099c4:	2264      	movs	r2, #100	; 0x64
 80099c6:	9202      	str	r2, [sp, #8]
 80099c8:	9301      	str	r3, [sp, #4]
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	9300      	str	r3, [sp, #0]
 80099ce:	2310      	movs	r3, #16
 80099d0:	4602      	mov	r2, r0
 80099d2:	4807      	ldr	r0, [pc, #28]	; (80099f0 <EEPROM24XX_Load+0x44>)
 80099d4:	f7fb f8b2 	bl	8004b3c <HAL_I2C_Mem_Read>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	bf0c      	ite	eq
 80099de:	2301      	moveq	r3, #1
 80099e0:	2300      	movne	r3, #0
 80099e2:	b2db      	uxtb	r3, r3
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3710      	adds	r7, #16
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}
 80099ec:	2000000a 	.word	0x2000000a
 80099f0:	200002bc 	.word	0x200002bc

080099f4 <LOG_Char>:
/* Private functions declarations ----------------------------------------------*/
static void lock(void);
static void unlock(void);

/* Public functions implementation ---------------------------------------------*/
void LOG_Char(char ch) {
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	4603      	mov	r3, r0
 80099fc:	71fb      	strb	r3, [r7, #7]
    uint32_t tick;

    tick = _GetTickMS();
 80099fe:	f000 fe47 	bl	800a690 <_GetTickMS>
 8009a02:	60f8      	str	r0, [r7, #12]
    // wait if busy
    while (1) {
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 8009a04:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d10a      	bne.n	8009a24 <LOG_Char+0x30>
 8009a0e:	f000 fe3f 	bl	800a690 <_GetTickMS>
 8009a12:	4602      	mov	r2, r0
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	1ad3      	subs	r3, r2, r3
 8009a18:	2b09      	cmp	r3, #9
 8009a1a:	d803      	bhi.n	8009a24 <LOG_Char+0x30>
            break;
        }
        _DelayMS(1);
 8009a1c:	2001      	movs	r0, #1
 8009a1e:	f000 fe2c 	bl	800a67a <_DelayMS>
        if (ITM->PORT[0].u32 != 0 || _GetTickMS() - tick >= 10) {
 8009a22:	e7ef      	b.n	8009a04 <LOG_Char+0x10>
    }
    // send to ITM0
    ITM->PORT[0].u8 = (uint8_t) ch;
 8009a24:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009a28:	79fb      	ldrb	r3, [r7, #7]
 8009a2a:	7013      	strb	r3, [r2, #0]
}
 8009a2c:	bf00      	nop
 8009a2e:	3710      	adds	r7, #16
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}

08009a34 <LOG_Enter>:

void LOG_Enter(void) {
 8009a34:	b580      	push	{r7, lr}
 8009a36:	af00      	add	r7, sp, #0
    lock();
 8009a38:	f000 f902 	bl	8009c40 <lock>
    LOG_Char('\n');
 8009a3c:	200a      	movs	r0, #10
 8009a3e:	f7ff ffd9 	bl	80099f4 <LOG_Char>
    unlock();
 8009a42:	f000 f904 	bl	8009c4e <unlock>
}
 8009a46:	bf00      	nop
 8009a48:	bd80      	pop	{r7, pc}
	...

08009a4c <LOG_Int>:

void LOG_Int(int32_t num) {
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b086      	sub	sp, #24
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
    lock();
 8009a54:	f000 f8f4 	bl	8009c40 <lock>

    char str[10]; // 10 chars max for INT32_MAX
    int i = 0;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	617b      	str	r3, [r7, #20]
    if (num < 0) {
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	da05      	bge.n	8009a6e <LOG_Int+0x22>
        LOG_Char('-');
 8009a62:	202d      	movs	r0, #45	; 0x2d
 8009a64:	f7ff ffc6 	bl	80099f4 <LOG_Char>
        num *= -1;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	425b      	negs	r3, r3
 8009a6c:	607b      	str	r3, [r7, #4]
    }
    do
        str[i++] = num % 10 + '0';
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	4b1c      	ldr	r3, [pc, #112]	; (8009ae4 <LOG_Int+0x98>)
 8009a72:	fb83 1302 	smull	r1, r3, r3, r2
 8009a76:	1099      	asrs	r1, r3, #2
 8009a78:	17d3      	asrs	r3, r2, #31
 8009a7a:	1ac9      	subs	r1, r1, r3
 8009a7c:	460b      	mov	r3, r1
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	440b      	add	r3, r1
 8009a82:	005b      	lsls	r3, r3, #1
 8009a84:	1ad1      	subs	r1, r2, r3
 8009a86:	b2ca      	uxtb	r2, r1
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	1c59      	adds	r1, r3, #1
 8009a8c:	6179      	str	r1, [r7, #20]
 8009a8e:	3230      	adds	r2, #48	; 0x30
 8009a90:	b2d2      	uxtb	r2, r2
 8009a92:	f107 0118 	add.w	r1, r7, #24
 8009a96:	440b      	add	r3, r1
 8009a98:	f803 2c10 	strb.w	r2, [r3, #-16]
    while ((num /= 10) > 0);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	4a11      	ldr	r2, [pc, #68]	; (8009ae4 <LOG_Int+0x98>)
 8009aa0:	fb82 1203 	smull	r1, r2, r2, r3
 8009aa4:	1092      	asrs	r2, r2, #2
 8009aa6:	17db      	asrs	r3, r3, #31
 8009aa8:	1ad3      	subs	r3, r2, r3
 8009aaa:	607b      	str	r3, [r7, #4]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	dcdd      	bgt.n	8009a6e <LOG_Int+0x22>
    for (i--; i >= 0; i--)
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	617b      	str	r3, [r7, #20]
 8009ab8:	e00a      	b.n	8009ad0 <LOG_Int+0x84>
        LOG_Char(str[i]);
 8009aba:	f107 0208 	add.w	r2, r7, #8
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	4413      	add	r3, r2
 8009ac2:	781b      	ldrb	r3, [r3, #0]
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f7ff ff95 	bl	80099f4 <LOG_Char>
    for (i--; i >= 0; i--)
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	3b01      	subs	r3, #1
 8009ace:	617b      	str	r3, [r7, #20]
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	daf1      	bge.n	8009aba <LOG_Int+0x6e>

    unlock();
 8009ad6:	f000 f8ba 	bl	8009c4e <unlock>
}
 8009ada:	bf00      	nop
 8009adc:	3718      	adds	r7, #24
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	66666667 	.word	0x66666667

08009ae8 <LOG_Hex32>:
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);

    unlock();
}

void LOG_Hex32(uint32_t num) {
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
    lock();
 8009af0:	f000 f8a6 	bl	8009c40 <lock>

    uint8_t i;
    for (i = 28; i > 0; i -= 4)
 8009af4:	231c      	movs	r3, #28
 8009af6:	73fb      	strb	r3, [r7, #15]
 8009af8:	e00d      	b.n	8009b16 <LOG_Hex32+0x2e>
        LOG_Char(HEX_CHARS[(num >> i) % 0x10]);
 8009afa:	7bfb      	ldrb	r3, [r7, #15]
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	fa22 f303 	lsr.w	r3, r2, r3
 8009b02:	f003 030f 	and.w	r3, r3, #15
 8009b06:	4a0c      	ldr	r2, [pc, #48]	; (8009b38 <LOG_Hex32+0x50>)
 8009b08:	5cd3      	ldrb	r3, [r2, r3]
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f7ff ff72 	bl	80099f4 <LOG_Char>
    for (i = 28; i > 0; i -= 4)
 8009b10:	7bfb      	ldrb	r3, [r7, #15]
 8009b12:	3b04      	subs	r3, #4
 8009b14:	73fb      	strb	r3, [r7, #15]
 8009b16:	7bfb      	ldrb	r3, [r7, #15]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d1ee      	bne.n	8009afa <LOG_Hex32+0x12>
    LOG_Char(HEX_CHARS[(num & 0x0f) % 0x10]);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f003 030f 	and.w	r3, r3, #15
 8009b22:	4a05      	ldr	r2, [pc, #20]	; (8009b38 <LOG_Hex32+0x50>)
 8009b24:	5cd3      	ldrb	r3, [r2, r3]
 8009b26:	4618      	mov	r0, r3
 8009b28:	f7ff ff64 	bl	80099f4 <LOG_Char>

    unlock();
 8009b2c:	f000 f88f 	bl	8009c4e <unlock>
}
 8009b30:	bf00      	nop
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}
 8009b38:	0800b6d4 	.word	0x0800b6d4

08009b3c <LOG_Str>:

void LOG_Str(char *str) {
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b082      	sub	sp, #8
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
    lock();
 8009b44:	f000 f87c 	bl	8009c40 <lock>

    while (*str != '\0')
 8009b48:	e006      	b.n	8009b58 <LOG_Str+0x1c>
        LOG_Char(*str++);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	1c5a      	adds	r2, r3, #1
 8009b4e:	607a      	str	r2, [r7, #4]
 8009b50:	781b      	ldrb	r3, [r3, #0]
 8009b52:	4618      	mov	r0, r3
 8009b54:	f7ff ff4e 	bl	80099f4 <LOG_Char>
    while (*str != '\0')
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d1f4      	bne.n	8009b4a <LOG_Str+0xe>

    unlock();
 8009b60:	f000 f875 	bl	8009c4e <unlock>
}
 8009b64:	bf00      	nop
 8009b66:	3708      	adds	r7, #8
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd80      	pop	{r7, pc}

08009b6c <LOG_StrLn>:

void LOG_StrLn(char *str) {
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
    lock();
 8009b74:	f000 f864 	bl	8009c40 <lock>

    while (*str != '\0') {
 8009b78:	e006      	b.n	8009b88 <LOG_StrLn+0x1c>
        LOG_Char(*str++);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	1c5a      	adds	r2, r3, #1
 8009b7e:	607a      	str	r2, [r7, #4]
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7ff ff36 	bl	80099f4 <LOG_Char>
    while (*str != '\0') {
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	781b      	ldrb	r3, [r3, #0]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d1f4      	bne.n	8009b7a <LOG_StrLn+0xe>
    }
    LOG_Char('\n');
 8009b90:	200a      	movs	r0, #10
 8009b92:	f7ff ff2f 	bl	80099f4 <LOG_Char>

    unlock();
 8009b96:	f000 f85a 	bl	8009c4e <unlock>
}
 8009b9a:	bf00      	nop
 8009b9c:	3708      	adds	r7, #8
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <LOG_Buf>:

void LOG_Buf(char *buf, uint16_t bufsize) {
 8009ba2:	b580      	push	{r7, lr}
 8009ba4:	b084      	sub	sp, #16
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	6078      	str	r0, [r7, #4]
 8009baa:	460b      	mov	r3, r1
 8009bac:	807b      	strh	r3, [r7, #2]
    lock();
 8009bae:	f000 f847 	bl	8009c40 <lock>

    uint16_t i;
    for (i = 0; i < bufsize; i++)
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	81fb      	strh	r3, [r7, #14]
 8009bb6:	e009      	b.n	8009bcc <LOG_Buf+0x2a>
        LOG_Char(*buf++);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	1c5a      	adds	r2, r3, #1
 8009bbc:	607a      	str	r2, [r7, #4]
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f7ff ff17 	bl	80099f4 <LOG_Char>
    for (i = 0; i < bufsize; i++)
 8009bc6:	89fb      	ldrh	r3, [r7, #14]
 8009bc8:	3301      	adds	r3, #1
 8009bca:	81fb      	strh	r3, [r7, #14]
 8009bcc:	89fa      	ldrh	r2, [r7, #14]
 8009bce:	887b      	ldrh	r3, [r7, #2]
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d3f1      	bcc.n	8009bb8 <LOG_Buf+0x16>

    unlock();
 8009bd4:	f000 f83b 	bl	8009c4e <unlock>
}
 8009bd8:	bf00      	nop
 8009bda:	3710      	adds	r7, #16
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <LOG_BufHex>:
    }

    unlock();
}

void LOG_BufHex(char *buf, uint16_t bufsize) {
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b084      	sub	sp, #16
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	460b      	mov	r3, r1
 8009bea:	807b      	strh	r3, [r7, #2]
    lock();
 8009bec:	f000 f828 	bl	8009c40 <lock>

    uint16_t i;
    char ch;
    for (i = 0; i < bufsize; i++) {
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	81fb      	strh	r3, [r7, #14]
 8009bf4:	e018      	b.n	8009c28 <LOG_BufHex+0x48>
        ch = *buf++;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	1c5a      	adds	r2, r3, #1
 8009bfa:	607a      	str	r2, [r7, #4]
 8009bfc:	781b      	ldrb	r3, [r3, #0]
 8009bfe:	737b      	strb	r3, [r7, #13]
        LOG_Char(HEX_CHARS[(ch >> 4) % 0x10]);
 8009c00:	7b7b      	ldrb	r3, [r7, #13]
 8009c02:	091b      	lsrs	r3, r3, #4
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	461a      	mov	r2, r3
 8009c08:	4b0c      	ldr	r3, [pc, #48]	; (8009c3c <LOG_BufHex+0x5c>)
 8009c0a:	5c9b      	ldrb	r3, [r3, r2]
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f7ff fef1 	bl	80099f4 <LOG_Char>
        LOG_Char(HEX_CHARS[(ch & 0x0f) % 0x10]);
 8009c12:	7b7b      	ldrb	r3, [r7, #13]
 8009c14:	f003 030f 	and.w	r3, r3, #15
 8009c18:	4a08      	ldr	r2, [pc, #32]	; (8009c3c <LOG_BufHex+0x5c>)
 8009c1a:	5cd3      	ldrb	r3, [r2, r3]
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f7ff fee9 	bl	80099f4 <LOG_Char>
    for (i = 0; i < bufsize; i++) {
 8009c22:	89fb      	ldrh	r3, [r7, #14]
 8009c24:	3301      	adds	r3, #1
 8009c26:	81fb      	strh	r3, [r7, #14]
 8009c28:	89fa      	ldrh	r2, [r7, #14]
 8009c2a:	887b      	ldrh	r3, [r7, #2]
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d3e2      	bcc.n	8009bf6 <LOG_BufHex+0x16>
    }

    unlock();
 8009c30:	f000 f80d 	bl	8009c4e <unlock>
}
 8009c34:	bf00      	nop
 8009c36:	3710      	adds	r7, #16
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}
 8009c3c:	0800b6d4 	.word	0x0800b6d4

08009c40 <lock>:

    unlock();
}

/* Private functions implementations ----------------------------------------------*/
static void lock(void) {
 8009c40:	b480      	push	{r7}
 8009c42:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(LogMutexHandle, osWaitForever);
#endif
}
 8009c44:	bf00      	nop
 8009c46:	46bd      	mov	sp, r7
 8009c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4c:	4770      	bx	lr

08009c4e <unlock>:

static void unlock(void) {
 8009c4e:	b480      	push	{r7}
 8009c50:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(LogMutexHandle);
#endif
}
 8009c52:	bf00      	nop
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr

08009c5c <EEPROM_Init>:
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size);
static void lock(void);
static void unlock(void);

/* Public functions implementation --------------------------------------------*/
uint8_t EEPROM_Init(void) {
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b082      	sub	sp, #8
 8009c60:	af00      	add	r7, sp, #0
    uint8_t retry, ret = 0;
 8009c62:	2300      	movs	r3, #0
 8009c64:	71bb      	strb	r3, [r7, #6]
    const uint8_t MAX_RETRY = 5;
 8009c66:	2305      	movs	r3, #5
 8009c68:	713b      	strb	r3, [r7, #4]
    const EEPROM24_DEVICE EEPROMS[2] = {
 8009c6a:	4b23      	ldr	r3, [pc, #140]	; (8009cf8 <EEPROM_Init+0x9c>)
 8009c6c:	881b      	ldrh	r3, [r3, #0]
 8009c6e:	803b      	strh	r3, [r7, #0]
            EEPROM24_MAIN,
            EEPROM24_BACKUP
    };

    lock();
 8009c70:	f000 f897 	bl	8009da2 <lock>
    LOG_StrLn("EEPROM:Init");
 8009c74:	4821      	ldr	r0, [pc, #132]	; (8009cfc <EEPROM_Init+0xa0>)
 8009c76:	f7ff ff79 	bl	8009b6c <LOG_StrLn>
    // check each eeprom
    for (uint8_t i = 0; i < 1; i++) {
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	717b      	strb	r3, [r7, #5]
 8009c7e:	e02a      	b.n	8009cd6 <EEPROM_Init+0x7a>
        if (!ret) {
 8009c80:	79bb      	ldrb	r3, [r7, #6]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d124      	bne.n	8009cd0 <EEPROM_Init+0x74>
            retry = MAX_RETRY;
 8009c86:	793b      	ldrb	r3, [r7, #4]
 8009c88:	71fb      	strb	r3, [r7, #7]
            EEPROM24XX_SetDevice(EEPROMS[i]);
 8009c8a:	797b      	ldrb	r3, [r7, #5]
 8009c8c:	f107 0208 	add.w	r2, r7, #8
 8009c90:	4413      	add	r3, r2
 8009c92:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7ff fe34 	bl	8009904 <EEPROM24XX_SetDevice>
            do {
                if (EEPROM24XX_IsConnected()) {
 8009c9c:	f7ff fe44 	bl	8009928 <EEPROM24XX_IsConnected>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d00c      	beq.n	8009cc0 <EEPROM_Init+0x64>
                    LOG_Str("EEPROM:Device = ");
 8009ca6:	4816      	ldr	r0, [pc, #88]	; (8009d00 <EEPROM_Init+0xa4>)
 8009ca8:	f7ff ff48 	bl	8009b3c <LOG_Str>
                    LOG_Int(i + 1);
 8009cac:	797b      	ldrb	r3, [r7, #5]
 8009cae:	3301      	adds	r3, #1
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f7ff fecb 	bl	8009a4c <LOG_Int>
                    LOG_Enter();
 8009cb6:	f7ff febd 	bl	8009a34 <LOG_Enter>

                    ret = 1;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	71bb      	strb	r3, [r7, #6]
                    break;
 8009cbe:	e007      	b.n	8009cd0 <EEPROM_Init+0x74>
                }
                _DelayMS(50);
 8009cc0:	2032      	movs	r0, #50	; 0x32
 8009cc2:	f000 fcda 	bl	800a67a <_DelayMS>
            } while (retry--);
 8009cc6:	79fb      	ldrb	r3, [r7, #7]
 8009cc8:	1e5a      	subs	r2, r3, #1
 8009cca:	71fa      	strb	r2, [r7, #7]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d1e5      	bne.n	8009c9c <EEPROM_Init+0x40>
    for (uint8_t i = 0; i < 1; i++) {
 8009cd0:	797b      	ldrb	r3, [r7, #5]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	717b      	strb	r3, [r7, #5]
 8009cd6:	797b      	ldrb	r3, [r7, #5]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d0d1      	beq.n	8009c80 <EEPROM_Init+0x24>
        }
    }

    // all failed
    if (!ret) {
 8009cdc:	79bb      	ldrb	r3, [r7, #6]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d102      	bne.n	8009ce8 <EEPROM_Init+0x8c>
        LOG_StrLn("EEPROM:Error");
 8009ce2:	4808      	ldr	r0, [pc, #32]	; (8009d04 <EEPROM_Init+0xa8>)
 8009ce4:	f7ff ff42 	bl	8009b6c <LOG_StrLn>
    }
    unlock();
 8009ce8:	f000 f862 	bl	8009db0 <unlock>
#if (!BOOTLOADER)
    // Load or Reset
    EEPROM_ResetOrLoad();
    EEPROM_FirmwareVersion(EE_CMD_R, EE_NULL);
#endif
    return ret;
 8009cec:	79bb      	ldrb	r3, [r7, #6]
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3708      	adds	r7, #8
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}
 8009cf6:	bf00      	nop
 8009cf8:	0800b718 	.word	0x0800b718
 8009cfc:	0800b6e8 	.word	0x0800b6e8
 8009d00:	0800b6f4 	.word	0x0800b6f4
 8009d04:	0800b708 	.word	0x0800b708

08009d08 <EEPROM_FlagDFU>:
uint8_t EEPROM_FirmwareVersion(EEPROM_COMMAND cmd, uint16_t value) {
    return EE_Command(VADDR_FIRMWARE_VERSION, cmd, &value, &FIRMWARE_VERSION, sizeof(value));
}

#else
uint8_t EEPROM_FlagDFU(EEPROM_COMMAND cmd, uint32_t value) {
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b084      	sub	sp, #16
 8009d0c:	af02      	add	r7, sp, #8
 8009d0e:	4603      	mov	r3, r0
 8009d10:	6039      	str	r1, [r7, #0]
 8009d12:	71fb      	strb	r3, [r7, #7]
    return EE_Command(VADDR_DFU_FLAG, cmd, &value, &DFU_FLAG, sizeof(value));
 8009d14:	463a      	mov	r2, r7
 8009d16:	79f9      	ldrb	r1, [r7, #7]
 8009d18:	2304      	movs	r3, #4
 8009d1a:	9300      	str	r3, [sp, #0]
 8009d1c:	4b04      	ldr	r3, [pc, #16]	; (8009d30 <EEPROM_FlagDFU+0x28>)
 8009d1e:	2020      	movs	r0, #32
 8009d20:	f000 f808 	bl	8009d34 <EE_Command>
 8009d24:	4603      	mov	r3, r0
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3708      	adds	r7, #8
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	200002a8 	.word	0x200002a8

08009d34 <EE_Command>:
#endif

/* Private functions implementation --------------------------------------------*/
static uint8_t EE_Command(uint16_t vaddr, EEPROM_COMMAND cmd, void *value, void *ptr, uint16_t size) {
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b086      	sub	sp, #24
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	60ba      	str	r2, [r7, #8]
 8009d3c:	607b      	str	r3, [r7, #4]
 8009d3e:	4603      	mov	r3, r0
 8009d40:	81fb      	strh	r3, [r7, #14]
 8009d42:	460b      	mov	r3, r1
 8009d44:	737b      	strb	r3, [r7, #13]
    uint8_t ret = 0;
 8009d46:	2300      	movs	r3, #0
 8009d48:	75fb      	strb	r3, [r7, #23]

    lock();
 8009d4a:	f000 f82a 	bl	8009da2 <lock>

    // check if new value is same with old value
    if (cmd == EE_CMD_W) {
 8009d4e:	7b7b      	ldrb	r3, [r7, #13]
 8009d50:	2b01      	cmp	r3, #1
 8009d52:	d10e      	bne.n	8009d72 <EE_Command+0x3e>
        // apply the value
        memcpy(ptr, value, size);
 8009d54:	8c3b      	ldrh	r3, [r7, #32]
 8009d56:	461a      	mov	r2, r3
 8009d58:	68b9      	ldr	r1, [r7, #8]
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 fd27 	bl	800a7ae <memcpy>
        // save the value
        ret = EEPROM24XX_Save(vaddr, value, size);
 8009d60:	8c3a      	ldrh	r2, [r7, #32]
 8009d62:	89fb      	ldrh	r3, [r7, #14]
 8009d64:	68b9      	ldr	r1, [r7, #8]
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7ff fdf4 	bl	8009954 <EEPROM24XX_Save>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	75fb      	strb	r3, [r7, #23]
 8009d70:	e010      	b.n	8009d94 <EE_Command+0x60>
    } else {
        // load the value
        ret = EEPROM24XX_Load(vaddr, value, size);
 8009d72:	8c3a      	ldrh	r2, [r7, #32]
 8009d74:	89fb      	ldrh	r3, [r7, #14]
 8009d76:	68b9      	ldr	r1, [r7, #8]
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f7ff fe17 	bl	80099ac <EEPROM24XX_Load>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	75fb      	strb	r3, [r7, #23]
        // apply the value
        if (ret) {
 8009d82:	7dfb      	ldrb	r3, [r7, #23]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d005      	beq.n	8009d94 <EE_Command+0x60>
            memcpy(ptr, value, size);
 8009d88:	8c3b      	ldrh	r3, [r7, #32]
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	68b9      	ldr	r1, [r7, #8]
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fd0d 	bl	800a7ae <memcpy>
        }
    }

    unlock();
 8009d94:	f000 f80c 	bl	8009db0 <unlock>
    return ret;
 8009d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3718      	adds	r7, #24
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}

08009da2 <lock>:

static void lock(void) {
 8009da2:	b480      	push	{r7}
 8009da4:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(EepromMutexHandle, osWaitForever);
#endif
}
 8009da6:	bf00      	nop
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <unlock>:

static void unlock(void) {
 8009db0:	b480      	push	{r7}
 8009db2:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(EepromMutexHandle);
#endif
}
 8009db4:	bf00      	nop
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <Simcom_Lock>:
static SIMCOM_RESULT Simcom_ProcessACK(header_t *header);
static uint8_t Simcom_CommandoIRQ(void);
#endif

/* Public functions implementation --------------------------------------------*/
void Simcom_Lock(void) {
 8009dbe:	b480      	push	{r7}
 8009dc0:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexAcquire(SimcomRecMutexHandle, osWaitForever);
#endif
}
 8009dc2:	bf00      	nop
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <Simcom_Unlock>:

void Simcom_Unlock(void) {
 8009dcc:	b480      	push	{r7}
 8009dce:	af00      	add	r7, sp, #0
#if (!BOOTLOADER)
    osMutexRelease(SimcomRecMutexHandle);
#endif
}
 8009dd0:	bf00      	nop
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr
	...

08009ddc <Simcom_Response>:

char* Simcom_Response(char *str) {
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
    return strstr(SIMCOM_UART_RX, str);
 8009de4:	6879      	ldr	r1, [r7, #4]
 8009de6:	4804      	ldr	r0, [pc, #16]	; (8009df8 <Simcom_Response+0x1c>)
 8009de8:	f000 fd26 	bl	800a838 <strstr>
 8009dec:	4603      	mov	r3, r0
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3708      	adds	r7, #8
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}
 8009df6:	bf00      	nop
 8009df8:	200003fc 	.word	0x200003fc

08009dfc <Simcom_SetState>:

uint8_t Simcom_SetState(SIMCOM_STATE state, uint32_t timeout) {
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b096      	sub	sp, #88	; 0x58
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	4603      	mov	r3, r0
 8009e04:	6039      	str	r1, [r7, #0]
 8009e06:	71fb      	strb	r3, [r7, #7]
    SIMCOM_STATE lastState = SIM_STATE_DOWN;
 8009e08:	23ff      	movs	r3, #255	; 0xff
 8009e0a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    uint32_t tick = _GetTickMS();
 8009e0e:	f000 fc3f 	bl	800a690 <_GetTickMS>
 8009e12:	6538      	str	r0, [r7, #80]	; 0x50
    static uint8_t init = 1;
    uint8_t depth = 3;
 8009e14:	2303      	movs	r3, #3
 8009e16:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    SIMCOM_RESULT p;

    Simcom_Lock();
 8009e1a:	f7ff ffd0 	bl	8009dbe <Simcom_Lock>
    // Handle SIMCOM state properly
    do {
        // Handle timeout
        if (timeout) {
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d012      	beq.n	8009e4a <Simcom_SetState+0x4e>
            // Update tick
            if (p == SIM_RESULT_OK) {
 8009e24:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009e28:	2b01      	cmp	r3, #1
 8009e2a:	d102      	bne.n	8009e32 <Simcom_SetState+0x36>
                tick = _GetTickMS();
 8009e2c:	f000 fc30 	bl	800a690 <_GetTickMS>
 8009e30:	6538      	str	r0, [r7, #80]	; 0x50
            }
            // Timeout expired
            if ((_GetTickMS() - tick) > timeout) {
 8009e32:	f000 fc2d 	bl	800a690 <_GetTickMS>
 8009e36:	4602      	mov	r2, r0
 8009e38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e3a:	1ad3      	subs	r3, r2, r3
 8009e3c:	683a      	ldr	r2, [r7, #0]
 8009e3e:	429a      	cmp	r2, r3
 8009e40:	d203      	bcs.n	8009e4a <Simcom_SetState+0x4e>
                LOG_StrLn("Simcom:StateTimeout");
 8009e42:	48bd      	ldr	r0, [pc, #756]	; (800a138 <Simcom_SetState+0x33c>)
 8009e44:	f7ff fe92 	bl	8009b6c <LOG_StrLn>
                break;
 8009e48:	e1c8      	b.n	800a1dc <Simcom_SetState+0x3e0>
            }
        }
        // Handle locked-loop
        if (SIM.state < lastState) {
 8009e4a:	4bbc      	ldr	r3, [pc, #752]	; (800a13c <Simcom_SetState+0x340>)
 8009e4c:	f993 3000 	ldrsb.w	r3, [r3]
 8009e50:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 8009e54:	429a      	cmp	r2, r3
 8009e56:	dd16      	ble.n	8009e86 <Simcom_SetState+0x8a>
            if (!--depth) {
 8009e58:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e5c:	3b01      	subs	r3, #1
 8009e5e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8009e62:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d103      	bne.n	8009e72 <Simcom_SetState+0x76>
                SIM.state = SIM_STATE_DOWN;
 8009e6a:	4bb4      	ldr	r3, [pc, #720]	; (800a13c <Simcom_SetState+0x340>)
 8009e6c:	22ff      	movs	r2, #255	; 0xff
 8009e6e:	701a      	strb	r2, [r3, #0]
                break;
 8009e70:	e1b4      	b.n	800a1dc <Simcom_SetState+0x3e0>
            }
            LOG_Str("Simcom:LockedLoop = ");
 8009e72:	48b3      	ldr	r0, [pc, #716]	; (800a140 <Simcom_SetState+0x344>)
 8009e74:	f7ff fe62 	bl	8009b3c <LOG_Str>
            LOG_Int(depth);
 8009e78:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f7ff fde5 	bl	8009a4c <LOG_Int>
            LOG_Enter();
 8009e82:	f7ff fdd7 	bl	8009a34 <LOG_Enter>
        }
        // Handle signal strength
        if (SIM.state == SIM_STATE_DOWN) {
 8009e86:	4bad      	ldr	r3, [pc, #692]	; (800a13c <Simcom_SetState+0x340>)
 8009e88:	f993 3000 	ldrsb.w	r3, [r3]
 8009e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e90:	d103      	bne.n	8009e9a <Simcom_SetState+0x9e>
            SIM.signal = 0;
 8009e92:	4baa      	ldr	r3, [pc, #680]	; (800a13c <Simcom_SetState+0x340>)
 8009e94:	2200      	movs	r2, #0
 8009e96:	741a      	strb	r2, [r3, #16]
 8009e98:	e00f      	b.n	8009eba <Simcom_SetState+0xbe>
        } else {
            Simcom_IdleJob(NULL);
 8009e9a:	2000      	movs	r0, #0
 8009e9c:	f000 faa4 	bl	800a3e8 <Simcom_IdleJob>
            if (SIM.state >= SIM_STATE_GPRS_ON) {
 8009ea0:	4ba6      	ldr	r3, [pc, #664]	; (800a13c <Simcom_SetState+0x340>)
 8009ea2:	f993 3000 	ldrsb.w	r3, [r3]
 8009ea6:	2b02      	cmp	r3, #2
 8009ea8:	dd07      	ble.n	8009eba <Simcom_SetState+0xbe>
                // Force to exit loop
                if (SIM.signal < 15) {
 8009eaa:	4ba4      	ldr	r3, [pc, #656]	; (800a13c <Simcom_SetState+0x340>)
 8009eac:	7c1b      	ldrb	r3, [r3, #16]
 8009eae:	2b0e      	cmp	r3, #14
 8009eb0:	d803      	bhi.n	8009eba <Simcom_SetState+0xbe>
                    LOG_StrLn("Simcom:PoorSignal");
 8009eb2:	48a4      	ldr	r0, [pc, #656]	; (800a144 <Simcom_SetState+0x348>)
 8009eb4:	f7ff fe5a 	bl	8009b6c <LOG_StrLn>
                    break;
 8009eb8:	e190      	b.n	800a1dc <Simcom_SetState+0x3e0>
                }
            }
        }

        // Set value
        p = SIM_RESULT_OK;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
        lastState = SIM.state;
 8009ec0:	4b9e      	ldr	r3, [pc, #632]	; (800a13c <Simcom_SetState+0x340>)
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        // Handle states
        switch (SIM.state) {
 8009ec8:	4b9c      	ldr	r3, [pc, #624]	; (800a13c <Simcom_SetState+0x340>)
 8009eca:	f993 3000 	ldrsb.w	r3, [r3]
 8009ece:	3301      	adds	r3, #1
 8009ed0:	2b03      	cmp	r3, #3
 8009ed2:	f200 817a 	bhi.w	800a1ca <Simcom_SetState+0x3ce>
 8009ed6:	a201      	add	r2, pc, #4	; (adr r2, 8009edc <Simcom_SetState+0xe0>)
 8009ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009edc:	08009eed 	.word	0x08009eed
 8009ee0:	08009f45 	.word	0x08009f45
 8009ee4:	0800a019 	.word	0x0800a019
 8009ee8:	0800a0db 	.word	0x0800a0db
            case SIM_STATE_DOWN:
                // only executed at power up
                if (init) {
 8009eec:	4b96      	ldr	r3, [pc, #600]	; (800a148 <Simcom_SetState+0x34c>)
 8009eee:	781b      	ldrb	r3, [r3, #0]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d006      	beq.n	8009f02 <Simcom_SetState+0x106>
                    init = 0;
 8009ef4:	4b94      	ldr	r3, [pc, #592]	; (800a148 <Simcom_SetState+0x34c>)
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:Init");
 8009efa:	4894      	ldr	r0, [pc, #592]	; (800a14c <Simcom_SetState+0x350>)
 8009efc:	f7ff fe36 	bl	8009b6c <LOG_StrLn>
 8009f00:	e002      	b.n	8009f08 <Simcom_SetState+0x10c>
                } else {
                    LOG_StrLn("Simcom:Restarting...");
 8009f02:	4893      	ldr	r0, [pc, #588]	; (800a150 <Simcom_SetState+0x354>)
 8009f04:	f7ff fe32 	bl	8009b6c <LOG_StrLn>
                }

                // power up the module
                p = Simcom_Power();
 8009f08:	f000 fad6 	bl	800a4b8 <Simcom_Power>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e

                // upgrade simcom state
                if (p > 0) {
 8009f12:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	dd0c      	ble.n	8009f34 <Simcom_SetState+0x138>
                    SIM.state++;
 8009f1a:	4b88      	ldr	r3, [pc, #544]	; (800a13c <Simcom_SetState+0x340>)
 8009f1c:	f993 3000 	ldrsb.w	r3, [r3]
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	3301      	adds	r3, #1
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	b25a      	sxtb	r2, r3
 8009f28:	4b84      	ldr	r3, [pc, #528]	; (800a13c <Simcom_SetState+0x340>)
 8009f2a:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:ON");
 8009f2c:	4889      	ldr	r0, [pc, #548]	; (800a154 <Simcom_SetState+0x358>)
 8009f2e:	f7ff fe1d 	bl	8009b6c <LOG_StrLn>
 8009f32:	e002      	b.n	8009f3a <Simcom_SetState+0x13e>
                } else {
                    LOG_StrLn("Simcom:Error");
 8009f34:	4888      	ldr	r0, [pc, #544]	; (800a158 <Simcom_SetState+0x35c>)
 8009f36:	f7ff fe19 	bl	8009b6c <LOG_StrLn>
                }

                _DelayMS(500);
 8009f3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009f3e:	f000 fb9c 	bl	800a67a <_DelayMS>
                break;
 8009f42:	e143      	b.n	800a1cc <Simcom_SetState+0x3d0>
            case SIM_STATE_READY:
                // =========== BASIC CONFIGURATION
                // disable command echo
                if (p > 0) {
 8009f44:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	dd05      	ble.n	8009f58 <Simcom_SetState+0x15c>
                    p = AT_CommandEchoMode(0);
 8009f4c:	2000      	movs	r0, #0
 8009f4e:	f7fe fc19 	bl	8008784 <AT_CommandEchoMode>
 8009f52:	4603      	mov	r3, r0
 8009f54:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Set serial baud-rate
                if (p > 0) {
 8009f58:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	dd0a      	ble.n	8009f76 <Simcom_SetState+0x17a>
                    uint32_t rate = 0;
 8009f60:	2300      	movs	r3, #0
 8009f62:	64bb      	str	r3, [r7, #72]	; 0x48
                    p = AT_FixedLocalRate(ATW, &rate);
 8009f64:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8009f68:	4619      	mov	r1, r3
 8009f6a:	2000      	movs	r0, #0
 8009f6c:	f7fe fed8 	bl	8008d20 <AT_FixedLocalRate>
 8009f70:	4603      	mov	r3, r0
 8009f72:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Error report format: 0, 1(Numeric), 2(verbose)
                if (p > 0) {
 8009f76:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	dd0a      	ble.n	8009f94 <Simcom_SetState+0x198>
                    AT_CMEE state = CMEE_VERBOSE;
 8009f7e:	2302      	movs	r3, #2
 8009f80:	647b      	str	r3, [r7, #68]	; 0x44
                    p = AT_ReportMobileEquipmentError(ATW, &state);
 8009f82:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8009f86:	4619      	mov	r1, r3
 8009f88:	2000      	movs	r0, #0
 8009f8a:	f7fe feb5 	bl	8008cf8 <AT_ReportMobileEquipmentError>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Use pin DTR as sleep control
                if (p > 0) {
 8009f94:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	dd0a      	ble.n	8009fb2 <Simcom_SetState+0x1b6>
                    AT_CSCLK state = CSCLK_EN_DTR;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	643b      	str	r3, [r7, #64]	; 0x40
                    p = AT_ConfigureSlowClock(ATW, &state);
 8009fa0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	2000      	movs	r0, #0
 8009fa8:	f7fe fe92 	bl	8008cd0 <AT_ConfigureSlowClock>
 8009fac:	4603      	mov	r3, r0
 8009fae:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                    p = AT_ShowRemoteIp(ATW, &state);
                }
#endif
                // =========== NETWORK CONFIGURATION
                // Check SIM Card
                if (p > 0) {
 8009fb2:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	dd09      	ble.n	8009fce <Simcom_SetState+0x1d2>
                    p = Simcom_Command("AT+CPIN?\r", "READY", 500, 0);
 8009fba:	2300      	movs	r3, #0
 8009fbc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8009fc0:	4966      	ldr	r1, [pc, #408]	; (800a15c <Simcom_SetState+0x360>)
 8009fc2:	4867      	ldr	r0, [pc, #412]	; (800a160 <Simcom_SetState+0x364>)
 8009fc4:	f000 f9a4 	bl	800a310 <Simcom_Command>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Disable presentation of <AcT>&<rac> at CREG and CGREG
                if (p > 0) {
 8009fce:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	dd0e      	ble.n	8009ff4 <Simcom_SetState+0x1f8>
                    at_csact_t param = {
 8009fd6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009fda:	2200      	movs	r2, #0
 8009fdc:	601a      	str	r2, [r3, #0]
 8009fde:	605a      	str	r2, [r3, #4]
 8009fe0:	609a      	str	r2, [r3, #8]
                            .creg = 0,
                            .cgreg = 0,
                    };
                    p = AT_NetworkAttachedStatus(ATW, &param);
 8009fe2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	2000      	movs	r0, #0
 8009fea:	f7fe fd35 	bl	8008a58 <AT_NetworkAttachedStatus>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }

                // upgrade simcom state
                if (p > 0) {
 8009ff4:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	dd08      	ble.n	800a00e <Simcom_SetState+0x212>
                    SIM.state++;
 8009ffc:	4b4f      	ldr	r3, [pc, #316]	; (800a13c <Simcom_SetState+0x340>)
 8009ffe:	f993 3000 	ldrsb.w	r3, [r3]
 800a002:	b2db      	uxtb	r3, r3
 800a004:	3301      	adds	r3, #1
 800a006:	b2db      	uxtb	r3, r3
 800a008:	b25a      	sxtb	r2, r3
 800a00a:	4b4c      	ldr	r3, [pc, #304]	; (800a13c <Simcom_SetState+0x340>)
 800a00c:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 800a00e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a012:	f000 fb32 	bl	800a67a <_DelayMS>
                break;
 800a016:	e0d9      	b.n	800a1cc <Simcom_SetState+0x3d0>
            case SIM_STATE_CONFIGURED:
                // =========== NETWORK ATTACH
                // Set signal Generation 2G(13)/3G(14)/AUTO(2)
                if (p > 0) {
 800a018:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	dd0f      	ble.n	800a040 <Simcom_SetState+0x244>
                    at_cnmp_t param = {
 800a020:	4a50      	ldr	r2, [pc, #320]	; (800a164 <Simcom_SetState+0x368>)
 800a022:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a026:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a02a:	e883 0003 	stmia.w	r3, {r0, r1}
                            .mode = CNMP_ACT_AUTO,
                            .preferred = CNMP_ACT_P_UMTS
                    };
                    p = AT_RadioAccessTechnology(ATW, &param);
 800a02e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a032:	4619      	mov	r1, r3
 800a034:	2000      	movs	r0, #0
 800a036:	f7fe fc79 	bl	800892c <AT_RadioAccessTechnology>
 800a03a:	4603      	mov	r3, r0
 800a03c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                }
                // Network Registration Status
                if (p > 0) {
 800a040:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800a044:	2b00      	cmp	r3, #0
 800a046:	dd36      	ble.n	800a0b6 <Simcom_SetState+0x2ba>
                    at_c_greg_t read, param = {
 800a048:	2300      	movs	r3, #0
 800a04a:	61fb      	str	r3, [r7, #28]
 800a04c:	2301      	movs	r3, #1
 800a04e:	623b      	str	r3, [r7, #32]
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CREG", ATW, &param);
 800a050:	f107 031c 	add.w	r3, r7, #28
 800a054:	461a      	mov	r2, r3
 800a056:	2100      	movs	r1, #0
 800a058:	4843      	ldr	r0, [pc, #268]	; (800a168 <Simcom_SetState+0x36c>)
 800a05a:	f7fe fda9 	bl	8008bb0 <AT_NetworkRegistration>
 800a05e:	4603      	mov	r3, r0
 800a060:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                        if (p > 0) {
 800a064:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800a068:	2b00      	cmp	r3, #0
 800a06a:	dd09      	ble.n	800a080 <Simcom_SetState+0x284>
                            p = AT_NetworkRegistration("CREG", ATR, &read);
 800a06c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a070:	461a      	mov	r2, r3
 800a072:	2101      	movs	r1, #1
 800a074:	483c      	ldr	r0, [pc, #240]	; (800a168 <Simcom_SetState+0x36c>)
 800a076:	f7fe fd9b 	bl	8008bb0 <AT_NetworkRegistration>
 800a07a:	4603      	mov	r3, r0
 800a07c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d00b      	beq.n	800a09e <Simcom_SetState+0x2a2>
 800a086:	f000 fb03 	bl	800a690 <_GetTickMS>
 800a08a:	4602      	mov	r2, r0
 800a08c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a08e:	1ad3      	subs	r3, r2, r3
 800a090:	683a      	ldr	r2, [r7, #0]
 800a092:	429a      	cmp	r2, r3
 800a094:	d203      	bcs.n	800a09e <Simcom_SetState+0x2a2>
                            LOG_StrLn("Simcom:StateTimeout");
 800a096:	4828      	ldr	r0, [pc, #160]	; (800a138 <Simcom_SetState+0x33c>)
 800a098:	f7ff fd68 	bl	8009b6c <LOG_StrLn>
                            break;
 800a09c:	e00b      	b.n	800a0b6 <Simcom_SetState+0x2ba>
                        }
                        _DelayMS(1000);
 800a09e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a0a2:	f000 faea 	bl	800a67a <_DelayMS>
                    } while (p && read.stat != param.stat);
 800a0a6:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d003      	beq.n	800a0b6 <Simcom_SetState+0x2ba>
 800a0ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0b0:	6a3b      	ldr	r3, [r7, #32]
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d1cc      	bne.n	800a050 <Simcom_SetState+0x254>
                }

                // upgrade simcom state
                if (p > 0) {
 800a0b6:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	dd08      	ble.n	800a0d0 <Simcom_SetState+0x2d4>
                    SIM.state++;
 800a0be:	4b1f      	ldr	r3, [pc, #124]	; (800a13c <Simcom_SetState+0x340>)
 800a0c0:	f993 3000 	ldrsb.w	r3, [r3]
 800a0c4:	b2db      	uxtb	r3, r3
 800a0c6:	3301      	adds	r3, #1
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	b25a      	sxtb	r2, r3
 800a0cc:	4b1b      	ldr	r3, [pc, #108]	; (800a13c <Simcom_SetState+0x340>)
 800a0ce:	701a      	strb	r2, [r3, #0]
                }

                _DelayMS(500);
 800a0d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a0d4:	f000 fad1 	bl	800a67a <_DelayMS>
                break;
 800a0d8:	e078      	b.n	800a1cc <Simcom_SetState+0x3d0>
            case SIM_STATE_NETWORK_ON:
                // =========== GPRS ATTACH
                // GPRS Registration Status
                if (p > 0) {
 800a0da:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	dd52      	ble.n	800a188 <Simcom_SetState+0x38c>
                    at_c_greg_t read, param = {
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	60fb      	str	r3, [r7, #12]
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	613b      	str	r3, [r7, #16]
                            .mode = CREG_MODE_DISABLE,
                            .stat = CREG_STAT_REG_HOME
                    };
                    // wait until attached
                    do {
                        p = AT_NetworkRegistration("CGREG", ATW, &param);
 800a0ea:	f107 030c 	add.w	r3, r7, #12
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	2100      	movs	r1, #0
 800a0f2:	481e      	ldr	r0, [pc, #120]	; (800a16c <Simcom_SetState+0x370>)
 800a0f4:	f7fe fd5c 	bl	8008bb0 <AT_NetworkRegistration>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                        if (p > 0) {
 800a0fe:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800a102:	2b00      	cmp	r3, #0
 800a104:	dd09      	ble.n	800a11a <Simcom_SetState+0x31e>
                            p = AT_NetworkRegistration("CGREG", ATR, &read);
 800a106:	f107 0314 	add.w	r3, r7, #20
 800a10a:	461a      	mov	r2, r3
 800a10c:	2101      	movs	r1, #1
 800a10e:	4817      	ldr	r0, [pc, #92]	; (800a16c <Simcom_SetState+0x370>)
 800a110:	f7fe fd4e 	bl	8008bb0 <AT_NetworkRegistration>
 800a114:	4603      	mov	r3, r0
 800a116:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                        }

                        // Handle timeout
                        if (timeout && (_GetTickMS() - tick) > timeout) {
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d027      	beq.n	800a170 <Simcom_SetState+0x374>
 800a120:	f000 fab6 	bl	800a690 <_GetTickMS>
 800a124:	4602      	mov	r2, r0
 800a126:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a128:	1ad3      	subs	r3, r2, r3
 800a12a:	683a      	ldr	r2, [r7, #0]
 800a12c:	429a      	cmp	r2, r3
 800a12e:	d21f      	bcs.n	800a170 <Simcom_SetState+0x374>
                            LOG_StrLn("Simcom:StateTimeout");
 800a130:	4801      	ldr	r0, [pc, #4]	; (800a138 <Simcom_SetState+0x33c>)
 800a132:	f7ff fd1b 	bl	8009b6c <LOG_StrLn>
                            break;
 800a136:	e027      	b.n	800a188 <Simcom_SetState+0x38c>
 800a138:	0800b71c 	.word	0x0800b71c
 800a13c:	20000010 	.word	0x20000010
 800a140:	0800b730 	.word	0x0800b730
 800a144:	0800b748 	.word	0x0800b748
 800a148:	20000028 	.word	0x20000028
 800a14c:	0800b75c 	.word	0x0800b75c
 800a150:	0800b768 	.word	0x0800b768
 800a154:	0800b780 	.word	0x0800b780
 800a158:	0800b78c 	.word	0x0800b78c
 800a15c:	0800b79c 	.word	0x0800b79c
 800a160:	0800b7a4 	.word	0x0800b7a4
 800a164:	0800b7c0 	.word	0x0800b7c0
 800a168:	0800b7b0 	.word	0x0800b7b0
 800a16c:	0800b7b8 	.word	0x0800b7b8
                        }
                        _DelayMS(1000);
 800a170:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a174:	f000 fa81 	bl	800a67a <_DelayMS>
                    } while (p && read.stat != param.stat);
 800a178:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d003      	beq.n	800a188 <Simcom_SetState+0x38c>
 800a180:	69ba      	ldr	r2, [r7, #24]
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	429a      	cmp	r2, r3
 800a186:	d1b0      	bne.n	800a0ea <Simcom_SetState+0x2ee>
                }

                // upgrade simcom state
                if (p > 0) {
 800a188:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	dd09      	ble.n	800a1a4 <Simcom_SetState+0x3a8>
                    SIM.state++;
 800a190:	4b1a      	ldr	r3, [pc, #104]	; (800a1fc <Simcom_SetState+0x400>)
 800a192:	f993 3000 	ldrsb.w	r3, [r3]
 800a196:	b2db      	uxtb	r3, r3
 800a198:	3301      	adds	r3, #1
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	b25a      	sxtb	r2, r3
 800a19e:	4b17      	ldr	r3, [pc, #92]	; (800a1fc <Simcom_SetState+0x400>)
 800a1a0:	701a      	strb	r2, [r3, #0]
 800a1a2:	e00d      	b.n	800a1c0 <Simcom_SetState+0x3c4>
                } else {
                    if (SIM.state == SIM_STATE_NETWORK_ON) {
 800a1a4:	4b15      	ldr	r3, [pc, #84]	; (800a1fc <Simcom_SetState+0x400>)
 800a1a6:	f993 3000 	ldrsb.w	r3, [r3]
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d108      	bne.n	800a1c0 <Simcom_SetState+0x3c4>
                        SIM.state--;
 800a1ae:	4b13      	ldr	r3, [pc, #76]	; (800a1fc <Simcom_SetState+0x400>)
 800a1b0:	f993 3000 	ldrsb.w	r3, [r3]
 800a1b4:	b2db      	uxtb	r3, r3
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	b2db      	uxtb	r3, r3
 800a1ba:	b25a      	sxtb	r2, r3
 800a1bc:	4b0f      	ldr	r3, [pc, #60]	; (800a1fc <Simcom_SetState+0x400>)
 800a1be:	701a      	strb	r2, [r3, #0]
                    }
                }

                _DelayMS(500);
 800a1c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a1c4:	f000 fa59 	bl	800a67a <_DelayMS>
                break;
 800a1c8:	e000      	b.n	800a1cc <Simcom_SetState+0x3d0>
                }

                break;
#endif
            default:
                break;
 800a1ca:	bf00      	nop
        }
    } while (SIM.state < state);
 800a1cc:	4b0b      	ldr	r3, [pc, #44]	; (800a1fc <Simcom_SetState+0x400>)
 800a1ce:	f993 3000 	ldrsb.w	r3, [r3]
 800a1d2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	f73f ae21 	bgt.w	8009e1e <Simcom_SetState+0x22>
    Simcom_Unlock();
 800a1dc:	f7ff fdf6 	bl	8009dcc <Simcom_Unlock>

    return (SIM.state >= state);
 800a1e0:	4b06      	ldr	r3, [pc, #24]	; (800a1fc <Simcom_SetState+0x400>)
 800a1e2:	f993 3000 	ldrsb.w	r3, [r3]
 800a1e6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	bfd4      	ite	le
 800a1ee:	2301      	movle	r3, #1
 800a1f0:	2300      	movgt	r3, #0
 800a1f2:	b2db      	uxtb	r3, r3
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3758      	adds	r7, #88	; 0x58
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}
 800a1fc:	20000010 	.word	0x20000010

0800a200 <Simcom_FOTA>:

    Simcom_Unlock();
    return p;
}
#else
uint8_t Simcom_FOTA(uint32_t checksumBackup) {
 800a200:	b580      	push	{r7, lr}
 800a202:	b0ac      	sub	sp, #176	; 0xb0
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800a208:	2300      	movs	r3, #0
 800a20a:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    uint32_t checksum = 0, len = 0;
 800a20e:	2300      	movs	r3, #0
 800a210:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a214:	2300      	movs	r3, #0
 800a216:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    at_ftp_t ftp = {
 800a21a:	f107 030c 	add.w	r3, r7, #12
 800a21e:	2298      	movs	r2, #152	; 0x98
 800a220:	2100      	movs	r1, #0
 800a222:	4618      	mov	r0, r3
 800a224:	f000 face 	bl	800a7c4 <memset>
 800a228:	4a35      	ldr	r2, [pc, #212]	; (800a300 <Simcom_FOTA+0x100>)
 800a22a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800a22e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a232:	6018      	str	r0, [r3, #0]
 800a234:	3304      	adds	r3, #4
 800a236:	8019      	strh	r1, [r3, #0]
 800a238:	f107 0366 	add.w	r3, r7, #102	; 0x66
 800a23c:	2200      	movs	r2, #0
 800a23e:	601a      	str	r2, [r3, #0]
 800a240:	605a      	str	r2, [r3, #4]
 800a242:	609a      	str	r2, [r3, #8]
 800a244:	819a      	strh	r2, [r3, #12]
 800a246:	4b2f      	ldr	r3, [pc, #188]	; (800a304 <Simcom_FOTA+0x104>)
 800a248:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a24c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800a250:	2200      	movs	r2, #0
 800a252:	601a      	str	r2, [r3, #0]
 800a254:	605a      	str	r2, [r3, #4]
 800a256:	609a      	str	r2, [r3, #8]
 800a258:	60da      	str	r2, [r3, #12]
            .path = "/vcu/",
            .version = "APP"
    };

    Simcom_Lock();
 800a25a:	f7ff fdb0 	bl	8009dbe <Simcom_Lock>
    // FOTA download, program & check
    if (Simcom_SetState(SIM_STATE_GPRS_ON, 60000)) {
 800a25e:	f64e 2160 	movw	r1, #60000	; 0xea60
 800a262:	2003      	movs	r0, #3
 800a264:	f7ff fdca 	bl	8009dfc <Simcom_SetState>
 800a268:	4603      	mov	r3, r0
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d03a      	beq.n	800a2e4 <Simcom_FOTA+0xe4>
        // Initialize bearer for TCP based apps.
        p = FOTA_BearerInitialize();
 800a26e:	f7f7 f841 	bl	80012f4 <FOTA_BearerInitialize>
 800a272:	4603      	mov	r3, r0
 800a274:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf

        // Get checksum of new firmware
        if (p > 0) {
 800a278:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	dd0a      	ble.n	800a296 <Simcom_FOTA+0x96>
            p = FOTA_GetChecksum(&ftp, &checksum);
 800a280:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800a284:	f107 030c 	add.w	r3, r7, #12
 800a288:	4611      	mov	r1, r2
 800a28a:	4618      	mov	r0, r3
 800a28c:	f7f7 f864 	bl	8001358 <FOTA_GetChecksum>
 800a290:	4603      	mov	r3, r0
 800a292:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
        }

        // Only download when image is different
        if (p > 0) {
 800a296:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	dd22      	ble.n	800a2e4 <Simcom_FOTA+0xe4>
            if (checksumBackup == checksum) {
 800a29e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	429a      	cmp	r2, r3
 800a2a6:	d103      	bne.n	800a2b0 <Simcom_FOTA+0xb0>
                LOG_StrLn("FOTA:Cancelled => SameVersion");
 800a2a8:	4817      	ldr	r0, [pc, #92]	; (800a308 <Simcom_FOTA+0x108>)
 800a2aa:	f7ff fc5f 	bl	8009b6c <LOG_StrLn>
 800a2ae:	e019      	b.n	800a2e4 <Simcom_FOTA+0xe4>
            } else {
                // Download & Program new firmware
                p = FOTA_DownloadAndInstall(&ftp, &len);
 800a2b0:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800a2b4:	f107 030c 	add.w	r3, r7, #12
 800a2b8:	4611      	mov	r1, r2
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7f7 f8e6 	bl	800148c <FOTA_DownloadAndInstall>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf

                // Buffer filled, compare the checksum
                if (p > 0) {
 800a2c6:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	dd0a      	ble.n	800a2e4 <Simcom_FOTA+0xe4>
                    p = FOTA_CompareChecksum(checksum, len, APP_START_ADDR);
 800a2ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a2d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a2d6:	4a0d      	ldr	r2, [pc, #52]	; (800a30c <Simcom_FOTA+0x10c>)
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f7f7 f9e1 	bl	80016a0 <FOTA_CompareChecksum>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
                }
            }
        }
    }
    Simcom_Unlock();
 800a2e4:	f7ff fd72 	bl	8009dcc <Simcom_Unlock>

    return (p == SIM_RESULT_OK);
 800a2e8:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	bf0c      	ite	eq
 800a2f0:	2301      	moveq	r3, #1
 800a2f2:	2300      	movne	r3, #0
 800a2f4:	b2db      	uxtb	r3, r3
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	37b0      	adds	r7, #176	; 0xb0
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	0800b7e8 	.word	0x0800b7e8
 800a304:	00505041 	.word	0x00505041
 800a308:	0800b7c8 	.word	0x0800b7c8
 800a30c:	08020000 	.word	0x08020000

0800a310 <Simcom_Command>:
#endif

SIMCOM_RESULT Simcom_Command(char *data, char *res, uint32_t ms, uint16_t size) {
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	60f8      	str	r0, [r7, #12]
 800a318:	60b9      	str	r1, [r7, #8]
 800a31a:	607a      	str	r2, [r7, #4]
 800a31c:	807b      	strh	r3, [r7, #2]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800a31e:	2300      	movs	r3, #0
 800a320:	75fb      	strb	r3, [r7, #23]
    uint8_t upload = 1;
 800a322:	2301      	movs	r3, #1
 800a324:	75bb      	strb	r3, [r7, #22]

    // Handle default value
    if (res == NULL) {
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d101      	bne.n	800a330 <Simcom_Command+0x20>
        res = SIMCOM_RSP_OK;
 800a32c:	4b28      	ldr	r3, [pc, #160]	; (800a3d0 <Simcom_Command+0xc0>)
 800a32e:	60bb      	str	r3, [r7, #8]
    }
    if (!size) {
 800a330:	887b      	ldrh	r3, [r7, #2]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d106      	bne.n	800a344 <Simcom_Command+0x34>
        upload = 0;
 800a336:	2300      	movs	r3, #0
 800a338:	75bb      	strb	r3, [r7, #22]
        size = strlen(data);
 800a33a:	68f8      	ldr	r0, [r7, #12]
 800a33c:	f7f5 ff7a 	bl	8000234 <strlen>
 800a340:	4603      	mov	r3, r0
 800a342:	807b      	strh	r3, [r7, #2]
    }

    // only handle command if SIM_STATE_READY or BOOT_CMD
    if (SIM.state >= SIM_STATE_READY || (strcmp(data, SIMCOM_CMD_BOOT) == 0)) {
 800a344:	4b23      	ldr	r3, [pc, #140]	; (800a3d4 <Simcom_Command+0xc4>)
 800a346:	f993 3000 	ldrsb.w	r3, [r3]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	da06      	bge.n	800a35c <Simcom_Command+0x4c>
 800a34e:	4922      	ldr	r1, [pc, #136]	; (800a3d8 <Simcom_Command+0xc8>)
 800a350:	68f8      	ldr	r0, [r7, #12]
 800a352:	f7f5 ff65 	bl	8000220 <strcmp>
 800a356:	4603      	mov	r3, r0
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d133      	bne.n	800a3c4 <Simcom_Command+0xb4>
        Simcom_Lock();
 800a35c:	f7ff fd2f 	bl	8009dbe <Simcom_Lock>

        // Debug: print command
        if (SIMCOM_DEBUG) {
            if (!upload) {
 800a360:	7dbb      	ldrb	r3, [r7, #22]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d108      	bne.n	800a378 <Simcom_Command+0x68>
                LOG_Str("\n=> ");
 800a366:	481d      	ldr	r0, [pc, #116]	; (800a3dc <Simcom_Command+0xcc>)
 800a368:	f7ff fbe8 	bl	8009b3c <LOG_Str>
                LOG_Buf(data, size);
 800a36c:	887b      	ldrh	r3, [r7, #2]
 800a36e:	4619      	mov	r1, r3
 800a370:	68f8      	ldr	r0, [r7, #12]
 800a372:	f7ff fc16 	bl	8009ba2 <LOG_Buf>
 800a376:	e004      	b.n	800a382 <Simcom_Command+0x72>
            } else {
                LOG_BufHex(data, size);
 800a378:	887b      	ldrh	r3, [r7, #2]
 800a37a:	4619      	mov	r1, r3
 800a37c:	68f8      	ldr	r0, [r7, #12]
 800a37e:	f7ff fc2f 	bl	8009be0 <LOG_BufHex>
            }
            LOG_Enter();
 800a382:	f7ff fb57 	bl	8009a34 <LOG_Enter>
        }

        // send command
        p = Simcom_Execute(data, size, ms, res);
 800a386:	8879      	ldrh	r1, [r7, #2]
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	687a      	ldr	r2, [r7, #4]
 800a38c:	68f8      	ldr	r0, [r7, #12]
 800a38e:	f000 f8db 	bl	800a548 <Simcom_Execute>
 800a392:	4603      	mov	r3, r0
 800a394:	75fb      	strb	r3, [r7, #23]

        // Debug: print response
        if (SIMCOM_DEBUG) {
            char *FTPGET = "AT+FTPGET=2";
 800a396:	4b12      	ldr	r3, [pc, #72]	; (800a3e0 <Simcom_Command+0xd0>)
 800a398:	613b      	str	r3, [r7, #16]
            if (strncmp(data, FTPGET, strlen(FTPGET)) != 0) {
 800a39a:	6938      	ldr	r0, [r7, #16]
 800a39c:	f7f5 ff4a 	bl	8000234 <strlen>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	6939      	ldr	r1, [r7, #16]
 800a3a6:	68f8      	ldr	r0, [r7, #12]
 800a3a8:	f000 fa34 	bl	800a814 <strncmp>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d006      	beq.n	800a3c0 <Simcom_Command+0xb0>
                LOG_Buf(SIMCOM_UART_RX, sizeof(SIMCOM_UART_RX));
 800a3b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a3b6:	480b      	ldr	r0, [pc, #44]	; (800a3e4 <Simcom_Command+0xd4>)
 800a3b8:	f7ff fbf3 	bl	8009ba2 <LOG_Buf>
                LOG_Enter();
 800a3bc:	f7ff fb3a 	bl	8009a34 <LOG_Enter>
            }
        }

        Simcom_Unlock();
 800a3c0:	f7ff fd04 	bl	8009dcc <Simcom_Unlock>
    }

    return p;
 800a3c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3718      	adds	r7, #24
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}
 800a3d0:	0800b7fc 	.word	0x0800b7fc
 800a3d4:	20000010 	.word	0x20000010
 800a3d8:	0800b800 	.word	0x0800b800
 800a3dc:	0800b804 	.word	0x0800b804
 800a3e0:	0800b80c 	.word	0x0800b80c
 800a3e4:	200003fc 	.word	0x200003fc

0800a3e8 <Simcom_IdleJob>:

SIMCOM_RESULT Simcom_IdleJob(uint8_t *iteration) {
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b084      	sub	sp, #16
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	73fb      	strb	r3, [r7, #15]
    at_csq_t signal;

    // debug
    if (iteration != NULL) {
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d00d      	beq.n	800a416 <Simcom_IdleJob+0x2e>
        LOG_Str("Simcom:Iteration = ");
 800a3fa:	4811      	ldr	r0, [pc, #68]	; (800a440 <Simcom_IdleJob+0x58>)
 800a3fc:	f7ff fb9e 	bl	8009b3c <LOG_Str>
        LOG_Int((*iteration)++);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	781b      	ldrb	r3, [r3, #0]
 800a404:	1c5a      	adds	r2, r3, #1
 800a406:	b2d1      	uxtb	r1, r2
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	7011      	strb	r1, [r2, #0]
 800a40c:	4618      	mov	r0, r3
 800a40e:	f7ff fb1d 	bl	8009a4c <LOG_Int>
        LOG_Enter();
 800a412:	f7ff fb0f 	bl	8009a34 <LOG_Enter>
    }

    // other routines
    p = AT_SignalQualityReport(&signal);
 800a416:	f107 030c 	add.w	r3, r7, #12
 800a41a:	4618      	mov	r0, r3
 800a41c:	f7fe f9d8 	bl	80087d0 <AT_SignalQualityReport>
 800a420:	4603      	mov	r3, r0
 800a422:	73fb      	strb	r3, [r7, #15]
    if (p > 0) {
 800a424:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	dd02      	ble.n	800a432 <Simcom_IdleJob+0x4a>
        SIM.signal = signal.percent;
 800a42c:	7bba      	ldrb	r2, [r7, #14]
 800a42e:	4b05      	ldr	r3, [pc, #20]	; (800a444 <Simcom_IdleJob+0x5c>)
 800a430:	741a      	strb	r2, [r3, #16]
    }
#if (!BOOTLOADER)
    p = AT_ConnectionStatusSingle(&(SIM.ip_status));
#endif
    return p;
 800a432:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a436:	4618      	mov	r0, r3
 800a438:	3710      	adds	r7, #16
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	0800b818 	.word	0x0800b818
 800a444:	20000010 	.word	0x20000010

0800a448 <Simcom_Ready>:
static uint8_t Simcom_CommandoIRQ(void) {
    return Simcom_Response(PREFIX_COMMAND) != NULL;
}
#endif

static SIMCOM_RESULT Simcom_Ready(void) {
 800a448:	b580      	push	{r7, lr}
 800a44a:	b082      	sub	sp, #8
 800a44c:	af00      	add	r7, sp, #0
    // save event
    VCU.SetEvent(EV_VCU_NETWORK_RESTART, 1);
#endif

    // wait until 1s response
    tick = _GetTickMS();
 800a44e:	f000 f91f 	bl	800a690 <_GetTickMS>
 800a452:	6078      	str	r0, [r7, #4]
    while (SIM.state == SIM_STATE_DOWN) {
 800a454:	e016      	b.n	800a484 <Simcom_Ready+0x3c>
        if (Simcom_Response(SIMCOM_RSP_READY)
 800a456:	4814      	ldr	r0, [pc, #80]	; (800a4a8 <Simcom_Ready+0x60>)
 800a458:	f7ff fcc0 	bl	8009ddc <Simcom_Response>
 800a45c:	4603      	mov	r3, r0
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d116      	bne.n	800a490 <Simcom_Ready+0x48>
                || Simcom_Response(SIMCOM_RSP_OK)
 800a462:	4812      	ldr	r0, [pc, #72]	; (800a4ac <Simcom_Ready+0x64>)
 800a464:	f7ff fcba 	bl	8009ddc <Simcom_Response>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d110      	bne.n	800a490 <Simcom_Ready+0x48>
                || (_GetTickMS() - tick) >= NET_BOOT_TIMEOUT) {
 800a46e:	f000 f90f 	bl	800a690 <_GetTickMS>
 800a472:	4602      	mov	r2, r0
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	1ad3      	subs	r3, r2, r3
 800a478:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800a47c:	d208      	bcs.n	800a490 <Simcom_Ready+0x48>
            break;
        }
        _DelayMS(1);
 800a47e:	2001      	movs	r0, #1
 800a480:	f000 f8fb 	bl	800a67a <_DelayMS>
    while (SIM.state == SIM_STATE_DOWN) {
 800a484:	4b0a      	ldr	r3, [pc, #40]	; (800a4b0 <Simcom_Ready+0x68>)
 800a486:	f993 3000 	ldrsb.w	r3, [r3]
 800a48a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a48e:	d0e2      	beq.n	800a456 <Simcom_Ready+0xe>
    }

    // check
    return Simcom_Command(SIMCOM_CMD_BOOT, SIMCOM_RSP_READY, 1000, 0);
 800a490:	2300      	movs	r3, #0
 800a492:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a496:	4904      	ldr	r1, [pc, #16]	; (800a4a8 <Simcom_Ready+0x60>)
 800a498:	4806      	ldr	r0, [pc, #24]	; (800a4b4 <Simcom_Ready+0x6c>)
 800a49a:	f7ff ff39 	bl	800a310 <Simcom_Command>
 800a49e:	4603      	mov	r3, r0
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3708      	adds	r7, #8
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}
 800a4a8:	0800b82c 	.word	0x0800b82c
 800a4ac:	0800b7fc 	.word	0x0800b7fc
 800a4b0:	20000010 	.word	0x20000010
 800a4b4:	0800b800 	.word	0x0800b800

0800a4b8 <Simcom_Power>:

static SIMCOM_RESULT Simcom_Power(void) {
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	af00      	add	r7, sp, #0
    LOG_StrLn("Simcom:Powered");
 800a4bc:	4814      	ldr	r0, [pc, #80]	; (800a510 <Simcom_Power+0x58>)
 800a4be:	f7ff fb55 	bl	8009b6c <LOG_StrLn>
    // reset buffer
    SIMCOM_Reset_Buffer();
 800a4c2:	f7fe f931 	bl	8008728 <SIMCOM_Reset_Buffer>

    // power control
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 0);
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	2101      	movs	r1, #1
 800a4ca:	4812      	ldr	r0, [pc, #72]	; (800a514 <Simcom_Power+0x5c>)
 800a4cc:	f7fa f8d0 	bl	8004670 <HAL_GPIO_WritePin>
    _DelayMS(100);
 800a4d0:	2064      	movs	r0, #100	; 0x64
 800a4d2:	f000 f8d2 	bl	800a67a <_DelayMS>
    HAL_GPIO_WritePin(INT_NET_PWR_GPIO_Port, INT_NET_PWR_Pin, 1);
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	2101      	movs	r1, #1
 800a4da:	480e      	ldr	r0, [pc, #56]	; (800a514 <Simcom_Power+0x5c>)
 800a4dc:	f7fa f8c8 	bl	8004670 <HAL_GPIO_WritePin>
    _DelayMS(1000);
 800a4e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a4e4:	f000 f8c9 	bl	800a67a <_DelayMS>

    // simcom reset pin
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 1);
 800a4e8:	2201      	movs	r2, #1
 800a4ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a4ee:	480a      	ldr	r0, [pc, #40]	; (800a518 <Simcom_Power+0x60>)
 800a4f0:	f7fa f8be 	bl	8004670 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800a4f4:	2001      	movs	r0, #1
 800a4f6:	f7f8 f831 	bl	800255c <HAL_Delay>
    HAL_GPIO_WritePin(INT_NET_RST_GPIO_Port, INT_NET_RST_Pin, 0);
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a500:	4805      	ldr	r0, [pc, #20]	; (800a518 <Simcom_Power+0x60>)
 800a502:	f7fa f8b5 	bl	8004670 <HAL_GPIO_WritePin>

    // wait response
    return Simcom_Ready();
 800a506:	f7ff ff9f 	bl	800a448 <Simcom_Ready>
 800a50a:	4603      	mov	r3, r0
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	bd80      	pop	{r7, pc}
 800a510:	0800b830 	.word	0x0800b830
 800a514:	40020800 	.word	0x40020800
 800a518:	40020400 	.word	0x40020400

0800a51c <Simcom_Sleep>:

static void Simcom_Sleep(uint8_t state) {
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b082      	sub	sp, #8
 800a520:	af00      	add	r7, sp, #0
 800a522:	4603      	mov	r3, r0
 800a524:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(INT_NET_DTR_GPIO_Port, INT_NET_DTR_Pin, state);
 800a526:	79fb      	ldrb	r3, [r7, #7]
 800a528:	461a      	mov	r2, r3
 800a52a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a52e:	4805      	ldr	r0, [pc, #20]	; (800a544 <Simcom_Sleep+0x28>)
 800a530:	f7fa f89e 	bl	8004670 <HAL_GPIO_WritePin>
    _DelayMS(50);
 800a534:	2032      	movs	r0, #50	; 0x32
 800a536:	f000 f8a0 	bl	800a67a <_DelayMS>
}
 800a53a:	bf00      	nop
 800a53c:	3708      	adds	r7, #8
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}
 800a542:	bf00      	nop
 800a544:	40020400 	.word	0x40020400

0800a548 <Simcom_Execute>:

static SIMCOM_RESULT Simcom_Execute(char *data, uint16_t size, uint32_t ms, char *res) {
 800a548:	b580      	push	{r7, lr}
 800a54a:	b088      	sub	sp, #32
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	60f8      	str	r0, [r7, #12]
 800a550:	607a      	str	r2, [r7, #4]
 800a552:	603b      	str	r3, [r7, #0]
 800a554:	460b      	mov	r3, r1
 800a556:	817b      	strh	r3, [r7, #10]
    SIMCOM_RESULT p = SIM_RESULT_ERROR;
 800a558:	2300      	movs	r3, #0
 800a55a:	77fb      	strb	r3, [r7, #31]
    uint32_t tick, timeout = 0;
 800a55c:	2300      	movs	r3, #0
 800a55e:	61bb      	str	r3, [r7, #24]

    Simcom_Lock();
 800a560:	f7ff fc2d 	bl	8009dbe <Simcom_Lock>
    // wake-up the SIMCOM
    Simcom_Sleep(0);
 800a564:	2000      	movs	r0, #0
 800a566:	f7ff ffd9 	bl	800a51c <Simcom_Sleep>

    // transmit to serial (low-level)
    Simcom_BeforeTransmitHook();
 800a56a:	f000 f87f 	bl	800a66c <Simcom_BeforeTransmitHook>
    SIMCOM_Transmit(data, size);
 800a56e:	897b      	ldrh	r3, [r7, #10]
 800a570:	4619      	mov	r1, r3
 800a572:	68f8      	ldr	r0, [r7, #12]
 800a574:	f7fe f8ea 	bl	800874c <SIMCOM_Transmit>

    // convert time to tick
    timeout = (ms + NET_EXTRA_TIME );
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800a57e:	61bb      	str	r3, [r7, #24]
    // set timeout guard
    tick = _GetTickMS();
 800a580:	f000 f886 	bl	800a690 <_GetTickMS>
 800a584:	6178      	str	r0, [r7, #20]

    // wait response from SIMCOM
    while (1) {
        if (Simcom_Response(res)
 800a586:	6838      	ldr	r0, [r7, #0]
 800a588:	f7ff fc28 	bl	8009ddc <Simcom_Response>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d113      	bne.n	800a5ba <Simcom_Execute+0x72>
                || Simcom_Response(SIMCOM_RSP_ERROR)
 800a592:	482f      	ldr	r0, [pc, #188]	; (800a650 <Simcom_Execute+0x108>)
 800a594:	f7ff fc22 	bl	8009ddc <Simcom_Response>
 800a598:	4603      	mov	r3, r0
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d10d      	bne.n	800a5ba <Simcom_Execute+0x72>
                || Simcom_Response(SIMCOM_RSP_READY)
 800a59e:	482d      	ldr	r0, [pc, #180]	; (800a654 <Simcom_Execute+0x10c>)
 800a5a0:	f7ff fc1c 	bl	8009ddc <Simcom_Response>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d107      	bne.n	800a5ba <Simcom_Execute+0x72>
                #if (!BOOTLOADER)
                || Simcom_CommandoIRQ()
                #endif
                || (_GetTickMS() - tick) >= timeout) {
 800a5aa:	f000 f871 	bl	800a690 <_GetTickMS>
 800a5ae:	4602      	mov	r2, r0
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	1ad3      	subs	r3, r2, r3
 800a5b4:	69ba      	ldr	r2, [r7, #24]
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	d83a      	bhi.n	800a630 <Simcom_Execute+0xe8>

            // check response
            if (Simcom_Response(res)) {
 800a5ba:	6838      	ldr	r0, [r7, #0]
 800a5bc:	f7ff fc0e 	bl	8009ddc <Simcom_Response>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d001      	beq.n	800a5ca <Simcom_Execute+0x82>
                p = SIM_RESULT_OK;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	77fb      	strb	r3, [r7, #31]
            }

            // Handle failure
            if (p != SIM_RESULT_OK) {
 800a5ca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800a5ce:	2b01      	cmp	r3, #1
 800a5d0:	d032      	beq.n	800a638 <Simcom_Execute+0xf0>
                // exception for no response
                if (strlen(SIMCOM_UART_RX) == 0) {
 800a5d2:	4b21      	ldr	r3, [pc, #132]	; (800a658 <Simcom_Execute+0x110>)
 800a5d4:	781b      	ldrb	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d108      	bne.n	800a5ec <Simcom_Execute+0xa4>
                    p = SIM_RESULT_NO_RESPONSE;
 800a5da:	23fe      	movs	r3, #254	; 0xfe
 800a5dc:	77fb      	strb	r3, [r7, #31]
                    SIM.state = SIM_STATE_DOWN;
 800a5de:	4b1f      	ldr	r3, [pc, #124]	; (800a65c <Simcom_Execute+0x114>)
 800a5e0:	22ff      	movs	r2, #255	; 0xff
 800a5e2:	701a      	strb	r2, [r3, #0]
                    LOG_StrLn("Simcom:NoResponse");
 800a5e4:	481e      	ldr	r0, [pc, #120]	; (800a660 <Simcom_Execute+0x118>)
 800a5e6:	f7ff fac1 	bl	8009b6c <LOG_StrLn>
                    }
                }
            }

            // exit loop
            break;
 800a5ea:	e025      	b.n	800a638 <Simcom_Execute+0xf0>
                    if (Simcom_Response(SIMCOM_RSP_READY) && (SIM.state >= SIM_STATE_READY)) {
 800a5ec:	4819      	ldr	r0, [pc, #100]	; (800a654 <Simcom_Execute+0x10c>)
 800a5ee:	f7ff fbf5 	bl	8009ddc <Simcom_Response>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d00d      	beq.n	800a614 <Simcom_Execute+0xcc>
 800a5f8:	4b18      	ldr	r3, [pc, #96]	; (800a65c <Simcom_Execute+0x114>)
 800a5fa:	f993 3000 	ldrsb.w	r3, [r3]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	db08      	blt.n	800a614 <Simcom_Execute+0xcc>
                        LOG_StrLn("Simcom:Restarted");
 800a602:	4818      	ldr	r0, [pc, #96]	; (800a664 <Simcom_Execute+0x11c>)
 800a604:	f7ff fab2 	bl	8009b6c <LOG_StrLn>
                        p = SIM_RESULT_RESTARTED;
 800a608:	23fd      	movs	r3, #253	; 0xfd
 800a60a:	77fb      	strb	r3, [r7, #31]
                        SIM.state = SIM_STATE_READY;
 800a60c:	4b13      	ldr	r3, [pc, #76]	; (800a65c <Simcom_Execute+0x114>)
 800a60e:	2200      	movs	r2, #0
 800a610:	701a      	strb	r2, [r3, #0]
            break;
 800a612:	e011      	b.n	800a638 <Simcom_Execute+0xf0>
                    else if ((_GetTickMS() - tick) >= timeout) {
 800a614:	f000 f83c 	bl	800a690 <_GetTickMS>
 800a618:	4602      	mov	r2, r0
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	1ad3      	subs	r3, r2, r3
 800a61e:	69ba      	ldr	r2, [r7, #24]
 800a620:	429a      	cmp	r2, r3
 800a622:	d809      	bhi.n	800a638 <Simcom_Execute+0xf0>
                        LOG_StrLn("Simcom:Timeout");
 800a624:	4810      	ldr	r0, [pc, #64]	; (800a668 <Simcom_Execute+0x120>)
 800a626:	f7ff faa1 	bl	8009b6c <LOG_StrLn>
                        p = SIM_RESULT_TIMEOUT;
 800a62a:	23ff      	movs	r3, #255	; 0xff
 800a62c:	77fb      	strb	r3, [r7, #31]
            break;
 800a62e:	e003      	b.n	800a638 <Simcom_Execute+0xf0>
        }
        _DelayMS(10);
 800a630:	200a      	movs	r0, #10
 800a632:	f000 f822 	bl	800a67a <_DelayMS>
        if (Simcom_Response(res)
 800a636:	e7a6      	b.n	800a586 <Simcom_Execute+0x3e>
            break;
 800a638:	bf00      	nop
    }

    // sleep the SIMCOM
    Simcom_Sleep(1);
 800a63a:	2001      	movs	r0, #1
 800a63c:	f7ff ff6e 	bl	800a51c <Simcom_Sleep>
    Simcom_Unlock();
 800a640:	f7ff fbc4 	bl	8009dcc <Simcom_Unlock>
    return p;
 800a644:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800a648:	4618      	mov	r0, r3
 800a64a:	3720      	adds	r7, #32
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}
 800a650:	0800b840 	.word	0x0800b840
 800a654:	0800b82c 	.word	0x0800b82c
 800a658:	200003fc 	.word	0x200003fc
 800a65c:	20000010 	.word	0x20000010
 800a660:	0800b848 	.word	0x0800b848
 800a664:	0800b85c 	.word	0x0800b85c
 800a668:	0800b870 	.word	0x0800b870

0800a66c <Simcom_BeforeTransmitHook>:

static void Simcom_BeforeTransmitHook(void) {
 800a66c:	b480      	push	{r7}
 800a66e:	af00      	add	r7, sp, #0
    //  LOG_StrLn("============ SIMCOM DEBUG ============");
    //  LOG_Buf(SIMCOM_UART_RX, strlen(SIMCOM_UART_RX));
    //  LOG_Enter();
    //  LOG_StrLn("======================================");

}
 800a670:	bf00      	nop
 800a672:	46bd      	mov	sp, r7
 800a674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a678:	4770      	bx	lr

0800a67a <_DelayMS>:
extern vcu_t VCU;
extern sw_t SW;
#endif

/* Public functions implementation --------------------------------------------*/
void _DelayMS(uint32_t ms) {
 800a67a:	b580      	push	{r7, lr}
 800a67c:	b082      	sub	sp, #8
 800a67e:	af00      	add	r7, sp, #0
 800a680:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    osDelay(ms);
#else
    HAL_Delay(ms);
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7f7 ff6a 	bl	800255c <HAL_Delay>
#endif
}
 800a688:	bf00      	nop
 800a68a:	3708      	adds	r7, #8
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}

0800a690 <_GetTickMS>:

uint32_t _GetTickMS(void) {
 800a690:	b580      	push	{r7, lr}
 800a692:	af00      	add	r7, sp, #0
#if RTOS_ENABLE
    return osKernelGetTickCount();
#else
    return HAL_GetTick();
 800a694:	f7f7 ff56 	bl	8002544 <HAL_GetTick>
 800a698:	4603      	mov	r3, r0
#endif
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	bd80      	pop	{r7, pc}
	...

0800a6a0 <_LedWrite>:

uint8_t _LedRead(void) {
    return HAL_GPIO_ReadPin(SYS_LED_GPIO_Port, SYS_LED_Pin);
}

void _LedWrite(uint8_t state) {
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SYS_LED_GPIO_Port, SYS_LED_Pin, state);
 800a6aa:	79fb      	ldrb	r3, [r7, #7]
 800a6ac:	461a      	mov	r2, r3
 800a6ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a6b2:	4803      	ldr	r0, [pc, #12]	; (800a6c0 <_LedWrite+0x20>)
 800a6b4:	f7f9 ffdc 	bl	8004670 <HAL_GPIO_WritePin>
}
 800a6b8:	bf00      	nop
 800a6ba:	3708      	adds	r7, #8
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}
 800a6c0:	40020c00 	.word	0x40020c00

0800a6c4 <_LedToggle>:

void _LedToggle(void) {
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(SYS_LED_GPIO_Port, SYS_LED_Pin);
 800a6c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a6cc:	4802      	ldr	r0, [pc, #8]	; (800a6d8 <_LedToggle+0x14>)
 800a6ce:	f7f9 ffe8 	bl	80046a2 <HAL_GPIO_TogglePin>
}
 800a6d2:	bf00      	nop
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	40020c00 	.word	0x40020c00

0800a6dc <_Error>:

void _Error(char msg[50]) {
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
#if RTOS_ENABLE
    if (osKernelGetState() == osKernelRunning) {
        LOG_StrLn(msg);
    }
#else
    LOG_StrLn(msg);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f7ff fa41 	bl	8009b6c <LOG_StrLn>
#endif

    // indicator error
    while (1) {
        _LedToggle();
 800a6ea:	f7ff ffeb 	bl	800a6c4 <_LedToggle>
        HAL_Delay(50);
 800a6ee:	2032      	movs	r0, #50	; 0x32
 800a6f0:	f7f7 ff34 	bl	800255c <HAL_Delay>
        _LedToggle();
 800a6f4:	e7f9      	b.n	800a6ea <_Error+0xe>

0800a6f6 <_ByteSwap32>:
    }
}

uint32_t _ByteSwap32(uint32_t x) {
 800a6f6:	b480      	push	{r7}
 800a6f8:	b085      	sub	sp, #20
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
    uint32_t y = (x >> 24) & 0xff;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	0e1b      	lsrs	r3, r3, #24
 800a702:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 16) & 0xff) << 8;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	0c1b      	lsrs	r3, r3, #16
 800a708:	021b      	lsls	r3, r3, #8
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	68fa      	ldr	r2, [r7, #12]
 800a70e:	4313      	orrs	r3, r2
 800a710:	60fb      	str	r3, [r7, #12]
    y |= ((x >> 8) & 0xff) << 16;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	0a1b      	lsrs	r3, r3, #8
 800a716:	041b      	lsls	r3, r3, #16
 800a718:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a71c:	68fa      	ldr	r2, [r7, #12]
 800a71e:	4313      	orrs	r3, r2
 800a720:	60fb      	str	r3, [r7, #12]
    y |= (x & 0xff) << 24;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	061b      	lsls	r3, r3, #24
 800a726:	68fa      	ldr	r2, [r7, #12]
 800a728:	4313      	orrs	r3, r2
 800a72a:	60fb      	str	r3, [r7, #12]

    return y;
 800a72c:	68fb      	ldr	r3, [r7, #12]
}
 800a72e:	4618      	mov	r0, r3
 800a730:	3714      	adds	r7, #20
 800a732:	46bd      	mov	sp, r7
 800a734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a738:	4770      	bx	lr
	...

0800a73c <__errno>:
 800a73c:	4b01      	ldr	r3, [pc, #4]	; (800a744 <__errno+0x8>)
 800a73e:	6818      	ldr	r0, [r3, #0]
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	2000002c 	.word	0x2000002c

0800a748 <__libc_init_array>:
 800a748:	b570      	push	{r4, r5, r6, lr}
 800a74a:	4e0d      	ldr	r6, [pc, #52]	; (800a780 <__libc_init_array+0x38>)
 800a74c:	4c0d      	ldr	r4, [pc, #52]	; (800a784 <__libc_init_array+0x3c>)
 800a74e:	1ba4      	subs	r4, r4, r6
 800a750:	10a4      	asrs	r4, r4, #2
 800a752:	2500      	movs	r5, #0
 800a754:	42a5      	cmp	r5, r4
 800a756:	d109      	bne.n	800a76c <__libc_init_array+0x24>
 800a758:	4e0b      	ldr	r6, [pc, #44]	; (800a788 <__libc_init_array+0x40>)
 800a75a:	4c0c      	ldr	r4, [pc, #48]	; (800a78c <__libc_init_array+0x44>)
 800a75c:	f000 fd14 	bl	800b188 <_init>
 800a760:	1ba4      	subs	r4, r4, r6
 800a762:	10a4      	asrs	r4, r4, #2
 800a764:	2500      	movs	r5, #0
 800a766:	42a5      	cmp	r5, r4
 800a768:	d105      	bne.n	800a776 <__libc_init_array+0x2e>
 800a76a:	bd70      	pop	{r4, r5, r6, pc}
 800a76c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a770:	4798      	blx	r3
 800a772:	3501      	adds	r5, #1
 800a774:	e7ee      	b.n	800a754 <__libc_init_array+0xc>
 800a776:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a77a:	4798      	blx	r3
 800a77c:	3501      	adds	r5, #1
 800a77e:	e7f2      	b.n	800a766 <__libc_init_array+0x1e>
 800a780:	0800b9e8 	.word	0x0800b9e8
 800a784:	0800b9e8 	.word	0x0800b9e8
 800a788:	0800b9e8 	.word	0x0800b9e8
 800a78c:	0800b9ec 	.word	0x0800b9ec

0800a790 <memcmp>:
 800a790:	b530      	push	{r4, r5, lr}
 800a792:	2400      	movs	r4, #0
 800a794:	42a2      	cmp	r2, r4
 800a796:	d101      	bne.n	800a79c <memcmp+0xc>
 800a798:	2000      	movs	r0, #0
 800a79a:	e007      	b.n	800a7ac <memcmp+0x1c>
 800a79c:	5d03      	ldrb	r3, [r0, r4]
 800a79e:	3401      	adds	r4, #1
 800a7a0:	190d      	adds	r5, r1, r4
 800a7a2:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800a7a6:	42ab      	cmp	r3, r5
 800a7a8:	d0f4      	beq.n	800a794 <memcmp+0x4>
 800a7aa:	1b58      	subs	r0, r3, r5
 800a7ac:	bd30      	pop	{r4, r5, pc}

0800a7ae <memcpy>:
 800a7ae:	b510      	push	{r4, lr}
 800a7b0:	1e43      	subs	r3, r0, #1
 800a7b2:	440a      	add	r2, r1
 800a7b4:	4291      	cmp	r1, r2
 800a7b6:	d100      	bne.n	800a7ba <memcpy+0xc>
 800a7b8:	bd10      	pop	{r4, pc}
 800a7ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7c2:	e7f7      	b.n	800a7b4 <memcpy+0x6>

0800a7c4 <memset>:
 800a7c4:	4402      	add	r2, r0
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d100      	bne.n	800a7ce <memset+0xa>
 800a7cc:	4770      	bx	lr
 800a7ce:	f803 1b01 	strb.w	r1, [r3], #1
 800a7d2:	e7f9      	b.n	800a7c8 <memset+0x4>

0800a7d4 <siprintf>:
 800a7d4:	b40e      	push	{r1, r2, r3}
 800a7d6:	b500      	push	{lr}
 800a7d8:	b09c      	sub	sp, #112	; 0x70
 800a7da:	ab1d      	add	r3, sp, #116	; 0x74
 800a7dc:	9002      	str	r0, [sp, #8]
 800a7de:	9006      	str	r0, [sp, #24]
 800a7e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a7e4:	4809      	ldr	r0, [pc, #36]	; (800a80c <siprintf+0x38>)
 800a7e6:	9107      	str	r1, [sp, #28]
 800a7e8:	9104      	str	r1, [sp, #16]
 800a7ea:	4909      	ldr	r1, [pc, #36]	; (800a810 <siprintf+0x3c>)
 800a7ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7f0:	9105      	str	r1, [sp, #20]
 800a7f2:	6800      	ldr	r0, [r0, #0]
 800a7f4:	9301      	str	r3, [sp, #4]
 800a7f6:	a902      	add	r1, sp, #8
 800a7f8:	f000 f938 	bl	800aa6c <_svfiprintf_r>
 800a7fc:	9b02      	ldr	r3, [sp, #8]
 800a7fe:	2200      	movs	r2, #0
 800a800:	701a      	strb	r2, [r3, #0]
 800a802:	b01c      	add	sp, #112	; 0x70
 800a804:	f85d eb04 	ldr.w	lr, [sp], #4
 800a808:	b003      	add	sp, #12
 800a80a:	4770      	bx	lr
 800a80c:	2000002c 	.word	0x2000002c
 800a810:	ffff0208 	.word	0xffff0208

0800a814 <strncmp>:
 800a814:	b510      	push	{r4, lr}
 800a816:	b16a      	cbz	r2, 800a834 <strncmp+0x20>
 800a818:	3901      	subs	r1, #1
 800a81a:	1884      	adds	r4, r0, r2
 800a81c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a820:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a824:	4293      	cmp	r3, r2
 800a826:	d103      	bne.n	800a830 <strncmp+0x1c>
 800a828:	42a0      	cmp	r0, r4
 800a82a:	d001      	beq.n	800a830 <strncmp+0x1c>
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d1f5      	bne.n	800a81c <strncmp+0x8>
 800a830:	1a98      	subs	r0, r3, r2
 800a832:	bd10      	pop	{r4, pc}
 800a834:	4610      	mov	r0, r2
 800a836:	e7fc      	b.n	800a832 <strncmp+0x1e>

0800a838 <strstr>:
 800a838:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a83a:	7803      	ldrb	r3, [r0, #0]
 800a83c:	b17b      	cbz	r3, 800a85e <strstr+0x26>
 800a83e:	4604      	mov	r4, r0
 800a840:	7823      	ldrb	r3, [r4, #0]
 800a842:	4620      	mov	r0, r4
 800a844:	1c66      	adds	r6, r4, #1
 800a846:	b17b      	cbz	r3, 800a868 <strstr+0x30>
 800a848:	1e4a      	subs	r2, r1, #1
 800a84a:	1e63      	subs	r3, r4, #1
 800a84c:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800a850:	b14d      	cbz	r5, 800a866 <strstr+0x2e>
 800a852:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800a856:	42af      	cmp	r7, r5
 800a858:	4634      	mov	r4, r6
 800a85a:	d0f7      	beq.n	800a84c <strstr+0x14>
 800a85c:	e7f0      	b.n	800a840 <strstr+0x8>
 800a85e:	780b      	ldrb	r3, [r1, #0]
 800a860:	2b00      	cmp	r3, #0
 800a862:	bf18      	it	ne
 800a864:	2000      	movne	r0, #0
 800a866:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a868:	4618      	mov	r0, r3
 800a86a:	e7fc      	b.n	800a866 <strstr+0x2e>

0800a86c <_strtoul_l.isra.0>:
 800a86c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a870:	4680      	mov	r8, r0
 800a872:	4689      	mov	r9, r1
 800a874:	4692      	mov	sl, r2
 800a876:	461e      	mov	r6, r3
 800a878:	460f      	mov	r7, r1
 800a87a:	463d      	mov	r5, r7
 800a87c:	9808      	ldr	r0, [sp, #32]
 800a87e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a882:	f000 f883 	bl	800a98c <__locale_ctype_ptr_l>
 800a886:	4420      	add	r0, r4
 800a888:	7843      	ldrb	r3, [r0, #1]
 800a88a:	f013 0308 	ands.w	r3, r3, #8
 800a88e:	d130      	bne.n	800a8f2 <_strtoul_l.isra.0+0x86>
 800a890:	2c2d      	cmp	r4, #45	; 0x2d
 800a892:	d130      	bne.n	800a8f6 <_strtoul_l.isra.0+0x8a>
 800a894:	787c      	ldrb	r4, [r7, #1]
 800a896:	1cbd      	adds	r5, r7, #2
 800a898:	2101      	movs	r1, #1
 800a89a:	2e00      	cmp	r6, #0
 800a89c:	d05c      	beq.n	800a958 <_strtoul_l.isra.0+0xec>
 800a89e:	2e10      	cmp	r6, #16
 800a8a0:	d109      	bne.n	800a8b6 <_strtoul_l.isra.0+0x4a>
 800a8a2:	2c30      	cmp	r4, #48	; 0x30
 800a8a4:	d107      	bne.n	800a8b6 <_strtoul_l.isra.0+0x4a>
 800a8a6:	782b      	ldrb	r3, [r5, #0]
 800a8a8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a8ac:	2b58      	cmp	r3, #88	; 0x58
 800a8ae:	d14e      	bne.n	800a94e <_strtoul_l.isra.0+0xe2>
 800a8b0:	786c      	ldrb	r4, [r5, #1]
 800a8b2:	2610      	movs	r6, #16
 800a8b4:	3502      	adds	r5, #2
 800a8b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	fbb2 f2f6 	udiv	r2, r2, r6
 800a8c0:	fb06 fc02 	mul.w	ip, r6, r2
 800a8c4:	ea6f 0c0c 	mvn.w	ip, ip
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a8ce:	2f09      	cmp	r7, #9
 800a8d0:	d817      	bhi.n	800a902 <_strtoul_l.isra.0+0x96>
 800a8d2:	463c      	mov	r4, r7
 800a8d4:	42a6      	cmp	r6, r4
 800a8d6:	dd23      	ble.n	800a920 <_strtoul_l.isra.0+0xb4>
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	db1e      	blt.n	800a91a <_strtoul_l.isra.0+0xae>
 800a8dc:	4282      	cmp	r2, r0
 800a8de:	d31c      	bcc.n	800a91a <_strtoul_l.isra.0+0xae>
 800a8e0:	d101      	bne.n	800a8e6 <_strtoul_l.isra.0+0x7a>
 800a8e2:	45a4      	cmp	ip, r4
 800a8e4:	db19      	blt.n	800a91a <_strtoul_l.isra.0+0xae>
 800a8e6:	fb00 4006 	mla	r0, r0, r6, r4
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a8f0:	e7eb      	b.n	800a8ca <_strtoul_l.isra.0+0x5e>
 800a8f2:	462f      	mov	r7, r5
 800a8f4:	e7c1      	b.n	800a87a <_strtoul_l.isra.0+0xe>
 800a8f6:	2c2b      	cmp	r4, #43	; 0x2b
 800a8f8:	bf04      	itt	eq
 800a8fa:	1cbd      	addeq	r5, r7, #2
 800a8fc:	787c      	ldrbeq	r4, [r7, #1]
 800a8fe:	4619      	mov	r1, r3
 800a900:	e7cb      	b.n	800a89a <_strtoul_l.isra.0+0x2e>
 800a902:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a906:	2f19      	cmp	r7, #25
 800a908:	d801      	bhi.n	800a90e <_strtoul_l.isra.0+0xa2>
 800a90a:	3c37      	subs	r4, #55	; 0x37
 800a90c:	e7e2      	b.n	800a8d4 <_strtoul_l.isra.0+0x68>
 800a90e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a912:	2f19      	cmp	r7, #25
 800a914:	d804      	bhi.n	800a920 <_strtoul_l.isra.0+0xb4>
 800a916:	3c57      	subs	r4, #87	; 0x57
 800a918:	e7dc      	b.n	800a8d4 <_strtoul_l.isra.0+0x68>
 800a91a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a91e:	e7e5      	b.n	800a8ec <_strtoul_l.isra.0+0x80>
 800a920:	2b00      	cmp	r3, #0
 800a922:	da09      	bge.n	800a938 <_strtoul_l.isra.0+0xcc>
 800a924:	2322      	movs	r3, #34	; 0x22
 800a926:	f8c8 3000 	str.w	r3, [r8]
 800a92a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a92e:	f1ba 0f00 	cmp.w	sl, #0
 800a932:	d107      	bne.n	800a944 <_strtoul_l.isra.0+0xd8>
 800a934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a938:	b101      	cbz	r1, 800a93c <_strtoul_l.isra.0+0xd0>
 800a93a:	4240      	negs	r0, r0
 800a93c:	f1ba 0f00 	cmp.w	sl, #0
 800a940:	d0f8      	beq.n	800a934 <_strtoul_l.isra.0+0xc8>
 800a942:	b10b      	cbz	r3, 800a948 <_strtoul_l.isra.0+0xdc>
 800a944:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800a948:	f8ca 9000 	str.w	r9, [sl]
 800a94c:	e7f2      	b.n	800a934 <_strtoul_l.isra.0+0xc8>
 800a94e:	2430      	movs	r4, #48	; 0x30
 800a950:	2e00      	cmp	r6, #0
 800a952:	d1b0      	bne.n	800a8b6 <_strtoul_l.isra.0+0x4a>
 800a954:	2608      	movs	r6, #8
 800a956:	e7ae      	b.n	800a8b6 <_strtoul_l.isra.0+0x4a>
 800a958:	2c30      	cmp	r4, #48	; 0x30
 800a95a:	d0a4      	beq.n	800a8a6 <_strtoul_l.isra.0+0x3a>
 800a95c:	260a      	movs	r6, #10
 800a95e:	e7aa      	b.n	800a8b6 <_strtoul_l.isra.0+0x4a>

0800a960 <strtoul>:
 800a960:	4b08      	ldr	r3, [pc, #32]	; (800a984 <strtoul+0x24>)
 800a962:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a964:	681c      	ldr	r4, [r3, #0]
 800a966:	4d08      	ldr	r5, [pc, #32]	; (800a988 <strtoul+0x28>)
 800a968:	6a23      	ldr	r3, [r4, #32]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	bf08      	it	eq
 800a96e:	462b      	moveq	r3, r5
 800a970:	9300      	str	r3, [sp, #0]
 800a972:	4613      	mov	r3, r2
 800a974:	460a      	mov	r2, r1
 800a976:	4601      	mov	r1, r0
 800a978:	4620      	mov	r0, r4
 800a97a:	f7ff ff77 	bl	800a86c <_strtoul_l.isra.0>
 800a97e:	b003      	add	sp, #12
 800a980:	bd30      	pop	{r4, r5, pc}
 800a982:	bf00      	nop
 800a984:	2000002c 	.word	0x2000002c
 800a988:	20000090 	.word	0x20000090

0800a98c <__locale_ctype_ptr_l>:
 800a98c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a990:	4770      	bx	lr

0800a992 <__ascii_mbtowc>:
 800a992:	b082      	sub	sp, #8
 800a994:	b901      	cbnz	r1, 800a998 <__ascii_mbtowc+0x6>
 800a996:	a901      	add	r1, sp, #4
 800a998:	b142      	cbz	r2, 800a9ac <__ascii_mbtowc+0x1a>
 800a99a:	b14b      	cbz	r3, 800a9b0 <__ascii_mbtowc+0x1e>
 800a99c:	7813      	ldrb	r3, [r2, #0]
 800a99e:	600b      	str	r3, [r1, #0]
 800a9a0:	7812      	ldrb	r2, [r2, #0]
 800a9a2:	1c10      	adds	r0, r2, #0
 800a9a4:	bf18      	it	ne
 800a9a6:	2001      	movne	r0, #1
 800a9a8:	b002      	add	sp, #8
 800a9aa:	4770      	bx	lr
 800a9ac:	4610      	mov	r0, r2
 800a9ae:	e7fb      	b.n	800a9a8 <__ascii_mbtowc+0x16>
 800a9b0:	f06f 0001 	mvn.w	r0, #1
 800a9b4:	e7f8      	b.n	800a9a8 <__ascii_mbtowc+0x16>

0800a9b6 <__ssputs_r>:
 800a9b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9ba:	688e      	ldr	r6, [r1, #8]
 800a9bc:	429e      	cmp	r6, r3
 800a9be:	4682      	mov	sl, r0
 800a9c0:	460c      	mov	r4, r1
 800a9c2:	4690      	mov	r8, r2
 800a9c4:	4699      	mov	r9, r3
 800a9c6:	d837      	bhi.n	800aa38 <__ssputs_r+0x82>
 800a9c8:	898a      	ldrh	r2, [r1, #12]
 800a9ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a9ce:	d031      	beq.n	800aa34 <__ssputs_r+0x7e>
 800a9d0:	6825      	ldr	r5, [r4, #0]
 800a9d2:	6909      	ldr	r1, [r1, #16]
 800a9d4:	1a6f      	subs	r7, r5, r1
 800a9d6:	6965      	ldr	r5, [r4, #20]
 800a9d8:	2302      	movs	r3, #2
 800a9da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a9de:	fb95 f5f3 	sdiv	r5, r5, r3
 800a9e2:	f109 0301 	add.w	r3, r9, #1
 800a9e6:	443b      	add	r3, r7
 800a9e8:	429d      	cmp	r5, r3
 800a9ea:	bf38      	it	cc
 800a9ec:	461d      	movcc	r5, r3
 800a9ee:	0553      	lsls	r3, r2, #21
 800a9f0:	d530      	bpl.n	800aa54 <__ssputs_r+0x9e>
 800a9f2:	4629      	mov	r1, r5
 800a9f4:	f000 fb2e 	bl	800b054 <_malloc_r>
 800a9f8:	4606      	mov	r6, r0
 800a9fa:	b950      	cbnz	r0, 800aa12 <__ssputs_r+0x5c>
 800a9fc:	230c      	movs	r3, #12
 800a9fe:	f8ca 3000 	str.w	r3, [sl]
 800aa02:	89a3      	ldrh	r3, [r4, #12]
 800aa04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa08:	81a3      	strh	r3, [r4, #12]
 800aa0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aa0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa12:	463a      	mov	r2, r7
 800aa14:	6921      	ldr	r1, [r4, #16]
 800aa16:	f7ff feca 	bl	800a7ae <memcpy>
 800aa1a:	89a3      	ldrh	r3, [r4, #12]
 800aa1c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aa20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa24:	81a3      	strh	r3, [r4, #12]
 800aa26:	6126      	str	r6, [r4, #16]
 800aa28:	6165      	str	r5, [r4, #20]
 800aa2a:	443e      	add	r6, r7
 800aa2c:	1bed      	subs	r5, r5, r7
 800aa2e:	6026      	str	r6, [r4, #0]
 800aa30:	60a5      	str	r5, [r4, #8]
 800aa32:	464e      	mov	r6, r9
 800aa34:	454e      	cmp	r6, r9
 800aa36:	d900      	bls.n	800aa3a <__ssputs_r+0x84>
 800aa38:	464e      	mov	r6, r9
 800aa3a:	4632      	mov	r2, r6
 800aa3c:	4641      	mov	r1, r8
 800aa3e:	6820      	ldr	r0, [r4, #0]
 800aa40:	f000 faa1 	bl	800af86 <memmove>
 800aa44:	68a3      	ldr	r3, [r4, #8]
 800aa46:	1b9b      	subs	r3, r3, r6
 800aa48:	60a3      	str	r3, [r4, #8]
 800aa4a:	6823      	ldr	r3, [r4, #0]
 800aa4c:	441e      	add	r6, r3
 800aa4e:	6026      	str	r6, [r4, #0]
 800aa50:	2000      	movs	r0, #0
 800aa52:	e7dc      	b.n	800aa0e <__ssputs_r+0x58>
 800aa54:	462a      	mov	r2, r5
 800aa56:	f000 fb57 	bl	800b108 <_realloc_r>
 800aa5a:	4606      	mov	r6, r0
 800aa5c:	2800      	cmp	r0, #0
 800aa5e:	d1e2      	bne.n	800aa26 <__ssputs_r+0x70>
 800aa60:	6921      	ldr	r1, [r4, #16]
 800aa62:	4650      	mov	r0, sl
 800aa64:	f000 faa8 	bl	800afb8 <_free_r>
 800aa68:	e7c8      	b.n	800a9fc <__ssputs_r+0x46>
	...

0800aa6c <_svfiprintf_r>:
 800aa6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa70:	461d      	mov	r5, r3
 800aa72:	898b      	ldrh	r3, [r1, #12]
 800aa74:	061f      	lsls	r7, r3, #24
 800aa76:	b09d      	sub	sp, #116	; 0x74
 800aa78:	4680      	mov	r8, r0
 800aa7a:	460c      	mov	r4, r1
 800aa7c:	4616      	mov	r6, r2
 800aa7e:	d50f      	bpl.n	800aaa0 <_svfiprintf_r+0x34>
 800aa80:	690b      	ldr	r3, [r1, #16]
 800aa82:	b96b      	cbnz	r3, 800aaa0 <_svfiprintf_r+0x34>
 800aa84:	2140      	movs	r1, #64	; 0x40
 800aa86:	f000 fae5 	bl	800b054 <_malloc_r>
 800aa8a:	6020      	str	r0, [r4, #0]
 800aa8c:	6120      	str	r0, [r4, #16]
 800aa8e:	b928      	cbnz	r0, 800aa9c <_svfiprintf_r+0x30>
 800aa90:	230c      	movs	r3, #12
 800aa92:	f8c8 3000 	str.w	r3, [r8]
 800aa96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aa9a:	e0c8      	b.n	800ac2e <_svfiprintf_r+0x1c2>
 800aa9c:	2340      	movs	r3, #64	; 0x40
 800aa9e:	6163      	str	r3, [r4, #20]
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	9309      	str	r3, [sp, #36]	; 0x24
 800aaa4:	2320      	movs	r3, #32
 800aaa6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aaaa:	2330      	movs	r3, #48	; 0x30
 800aaac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aab0:	9503      	str	r5, [sp, #12]
 800aab2:	f04f 0b01 	mov.w	fp, #1
 800aab6:	4637      	mov	r7, r6
 800aab8:	463d      	mov	r5, r7
 800aaba:	f815 3b01 	ldrb.w	r3, [r5], #1
 800aabe:	b10b      	cbz	r3, 800aac4 <_svfiprintf_r+0x58>
 800aac0:	2b25      	cmp	r3, #37	; 0x25
 800aac2:	d13e      	bne.n	800ab42 <_svfiprintf_r+0xd6>
 800aac4:	ebb7 0a06 	subs.w	sl, r7, r6
 800aac8:	d00b      	beq.n	800aae2 <_svfiprintf_r+0x76>
 800aaca:	4653      	mov	r3, sl
 800aacc:	4632      	mov	r2, r6
 800aace:	4621      	mov	r1, r4
 800aad0:	4640      	mov	r0, r8
 800aad2:	f7ff ff70 	bl	800a9b6 <__ssputs_r>
 800aad6:	3001      	adds	r0, #1
 800aad8:	f000 80a4 	beq.w	800ac24 <_svfiprintf_r+0x1b8>
 800aadc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aade:	4453      	add	r3, sl
 800aae0:	9309      	str	r3, [sp, #36]	; 0x24
 800aae2:	783b      	ldrb	r3, [r7, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	f000 809d 	beq.w	800ac24 <_svfiprintf_r+0x1b8>
 800aaea:	2300      	movs	r3, #0
 800aaec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aaf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aaf4:	9304      	str	r3, [sp, #16]
 800aaf6:	9307      	str	r3, [sp, #28]
 800aaf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aafc:	931a      	str	r3, [sp, #104]	; 0x68
 800aafe:	462f      	mov	r7, r5
 800ab00:	2205      	movs	r2, #5
 800ab02:	f817 1b01 	ldrb.w	r1, [r7], #1
 800ab06:	4850      	ldr	r0, [pc, #320]	; (800ac48 <_svfiprintf_r+0x1dc>)
 800ab08:	f7f5 fba2 	bl	8000250 <memchr>
 800ab0c:	9b04      	ldr	r3, [sp, #16]
 800ab0e:	b9d0      	cbnz	r0, 800ab46 <_svfiprintf_r+0xda>
 800ab10:	06d9      	lsls	r1, r3, #27
 800ab12:	bf44      	itt	mi
 800ab14:	2220      	movmi	r2, #32
 800ab16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ab1a:	071a      	lsls	r2, r3, #28
 800ab1c:	bf44      	itt	mi
 800ab1e:	222b      	movmi	r2, #43	; 0x2b
 800ab20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ab24:	782a      	ldrb	r2, [r5, #0]
 800ab26:	2a2a      	cmp	r2, #42	; 0x2a
 800ab28:	d015      	beq.n	800ab56 <_svfiprintf_r+0xea>
 800ab2a:	9a07      	ldr	r2, [sp, #28]
 800ab2c:	462f      	mov	r7, r5
 800ab2e:	2000      	movs	r0, #0
 800ab30:	250a      	movs	r5, #10
 800ab32:	4639      	mov	r1, r7
 800ab34:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab38:	3b30      	subs	r3, #48	; 0x30
 800ab3a:	2b09      	cmp	r3, #9
 800ab3c:	d94d      	bls.n	800abda <_svfiprintf_r+0x16e>
 800ab3e:	b1b8      	cbz	r0, 800ab70 <_svfiprintf_r+0x104>
 800ab40:	e00f      	b.n	800ab62 <_svfiprintf_r+0xf6>
 800ab42:	462f      	mov	r7, r5
 800ab44:	e7b8      	b.n	800aab8 <_svfiprintf_r+0x4c>
 800ab46:	4a40      	ldr	r2, [pc, #256]	; (800ac48 <_svfiprintf_r+0x1dc>)
 800ab48:	1a80      	subs	r0, r0, r2
 800ab4a:	fa0b f000 	lsl.w	r0, fp, r0
 800ab4e:	4318      	orrs	r0, r3
 800ab50:	9004      	str	r0, [sp, #16]
 800ab52:	463d      	mov	r5, r7
 800ab54:	e7d3      	b.n	800aafe <_svfiprintf_r+0x92>
 800ab56:	9a03      	ldr	r2, [sp, #12]
 800ab58:	1d11      	adds	r1, r2, #4
 800ab5a:	6812      	ldr	r2, [r2, #0]
 800ab5c:	9103      	str	r1, [sp, #12]
 800ab5e:	2a00      	cmp	r2, #0
 800ab60:	db01      	blt.n	800ab66 <_svfiprintf_r+0xfa>
 800ab62:	9207      	str	r2, [sp, #28]
 800ab64:	e004      	b.n	800ab70 <_svfiprintf_r+0x104>
 800ab66:	4252      	negs	r2, r2
 800ab68:	f043 0302 	orr.w	r3, r3, #2
 800ab6c:	9207      	str	r2, [sp, #28]
 800ab6e:	9304      	str	r3, [sp, #16]
 800ab70:	783b      	ldrb	r3, [r7, #0]
 800ab72:	2b2e      	cmp	r3, #46	; 0x2e
 800ab74:	d10c      	bne.n	800ab90 <_svfiprintf_r+0x124>
 800ab76:	787b      	ldrb	r3, [r7, #1]
 800ab78:	2b2a      	cmp	r3, #42	; 0x2a
 800ab7a:	d133      	bne.n	800abe4 <_svfiprintf_r+0x178>
 800ab7c:	9b03      	ldr	r3, [sp, #12]
 800ab7e:	1d1a      	adds	r2, r3, #4
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	9203      	str	r2, [sp, #12]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	bfb8      	it	lt
 800ab88:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ab8c:	3702      	adds	r7, #2
 800ab8e:	9305      	str	r3, [sp, #20]
 800ab90:	4d2e      	ldr	r5, [pc, #184]	; (800ac4c <_svfiprintf_r+0x1e0>)
 800ab92:	7839      	ldrb	r1, [r7, #0]
 800ab94:	2203      	movs	r2, #3
 800ab96:	4628      	mov	r0, r5
 800ab98:	f7f5 fb5a 	bl	8000250 <memchr>
 800ab9c:	b138      	cbz	r0, 800abae <_svfiprintf_r+0x142>
 800ab9e:	2340      	movs	r3, #64	; 0x40
 800aba0:	1b40      	subs	r0, r0, r5
 800aba2:	fa03 f000 	lsl.w	r0, r3, r0
 800aba6:	9b04      	ldr	r3, [sp, #16]
 800aba8:	4303      	orrs	r3, r0
 800abaa:	3701      	adds	r7, #1
 800abac:	9304      	str	r3, [sp, #16]
 800abae:	7839      	ldrb	r1, [r7, #0]
 800abb0:	4827      	ldr	r0, [pc, #156]	; (800ac50 <_svfiprintf_r+0x1e4>)
 800abb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800abb6:	2206      	movs	r2, #6
 800abb8:	1c7e      	adds	r6, r7, #1
 800abba:	f7f5 fb49 	bl	8000250 <memchr>
 800abbe:	2800      	cmp	r0, #0
 800abc0:	d038      	beq.n	800ac34 <_svfiprintf_r+0x1c8>
 800abc2:	4b24      	ldr	r3, [pc, #144]	; (800ac54 <_svfiprintf_r+0x1e8>)
 800abc4:	bb13      	cbnz	r3, 800ac0c <_svfiprintf_r+0x1a0>
 800abc6:	9b03      	ldr	r3, [sp, #12]
 800abc8:	3307      	adds	r3, #7
 800abca:	f023 0307 	bic.w	r3, r3, #7
 800abce:	3308      	adds	r3, #8
 800abd0:	9303      	str	r3, [sp, #12]
 800abd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abd4:	444b      	add	r3, r9
 800abd6:	9309      	str	r3, [sp, #36]	; 0x24
 800abd8:	e76d      	b.n	800aab6 <_svfiprintf_r+0x4a>
 800abda:	fb05 3202 	mla	r2, r5, r2, r3
 800abde:	2001      	movs	r0, #1
 800abe0:	460f      	mov	r7, r1
 800abe2:	e7a6      	b.n	800ab32 <_svfiprintf_r+0xc6>
 800abe4:	2300      	movs	r3, #0
 800abe6:	3701      	adds	r7, #1
 800abe8:	9305      	str	r3, [sp, #20]
 800abea:	4619      	mov	r1, r3
 800abec:	250a      	movs	r5, #10
 800abee:	4638      	mov	r0, r7
 800abf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abf4:	3a30      	subs	r2, #48	; 0x30
 800abf6:	2a09      	cmp	r2, #9
 800abf8:	d903      	bls.n	800ac02 <_svfiprintf_r+0x196>
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d0c8      	beq.n	800ab90 <_svfiprintf_r+0x124>
 800abfe:	9105      	str	r1, [sp, #20]
 800ac00:	e7c6      	b.n	800ab90 <_svfiprintf_r+0x124>
 800ac02:	fb05 2101 	mla	r1, r5, r1, r2
 800ac06:	2301      	movs	r3, #1
 800ac08:	4607      	mov	r7, r0
 800ac0a:	e7f0      	b.n	800abee <_svfiprintf_r+0x182>
 800ac0c:	ab03      	add	r3, sp, #12
 800ac0e:	9300      	str	r3, [sp, #0]
 800ac10:	4622      	mov	r2, r4
 800ac12:	4b11      	ldr	r3, [pc, #68]	; (800ac58 <_svfiprintf_r+0x1ec>)
 800ac14:	a904      	add	r1, sp, #16
 800ac16:	4640      	mov	r0, r8
 800ac18:	f3af 8000 	nop.w
 800ac1c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800ac20:	4681      	mov	r9, r0
 800ac22:	d1d6      	bne.n	800abd2 <_svfiprintf_r+0x166>
 800ac24:	89a3      	ldrh	r3, [r4, #12]
 800ac26:	065b      	lsls	r3, r3, #25
 800ac28:	f53f af35 	bmi.w	800aa96 <_svfiprintf_r+0x2a>
 800ac2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac2e:	b01d      	add	sp, #116	; 0x74
 800ac30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac34:	ab03      	add	r3, sp, #12
 800ac36:	9300      	str	r3, [sp, #0]
 800ac38:	4622      	mov	r2, r4
 800ac3a:	4b07      	ldr	r3, [pc, #28]	; (800ac58 <_svfiprintf_r+0x1ec>)
 800ac3c:	a904      	add	r1, sp, #16
 800ac3e:	4640      	mov	r0, r8
 800ac40:	f000 f882 	bl	800ad48 <_printf_i>
 800ac44:	e7ea      	b.n	800ac1c <_svfiprintf_r+0x1b0>
 800ac46:	bf00      	nop
 800ac48:	0800b8aa 	.word	0x0800b8aa
 800ac4c:	0800b8b0 	.word	0x0800b8b0
 800ac50:	0800b8b4 	.word	0x0800b8b4
 800ac54:	00000000 	.word	0x00000000
 800ac58:	0800a9b7 	.word	0x0800a9b7

0800ac5c <_printf_common>:
 800ac5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac60:	4691      	mov	r9, r2
 800ac62:	461f      	mov	r7, r3
 800ac64:	688a      	ldr	r2, [r1, #8]
 800ac66:	690b      	ldr	r3, [r1, #16]
 800ac68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	bfb8      	it	lt
 800ac70:	4613      	movlt	r3, r2
 800ac72:	f8c9 3000 	str.w	r3, [r9]
 800ac76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ac7a:	4606      	mov	r6, r0
 800ac7c:	460c      	mov	r4, r1
 800ac7e:	b112      	cbz	r2, 800ac86 <_printf_common+0x2a>
 800ac80:	3301      	adds	r3, #1
 800ac82:	f8c9 3000 	str.w	r3, [r9]
 800ac86:	6823      	ldr	r3, [r4, #0]
 800ac88:	0699      	lsls	r1, r3, #26
 800ac8a:	bf42      	ittt	mi
 800ac8c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ac90:	3302      	addmi	r3, #2
 800ac92:	f8c9 3000 	strmi.w	r3, [r9]
 800ac96:	6825      	ldr	r5, [r4, #0]
 800ac98:	f015 0506 	ands.w	r5, r5, #6
 800ac9c:	d107      	bne.n	800acae <_printf_common+0x52>
 800ac9e:	f104 0a19 	add.w	sl, r4, #25
 800aca2:	68e3      	ldr	r3, [r4, #12]
 800aca4:	f8d9 2000 	ldr.w	r2, [r9]
 800aca8:	1a9b      	subs	r3, r3, r2
 800acaa:	42ab      	cmp	r3, r5
 800acac:	dc28      	bgt.n	800ad00 <_printf_common+0xa4>
 800acae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800acb2:	6822      	ldr	r2, [r4, #0]
 800acb4:	3300      	adds	r3, #0
 800acb6:	bf18      	it	ne
 800acb8:	2301      	movne	r3, #1
 800acba:	0692      	lsls	r2, r2, #26
 800acbc:	d42d      	bmi.n	800ad1a <_printf_common+0xbe>
 800acbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800acc2:	4639      	mov	r1, r7
 800acc4:	4630      	mov	r0, r6
 800acc6:	47c0      	blx	r8
 800acc8:	3001      	adds	r0, #1
 800acca:	d020      	beq.n	800ad0e <_printf_common+0xb2>
 800accc:	6823      	ldr	r3, [r4, #0]
 800acce:	68e5      	ldr	r5, [r4, #12]
 800acd0:	f8d9 2000 	ldr.w	r2, [r9]
 800acd4:	f003 0306 	and.w	r3, r3, #6
 800acd8:	2b04      	cmp	r3, #4
 800acda:	bf08      	it	eq
 800acdc:	1aad      	subeq	r5, r5, r2
 800acde:	68a3      	ldr	r3, [r4, #8]
 800ace0:	6922      	ldr	r2, [r4, #16]
 800ace2:	bf0c      	ite	eq
 800ace4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ace8:	2500      	movne	r5, #0
 800acea:	4293      	cmp	r3, r2
 800acec:	bfc4      	itt	gt
 800acee:	1a9b      	subgt	r3, r3, r2
 800acf0:	18ed      	addgt	r5, r5, r3
 800acf2:	f04f 0900 	mov.w	r9, #0
 800acf6:	341a      	adds	r4, #26
 800acf8:	454d      	cmp	r5, r9
 800acfa:	d11a      	bne.n	800ad32 <_printf_common+0xd6>
 800acfc:	2000      	movs	r0, #0
 800acfe:	e008      	b.n	800ad12 <_printf_common+0xb6>
 800ad00:	2301      	movs	r3, #1
 800ad02:	4652      	mov	r2, sl
 800ad04:	4639      	mov	r1, r7
 800ad06:	4630      	mov	r0, r6
 800ad08:	47c0      	blx	r8
 800ad0a:	3001      	adds	r0, #1
 800ad0c:	d103      	bne.n	800ad16 <_printf_common+0xba>
 800ad0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ad12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad16:	3501      	adds	r5, #1
 800ad18:	e7c3      	b.n	800aca2 <_printf_common+0x46>
 800ad1a:	18e1      	adds	r1, r4, r3
 800ad1c:	1c5a      	adds	r2, r3, #1
 800ad1e:	2030      	movs	r0, #48	; 0x30
 800ad20:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ad24:	4422      	add	r2, r4
 800ad26:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ad2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ad2e:	3302      	adds	r3, #2
 800ad30:	e7c5      	b.n	800acbe <_printf_common+0x62>
 800ad32:	2301      	movs	r3, #1
 800ad34:	4622      	mov	r2, r4
 800ad36:	4639      	mov	r1, r7
 800ad38:	4630      	mov	r0, r6
 800ad3a:	47c0      	blx	r8
 800ad3c:	3001      	adds	r0, #1
 800ad3e:	d0e6      	beq.n	800ad0e <_printf_common+0xb2>
 800ad40:	f109 0901 	add.w	r9, r9, #1
 800ad44:	e7d8      	b.n	800acf8 <_printf_common+0x9c>
	...

0800ad48 <_printf_i>:
 800ad48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ad4c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800ad50:	460c      	mov	r4, r1
 800ad52:	7e09      	ldrb	r1, [r1, #24]
 800ad54:	b085      	sub	sp, #20
 800ad56:	296e      	cmp	r1, #110	; 0x6e
 800ad58:	4617      	mov	r7, r2
 800ad5a:	4606      	mov	r6, r0
 800ad5c:	4698      	mov	r8, r3
 800ad5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad60:	f000 80b3 	beq.w	800aeca <_printf_i+0x182>
 800ad64:	d822      	bhi.n	800adac <_printf_i+0x64>
 800ad66:	2963      	cmp	r1, #99	; 0x63
 800ad68:	d036      	beq.n	800add8 <_printf_i+0x90>
 800ad6a:	d80a      	bhi.n	800ad82 <_printf_i+0x3a>
 800ad6c:	2900      	cmp	r1, #0
 800ad6e:	f000 80b9 	beq.w	800aee4 <_printf_i+0x19c>
 800ad72:	2958      	cmp	r1, #88	; 0x58
 800ad74:	f000 8083 	beq.w	800ae7e <_printf_i+0x136>
 800ad78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad7c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ad80:	e032      	b.n	800ade8 <_printf_i+0xa0>
 800ad82:	2964      	cmp	r1, #100	; 0x64
 800ad84:	d001      	beq.n	800ad8a <_printf_i+0x42>
 800ad86:	2969      	cmp	r1, #105	; 0x69
 800ad88:	d1f6      	bne.n	800ad78 <_printf_i+0x30>
 800ad8a:	6820      	ldr	r0, [r4, #0]
 800ad8c:	6813      	ldr	r3, [r2, #0]
 800ad8e:	0605      	lsls	r5, r0, #24
 800ad90:	f103 0104 	add.w	r1, r3, #4
 800ad94:	d52a      	bpl.n	800adec <_printf_i+0xa4>
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	6011      	str	r1, [r2, #0]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	da03      	bge.n	800ada6 <_printf_i+0x5e>
 800ad9e:	222d      	movs	r2, #45	; 0x2d
 800ada0:	425b      	negs	r3, r3
 800ada2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ada6:	486f      	ldr	r0, [pc, #444]	; (800af64 <_printf_i+0x21c>)
 800ada8:	220a      	movs	r2, #10
 800adaa:	e039      	b.n	800ae20 <_printf_i+0xd8>
 800adac:	2973      	cmp	r1, #115	; 0x73
 800adae:	f000 809d 	beq.w	800aeec <_printf_i+0x1a4>
 800adb2:	d808      	bhi.n	800adc6 <_printf_i+0x7e>
 800adb4:	296f      	cmp	r1, #111	; 0x6f
 800adb6:	d020      	beq.n	800adfa <_printf_i+0xb2>
 800adb8:	2970      	cmp	r1, #112	; 0x70
 800adba:	d1dd      	bne.n	800ad78 <_printf_i+0x30>
 800adbc:	6823      	ldr	r3, [r4, #0]
 800adbe:	f043 0320 	orr.w	r3, r3, #32
 800adc2:	6023      	str	r3, [r4, #0]
 800adc4:	e003      	b.n	800adce <_printf_i+0x86>
 800adc6:	2975      	cmp	r1, #117	; 0x75
 800adc8:	d017      	beq.n	800adfa <_printf_i+0xb2>
 800adca:	2978      	cmp	r1, #120	; 0x78
 800adcc:	d1d4      	bne.n	800ad78 <_printf_i+0x30>
 800adce:	2378      	movs	r3, #120	; 0x78
 800add0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800add4:	4864      	ldr	r0, [pc, #400]	; (800af68 <_printf_i+0x220>)
 800add6:	e055      	b.n	800ae84 <_printf_i+0x13c>
 800add8:	6813      	ldr	r3, [r2, #0]
 800adda:	1d19      	adds	r1, r3, #4
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	6011      	str	r1, [r2, #0]
 800ade0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ade4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ade8:	2301      	movs	r3, #1
 800adea:	e08c      	b.n	800af06 <_printf_i+0x1be>
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	6011      	str	r1, [r2, #0]
 800adf0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800adf4:	bf18      	it	ne
 800adf6:	b21b      	sxthne	r3, r3
 800adf8:	e7cf      	b.n	800ad9a <_printf_i+0x52>
 800adfa:	6813      	ldr	r3, [r2, #0]
 800adfc:	6825      	ldr	r5, [r4, #0]
 800adfe:	1d18      	adds	r0, r3, #4
 800ae00:	6010      	str	r0, [r2, #0]
 800ae02:	0628      	lsls	r0, r5, #24
 800ae04:	d501      	bpl.n	800ae0a <_printf_i+0xc2>
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	e002      	b.n	800ae10 <_printf_i+0xc8>
 800ae0a:	0668      	lsls	r0, r5, #25
 800ae0c:	d5fb      	bpl.n	800ae06 <_printf_i+0xbe>
 800ae0e:	881b      	ldrh	r3, [r3, #0]
 800ae10:	4854      	ldr	r0, [pc, #336]	; (800af64 <_printf_i+0x21c>)
 800ae12:	296f      	cmp	r1, #111	; 0x6f
 800ae14:	bf14      	ite	ne
 800ae16:	220a      	movne	r2, #10
 800ae18:	2208      	moveq	r2, #8
 800ae1a:	2100      	movs	r1, #0
 800ae1c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ae20:	6865      	ldr	r5, [r4, #4]
 800ae22:	60a5      	str	r5, [r4, #8]
 800ae24:	2d00      	cmp	r5, #0
 800ae26:	f2c0 8095 	blt.w	800af54 <_printf_i+0x20c>
 800ae2a:	6821      	ldr	r1, [r4, #0]
 800ae2c:	f021 0104 	bic.w	r1, r1, #4
 800ae30:	6021      	str	r1, [r4, #0]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d13d      	bne.n	800aeb2 <_printf_i+0x16a>
 800ae36:	2d00      	cmp	r5, #0
 800ae38:	f040 808e 	bne.w	800af58 <_printf_i+0x210>
 800ae3c:	4665      	mov	r5, ip
 800ae3e:	2a08      	cmp	r2, #8
 800ae40:	d10b      	bne.n	800ae5a <_printf_i+0x112>
 800ae42:	6823      	ldr	r3, [r4, #0]
 800ae44:	07db      	lsls	r3, r3, #31
 800ae46:	d508      	bpl.n	800ae5a <_printf_i+0x112>
 800ae48:	6923      	ldr	r3, [r4, #16]
 800ae4a:	6862      	ldr	r2, [r4, #4]
 800ae4c:	429a      	cmp	r2, r3
 800ae4e:	bfde      	ittt	le
 800ae50:	2330      	movle	r3, #48	; 0x30
 800ae52:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ae56:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ae5a:	ebac 0305 	sub.w	r3, ip, r5
 800ae5e:	6123      	str	r3, [r4, #16]
 800ae60:	f8cd 8000 	str.w	r8, [sp]
 800ae64:	463b      	mov	r3, r7
 800ae66:	aa03      	add	r2, sp, #12
 800ae68:	4621      	mov	r1, r4
 800ae6a:	4630      	mov	r0, r6
 800ae6c:	f7ff fef6 	bl	800ac5c <_printf_common>
 800ae70:	3001      	adds	r0, #1
 800ae72:	d14d      	bne.n	800af10 <_printf_i+0x1c8>
 800ae74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae78:	b005      	add	sp, #20
 800ae7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae7e:	4839      	ldr	r0, [pc, #228]	; (800af64 <_printf_i+0x21c>)
 800ae80:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ae84:	6813      	ldr	r3, [r2, #0]
 800ae86:	6821      	ldr	r1, [r4, #0]
 800ae88:	1d1d      	adds	r5, r3, #4
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	6015      	str	r5, [r2, #0]
 800ae8e:	060a      	lsls	r2, r1, #24
 800ae90:	d50b      	bpl.n	800aeaa <_printf_i+0x162>
 800ae92:	07ca      	lsls	r2, r1, #31
 800ae94:	bf44      	itt	mi
 800ae96:	f041 0120 	orrmi.w	r1, r1, #32
 800ae9a:	6021      	strmi	r1, [r4, #0]
 800ae9c:	b91b      	cbnz	r3, 800aea6 <_printf_i+0x15e>
 800ae9e:	6822      	ldr	r2, [r4, #0]
 800aea0:	f022 0220 	bic.w	r2, r2, #32
 800aea4:	6022      	str	r2, [r4, #0]
 800aea6:	2210      	movs	r2, #16
 800aea8:	e7b7      	b.n	800ae1a <_printf_i+0xd2>
 800aeaa:	064d      	lsls	r5, r1, #25
 800aeac:	bf48      	it	mi
 800aeae:	b29b      	uxthmi	r3, r3
 800aeb0:	e7ef      	b.n	800ae92 <_printf_i+0x14a>
 800aeb2:	4665      	mov	r5, ip
 800aeb4:	fbb3 f1f2 	udiv	r1, r3, r2
 800aeb8:	fb02 3311 	mls	r3, r2, r1, r3
 800aebc:	5cc3      	ldrb	r3, [r0, r3]
 800aebe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800aec2:	460b      	mov	r3, r1
 800aec4:	2900      	cmp	r1, #0
 800aec6:	d1f5      	bne.n	800aeb4 <_printf_i+0x16c>
 800aec8:	e7b9      	b.n	800ae3e <_printf_i+0xf6>
 800aeca:	6813      	ldr	r3, [r2, #0]
 800aecc:	6825      	ldr	r5, [r4, #0]
 800aece:	6961      	ldr	r1, [r4, #20]
 800aed0:	1d18      	adds	r0, r3, #4
 800aed2:	6010      	str	r0, [r2, #0]
 800aed4:	0628      	lsls	r0, r5, #24
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	d501      	bpl.n	800aede <_printf_i+0x196>
 800aeda:	6019      	str	r1, [r3, #0]
 800aedc:	e002      	b.n	800aee4 <_printf_i+0x19c>
 800aede:	066a      	lsls	r2, r5, #25
 800aee0:	d5fb      	bpl.n	800aeda <_printf_i+0x192>
 800aee2:	8019      	strh	r1, [r3, #0]
 800aee4:	2300      	movs	r3, #0
 800aee6:	6123      	str	r3, [r4, #16]
 800aee8:	4665      	mov	r5, ip
 800aeea:	e7b9      	b.n	800ae60 <_printf_i+0x118>
 800aeec:	6813      	ldr	r3, [r2, #0]
 800aeee:	1d19      	adds	r1, r3, #4
 800aef0:	6011      	str	r1, [r2, #0]
 800aef2:	681d      	ldr	r5, [r3, #0]
 800aef4:	6862      	ldr	r2, [r4, #4]
 800aef6:	2100      	movs	r1, #0
 800aef8:	4628      	mov	r0, r5
 800aefa:	f7f5 f9a9 	bl	8000250 <memchr>
 800aefe:	b108      	cbz	r0, 800af04 <_printf_i+0x1bc>
 800af00:	1b40      	subs	r0, r0, r5
 800af02:	6060      	str	r0, [r4, #4]
 800af04:	6863      	ldr	r3, [r4, #4]
 800af06:	6123      	str	r3, [r4, #16]
 800af08:	2300      	movs	r3, #0
 800af0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af0e:	e7a7      	b.n	800ae60 <_printf_i+0x118>
 800af10:	6923      	ldr	r3, [r4, #16]
 800af12:	462a      	mov	r2, r5
 800af14:	4639      	mov	r1, r7
 800af16:	4630      	mov	r0, r6
 800af18:	47c0      	blx	r8
 800af1a:	3001      	adds	r0, #1
 800af1c:	d0aa      	beq.n	800ae74 <_printf_i+0x12c>
 800af1e:	6823      	ldr	r3, [r4, #0]
 800af20:	079b      	lsls	r3, r3, #30
 800af22:	d413      	bmi.n	800af4c <_printf_i+0x204>
 800af24:	68e0      	ldr	r0, [r4, #12]
 800af26:	9b03      	ldr	r3, [sp, #12]
 800af28:	4298      	cmp	r0, r3
 800af2a:	bfb8      	it	lt
 800af2c:	4618      	movlt	r0, r3
 800af2e:	e7a3      	b.n	800ae78 <_printf_i+0x130>
 800af30:	2301      	movs	r3, #1
 800af32:	464a      	mov	r2, r9
 800af34:	4639      	mov	r1, r7
 800af36:	4630      	mov	r0, r6
 800af38:	47c0      	blx	r8
 800af3a:	3001      	adds	r0, #1
 800af3c:	d09a      	beq.n	800ae74 <_printf_i+0x12c>
 800af3e:	3501      	adds	r5, #1
 800af40:	68e3      	ldr	r3, [r4, #12]
 800af42:	9a03      	ldr	r2, [sp, #12]
 800af44:	1a9b      	subs	r3, r3, r2
 800af46:	42ab      	cmp	r3, r5
 800af48:	dcf2      	bgt.n	800af30 <_printf_i+0x1e8>
 800af4a:	e7eb      	b.n	800af24 <_printf_i+0x1dc>
 800af4c:	2500      	movs	r5, #0
 800af4e:	f104 0919 	add.w	r9, r4, #25
 800af52:	e7f5      	b.n	800af40 <_printf_i+0x1f8>
 800af54:	2b00      	cmp	r3, #0
 800af56:	d1ac      	bne.n	800aeb2 <_printf_i+0x16a>
 800af58:	7803      	ldrb	r3, [r0, #0]
 800af5a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800af5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af62:	e76c      	b.n	800ae3e <_printf_i+0xf6>
 800af64:	0800b8bb 	.word	0x0800b8bb
 800af68:	0800b8cc 	.word	0x0800b8cc

0800af6c <__ascii_wctomb>:
 800af6c:	b149      	cbz	r1, 800af82 <__ascii_wctomb+0x16>
 800af6e:	2aff      	cmp	r2, #255	; 0xff
 800af70:	bf85      	ittet	hi
 800af72:	238a      	movhi	r3, #138	; 0x8a
 800af74:	6003      	strhi	r3, [r0, #0]
 800af76:	700a      	strbls	r2, [r1, #0]
 800af78:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800af7c:	bf98      	it	ls
 800af7e:	2001      	movls	r0, #1
 800af80:	4770      	bx	lr
 800af82:	4608      	mov	r0, r1
 800af84:	4770      	bx	lr

0800af86 <memmove>:
 800af86:	4288      	cmp	r0, r1
 800af88:	b510      	push	{r4, lr}
 800af8a:	eb01 0302 	add.w	r3, r1, r2
 800af8e:	d807      	bhi.n	800afa0 <memmove+0x1a>
 800af90:	1e42      	subs	r2, r0, #1
 800af92:	4299      	cmp	r1, r3
 800af94:	d00a      	beq.n	800afac <memmove+0x26>
 800af96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af9a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800af9e:	e7f8      	b.n	800af92 <memmove+0xc>
 800afa0:	4283      	cmp	r3, r0
 800afa2:	d9f5      	bls.n	800af90 <memmove+0xa>
 800afa4:	1881      	adds	r1, r0, r2
 800afa6:	1ad2      	subs	r2, r2, r3
 800afa8:	42d3      	cmn	r3, r2
 800afaa:	d100      	bne.n	800afae <memmove+0x28>
 800afac:	bd10      	pop	{r4, pc}
 800afae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800afb2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800afb6:	e7f7      	b.n	800afa8 <memmove+0x22>

0800afb8 <_free_r>:
 800afb8:	b538      	push	{r3, r4, r5, lr}
 800afba:	4605      	mov	r5, r0
 800afbc:	2900      	cmp	r1, #0
 800afbe:	d045      	beq.n	800b04c <_free_r+0x94>
 800afc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afc4:	1f0c      	subs	r4, r1, #4
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	bfb8      	it	lt
 800afca:	18e4      	addlt	r4, r4, r3
 800afcc:	f000 f8d2 	bl	800b174 <__malloc_lock>
 800afd0:	4a1f      	ldr	r2, [pc, #124]	; (800b050 <_free_r+0x98>)
 800afd2:	6813      	ldr	r3, [r2, #0]
 800afd4:	4610      	mov	r0, r2
 800afd6:	b933      	cbnz	r3, 800afe6 <_free_r+0x2e>
 800afd8:	6063      	str	r3, [r4, #4]
 800afda:	6014      	str	r4, [r2, #0]
 800afdc:	4628      	mov	r0, r5
 800afde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afe2:	f000 b8c8 	b.w	800b176 <__malloc_unlock>
 800afe6:	42a3      	cmp	r3, r4
 800afe8:	d90c      	bls.n	800b004 <_free_r+0x4c>
 800afea:	6821      	ldr	r1, [r4, #0]
 800afec:	1862      	adds	r2, r4, r1
 800afee:	4293      	cmp	r3, r2
 800aff0:	bf04      	itt	eq
 800aff2:	681a      	ldreq	r2, [r3, #0]
 800aff4:	685b      	ldreq	r3, [r3, #4]
 800aff6:	6063      	str	r3, [r4, #4]
 800aff8:	bf04      	itt	eq
 800affa:	1852      	addeq	r2, r2, r1
 800affc:	6022      	streq	r2, [r4, #0]
 800affe:	6004      	str	r4, [r0, #0]
 800b000:	e7ec      	b.n	800afdc <_free_r+0x24>
 800b002:	4613      	mov	r3, r2
 800b004:	685a      	ldr	r2, [r3, #4]
 800b006:	b10a      	cbz	r2, 800b00c <_free_r+0x54>
 800b008:	42a2      	cmp	r2, r4
 800b00a:	d9fa      	bls.n	800b002 <_free_r+0x4a>
 800b00c:	6819      	ldr	r1, [r3, #0]
 800b00e:	1858      	adds	r0, r3, r1
 800b010:	42a0      	cmp	r0, r4
 800b012:	d10b      	bne.n	800b02c <_free_r+0x74>
 800b014:	6820      	ldr	r0, [r4, #0]
 800b016:	4401      	add	r1, r0
 800b018:	1858      	adds	r0, r3, r1
 800b01a:	4282      	cmp	r2, r0
 800b01c:	6019      	str	r1, [r3, #0]
 800b01e:	d1dd      	bne.n	800afdc <_free_r+0x24>
 800b020:	6810      	ldr	r0, [r2, #0]
 800b022:	6852      	ldr	r2, [r2, #4]
 800b024:	605a      	str	r2, [r3, #4]
 800b026:	4401      	add	r1, r0
 800b028:	6019      	str	r1, [r3, #0]
 800b02a:	e7d7      	b.n	800afdc <_free_r+0x24>
 800b02c:	d902      	bls.n	800b034 <_free_r+0x7c>
 800b02e:	230c      	movs	r3, #12
 800b030:	602b      	str	r3, [r5, #0]
 800b032:	e7d3      	b.n	800afdc <_free_r+0x24>
 800b034:	6820      	ldr	r0, [r4, #0]
 800b036:	1821      	adds	r1, r4, r0
 800b038:	428a      	cmp	r2, r1
 800b03a:	bf04      	itt	eq
 800b03c:	6811      	ldreq	r1, [r2, #0]
 800b03e:	6852      	ldreq	r2, [r2, #4]
 800b040:	6062      	str	r2, [r4, #4]
 800b042:	bf04      	itt	eq
 800b044:	1809      	addeq	r1, r1, r0
 800b046:	6021      	streq	r1, [r4, #0]
 800b048:	605c      	str	r4, [r3, #4]
 800b04a:	e7c7      	b.n	800afdc <_free_r+0x24>
 800b04c:	bd38      	pop	{r3, r4, r5, pc}
 800b04e:	bf00      	nop
 800b050:	200002ac 	.word	0x200002ac

0800b054 <_malloc_r>:
 800b054:	b570      	push	{r4, r5, r6, lr}
 800b056:	1ccd      	adds	r5, r1, #3
 800b058:	f025 0503 	bic.w	r5, r5, #3
 800b05c:	3508      	adds	r5, #8
 800b05e:	2d0c      	cmp	r5, #12
 800b060:	bf38      	it	cc
 800b062:	250c      	movcc	r5, #12
 800b064:	2d00      	cmp	r5, #0
 800b066:	4606      	mov	r6, r0
 800b068:	db01      	blt.n	800b06e <_malloc_r+0x1a>
 800b06a:	42a9      	cmp	r1, r5
 800b06c:	d903      	bls.n	800b076 <_malloc_r+0x22>
 800b06e:	230c      	movs	r3, #12
 800b070:	6033      	str	r3, [r6, #0]
 800b072:	2000      	movs	r0, #0
 800b074:	bd70      	pop	{r4, r5, r6, pc}
 800b076:	f000 f87d 	bl	800b174 <__malloc_lock>
 800b07a:	4a21      	ldr	r2, [pc, #132]	; (800b100 <_malloc_r+0xac>)
 800b07c:	6814      	ldr	r4, [r2, #0]
 800b07e:	4621      	mov	r1, r4
 800b080:	b991      	cbnz	r1, 800b0a8 <_malloc_r+0x54>
 800b082:	4c20      	ldr	r4, [pc, #128]	; (800b104 <_malloc_r+0xb0>)
 800b084:	6823      	ldr	r3, [r4, #0]
 800b086:	b91b      	cbnz	r3, 800b090 <_malloc_r+0x3c>
 800b088:	4630      	mov	r0, r6
 800b08a:	f000 f863 	bl	800b154 <_sbrk_r>
 800b08e:	6020      	str	r0, [r4, #0]
 800b090:	4629      	mov	r1, r5
 800b092:	4630      	mov	r0, r6
 800b094:	f000 f85e 	bl	800b154 <_sbrk_r>
 800b098:	1c43      	adds	r3, r0, #1
 800b09a:	d124      	bne.n	800b0e6 <_malloc_r+0x92>
 800b09c:	230c      	movs	r3, #12
 800b09e:	6033      	str	r3, [r6, #0]
 800b0a0:	4630      	mov	r0, r6
 800b0a2:	f000 f868 	bl	800b176 <__malloc_unlock>
 800b0a6:	e7e4      	b.n	800b072 <_malloc_r+0x1e>
 800b0a8:	680b      	ldr	r3, [r1, #0]
 800b0aa:	1b5b      	subs	r3, r3, r5
 800b0ac:	d418      	bmi.n	800b0e0 <_malloc_r+0x8c>
 800b0ae:	2b0b      	cmp	r3, #11
 800b0b0:	d90f      	bls.n	800b0d2 <_malloc_r+0x7e>
 800b0b2:	600b      	str	r3, [r1, #0]
 800b0b4:	50cd      	str	r5, [r1, r3]
 800b0b6:	18cc      	adds	r4, r1, r3
 800b0b8:	4630      	mov	r0, r6
 800b0ba:	f000 f85c 	bl	800b176 <__malloc_unlock>
 800b0be:	f104 000b 	add.w	r0, r4, #11
 800b0c2:	1d23      	adds	r3, r4, #4
 800b0c4:	f020 0007 	bic.w	r0, r0, #7
 800b0c8:	1ac3      	subs	r3, r0, r3
 800b0ca:	d0d3      	beq.n	800b074 <_malloc_r+0x20>
 800b0cc:	425a      	negs	r2, r3
 800b0ce:	50e2      	str	r2, [r4, r3]
 800b0d0:	e7d0      	b.n	800b074 <_malloc_r+0x20>
 800b0d2:	428c      	cmp	r4, r1
 800b0d4:	684b      	ldr	r3, [r1, #4]
 800b0d6:	bf16      	itet	ne
 800b0d8:	6063      	strne	r3, [r4, #4]
 800b0da:	6013      	streq	r3, [r2, #0]
 800b0dc:	460c      	movne	r4, r1
 800b0de:	e7eb      	b.n	800b0b8 <_malloc_r+0x64>
 800b0e0:	460c      	mov	r4, r1
 800b0e2:	6849      	ldr	r1, [r1, #4]
 800b0e4:	e7cc      	b.n	800b080 <_malloc_r+0x2c>
 800b0e6:	1cc4      	adds	r4, r0, #3
 800b0e8:	f024 0403 	bic.w	r4, r4, #3
 800b0ec:	42a0      	cmp	r0, r4
 800b0ee:	d005      	beq.n	800b0fc <_malloc_r+0xa8>
 800b0f0:	1a21      	subs	r1, r4, r0
 800b0f2:	4630      	mov	r0, r6
 800b0f4:	f000 f82e 	bl	800b154 <_sbrk_r>
 800b0f8:	3001      	adds	r0, #1
 800b0fa:	d0cf      	beq.n	800b09c <_malloc_r+0x48>
 800b0fc:	6025      	str	r5, [r4, #0]
 800b0fe:	e7db      	b.n	800b0b8 <_malloc_r+0x64>
 800b100:	200002ac 	.word	0x200002ac
 800b104:	200002b0 	.word	0x200002b0

0800b108 <_realloc_r>:
 800b108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b10a:	4607      	mov	r7, r0
 800b10c:	4614      	mov	r4, r2
 800b10e:	460e      	mov	r6, r1
 800b110:	b921      	cbnz	r1, 800b11c <_realloc_r+0x14>
 800b112:	4611      	mov	r1, r2
 800b114:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b118:	f7ff bf9c 	b.w	800b054 <_malloc_r>
 800b11c:	b922      	cbnz	r2, 800b128 <_realloc_r+0x20>
 800b11e:	f7ff ff4b 	bl	800afb8 <_free_r>
 800b122:	4625      	mov	r5, r4
 800b124:	4628      	mov	r0, r5
 800b126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b128:	f000 f826 	bl	800b178 <_malloc_usable_size_r>
 800b12c:	42a0      	cmp	r0, r4
 800b12e:	d20f      	bcs.n	800b150 <_realloc_r+0x48>
 800b130:	4621      	mov	r1, r4
 800b132:	4638      	mov	r0, r7
 800b134:	f7ff ff8e 	bl	800b054 <_malloc_r>
 800b138:	4605      	mov	r5, r0
 800b13a:	2800      	cmp	r0, #0
 800b13c:	d0f2      	beq.n	800b124 <_realloc_r+0x1c>
 800b13e:	4631      	mov	r1, r6
 800b140:	4622      	mov	r2, r4
 800b142:	f7ff fb34 	bl	800a7ae <memcpy>
 800b146:	4631      	mov	r1, r6
 800b148:	4638      	mov	r0, r7
 800b14a:	f7ff ff35 	bl	800afb8 <_free_r>
 800b14e:	e7e9      	b.n	800b124 <_realloc_r+0x1c>
 800b150:	4635      	mov	r5, r6
 800b152:	e7e7      	b.n	800b124 <_realloc_r+0x1c>

0800b154 <_sbrk_r>:
 800b154:	b538      	push	{r3, r4, r5, lr}
 800b156:	4c06      	ldr	r4, [pc, #24]	; (800b170 <_sbrk_r+0x1c>)
 800b158:	2300      	movs	r3, #0
 800b15a:	4605      	mov	r5, r0
 800b15c:	4608      	mov	r0, r1
 800b15e:	6023      	str	r3, [r4, #0]
 800b160:	f7f7 f8ea 	bl	8002338 <_sbrk>
 800b164:	1c43      	adds	r3, r0, #1
 800b166:	d102      	bne.n	800b16e <_sbrk_r+0x1a>
 800b168:	6823      	ldr	r3, [r4, #0]
 800b16a:	b103      	cbz	r3, 800b16e <_sbrk_r+0x1a>
 800b16c:	602b      	str	r3, [r5, #0]
 800b16e:	bd38      	pop	{r3, r4, r5, pc}
 800b170:	20000a48 	.word	0x20000a48

0800b174 <__malloc_lock>:
 800b174:	4770      	bx	lr

0800b176 <__malloc_unlock>:
 800b176:	4770      	bx	lr

0800b178 <_malloc_usable_size_r>:
 800b178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b17c:	1f18      	subs	r0, r3, #4
 800b17e:	2b00      	cmp	r3, #0
 800b180:	bfbc      	itt	lt
 800b182:	580b      	ldrlt	r3, [r1, r0]
 800b184:	18c0      	addlt	r0, r0, r3
 800b186:	4770      	bx	lr

0800b188 <_init>:
 800b188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b18a:	bf00      	nop
 800b18c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b18e:	bc08      	pop	{r3}
 800b190:	469e      	mov	lr, r3
 800b192:	4770      	bx	lr

0800b194 <_fini>:
 800b194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b196:	bf00      	nop
 800b198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b19a:	bc08      	pop	{r3}
 800b19c:	469e      	mov	lr, r3
 800b19e:	4770      	bx	lr
