DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "unisim"
unitName "vcomponents"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
]
instances [
(Instance
name "Uib0"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1533,0
)
(Instance
name "Uib1"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1755,0
)
(Instance
name "Uib2"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1776,0
)
(Instance
name "Uib3"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1797,0
)
(Instance
name "Uib4"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1818,0
)
(Instance
name "Uib6"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1860,0
)
(Instance
name "Uob0"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1929,0
)
(Instance
name "Uob1"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1950,0
)
(Instance
name "Uob2"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1971,0
)
(Instance
name "Uob3"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 1992,0
)
(Instance
name "Uob10"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 2290,0
)
(Instance
name "Uob11"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 2311,0
)
(Instance
name "Uob12"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 2332,0
)
(Instance
name "Uob13"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 2353,0
)
(Instance
name "U_13"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7056,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7084,0
)
(Instance
name "U_11"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7112,0
)
(Instance
name "U_10"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7140,0
)
(Instance
name "U_9"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7168,0
)
(Instance
name "Udrivermain"
duLibraryName "abc130_driver"
duName "driver_main"
elements [
]
mwi 0
uid 10346,0
)
(Instance
name "U_33"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14647,0
)
(Instance
name "U_34"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14675,0
)
(Instance
name "U_35"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14703,0
)
(Instance
name "U_37"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14759,0
)
(Instance
name "U_38"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14787,0
)
(Instance
name "U_39"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14815,0
)
(Instance
name "U_40"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14843,0
)
(Instance
name "U_41"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14871,0
)
(Instance
name "U_42"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14899,0
)
(Instance
name "U_43"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14927,0
)
(Instance
name "U_44"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14955,0
)
(Instance
name "U_45"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14983,0
)
(Instance
name "U_46"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 15011,0
)
(Instance
name "U_47"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 15039,0
)
(Instance
name "Uob4"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"BLVDS_25\""
)
]
mwi 0
uid 15094,0
)
(Instance
name "U_48"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 15117,0
)
(Instance
name "U_49"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 15145,0
)
(Instance
name "U_50"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 15173,0
)
(Instance
name "U_51"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 15201,0
)
(Instance
name "U_52"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 16404,0
)
(Instance
name "U_53"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 16432,0
)
(Instance
name "Uclkrst"
duLibraryName "abc130_driver"
duName "clocks_resets"
elements [
]
mwi 0
uid 16664,0
)
(Instance
name "Utmutop"
duLibraryName "abc130_driver"
duName "tmu_drv_top"
elements [
]
mwi 0
uid 16842,0
)
(Instance
name "Umuxio0"
duLibraryName "abc130_driver"
duName "mux_io"
elements [
(GiElement
name "SCDATA_INV"
type "integer"
value "1"
)
(GiElement
name "SCXOFF_INV"
type "integer"
value "0"
)
(GiElement
name "DATAONLY"
type "integer"
value "0"
)
]
mwi 0
uid 17406,0
)
(Instance
name "Umuxio1"
duLibraryName "abc130_driver"
duName "mux_io"
elements [
(GiElement
name "SCDATA_INV"
type "integer"
value "1"
)
(GiElement
name "SCXOFF_INV"
type "integer"
value "0"
)
(GiElement
name "DATAONLY"
type "integer"
value "0"
)
]
mwi 0
uid 18829,0
)
(Instance
name "Umuxio2"
duLibraryName "abc130_driver"
duName "mux_io"
elements [
(GiElement
name "SCDATA_INV"
type "integer"
value "1"
)
(GiElement
name "SCXOFF_INV"
type "integer"
value "0"
)
(GiElement
name "DATAONLY"
type "integer"
value "0"
)
]
mwi 0
uid 18975,0
)
(Instance
name "Umuxio3"
duLibraryName "abc130_driver"
duName "mux_io"
elements [
(GiElement
name "SCDATA_INV"
type "integer"
value "0"
)
(GiElement
name "SCXOFF_INV"
type "integer"
value "0"
)
(GiElement
name "DATAONLY"
type "integer"
value "1"
)
]
mwi 0
uid 19068,0
)
(Instance
name "Uib5"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 19754,0
)
(Instance
name "Uibg5"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 19775,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
]
libraryRefs [
"ieee"
"unisim"
"utils"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top"
)
(vvPair
variable "date"
value "03/25/14"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "abc130_driver_pcb_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "03/25/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "14:05:12"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "abc130_driver"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../abc13/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../abc130_driver/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../abc130_driver/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../abc130_driver/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "abc130_driver_pcb_top"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:15:06"
)
(vvPair
variable "unit"
value "abc130_driver_pcb_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1476,0
optionalChildren [
*1 (Net
uid 35,0
decl (Decl
n "ABCUP_I"
t "std_logic"
prec "-- HSIO EOS P2
-----------------------------------"
eolc "-- 22 Reg"
preAdd 0
posAdd 0
o 25
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,53000,-26900,56600"
st "-- HSIO EOS P2
-----------------------------------
ABCUP_I        : std_logic -- 22 Reg"
)
)
*2 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "119500,71625,121000,72375"
)
(Line
uid 180,0
sl 0
ro 270
xt "119000,72000,119500,72000"
pts [
"119000,72000"
"119500,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182,0
va (VaSet
isHidden 1
)
xt "122000,71500,124900,72500"
st "BCO_N"
blo "122000,72300"
tm "WireNameMgr"
)
)
)
*3 (Net
uid 189,0
decl (Decl
n "BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 39
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,74600,-30800,75800"
st "BCO_N          : std_logic --"
)
)
*4 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "119500,70625,121000,71375"
)
(Line
uid 194,0
sl 0
ro 270
xt "119000,71000,119500,71000"
pts [
"119000,71000"
"119500,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
)
xt "122000,70500,124900,71500"
st "BCO_P"
blo "122000,71300"
tm "WireNameMgr"
)
)
)
*5 (Net
uid 203,0
decl (Decl
n "BCO_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 38
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,73400,-30900,74600"
st "BCO_P          : std_logic --"
)
)
*6 (Net
uid 217,0
decl (Decl
n "BDP10_N"
t "std_logic"
eolc "-- DATA_1_N___DATA_L_P"
preAdd 0
posAdd 0
o 49
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,86600,-17700,87800"
st "BDP10_N        : std_logic -- DATA_1_N___DATA_L_P"
)
)
*7 (Net
uid 231,0
decl (Decl
n "BDP10_P"
t "std_logic"
eolc "-- DATA_1_P___DATA_L_N"
preAdd 0
posAdd 0
o 48
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,85400,-17800,86600"
st "BDP10_P        : std_logic -- DATA_1_P___DATA_L_N"
)
)
*8 (Net
uid 245,0
decl (Decl
n "BDP11_N"
t "std_logic"
eolc "-- XOFF_1_N___XOFF_L_N"
preAdd 0
posAdd 0
o 51
suid 17,0
)
declText (MLText
uid 246,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,89000,-17600,90200"
st "BDP11_N        : std_logic -- XOFF_1_N___XOFF_L_N"
)
)
*9 (Net
uid 259,0
decl (Decl
n "BDP11_P"
t "std_logic"
eolc "-- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 50
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,87800,-17900,89000"
st "BDP11_P        : std_logic -- XOFF_1_P___XOFF_L_P"
)
)
*10 (Net
uid 273,0
decl (Decl
n "BDP12_N"
t "std_logic"
eolc "-- XOFF_R2_N___XOFF_R_N"
preAdd 0
posAdd 0
o 53
suid 19,0
)
declText (MLText
uid 274,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,91400,-16800,92600"
st "BDP12_N        : std_logic -- XOFF_R2_N___XOFF_R_N"
)
)
*11 (Net
uid 287,0
decl (Decl
n "BDP12_P"
t "std_logic"
eolc "-- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 52
suid 20,0
)
declText (MLText
uid 288,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,90200,-17100,91400"
st "BDP12_P        : std_logic -- XOFF_R2_P___XOFF_R_P"
)
)
*12 (Net
uid 301,0
decl (Decl
n "BDP13_N"
t "std_logic"
eolc "-- DATA_R2_N___DATA_R_P"
preAdd 0
posAdd 0
o 55
suid 21,0
)
declText (MLText
uid 302,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,93800,-16900,95000"
st "BDP13_N        : std_logic -- DATA_R2_N___DATA_R_P"
)
)
*13 (Net
uid 315,0
decl (Decl
n "BDP13_P"
t "std_logic"
eolc "-- DATA_R2_P___DATA_R_N"
preAdd 0
posAdd 0
o 54
suid 22,0
)
declText (MLText
uid 316,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,92600,-17000,93800"
st "BDP13_P        : std_logic -- DATA_R2_P___DATA_R_N"
)
)
*14 (Net
uid 329,0
decl (Decl
n "BDP14_N"
t "std_logic"
eolc "-- DATA3_N___FC1_N"
preAdd 0
posAdd 0
o 57
suid 23,0
)
declText (MLText
uid 330,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,96200,-20100,97400"
st "BDP14_N        : std_logic -- DATA3_N___FC1_N"
)
)
*15 (Net
uid 343,0
decl (Decl
n "BDP14_P"
t "std_logic"
eolc "-- DATA3_P___FC1_P"
preAdd 0
posAdd 0
o 56
suid 24,0
)
declText (MLText
uid 344,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,95000,-20400,96200"
st "BDP14_P        : std_logic -- DATA3_P___FC1_P"
)
)
*16 (Net
uid 357,0
decl (Decl
n "BDP15_N"
t "std_logic"
eolc "-- XOFF_R3_N___FC2_N"
preAdd 0
posAdd 0
o 59
suid 25,0
)
declText (MLText
uid 358,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,98600,-18800,99800"
st "BDP15_N        : std_logic -- XOFF_R3_N___FC2_N"
)
)
*17 (Net
uid 371,0
decl (Decl
n "BDP15_P"
t "std_logic"
eolc "-- XOFF_R3_P___FC2_P"
preAdd 0
posAdd 0
o 58
suid 26,0
)
declText (MLText
uid 372,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,97400,-19100,98600"
st "BDP15_P        : std_logic -- XOFF_R3_P___FC2_P"
)
)
*18 (Net
uid 385,0
decl (Decl
n "BDP8_N"
t "std_logic"
eolc "-- XOFF_R0_N"
preAdd 0
posAdd 0
o 35
suid 27,0
)
declText (MLText
uid 386,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,69800,-24300,71000"
st "BDP8_N         : std_logic -- XOFF_R0_N"
)
)
*19 (Net
uid 399,0
decl (Decl
n "BDP8_P"
t "std_logic"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 34
suid 28,0
)
declText (MLText
uid 400,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,68600,-24500,69800"
st "BDP8_P         : std_logic -- XOFF_R0_P"
)
)
*20 (Net
uid 413,0
decl (Decl
n "BDP9_N"
t "std_logic"
eolc "-- DATA_R0_N___FCCLK_P"
preAdd 0
posAdd 0
o 37
suid 29,0
)
declText (MLText
uid 414,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,72200,-17700,73400"
st "BDP9_N         : std_logic -- DATA_R0_N___FCCLK_P"
)
)
*21 (Net
uid 427,0
decl (Decl
n "BDP9_P"
t "std_logic"
eolc "-- DATA_R0_P___FCCLK_N"
preAdd 0
posAdd 0
o 36
suid 30,0
)
declText (MLText
uid 428,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,71000,-17800,72200"
st "BDP9_P         : std_logic -- DATA_R0_P___FCCLK_N"
)
)
*22 (PortIoOut
uid 429,0
shape (CompositeShape
uid 430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 431,0
sl 0
ro 270
xt "119500,74625,121000,75375"
)
(Line
uid 432,0
sl 0
ro 270
xt "119000,75000,119500,75000"
pts [
"119000,75000"
"119500,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 433,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
isHidden 1
)
xt "122000,74500,124900,75500"
st "DRC_N"
blo "122000,75300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 441,0
decl (Decl
n "DRC_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 41
suid 31,0
)
declText (MLText
uid 442,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,77000,-30800,78200"
st "DRC_N          : std_logic --"
)
)
*24 (PortIoOut
uid 443,0
shape (CompositeShape
uid 444,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 445,0
sl 0
ro 270
xt "119500,73625,121000,74375"
)
(Line
uid 446,0
sl 0
ro 270
xt "119000,74000,119500,74000"
pts [
"119000,74000"
"119500,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 447,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 448,0
va (VaSet
isHidden 1
)
xt "122000,73500,124900,74500"
st "DRC_P"
blo "122000,74300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 455,0
decl (Decl
n "DRC_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 40
suid 32,0
)
declText (MLText
uid 456,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,75800,-30900,77000"
st "DRC_P          : std_logic --"
)
)
*26 (PortIoIn
uid 457,0
shape (CompositeShape
uid 458,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 459,0
sl 0
ro 270
xt "-4000,61625,-2500,62375"
)
(Line
uid 460,0
sl 0
ro 270
xt "-2500,62000,-2000,62000"
pts [
"-2500,62000"
"-2000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 461,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
isHidden 1
)
xt "-10900,61500,-5000,62500"
st "HSIO_BCO_N"
ju 2
blo "-5000,62300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 469,0
decl (Decl
n "HSIO_BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 2
suid 33,0
)
declText (MLText
uid 470,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,6200,-29100,7400"
st "HSIO_BCO_N     : std_logic --"
)
)
*28 (PortIoIn
uid 471,0
shape (CompositeShape
uid 472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 473,0
sl 0
ro 270
xt "-4000,60625,-2500,61375"
)
(Line
uid 474,0
sl 0
ro 270
xt "-2500,61000,-2000,61000"
pts [
"-2500,61000"
"-2000,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 475,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
isHidden 1
)
xt "-10900,60500,-5000,61500"
st "HSIO_BCO_P"
ju 2
blo "-5000,61300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 483,0
decl (Decl
n "HSIO_BCO_P"
t "std_logic"
prec "-- HSIO EOS P1
-----------------------------------"
eolc "-- 0 Seq 0"
preAdd 0
posAdd 0
o 1
suid 34,0
)
declText (MLText
uid 484,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,2600,-25300,6200"
st "-- HSIO EOS P1
-----------------------------------
HSIO_BCO_P     : std_logic -- 0 Seq 0"
)
)
*30 (Net
uid 497,0
decl (Decl
n "HSIO_DXIN0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 12
suid 35,0
)
declText (MLText
uid 498,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,18200,-28100,19400"
st "HSIO_DXIN0_N   : std_logic -- -"
)
)
*31 (Net
uid 511,0
decl (Decl
n "HSIO_DXIN0_P"
t "std_logic"
eolc "-- Sink 0"
preAdd 0
posAdd 0
o 11
suid 36,0
)
declText (MLText
uid 512,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,17000,-25700,18200"
st "HSIO_DXIN0_P   : std_logic -- Sink 0"
)
)
*32 (Net
uid 525,0
decl (Decl
n "HSIO_DXIN1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 16
suid 37,0
)
declText (MLText
uid 526,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,23000,-28100,24200"
st "HSIO_DXIN1_N   : std_logic -- -"
)
)
*33 (Net
uid 539,0
decl (Decl
n "HSIO_DXIN1_P"
t "std_logic"
eolc "-- Sink 1"
preAdd 0
posAdd 0
o 15
suid 38,0
)
declText (MLText
uid 540,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,21800,-25700,23000"
st "HSIO_DXIN1_P   : std_logic -- Sink 1"
)
)
*34 (Net
uid 553,0
decl (Decl
n "HSIO_DXIN2_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 20
suid 39,0
)
declText (MLText
uid 554,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,27800,-28100,29000"
st "HSIO_DXIN2_N   : std_logic -- -"
)
)
*35 (Net
uid 567,0
decl (Decl
n "HSIO_DXIN2_P"
t "std_logic"
eolc "-- Sink 2"
preAdd 0
posAdd 0
o 19
suid 40,0
)
declText (MLText
uid 568,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,26600,-25700,27800"
st "HSIO_DXIN2_P   : std_logic -- Sink 2"
)
)
*36 (Net
uid 581,0
decl (Decl
n "HSIO_DXIN3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 24
suid 41,0
)
declText (MLText
uid 582,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,32600,-28100,33800"
st "HSIO_DXIN3_N   : std_logic -- -"
)
)
*37 (Net
uid 595,0
decl (Decl
n "HSIO_DXIN3_P"
t "std_logic"
eolc "-- Sink 3"
preAdd 0
posAdd 0
o 23
suid 42,0
)
declText (MLText
uid 596,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,31400,-25700,32600"
st "HSIO_DXIN3_P   : std_logic -- Sink 3"
)
)
*38 (PortIoIn
uid 597,0
shape (CompositeShape
uid 598,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 599,0
sl 0
ro 270
xt "-4000,87625,-2500,88375"
)
(Line
uid 600,0
sl 0
ro 270
xt "-2500,88000,-2000,88000"
pts [
"-2500,88000"
"-2000,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 601,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 602,0
va (VaSet
isHidden 1
)
xt "-12400,87500,-5000,88500"
st "HSIO_DXOUT0_N"
ju 2
blo "-5000,88300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 609,0
decl (Decl
n "HSIO_DXOUT0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 10
suid 43,0
)
declText (MLText
uid 610,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,15800,-27400,17000"
st "HSIO_DXOUT0_N  : std_logic -- -"
)
)
*40 (PortIoIn
uid 611,0
shape (CompositeShape
uid 612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 613,0
sl 0
ro 270
xt "-4000,86625,-2500,87375"
)
(Line
uid 614,0
sl 0
ro 270
xt "-2500,87000,-2000,87000"
pts [
"-2500,87000"
"-2000,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 615,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
isHidden 1
)
xt "-12400,86500,-5000,87500"
st "HSIO_DXOUT0_P"
ju 2
blo "-5000,87300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 623,0
decl (Decl
n "HSIO_DXOUT0_P"
t "std_logic"
eolc "-- 4 Seq 4"
preAdd 0
posAdd 0
o 9
suid 44,0
)
declText (MLText
uid 624,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,14600,-24300,15800"
st "HSIO_DXOUT0_P  : std_logic -- 4 Seq 4"
)
)
*42 (PortIoIn
uid 625,0
shape (CompositeShape
uid 626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 627,0
sl 0
ro 270
xt "-4000,94625,-2500,95375"
)
(Line
uid 628,0
sl 0
ro 270
xt "-2500,95000,-2000,95000"
pts [
"-2500,95000"
"-2000,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 629,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 630,0
va (VaSet
isHidden 1
)
xt "-12400,94500,-5000,95500"
st "HSIO_DXOUT1_N"
ju 2
blo "-5000,95300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 637,0
decl (Decl
n "HSIO_DXOUT1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 14
suid 45,0
)
declText (MLText
uid 638,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,20600,-27400,21800"
st "HSIO_DXOUT1_N  : std_logic -- -"
)
)
*44 (PortIoIn
uid 639,0
shape (CompositeShape
uid 640,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 641,0
sl 0
ro 270
xt "-4000,93625,-2500,94375"
)
(Line
uid 642,0
sl 0
ro 270
xt "-2500,94000,-2000,94000"
pts [
"-2500,94000"
"-2000,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 643,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
isHidden 1
)
xt "-12400,93500,-5000,94500"
st "HSIO_DXOUT1_P"
ju 2
blo "-5000,94300"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 651,0
decl (Decl
n "HSIO_DXOUT1_P"
t "std_logic"
eolc "-- 5 Seq 5"
preAdd 0
posAdd 0
o 13
suid 46,0
)
declText (MLText
uid 652,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,19400,-24300,20600"
st "HSIO_DXOUT1_P  : std_logic -- 5 Seq 5"
)
)
*46 (PortIoIn
uid 653,0
shape (CompositeShape
uid 654,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 655,0
sl 0
ro 270
xt "-4000,101625,-2500,102375"
)
(Line
uid 656,0
sl 0
ro 270
xt "-2500,102000,-2000,102000"
pts [
"-2500,102000"
"-2000,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 657,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 658,0
va (VaSet
isHidden 1
)
xt "-12400,101500,-5000,102500"
st "HSIO_DXOUT2_N"
ju 2
blo "-5000,102300"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 665,0
decl (Decl
n "HSIO_DXOUT2_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 18
suid 47,0
)
declText (MLText
uid 666,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,25400,-28100,26600"
st "HSIO_DXOUT2_N  : std_logic --"
)
)
*48 (PortIoIn
uid 667,0
shape (CompositeShape
uid 668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 669,0
sl 0
ro 270
xt "-4000,100625,-2500,101375"
)
(Line
uid 670,0
sl 0
ro 270
xt "-2500,101000,-2000,101000"
pts [
"-2500,101000"
"-2000,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 671,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
isHidden 1
)
xt "-12400,100500,-5000,101500"
st "HSIO_DXOUT2_P"
ju 2
blo "-5000,101300"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 679,0
decl (Decl
n "HSIO_DXOUT2_P"
t "std_logic"
eolc "-- 6 Seq 6"
preAdd 0
posAdd 0
o 17
suid 48,0
)
declText (MLText
uid 680,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,24200,-24300,25400"
st "HSIO_DXOUT2_P  : std_logic -- 6 Seq 6"
)
)
*50 (PortIoIn
uid 681,0
shape (CompositeShape
uid 682,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 683,0
sl 0
ro 270
xt "-4000,108625,-2500,109375"
)
(Line
uid 684,0
sl 0
ro 270
xt "-2500,109000,-2000,109000"
pts [
"-2500,109000"
"-2000,109000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 685,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
isHidden 1
)
xt "-12400,108500,-5000,109500"
st "HSIO_DXOUT3_N"
ju 2
blo "-5000,109300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 693,0
decl (Decl
n "HSIO_DXOUT3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 22
suid 49,0
)
declText (MLText
uid 694,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,30200,-27400,31400"
st "HSIO_DXOUT3_N  : std_logic -- -"
)
)
*52 (PortIoIn
uid 695,0
shape (CompositeShape
uid 696,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 697,0
sl 0
ro 270
xt "-4000,107625,-2500,108375"
)
(Line
uid 698,0
sl 0
ro 270
xt "-2500,108000,-2000,108000"
pts [
"-2500,108000"
"-2000,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 699,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 700,0
va (VaSet
isHidden 1
)
xt "-12400,107500,-5000,108500"
st "HSIO_DXOUT3_P"
ju 2
blo "-5000,108300"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 707,0
decl (Decl
n "HSIO_DXOUT3_P"
t "std_logic"
eolc "-- 7 Seq 7"
preAdd 0
posAdd 0
o 21
suid 50,0
)
declText (MLText
uid 708,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,29000,-24300,30200"
st "HSIO_DXOUT3_P  : std_logic -- 7 Seq 7"
)
)
*54 (PortIoIn
uid 709,0
shape (CompositeShape
uid 710,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 711,0
sl 0
ro 270
xt "-4000,76625,-2500,77375"
)
(Line
uid 712,0
sl 0
ro 270
xt "-2500,77000,-2000,77000"
pts [
"-2500,77000"
"-2000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 713,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 714,0
va (VaSet
isHidden 1
)
xt "-12500,76500,-5000,77500"
st "HSIO_L0_CMD_N"
ju 2
blo "-5000,77300"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 721,0
decl (Decl
n "HSIO_L0_CMD_N"
t "std_logic"
eolc "-- 1 Seq 1"
preAdd 0
posAdd 0
o 3
suid 51,0
)
declText (MLText
uid 722,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,7400,-24100,8600"
st "HSIO_L0_CMD_N  : std_logic -- 1 Seq 1"
)
)
*56 (PortIoIn
uid 723,0
shape (CompositeShape
uid 724,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 725,0
sl 0
ro 270
xt "-4000,75625,-2500,76375"
)
(Line
uid 726,0
sl 0
ro 270
xt "-2500,76000,-2000,76000"
pts [
"-2500,76000"
"-2000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 727,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
isHidden 1
)
xt "-12500,75500,-5000,76500"
st "HSIO_L0_CMD_P"
ju 2
blo "-5000,76300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 735,0
decl (Decl
n "HSIO_L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 4
suid 52,0
)
declText (MLText
uid 736,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,8600,-28100,9800"
st "HSIO_L0_CMD_P  : std_logic --"
)
)
*58 (PortIoIn
uid 737,0
shape (CompositeShape
uid 738,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 739,0
sl 0
ro 270
xt "-4000,79625,-2500,80375"
)
(Line
uid 740,0
sl 0
ro 270
xt "-2500,80000,-2000,80000"
pts [
"-2500,80000"
"-2000,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 741,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 742,0
va (VaSet
isHidden 1
)
xt "-9700,79500,-5000,80500"
st "HSIO_R3_N"
ju 2
blo "-5000,80300"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 749,0
decl (Decl
n "HSIO_R3_N"
t "std_logic"
eolc "-- 2 Seq 2"
preAdd 0
posAdd 0
o 5
suid 53,0
)
declText (MLText
uid 750,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,9800,-25900,11000"
st "HSIO_R3_N      : std_logic -- 2 Seq 2"
)
)
*60 (PortIoIn
uid 751,0
shape (CompositeShape
uid 752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 753,0
sl 0
ro 270
xt "-4000,78625,-2500,79375"
)
(Line
uid 754,0
sl 0
ro 270
xt "-2500,79000,-2000,79000"
pts [
"-2500,79000"
"-2000,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 755,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
)
xt "-9700,78500,-5000,79500"
st "HSIO_R3_P"
ju 2
blo "-5000,79300"
tm "WireNameMgr"
)
)
)
*61 (Net
uid 763,0
decl (Decl
n "HSIO_R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 6
suid 54,0
)
declText (MLText
uid 764,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,11000,-29900,12200"
st "HSIO_R3_P      : std_logic --"
)
)
*62 (PortIoIn
uid 765,0
shape (CompositeShape
uid 766,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 767,0
sl 0
ro 270
xt "-4000,82625,-2500,83375"
)
(Line
uid 768,0
sl 0
ro 270
xt "-2500,83000,-2000,83000"
pts [
"-2500,83000"
"-2000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 769,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 770,0
va (VaSet
isHidden 1
)
xt "-10800,82500,-5000,83500"
st "HSIO_SP0_N"
ju 2
blo "-5000,83300"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 777,0
decl (Decl
n "HSIO_SP0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 8
suid 55,0
)
declText (MLText
uid 778,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,13400,-28700,14600"
st "HSIO_SP0_N     : std_logic -- -"
)
)
*64 (PortIoIn
uid 779,0
shape (CompositeShape
uid 780,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 781,0
sl 0
ro 270
xt "-4000,81625,-2500,82375"
)
(Line
uid 782,0
sl 0
ro 270
xt "-2500,82000,-2000,82000"
pts [
"-2500,82000"
"-2000,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 783,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 784,0
va (VaSet
isHidden 1
)
xt "-10800,81500,-5000,82500"
st "HSIO_SP0_P"
ju 2
blo "-5000,82300"
tm "WireNameMgr"
)
)
)
*65 (Net
uid 791,0
decl (Decl
n "HSIO_SP0_P"
t "std_logic"
eolc "-- 3 Seq 3"
preAdd 0
posAdd 0
o 7
suid 56,0
)
declText (MLText
uid 792,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,12200,-25600,13400"
st "HSIO_SP0_P     : std_logic -- 3 Seq 3"
)
)
*66 (Net
uid 805,0
decl (Decl
n "I2C_CLK"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 31
suid 57,0
)
declText (MLText
uid 806,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,62600,-25600,63800"
st "I2C_CLK        : std_logic -- TWOWIRE"
)
)
*67 (Net
uid 819,0
decl (Decl
n "I2C_DATA"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 32
suid 58,0
)
declText (MLText
uid 820,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,63800,-25300,65000"
st "I2C_DATA       : std_logic -- TWOWIRE"
)
)
*68 (PortIoOut
uid 821,0
shape (CompositeShape
uid 822,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 823,0
sl 0
ro 270
xt "119500,77625,121000,78375"
)
(Line
uid 824,0
sl 0
ro 270
xt "119000,78000,119500,78000"
pts [
"119000,78000"
"119500,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 825,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 826,0
va (VaSet
isHidden 1
)
xt "122000,77500,126500,78500"
st "L0_CMD_N"
blo "122000,78300"
tm "WireNameMgr"
)
)
)
*69 (Net
uid 833,0
decl (Decl
n "L0_CMD_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 43
suid 59,0
)
declText (MLText
uid 834,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,79400,-29700,80600"
st "L0_CMD_N       : std_logic --"
)
)
*70 (PortIoOut
uid 835,0
shape (CompositeShape
uid 836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 837,0
sl 0
ro 270
xt "119500,76625,121000,77375"
)
(Line
uid 838,0
sl 0
ro 270
xt "119000,77000,119500,77000"
pts [
"119000,77000"
"119500,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 839,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
isHidden 1
)
xt "122000,76500,126500,77500"
st "L0_CMD_P"
blo "122000,77300"
tm "WireNameMgr"
)
)
)
*71 (Net
uid 847,0
decl (Decl
n "L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 42
suid 60,0
)
declText (MLText
uid 848,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,78200,-29800,79400"
st "L0_CMD_P       : std_logic --"
)
)
*72 (PortIoOut
uid 849,0
shape (CompositeShape
uid 850,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 851,0
sl 0
ro 270
xt "119500,80625,121000,81375"
)
(Line
uid 852,0
sl 0
ro 270
xt "119000,81000,119500,81000"
pts [
"119000,81000"
"119500,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 853,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 854,0
va (VaSet
isHidden 1
)
xt "122000,80500,124200,81500"
st "R3_N"
blo "122000,81300"
tm "WireNameMgr"
)
)
)
*73 (Net
uid 861,0
decl (Decl
n "R3_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 45
suid 61,0
)
declText (MLText
uid 862,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,81800,-31500,83000"
st "R3_N           : std_logic --"
)
)
*74 (PortIoOut
uid 863,0
shape (CompositeShape
uid 864,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 865,0
sl 0
ro 270
xt "119500,79625,121000,80375"
)
(Line
uid 866,0
sl 0
ro 270
xt "119000,80000,119500,80000"
pts [
"119000,80000"
"119500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 867,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 868,0
va (VaSet
isHidden 1
)
xt "122000,79500,124200,80500"
st "R3_P"
blo "122000,80300"
tm "WireNameMgr"
)
)
)
*75 (Net
uid 875,0
decl (Decl
n "R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 44
suid 62,0
)
declText (MLText
uid 876,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,80600,-31600,81800"
st "R3_P           : std_logic --"
)
)
*76 (PortIoOut
uid 877,0
shape (CompositeShape
uid 878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 879,0
sl 0
ro 270
xt "119500,67625,121000,68375"
)
(Line
uid 880,0
sl 0
ro 270
xt "119000,68000,119500,68000"
pts [
"119000,68000"
"119500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 881,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 882,0
va (VaSet
isHidden 1
)
xt "122000,67500,126600,68500"
st "REG_EN_A"
blo "122000,68300"
tm "WireNameMgr"
)
)
)
*77 (Net
uid 889,0
decl (Decl
n "REG_EN_A"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 46
suid 63,0
)
declText (MLText
uid 890,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,83000,-29800,84200"
st "REG_EN_A       : std_logic --"
)
)
*78 (PortIoOut
uid 891,0
shape (CompositeShape
uid 892,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 893,0
sl 0
ro 270
xt "119500,66625,121000,67375"
)
(Line
uid 894,0
sl 0
ro 270
xt "119000,67000,119500,67000"
pts [
"119000,67000"
"119500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 895,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
isHidden 1
)
xt "122000,66500,126600,67500"
st "REG_EN_D"
blo "122000,67300"
tm "WireNameMgr"
)
)
)
*79 (Net
uid 903,0
decl (Decl
n "REG_EN_D"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 47
suid 64,0
)
declText (MLText
uid 904,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,84200,-29700,85400"
st "REG_EN_D       : std_logic --"
)
)
*80 (Net
uid 1113,0
decl (Decl
n "SHUNT_CTL_SW"
t "std_logic"
prec "-- HYBRID P3
-----------------------------------"
eolc "-- becomes SHUNTCTL"
preAdd 0
posAdd 0
o 33
suid 79,0
)
declText (MLText
uid 1114,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,65000,-18200,68600"
st "-- HYBRID P3
-----------------------------------
SHUNT_CTL_SW   : std_logic -- becomes SHUNTCTL"
)
)
*81 (Net
uid 1141,0
decl (Decl
n "SPARE1"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 26
suid 81,0
)
declText (MLText
uid 1142,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,56600,-25900,57800"
st "SPARE1         : std_logic -- Unknown"
)
)
*82 (PortIoIn
uid 1143,0
shape (CompositeShape
uid 1144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1145,0
sl 0
ro 270
xt "-4000,151625,-2500,152375"
)
(Line
uid 1146,0
sl 0
ro 270
xt "-2500,152000,-2000,152000"
pts [
"-2500,152000"
"-2000,152000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1148,0
va (VaSet
isHidden 1
)
xt "-8500,151500,-5000,152500"
st "SPARE2"
ju 2
blo "-5000,152300"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 1155,0
decl (Decl
n "SPARE2"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 27
suid 82,0
)
declText (MLText
uid 1156,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,57800,-25900,59000"
st "SPARE2         : std_logic -- Unknown"
)
)
*84 (PortIoIn
uid 1157,0
shape (CompositeShape
uid 1158,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1159,0
sl 0
ro 270
xt "-4000,152625,-2500,153375"
)
(Line
uid 1160,0
sl 0
ro 270
xt "-2500,153000,-2000,153000"
pts [
"-2500,153000"
"-2000,153000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1161,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
isHidden 1
)
xt "-8500,152500,-5000,153500"
st "SPARE3"
ju 2
blo "-5000,153300"
tm "WireNameMgr"
)
)
)
*85 (Net
uid 1169,0
decl (Decl
n "SPARE3"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 28
suid 83,0
)
declText (MLText
uid 1170,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,59000,-25900,60200"
st "SPARE3         : std_logic -- Unknown"
)
)
*86 (PortIoIn
uid 1171,0
shape (CompositeShape
uid 1172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1173,0
sl 0
ro 270
xt "-4000,153625,-2500,154375"
)
(Line
uid 1174,0
sl 0
ro 270
xt "-2500,154000,-2000,154000"
pts [
"-2500,154000"
"-2000,154000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1175,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1176,0
va (VaSet
isHidden 1
)
xt "-8500,153500,-5000,154500"
st "SPARE4"
ju 2
blo "-5000,154300"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 1183,0
decl (Decl
n "SPARE4"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 29
suid 84,0
)
declText (MLText
uid 1184,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,60200,-25900,61400"
st "SPARE4         : std_logic -- Unknown"
)
)
*88 (PortIoIn
uid 1185,0
shape (CompositeShape
uid 1186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1187,0
sl 0
ro 270
xt "-4000,154625,-2500,155375"
)
(Line
uid 1188,0
sl 0
ro 270
xt "-2500,155000,-2000,155000"
pts [
"-2500,155000"
"-2000,155000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1189,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1190,0
va (VaSet
isHidden 1
)
xt "-8500,154500,-5000,155500"
st "SPARE5"
ju 2
blo "-5000,155300"
tm "WireNameMgr"
)
)
)
*89 (Net
uid 1197,0
decl (Decl
n "SPARE5"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 30
suid 85,0
)
declText (MLText
uid 1198,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,61400,-25900,62600"
st "SPARE5         : std_logic -- Unknown"
)
)
*90 (Grouping
uid 1433,0
optionalChildren [
*91 (CommentText
uid 1435,0
shape (Rectangle
uid 1436,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,203000,97000,204000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1437,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "80200,203000,90500,204000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*92 (CommentText
uid 1438,0
shape (Rectangle
uid 1439,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "97000,199000,101000,200000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1440,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "97200,199000,100100,200000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*93 (CommentText
uid 1441,0
shape (Rectangle
uid 1442,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,201000,97000,202000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1443,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "80200,201000,90100,202000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*94 (CommentText
uid 1444,0
shape (Rectangle
uid 1445,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,201000,80000,202000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1446,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,201000,77900,202000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*95 (CommentText
uid 1447,0
shape (Rectangle
uid 1448,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "97000,200000,117000,204000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1449,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "97200,200200,106300,201200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*96 (CommentText
uid 1450,0
shape (Rectangle
uid 1451,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,199000,117000,200000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1452,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,199000,102800,200000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*97 (CommentText
uid 1453,0
shape (Rectangle
uid 1454,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,199000,97000,201000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1455,0
va (VaSet
fg "32768,0,0"
)
xt "83050,199500,89950,200500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*98 (CommentText
uid 1456,0
shape (Rectangle
uid 1457,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,202000,80000,203000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1458,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,202000,78200,203000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*99 (CommentText
uid 1459,0
shape (Rectangle
uid 1460,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,203000,80000,204000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1461,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,203000,78900,204000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*100 (CommentText
uid 1462,0
shape (Rectangle
uid 1463,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,202000,97000,203000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1464,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "80200,202000,95800,203000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1434,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "76000,199000,117000,204000"
)
oxt "14000,66000,55000,71000"
)
*101 (SaComponent
uid 1533,0
optionalChildren [
*102 (CptPort
uid 1542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,86625,13750,87375"
)
tg (CPTG
uid 1544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1545,0
va (VaSet
)
xt "11400,86500,12000,87500"
st "O"
ju 2
blo "12000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*103 (CptPort
uid 1546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,86625,8000,87375"
)
tg (CPTG
uid 1548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1549,0
va (VaSet
)
xt "9000,86500,9200,87500"
st "I"
blo "9000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*104 (CptPort
uid 1550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,87625,8000,88375"
)
tg (CPTG
uid 1552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1553,0
va (VaSet
)
xt "9000,87500,9800,88500"
st "IB"
blo "9000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1534,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,86000,13000,89000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1535,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 1536,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,87000,13050,88000"
st "unisim"
blo "10450,87800"
tm "BdLibraryNameMgr"
)
*106 (Text
uid 1537,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,88000,13550,89000"
st "IBUFDS"
blo "10450,88800"
tm "CptNameMgr"
)
*107 (Text
uid 1538,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,88000,12250,89000"
st "Uib0"
blo "10450,88800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1539,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1540,0
text (MLText
uid 1541,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "8000,82000,32000,86000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*108 (PortIoInOut
uid 1617,0
shape (CompositeShape
uid 1618,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1619,0
sl 0
xt "119500,100625,121000,101375"
)
(Line
uid 1620,0
sl 0
xt "119000,101000,119500,101000"
pts [
"119000,101000"
"119500,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1621,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1622,0
va (VaSet
isHidden 1
)
xt "122000,100500,125400,101500"
st "BDP8_P"
blo "122000,101300"
tm "WireNameMgr"
)
)
)
*109 (PortIoInOut
uid 1623,0
shape (CompositeShape
uid 1624,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1625,0
sl 0
xt "119500,101625,121000,102375"
)
(Line
uid 1626,0
sl 0
xt "119000,102000,119500,102000"
pts [
"119000,102000"
"119500,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1627,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1628,0
va (VaSet
isHidden 1
)
xt "122000,101500,125400,102500"
st "BDP8_N"
blo "122000,102300"
tm "WireNameMgr"
)
)
)
*110 (PortIoInOut
uid 1629,0
shape (CompositeShape
uid 1630,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1631,0
sl 0
xt "119500,97625,121000,98375"
)
(Line
uid 1632,0
sl 0
xt "119000,98000,119500,98000"
pts [
"119000,98000"
"119500,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1633,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1634,0
va (VaSet
isHidden 1
)
xt "122000,97500,125400,98500"
st "BDP9_P"
blo "122000,98300"
tm "WireNameMgr"
)
)
)
*111 (PortIoInOut
uid 1635,0
shape (CompositeShape
uid 1636,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1637,0
sl 0
xt "119500,98625,121000,99375"
)
(Line
uid 1638,0
sl 0
xt "119000,99000,119500,99000"
pts [
"119000,99000"
"119500,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1639,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1640,0
va (VaSet
isHidden 1
)
xt "122000,98500,125400,99500"
st "BDP9_N"
blo "122000,99300"
tm "WireNameMgr"
)
)
)
*112 (PortIoInOut
uid 1641,0
shape (CompositeShape
uid 1642,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1643,0
sl 0
xt "119500,113625,121000,114375"
)
(Line
uid 1644,0
sl 0
xt "119000,114000,119500,114000"
pts [
"119000,114000"
"119500,114000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1645,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1646,0
va (VaSet
isHidden 1
)
xt "122000,113500,125900,114500"
st "BDP10_P"
blo "122000,114300"
tm "WireNameMgr"
)
)
)
*113 (PortIoInOut
uid 1647,0
shape (CompositeShape
uid 1648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1649,0
sl 0
xt "119500,114625,121000,115375"
)
(Line
uid 1650,0
sl 0
xt "119000,115000,119500,115000"
pts [
"119000,115000"
"119500,115000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1651,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1652,0
va (VaSet
isHidden 1
)
xt "122000,114500,125900,115500"
st "BDP10_N"
blo "122000,115300"
tm "WireNameMgr"
)
)
)
*114 (PortIoInOut
uid 1653,0
shape (CompositeShape
uid 1654,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1655,0
sl 0
xt "119500,116625,121000,117375"
)
(Line
uid 1656,0
sl 0
xt "119000,117000,119500,117000"
pts [
"119000,117000"
"119500,117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1657,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1658,0
va (VaSet
isHidden 1
)
xt "122000,116500,125900,117500"
st "BDP11_P"
blo "122000,117300"
tm "WireNameMgr"
)
)
)
*115 (PortIoInOut
uid 1659,0
shape (CompositeShape
uid 1660,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1661,0
sl 0
xt "119500,117625,121000,118375"
)
(Line
uid 1662,0
sl 0
xt "119000,118000,119500,118000"
pts [
"119000,118000"
"119500,118000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1663,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1664,0
va (VaSet
isHidden 1
)
xt "122000,117500,125900,118500"
st "BDP11_N"
blo "122000,118300"
tm "WireNameMgr"
)
)
)
*116 (PortIoInOut
uid 1665,0
shape (CompositeShape
uid 1666,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1667,0
sl 0
xt "119500,132625,121000,133375"
)
(Line
uid 1668,0
sl 0
xt "119000,133000,119500,133000"
pts [
"119000,133000"
"119500,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1669,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1670,0
va (VaSet
isHidden 1
)
xt "122000,132500,125900,133500"
st "BDP12_P"
blo "122000,133300"
tm "WireNameMgr"
)
)
)
*117 (PortIoInOut
uid 1671,0
shape (CompositeShape
uid 1672,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1673,0
sl 0
xt "119500,133625,121000,134375"
)
(Line
uid 1674,0
sl 0
xt "119000,134000,119500,134000"
pts [
"119000,134000"
"119500,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1675,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1676,0
va (VaSet
isHidden 1
)
xt "122000,133500,125900,134500"
st "BDP12_N"
blo "122000,134300"
tm "WireNameMgr"
)
)
)
*118 (PortIoInOut
uid 1677,0
shape (CompositeShape
uid 1678,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1679,0
sl 0
xt "119500,129625,121000,130375"
)
(Line
uid 1680,0
sl 0
xt "119000,130000,119500,130000"
pts [
"119000,130000"
"119500,130000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1681,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1682,0
va (VaSet
isHidden 1
)
xt "122000,129500,125900,130500"
st "BDP13_P"
blo "122000,130300"
tm "WireNameMgr"
)
)
)
*119 (PortIoInOut
uid 1683,0
shape (CompositeShape
uid 1684,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1685,0
sl 0
xt "119500,130625,121000,131375"
)
(Line
uid 1686,0
sl 0
xt "119000,131000,119500,131000"
pts [
"119000,131000"
"119500,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1687,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1688,0
va (VaSet
isHidden 1
)
xt "122000,130500,125900,131500"
st "BDP13_N"
blo "122000,131300"
tm "WireNameMgr"
)
)
)
*120 (PortIoInOut
uid 1689,0
shape (CompositeShape
uid 1690,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1691,0
sl 0
xt "119500,146625,121000,147375"
)
(Line
uid 1692,0
sl 0
xt "119000,147000,119500,147000"
pts [
"119000,147000"
"119500,147000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1693,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1694,0
va (VaSet
isHidden 1
)
xt "122000,146500,125900,147500"
st "BDP14_P"
blo "122000,147300"
tm "WireNameMgr"
)
)
)
*121 (PortIoInOut
uid 1695,0
shape (CompositeShape
uid 1696,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1697,0
sl 0
xt "119500,147625,121000,148375"
)
(Line
uid 1698,0
sl 0
xt "119000,148000,119500,148000"
pts [
"119000,148000"
"119500,148000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1699,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1700,0
va (VaSet
isHidden 1
)
xt "122000,147500,125900,148500"
st "BDP14_N"
blo "122000,148300"
tm "WireNameMgr"
)
)
)
*122 (PortIoInOut
uid 1701,0
shape (CompositeShape
uid 1702,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1703,0
sl 0
xt "119500,149625,121000,150375"
)
(Line
uid 1704,0
sl 0
xt "119000,150000,119500,150000"
pts [
"119000,150000"
"119500,150000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1705,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1706,0
va (VaSet
isHidden 1
)
xt "122000,149500,125900,150500"
st "BDP15_P"
blo "122000,150300"
tm "WireNameMgr"
)
)
)
*123 (PortIoInOut
uid 1707,0
shape (CompositeShape
uid 1708,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1709,0
sl 0
xt "119500,150625,121000,151375"
)
(Line
uid 1710,0
sl 0
xt "119000,151000,119500,151000"
pts [
"119000,151000"
"119500,151000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1711,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1712,0
va (VaSet
isHidden 1
)
xt "122000,150500,125900,151500"
st "BDP15_N"
blo "122000,151300"
tm "WireNameMgr"
)
)
)
*124 (SaComponent
uid 1755,0
optionalChildren [
*125 (CptPort
uid 1764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,93625,13750,94375"
)
tg (CPTG
uid 1766,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1767,0
va (VaSet
)
xt "11400,93500,12000,94500"
st "O"
ju 2
blo "12000,94300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*126 (CptPort
uid 1768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,93625,8000,94375"
)
tg (CPTG
uid 1770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1771,0
va (VaSet
)
xt "9000,93500,9200,94500"
st "I"
blo "9000,94300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*127 (CptPort
uid 1772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,94625,8000,95375"
)
tg (CPTG
uid 1774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1775,0
va (VaSet
)
xt "9000,94500,9800,95500"
st "IB"
blo "9000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1756,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,93000,13000,96000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1757,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 1758,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,94000,13050,95000"
st "unisim"
blo "10450,94800"
tm "BdLibraryNameMgr"
)
*129 (Text
uid 1759,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,95000,13550,96000"
st "IBUFDS"
blo "10450,95800"
tm "CptNameMgr"
)
*130 (Text
uid 1760,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,95000,12250,96000"
st "Uib1"
blo "10450,95800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1761,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1762,0
text (MLText
uid 1763,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "8000,89000,32000,93000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*131 (SaComponent
uid 1776,0
optionalChildren [
*132 (CptPort
uid 1785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,100625,13750,101375"
)
tg (CPTG
uid 1787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1788,0
va (VaSet
)
xt "11400,100500,12000,101500"
st "O"
ju 2
blo "12000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*133 (CptPort
uid 1789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,100625,8000,101375"
)
tg (CPTG
uid 1791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1792,0
va (VaSet
)
xt "9000,100500,9200,101500"
st "I"
blo "9000,101300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*134 (CptPort
uid 1793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,101625,8000,102375"
)
tg (CPTG
uid 1795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1796,0
va (VaSet
)
xt "9000,101500,9800,102500"
st "IB"
blo "9000,102300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1777,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,100000,13000,103000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1778,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
uid 1779,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,101000,13050,102000"
st "unisim"
blo "10450,101800"
tm "BdLibraryNameMgr"
)
*136 (Text
uid 1780,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,102000,13550,103000"
st "IBUFDS"
blo "10450,102800"
tm "CptNameMgr"
)
*137 (Text
uid 1781,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,102000,12250,103000"
st "Uib2"
blo "10450,102800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1782,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1783,0
text (MLText
uid 1784,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "8000,96000,32000,100000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*138 (SaComponent
uid 1797,0
optionalChildren [
*139 (CptPort
uid 1806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,107625,13750,108375"
)
tg (CPTG
uid 1808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1809,0
va (VaSet
)
xt "11400,107500,12000,108500"
st "O"
ju 2
blo "12000,108300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*140 (CptPort
uid 1810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,107625,8000,108375"
)
tg (CPTG
uid 1812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1813,0
va (VaSet
)
xt "9000,107500,9200,108500"
st "I"
blo "9000,108300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*141 (CptPort
uid 1814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,108625,8000,109375"
)
tg (CPTG
uid 1816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1817,0
va (VaSet
)
xt "9000,108500,9800,109500"
st "IB"
blo "9000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1798,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,107000,13000,110000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1799,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 1800,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,108000,13050,109000"
st "unisim"
blo "10450,108800"
tm "BdLibraryNameMgr"
)
*143 (Text
uid 1801,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,109000,13550,110000"
st "IBUFDS"
blo "10450,109800"
tm "CptNameMgr"
)
*144 (Text
uid 1802,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,109000,12250,110000"
st "Uib3"
blo "10450,109800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1803,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1804,0
text (MLText
uid 1805,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "8000,103000,32000,107000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*145 (SaComponent
uid 1818,0
optionalChildren [
*146 (CptPort
uid 1827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14000,75625,14750,76375"
)
tg (CPTG
uid 1829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1830,0
va (VaSet
)
xt "12400,75500,13000,76500"
st "O"
ju 2
blo "13000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*147 (CptPort
uid 1831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,75625,8000,76375"
)
tg (CPTG
uid 1833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1834,0
va (VaSet
)
xt "9000,75500,9200,76500"
st "I"
blo "9000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*148 (CptPort
uid 1835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,76625,8000,77375"
)
tg (CPTG
uid 1837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1838,0
va (VaSet
)
xt "9000,76500,9800,77500"
st "IB"
blo "9000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1819,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,75000,14000,78000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1820,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 1821,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,75000,13050,76000"
st "unisim"
blo "10450,75800"
tm "BdLibraryNameMgr"
)
*150 (Text
uid 1822,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,76000,13550,77000"
st "IBUFDS"
blo "10450,76800"
tm "CptNameMgr"
)
*151 (Text
uid 1823,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,77000,12250,78000"
st "Uib4"
blo "10450,77800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1824,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1825,0
text (MLText
uid 1826,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "8000,71000,32000,75000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*152 (SaComponent
uid 1860,0
optionalChildren [
*153 (CptPort
uid 1869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14000,81625,14750,82375"
)
tg (CPTG
uid 1871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1872,0
va (VaSet
)
xt "12400,81500,13000,82500"
st "O"
ju 2
blo "13000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*154 (CptPort
uid 1873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,81625,8000,82375"
)
tg (CPTG
uid 1875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1876,0
va (VaSet
)
xt "9000,81500,9200,82500"
st "I"
blo "9000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*155 (CptPort
uid 1877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,82625,8000,83375"
)
tg (CPTG
uid 1879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1880,0
va (VaSet
)
xt "9000,82500,9800,83500"
st "IB"
blo "9000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1861,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,81000,14000,84000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1862,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 1863,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,81000,13050,82000"
st "unisim"
blo "10450,81800"
tm "BdLibraryNameMgr"
)
*157 (Text
uid 1864,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,82000,13550,83000"
st "IBUFDS"
blo "10450,82800"
tm "CptNameMgr"
)
*158 (Text
uid 1865,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,83000,12250,84000"
st "Uib6"
blo "10450,83800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1866,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1867,0
text (MLText
uid 1868,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "8000,77000,32000,81000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*159 (PortIoOut
uid 1881,0
shape (CompositeShape
uid 1882,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1883,0
sl 0
ro 90
xt "-4000,89625,-2500,90375"
)
(Line
uid 1884,0
sl 0
ro 90
xt "-2500,90000,-2000,90000"
pts [
"-2000,90000"
"-2500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1885,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1886,0
va (VaSet
isHidden 1
)
xt "-11600,89500,-5000,90500"
st "HSIO_DXIN0_P"
ju 2
blo "-5000,90300"
tm "WireNameMgr"
)
)
)
*160 (PortIoOut
uid 1887,0
shape (CompositeShape
uid 1888,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1889,0
sl 0
ro 90
xt "-4000,90625,-2500,91375"
)
(Line
uid 1890,0
sl 0
ro 90
xt "-2500,91000,-2000,91000"
pts [
"-2000,91000"
"-2500,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1891,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1892,0
va (VaSet
isHidden 1
)
xt "-11600,90500,-5000,91500"
st "HSIO_DXIN0_N"
ju 2
blo "-5000,91300"
tm "WireNameMgr"
)
)
)
*161 (PortIoOut
uid 1893,0
shape (CompositeShape
uid 1894,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1895,0
sl 0
ro 90
xt "-4000,96625,-2500,97375"
)
(Line
uid 1896,0
sl 0
ro 90
xt "-2500,97000,-2000,97000"
pts [
"-2000,97000"
"-2500,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1897,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1898,0
va (VaSet
isHidden 1
)
xt "-11600,96500,-5000,97500"
st "HSIO_DXIN1_P"
ju 2
blo "-5000,97300"
tm "WireNameMgr"
)
)
)
*162 (PortIoOut
uid 1899,0
shape (CompositeShape
uid 1900,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1901,0
sl 0
ro 90
xt "-4000,97625,-2500,98375"
)
(Line
uid 1902,0
sl 0
ro 90
xt "-2500,98000,-2000,98000"
pts [
"-2000,98000"
"-2500,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1903,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1904,0
va (VaSet
isHidden 1
)
xt "-11600,97500,-5000,98500"
st "HSIO_DXIN1_N"
ju 2
blo "-5000,98300"
tm "WireNameMgr"
)
)
)
*163 (PortIoOut
uid 1905,0
shape (CompositeShape
uid 1906,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1907,0
sl 0
ro 90
xt "-4000,103625,-2500,104375"
)
(Line
uid 1908,0
sl 0
ro 90
xt "-2500,104000,-2000,104000"
pts [
"-2000,104000"
"-2500,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1909,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1910,0
va (VaSet
isHidden 1
)
xt "-11600,103500,-5000,104500"
st "HSIO_DXIN2_P"
ju 2
blo "-5000,104300"
tm "WireNameMgr"
)
)
)
*164 (PortIoOut
uid 1911,0
shape (CompositeShape
uid 1912,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1913,0
sl 0
ro 90
xt "-4000,104625,-2500,105375"
)
(Line
uid 1914,0
sl 0
ro 90
xt "-2500,105000,-2000,105000"
pts [
"-2000,105000"
"-2500,105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1915,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1916,0
va (VaSet
isHidden 1
)
xt "-11600,104500,-5000,105500"
st "HSIO_DXIN2_N"
ju 2
blo "-5000,105300"
tm "WireNameMgr"
)
)
)
*165 (PortIoOut
uid 1917,0
shape (CompositeShape
uid 1918,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1919,0
sl 0
ro 90
xt "-4000,110625,-2500,111375"
)
(Line
uid 1920,0
sl 0
ro 90
xt "-2500,111000,-2000,111000"
pts [
"-2000,111000"
"-2500,111000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1921,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1922,0
va (VaSet
isHidden 1
)
xt "-11600,110500,-5000,111500"
st "HSIO_DXIN3_P"
ju 2
blo "-5000,111300"
tm "WireNameMgr"
)
)
)
*166 (PortIoOut
uid 1923,0
shape (CompositeShape
uid 1924,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1925,0
sl 0
ro 90
xt "-4000,111625,-2500,112375"
)
(Line
uid 1926,0
sl 0
ro 90
xt "-2500,112000,-2000,112000"
pts [
"-2000,112000"
"-2500,112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1927,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1928,0
va (VaSet
isHidden 1
)
xt "-11600,111500,-5000,112500"
st "HSIO_DXIN3_N"
ju 2
blo "-5000,112300"
tm "WireNameMgr"
)
)
)
*167 (SaComponent
uid 1929,0
optionalChildren [
*168 (CptPort
uid 1938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1939,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,89625,8000,90375"
)
tg (CPTG
uid 1940,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1941,0
va (VaSet
)
xt "9000,89500,9600,90500"
st "O"
blo "9000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*169 (CptPort
uid 1942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1943,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,90625,8000,91375"
)
tg (CPTG
uid 1944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1945,0
va (VaSet
)
xt "9000,90500,10200,91500"
st "OB"
blo "9000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*170 (CptPort
uid 1946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1947,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,89625,13750,90375"
)
tg (CPTG
uid 1948,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1949,0
va (VaSet
)
xt "11800,89500,12000,90500"
st "I"
ju 2
blo "12000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1930,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,89000,13000,92000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1931,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
uid 1932,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10250,90000,12850,91000"
st "unisim"
blo "10250,90800"
tm "BdLibraryNameMgr"
)
*172 (Text
uid 1933,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10250,91000,13750,92000"
st "OBUFDS"
blo "10250,91800"
tm "CptNameMgr"
)
*173 (Text
uid 1934,0
va (VaSet
font "helvetica,8,1"
)
xt "10250,91000,12350,92000"
st "Uob0"
blo "10250,91800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1935,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1936,0
text (MLText
uid 1937,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "4000,87400,25000,89000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*174 (SaComponent
uid 1950,0
optionalChildren [
*175 (CptPort
uid 1959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1960,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,96625,8000,97375"
)
tg (CPTG
uid 1961,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1962,0
va (VaSet
)
xt "9000,96500,9600,97500"
st "O"
blo "9000,97300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*176 (CptPort
uid 1963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1964,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,97625,8000,98375"
)
tg (CPTG
uid 1965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1966,0
va (VaSet
)
xt "9000,97500,10200,98500"
st "OB"
blo "9000,98300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*177 (CptPort
uid 1967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1968,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,96625,13750,97375"
)
tg (CPTG
uid 1969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1970,0
va (VaSet
)
xt "11800,96500,12000,97500"
st "I"
ju 2
blo "12000,97300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1951,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,96000,13000,99000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1952,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
uid 1953,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10250,97000,12850,98000"
st "unisim"
blo "10250,97800"
tm "BdLibraryNameMgr"
)
*179 (Text
uid 1954,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10250,98000,13750,99000"
st "OBUFDS"
blo "10250,98800"
tm "CptNameMgr"
)
*180 (Text
uid 1955,0
va (VaSet
font "helvetica,8,1"
)
xt "10250,98000,12350,99000"
st "Uob1"
blo "10250,98800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1956,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1957,0
text (MLText
uid 1958,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "4000,94400,25000,96000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*181 (SaComponent
uid 1971,0
optionalChildren [
*182 (CptPort
uid 1980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1981,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,103625,8000,104375"
)
tg (CPTG
uid 1982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1983,0
va (VaSet
)
xt "9000,103500,9600,104500"
st "O"
blo "9000,104300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*183 (CptPort
uid 1984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1985,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,104625,8000,105375"
)
tg (CPTG
uid 1986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1987,0
va (VaSet
)
xt "9000,104500,10200,105500"
st "OB"
blo "9000,105300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*184 (CptPort
uid 1988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1989,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,103625,13750,104375"
)
tg (CPTG
uid 1990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1991,0
va (VaSet
)
xt "11800,103500,12000,104500"
st "I"
ju 2
blo "12000,104300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1972,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,103000,13000,106000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1973,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
uid 1974,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10250,104000,12850,105000"
st "unisim"
blo "10250,104800"
tm "BdLibraryNameMgr"
)
*186 (Text
uid 1975,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10250,105000,13750,106000"
st "OBUFDS"
blo "10250,105800"
tm "CptNameMgr"
)
*187 (Text
uid 1976,0
va (VaSet
font "helvetica,8,1"
)
xt "10250,105000,12350,106000"
st "Uob2"
blo "10250,105800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1977,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1978,0
text (MLText
uid 1979,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "4000,101400,25000,103000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*188 (SaComponent
uid 1992,0
optionalChildren [
*189 (CptPort
uid 2001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2002,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,110625,8000,111375"
)
tg (CPTG
uid 2003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2004,0
va (VaSet
)
xt "9000,110500,9600,111500"
st "O"
blo "9000,111300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*190 (CptPort
uid 2005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2006,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,111625,8000,112375"
)
tg (CPTG
uid 2007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2008,0
va (VaSet
)
xt "9000,111500,10200,112500"
st "OB"
blo "9000,112300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*191 (CptPort
uid 2009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2010,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,110625,13750,111375"
)
tg (CPTG
uid 2011,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2012,0
va (VaSet
)
xt "11800,110500,12000,111500"
st "I"
ju 2
blo "12000,111300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 1993,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,110000,13000,113000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1994,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 1995,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10250,111000,12850,112000"
st "unisim"
blo "10250,111800"
tm "BdLibraryNameMgr"
)
*193 (Text
uid 1996,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10250,112000,13750,113000"
st "OBUFDS"
blo "10250,112800"
tm "CptNameMgr"
)
*194 (Text
uid 1997,0
va (VaSet
font "helvetica,8,1"
)
xt "10250,112000,12350,113000"
st "Uob3"
blo "10250,112800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1998,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1999,0
text (MLText
uid 2000,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "4000,108400,25000,110000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*195 (SaComponent
uid 2290,0
optionalChildren [
*196 (CptPort
uid 2299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,70625,105750,71375"
)
tg (CPTG
uid 2301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2302,0
va (VaSet
)
xt "103400,70500,104000,71500"
st "O"
ju 2
blo "104000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*197 (CptPort
uid 2303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,71625,105750,72375"
)
tg (CPTG
uid 2305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2306,0
va (VaSet
)
xt "102800,71500,104000,72500"
st "OB"
ju 2
blo "104000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*198 (CptPort
uid 2307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,70625,100000,71375"
)
tg (CPTG
uid 2309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2310,0
va (VaSet
)
xt "101000,70500,101200,71500"
st "I"
blo "101000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 2291,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,70000,105000,73000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2292,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
uid 2293,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,71000,102850,72000"
st "unisim"
blo "100250,71800"
tm "BdLibraryNameMgr"
)
*200 (Text
uid 2294,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,72000,103750,73000"
st "OBUFDS"
blo "100250,72800"
tm "CptNameMgr"
)
*201 (Text
uid 2295,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,73000,102850,74000"
st "Uob10"
blo "100250,73800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2296,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2297,0
text (MLText
uid 2298,0
va (VaSet
font "clean,8,0"
)
xt "98000,68400,119000,70000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*202 (SaComponent
uid 2311,0
optionalChildren [
*203 (CptPort
uid 2320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,73625,105750,74375"
)
tg (CPTG
uid 2322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2323,0
va (VaSet
)
xt "103400,73500,104000,74500"
st "O"
ju 2
blo "104000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*204 (CptPort
uid 2324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,74625,105750,75375"
)
tg (CPTG
uid 2326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2327,0
va (VaSet
)
xt "102800,74500,104000,75500"
st "OB"
ju 2
blo "104000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*205 (CptPort
uid 2328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,73625,100000,74375"
)
tg (CPTG
uid 2330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2331,0
va (VaSet
)
xt "101000,73500,101200,74500"
st "I"
blo "101000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 2312,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,73000,105000,76000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2313,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*206 (Text
uid 2314,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "100250,74000,102850,75000"
st "unisim"
blo "100250,74800"
tm "BdLibraryNameMgr"
)
*207 (Text
uid 2315,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "100250,75000,103750,76000"
st "OBUFDS"
blo "100250,75800"
tm "CptNameMgr"
)
*208 (Text
uid 2316,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,75000,102850,76000"
st "Uob11"
blo "100250,75800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2317,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2318,0
text (MLText
uid 2319,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "96000,71400,117000,73000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*209 (SaComponent
uid 2332,0
optionalChildren [
*210 (CptPort
uid 2341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,76625,105750,77375"
)
tg (CPTG
uid 2343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2344,0
va (VaSet
)
xt "103400,76500,104000,77500"
st "O"
ju 2
blo "104000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*211 (CptPort
uid 2345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,77625,105750,78375"
)
tg (CPTG
uid 2347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2348,0
va (VaSet
)
xt "102800,77500,104000,78500"
st "OB"
ju 2
blo "104000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*212 (CptPort
uid 2349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,76625,100000,77375"
)
tg (CPTG
uid 2351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2352,0
va (VaSet
)
xt "101000,76500,101200,77500"
st "I"
blo "101000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 2333,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,76000,105000,79000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2334,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*213 (Text
uid 2335,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "100250,77000,102850,78000"
st "unisim"
blo "100250,77800"
tm "BdLibraryNameMgr"
)
*214 (Text
uid 2336,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "100250,78000,103750,79000"
st "OBUFDS"
blo "100250,78800"
tm "CptNameMgr"
)
*215 (Text
uid 2337,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,78000,102850,79000"
st "Uob12"
blo "100250,78800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2338,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2339,0
text (MLText
uid 2340,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "96000,74400,117000,76000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*216 (SaComponent
uid 2353,0
optionalChildren [
*217 (CptPort
uid 2362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,79625,105750,80375"
)
tg (CPTG
uid 2364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2365,0
va (VaSet
)
xt "103400,79500,104000,80500"
st "O"
ju 2
blo "104000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*218 (CptPort
uid 2366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,80625,105750,81375"
)
tg (CPTG
uid 2368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2369,0
va (VaSet
)
xt "102800,80500,104000,81500"
st "OB"
ju 2
blo "104000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*219 (CptPort
uid 2370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,79625,100000,80375"
)
tg (CPTG
uid 2372,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2373,0
va (VaSet
)
xt "101000,79500,101200,80500"
st "I"
blo "101000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 2354,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,79000,105000,82000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2355,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
uid 2356,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "100250,80000,102850,81000"
st "unisim"
blo "100250,80800"
tm "BdLibraryNameMgr"
)
*221 (Text
uid 2357,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "100250,81000,103750,82000"
st "OBUFDS"
blo "100250,81800"
tm "CptNameMgr"
)
*222 (Text
uid 2358,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,81000,102850,82000"
st "Uob13"
blo "100250,81800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2359,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2360,0
text (MLText
uid 2361,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "96000,77400,117000,79000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*223 (PortIoOut
uid 2374,0
shape (CompositeShape
uid 2375,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2376,0
sl 0
ro 270
xt "119500,65625,121000,66375"
)
(Line
uid 2377,0
sl 0
ro 270
xt "119000,66000,119500,66000"
pts [
"119000,66000"
"119500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2378,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2379,0
va (VaSet
isHidden 1
)
xt "122000,65500,129100,66500"
st "SHUNT_CTL_SW"
blo "122000,66300"
tm "WireNameMgr"
)
)
)
*224 (CommentText
uid 2407,0
shape (Rectangle
uid 2408,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "108000,63000,122000,65000"
)
oxt "65000,66000,79000,68000"
text (MLText
uid 2409,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "108200,63200,117800,64400"
st "
P3 - Shared/Hybrid
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 14000
)
)
*225 (CommentText
uid 2410,0
shape (Rectangle
uid 2411,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-11000,56000,3000,58000"
)
oxt "-5000,67000,9000,69000"
text (MLText
uid 2412,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-10800,56200,-4000,57400"
st "
P1 - HSIO IB
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 14000
)
)
*226 (CommentText
uid 2413,0
shape (Rectangle
uid 2414,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-20000,144000,-10000,146000"
)
oxt "-6000,133000,8000,135000"
text (MLText
uid 2415,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-19800,144200,-13000,145400"
st "
P2 - HSIO IB
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 10000
)
)
*227 (Net
uid 2424,0
decl (Decl
n "hsio_dxout"
t "std_logic_vector"
b "(3 downto 0)"
o 90
suid 91,0
)
declText (MLText
uid 2425,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,2600,-19200,3800"
st "signal hsio_dxout     : std_logic_vector(3 downto 0)"
)
)
*228 (Net
uid 2458,0
decl (Decl
n "hsio_dxin"
t "std_logic_vector"
b "(3 downto 0)"
o 91
suid 92,0
)
declText (MLText
uid 2459,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,3800,-19600,5000"
st "signal hsio_dxin      : std_logic_vector(3 downto 0)"
)
)
*229 (Net
uid 2608,0
decl (Decl
n "bco"
t "std_logic"
o 97
suid 97,0
)
declText (MLText
uid 2609,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,9800,-30400,11000"
st "signal bco            : std_logic"
)
)
*230 (Net
uid 2618,0
decl (Decl
n "drc"
t "std_logic"
o 98
suid 98,0
)
declText (MLText
uid 2619,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,11000,-30600,12200"
st "signal drc            : std_logic"
)
)
*231 (Net
uid 2638,0
decl (Decl
n "r3"
t "std_logic"
o 100
suid 101,0
)
declText (MLText
uid 2639,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,13400,-30800,14600"
st "signal r3             : std_logic"
)
)
*232 (CommentText
uid 3078,0
shape (Rectangle
uid 3079,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-10000,75000,-4800,84000"
)
oxt "0,0,15000,5000"
text (MLText
uid 3080,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-9800,75200,-5000,83600"
st "
4   CMD 
3

6   BCO
5

8   NOISE
7
"
tm "CommentText"
wrapOption 3
visibleHeight 9000
visibleWidth 5200
)
)
*233 (CommentText
uid 3125,0
shape (Rectangle
uid 3126,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-10000,86000,-5000,92400"
)
oxt "0,0,15000,5000"
text (MLText
uid 3127,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-9800,86200,-6300,92200"
st "
12   D0
11

14   D1
13

"
tm "CommentText"
wrapOption 3
visibleHeight 6400
visibleWidth 5000
)
)
*234 (CommentText
uid 3131,0
shape (Rectangle
uid 3132,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-10000,93000,-5000,99400"
)
oxt "0,0,15000,5000"
text (MLText
uid 3133,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-9800,93200,-6300,99200"
st "
18   D3
17

20   D4
19

"
tm "CommentText"
wrapOption 3
visibleHeight 6400
visibleWidth 5000
)
)
*235 (CommentText
uid 3134,0
shape (Rectangle
uid 3135,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-10000,100000,-5000,106400"
)
oxt "0,0,15000,5000"
text (MLText
uid 3136,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-9800,100200,-6300,106200"
st "
24   D6
23

26   D7
25

"
tm "CommentText"
wrapOption 3
visibleHeight 6400
visibleWidth 5000
)
)
*236 (CommentText
uid 3137,0
shape (Rectangle
uid 3138,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-10000,107000,-5000,113400"
)
oxt "0,0,15000,5000"
text (MLText
uid 3139,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-9800,107200,-5700,113200"
st "
30   D9
29

32   D10
31

"
tm "CommentText"
wrapOption 3
visibleHeight 6400
visibleWidth 5000
)
)
*237 (Net
uid 5081,0
decl (Decl
n "HI"
t "std_logic"
o 104
suid 150,0
)
declText (MLText
uid 5082,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*238 (CommentText
uid 5187,0
shape (Rectangle
uid 5188,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "86000,83000,94000,87000"
)
oxt "0,0,15000,5000"
text (MLText
uid 5189,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "86200,83200,89000,86800"
st "
dir
0=Out
1=In

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 8000
)
)
*239 (Net
uid 5282,0
decl (Decl
n "LO"
t "std_logic"
o 105
suid 158,0
)
declText (MLText
uid 5283,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*240 (HdlText
uid 5284,0
optionalChildren [
*241 (EmbeddedText
uid 5289,0
commentText (CommentText
uid 5290,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5291,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "63000,200000,69000,202000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5292,0
va (VaSet
font "clean,8,0"
)
xt "63200,200200,68700,201800"
st "
HI <= '1';
LO <= '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 6000
)
)
)
]
shape (Rectangle
uid 5285,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "62000,199000,69000,202000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5286,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*242 (Text
uid 5287,0
va (VaSet
)
xt "62300,199000,63700,200000"
st "eb1"
blo "62300,199800"
tm "HdlTextNameMgr"
)
*243 (Text
uid 5288,0
va (VaSet
)
xt "62300,200000,62800,201000"
st "1"
blo "62300,200800"
tm "HdlTextNumberMgr"
)
]
)
)
*244 (Net
uid 5605,0
decl (Decl
n "data_rx"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 106
suid 176,0
)
declText (MLText
uid 5606,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*245 (Net
uid 5615,0
decl (Decl
n "data_tx"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 107
suid 177,0
)
declText (MLText
uid 5616,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*246 (Net
uid 5625,0
decl (Decl
n "xoff_tx"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 108
suid 178,0
)
declText (MLText
uid 5626,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*247 (Net
uid 5667,0
decl (Decl
n "xoff_rx"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 109
suid 179,0
)
declText (MLText
uid 5668,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*248 (Net
uid 5739,0
decl (Decl
n "l0_cmd"
t "std_logic"
o 99
suid 183,0
)
declText (MLText
uid 5740,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*249 (Net
uid 5809,0
decl (Decl
n "dir_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 111
suid 185,0
)
declText (MLText
uid 5810,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*250 (MWC
uid 7056,0
optionalChildren [
*251 (CptPort
uid 7065,0
optionalChildren [
*252 (Line
uid 7070,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,177000,104000,177000"
pts [
"103000,177000"
"104000,177000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7066,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "102250,176625,103000,177375"
)
tg (CPTG
uid 7067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7068,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "100000,176500,101500,177400"
st "din"
blo "100000,177200"
)
s (Text
uid 7069,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "100000,177400,100000,177400"
blo "100000,177400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- ADDR0-4"
posAdd 0
o 112
)
)
)
*253 (CptPort
uid 7071,0
optionalChildren [
*254 (Line
uid 7076,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "107000,177000,108000,177000"
pts [
"108000,177000"
"107000,177000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7072,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "108000,176625,108750,177375"
)
tg (CPTG
uid 7073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7074,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,176500,111000,177400"
st "dout"
ju 2
blo "111000,177200"
)
s (Text
uid 7075,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "111000,177400,111000,177400"
ju 2
blo "111000,177400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 65
)
)
)
*255 (Grouping
uid 7077,0
optionalChildren [
*256 (CommentGraphic
uid 7079,0
shape (CustomPolygon
pts [
"104000,175000"
"107000,177000"
"104000,179000"
"104000,175000"
]
uid 7080,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "104000,175000,107000,179000"
)
oxt "7000,6000,10000,10000"
)
*257 (CommentText
uid 7081,0
shape (Rectangle
uid 7082,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "104000,176000,106250,178000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7083,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "104125,176550,106125,177450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7078,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "104000,175000,107000,179000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7057,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "103000,175000,108000,179000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7058,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*258 (Text
uid 7059,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,177200,110650,178200"
st "moduleware"
blo "105350,178000"
)
*259 (Text
uid 7060,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,178100,106950,179100"
st "buff"
blo "105350,178900"
)
*260 (Text
uid 7061,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,178200,107450,179200"
st "U_13"
blo "105350,179000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7062,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7063,0
text (MLText
uid 7064,0
va (VaSet
font "clean,8,0"
)
xt "100000,156300,100000,156300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*261 (MWC
uid 7084,0
optionalChildren [
*262 (CptPort
uid 7093,0
optionalChildren [
*263 (Line
uid 7098,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,176000,104000,176000"
pts [
"103000,176000"
"104000,176000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7094,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "102250,175625,103000,176375"
)
tg (CPTG
uid 7095,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7096,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "100000,175500,101500,176400"
st "din"
blo "100000,176200"
)
s (Text
uid 7097,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "100000,176400,100000,176400"
blo "100000,176400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- ADDR0-4"
posAdd 0
o 112
)
)
)
*264 (CptPort
uid 7099,0
optionalChildren [
*265 (Line
uid 7104,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "107000,176000,108000,176000"
pts [
"108000,176000"
"107000,176000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7100,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "108000,175625,108750,176375"
)
tg (CPTG
uid 7101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7102,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,175500,111000,176400"
st "dout"
ju 2
blo "111000,176200"
)
s (Text
uid 7103,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "111000,176400,111000,176400"
ju 2
blo "111000,176400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 64
)
)
)
*266 (Grouping
uid 7105,0
optionalChildren [
*267 (CommentGraphic
uid 7107,0
shape (CustomPolygon
pts [
"104000,174000"
"107000,176000"
"104000,178000"
"104000,174000"
]
uid 7108,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "104000,174000,107000,178000"
)
oxt "7000,6000,10000,10000"
)
*268 (CommentText
uid 7109,0
shape (Rectangle
uid 7110,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "104000,175000,106250,177000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7111,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "104125,175550,106125,176450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7106,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "104000,174000,107000,178000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7085,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "103000,174000,108000,178000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7086,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*269 (Text
uid 7087,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,176200,110650,177200"
st "moduleware"
blo "105350,177000"
)
*270 (Text
uid 7088,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,177100,106950,178100"
st "buff"
blo "105350,177900"
)
*271 (Text
uid 7089,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,177200,107450,178200"
st "U_12"
blo "105350,178000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7090,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7091,0
text (MLText
uid 7092,0
va (VaSet
font "clean,8,0"
)
xt "100000,155300,100000,155300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*272 (MWC
uid 7112,0
optionalChildren [
*273 (CptPort
uid 7121,0
optionalChildren [
*274 (Line
uid 7126,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,175000,104000,175000"
pts [
"103000,175000"
"104000,175000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7122,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "102250,174625,103000,175375"
)
tg (CPTG
uid 7123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7124,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "100000,174500,101500,175400"
st "din"
blo "100000,175200"
)
s (Text
uid 7125,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "100000,175400,100000,175400"
blo "100000,175400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- ADDR0-4"
posAdd 0
o 112
)
)
)
*275 (CptPort
uid 7127,0
optionalChildren [
*276 (Line
uid 7132,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "107000,175000,108000,175000"
pts [
"108000,175000"
"107000,175000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7128,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "108000,174625,108750,175375"
)
tg (CPTG
uid 7129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7130,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,174500,111000,175400"
st "dout"
ju 2
blo "111000,175200"
)
s (Text
uid 7131,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "111000,175400,111000,175400"
ju 2
blo "111000,175400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 63
)
)
)
*277 (Grouping
uid 7133,0
optionalChildren [
*278 (CommentGraphic
uid 7135,0
shape (CustomPolygon
pts [
"104000,173000"
"107000,175000"
"104000,177000"
"104000,173000"
]
uid 7136,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "104000,173000,107000,177000"
)
oxt "7000,6000,10000,10000"
)
*279 (CommentText
uid 7137,0
shape (Rectangle
uid 7138,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "104000,174000,106250,176000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7139,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "104125,174550,106125,175450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7134,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "104000,173000,107000,177000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7113,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "103000,173000,108000,177000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7114,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*280 (Text
uid 7115,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,175200,110650,176200"
st "moduleware"
blo "105350,176000"
)
*281 (Text
uid 7116,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,176100,106950,177100"
st "buff"
blo "105350,176900"
)
*282 (Text
uid 7117,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,176200,107450,177200"
st "U_11"
blo "105350,177000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7118,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7119,0
text (MLText
uid 7120,0
va (VaSet
font "clean,8,0"
)
xt "100000,154300,100000,154300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*283 (MWC
uid 7140,0
optionalChildren [
*284 (CptPort
uid 7149,0
optionalChildren [
*285 (Line
uid 7154,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,174000,104000,174000"
pts [
"103000,174000"
"104000,174000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7150,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "102250,173625,103000,174375"
)
tg (CPTG
uid 7151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7152,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "100000,173500,101500,174400"
st "din"
blo "100000,174200"
)
s (Text
uid 7153,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "100000,174400,100000,174400"
blo "100000,174400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- ADDR0-4"
posAdd 0
o 112
)
)
)
*286 (CptPort
uid 7155,0
optionalChildren [
*287 (Line
uid 7160,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "107000,174000,108000,174000"
pts [
"108000,174000"
"107000,174000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7156,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "108000,173625,108750,174375"
)
tg (CPTG
uid 7157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7158,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,173500,111000,174400"
st "dout"
ju 2
blo "111000,174200"
)
s (Text
uid 7159,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "111000,174400,111000,174400"
ju 2
blo "111000,174400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 62
)
)
)
*288 (Grouping
uid 7161,0
optionalChildren [
*289 (CommentGraphic
uid 7163,0
shape (CustomPolygon
pts [
"104000,172000"
"107000,174000"
"104000,176000"
"104000,172000"
]
uid 7164,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "104000,172000,107000,176000"
)
oxt "7000,6000,10000,10000"
)
*290 (CommentText
uid 7165,0
shape (Rectangle
uid 7166,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "104000,173000,106250,175000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7167,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "104125,173550,106125,174450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7162,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "104000,172000,107000,176000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7141,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "103000,172000,108000,176000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7142,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*291 (Text
uid 7143,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,174200,110650,175200"
st "moduleware"
blo "105350,175000"
)
*292 (Text
uid 7144,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,175100,106950,176100"
st "buff"
blo "105350,175900"
)
*293 (Text
uid 7145,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,175200,107450,176200"
st "U_10"
blo "105350,176000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7146,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7147,0
text (MLText
uid 7148,0
va (VaSet
font "clean,8,0"
)
xt "100000,153300,100000,153300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*294 (MWC
uid 7168,0
optionalChildren [
*295 (CptPort
uid 7177,0
optionalChildren [
*296 (Line
uid 7182,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,173000,104000,173000"
pts [
"103000,173000"
"104000,173000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7178,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "102250,172625,103000,173375"
)
tg (CPTG
uid 7179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7180,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "100000,172500,101500,173400"
st "din"
blo "100000,173200"
)
s (Text
uid 7181,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "100000,173400,100000,173400"
blo "100000,173400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- ADDR0-4"
posAdd 0
o 112
)
)
)
*297 (CptPort
uid 7183,0
optionalChildren [
*298 (Line
uid 7188,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "107000,173000,108000,173000"
pts [
"108000,173000"
"107000,173000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7184,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "108000,172625,108750,173375"
)
tg (CPTG
uid 7185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7186,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,172500,111000,173400"
st "dout"
ju 2
blo "111000,173200"
)
s (Text
uid 7187,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "111000,173400,111000,173400"
ju 2
blo "111000,173400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 61
)
)
)
*299 (Grouping
uid 7189,0
optionalChildren [
*300 (CommentGraphic
uid 7191,0
shape (CustomPolygon
pts [
"104000,171000"
"107000,173000"
"104000,175000"
"104000,171000"
]
uid 7192,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "104000,171000,107000,175000"
)
oxt "7000,6000,10000,10000"
)
*301 (CommentText
uid 7193,0
shape (Rectangle
uid 7194,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "104000,172000,106250,174000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7195,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "104125,172550,106125,173450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7190,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "104000,171000,107000,175000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7169,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "103000,171000,108000,175000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7170,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*302 (Text
uid 7171,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,173200,110650,174200"
st "moduleware"
blo "105350,174000"
)
*303 (Text
uid 7172,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,174100,106950,175100"
st "buff"
blo "105350,174900"
)
*304 (Text
uid 7173,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "105350,174200,106950,175200"
st "U_9"
blo "105350,175000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7174,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7175,0
text (MLText
uid 7176,0
va (VaSet
font "clean,8,0"
)
xt "100000,152300,100000,152300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*305 (PortIoIn
uid 7196,0
shape (CompositeShape
uid 7197,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7198,0
sl 0
ro 90
xt "119500,188625,121000,189375"
)
(Line
uid 7199,0
sl 0
ro 90
xt "119000,189000,119500,189000"
pts [
"119500,189000"
"119000,189000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7200,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7201,0
va (VaSet
isHidden 1
)
xt "122000,188500,125600,189500"
st "SWITCH1"
blo "122000,189300"
tm "WireNameMgr"
)
)
)
*306 (PortIoIn
uid 7202,0
shape (CompositeShape
uid 7203,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7204,0
sl 0
ro 90
xt "119500,184625,121000,185375"
)
(Line
uid 7205,0
sl 0
ro 90
xt "119000,185000,119500,185000"
pts [
"119500,185000"
"119000,185000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7206,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7207,0
va (VaSet
isHidden 1
)
xt "122000,184500,126000,185500"
st "SDO_CLK"
blo "122000,185300"
tm "WireNameMgr"
)
)
)
*307 (PortIoIn
uid 7208,0
shape (CompositeShape
uid 7209,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7210,0
sl 0
ro 90
xt "119500,182625,121000,183375"
)
(Line
uid 7211,0
sl 0
ro 90
xt "119000,183000,119500,183000"
pts [
"119500,183000"
"119000,183000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7212,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7213,0
va (VaSet
isHidden 1
)
xt "122000,182500,125500,183500"
st "SDO_BC"
blo "122000,183300"
tm "WireNameMgr"
)
)
)
*308 (PortIoOut
uid 7214,0
shape (CompositeShape
uid 7215,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7216,0
sl 0
ro 270
xt "119500,171625,121000,172375"
)
(Line
uid 7217,0
sl 0
ro 270
xt "119000,172000,119500,172000"
pts [
"119000,172000"
"119500,172000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7218,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7219,0
va (VaSet
isHidden 1
)
xt "122000,171500,124300,172500"
st "TERM"
blo "122000,172300"
tm "WireNameMgr"
)
)
)
*309 (PortIoOut
uid 7220,0
shape (CompositeShape
uid 7221,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7222,0
sl 0
ro 270
xt "119500,185625,121000,186375"
)
(Line
uid 7223,0
sl 0
ro 270
xt "119000,186000,119500,186000"
pts [
"119000,186000"
"119500,186000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7224,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7225,0
va (VaSet
isHidden 1
)
xt "122000,185500,125600,186500"
st "SDI_CLK"
blo "122000,186300"
tm "WireNameMgr"
)
)
)
*310 (PortIoOut
uid 7226,0
shape (CompositeShape
uid 7227,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7228,0
sl 0
ro 270
xt "119500,183625,121000,184375"
)
(Line
uid 7229,0
sl 0
ro 270
xt "119000,184000,119500,184000"
pts [
"119000,184000"
"119500,184000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7230,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7231,0
va (VaSet
isHidden 1
)
xt "122000,183500,125100,184500"
st "SDI_BC"
blo "122000,184300"
tm "WireNameMgr"
)
)
)
*311 (PortIoOut
uid 7232,0
shape (CompositeShape
uid 7233,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7234,0
sl 0
ro 270
xt "119500,186625,121000,187375"
)
(Line
uid 7235,0
sl 0
ro 270
xt "119000,187000,119500,187000"
pts [
"119000,187000"
"119500,187000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7236,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7237,0
va (VaSet
isHidden 1
)
xt "122000,186500,128900,187500"
st "SCAN_ENABLE"
blo "122000,187300"
tm "WireNameMgr"
)
)
)
*312 (PortIoOut
uid 7238,0
shape (CompositeShape
uid 7239,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7240,0
sl 0
ro 270
xt "119500,179625,121000,180375"
)
(Line
uid 7241,0
sl 0
ro 270
xt "119000,180000,119500,180000"
pts [
"119000,180000"
"119500,180000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7242,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7243,0
va (VaSet
isHidden 1
)
xt "122000,179500,124200,180500"
st "RSTB"
blo "122000,180300"
tm "WireNameMgr"
)
)
)
*313 (PortIoOut
uid 7244,0
shape (CompositeShape
uid 7245,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7246,0
sl 0
ro 270
xt "119500,176625,121000,177375"
)
(Line
uid 7247,0
sl 0
ro 270
xt "119000,177000,119500,177000"
pts [
"119000,177000"
"119500,177000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7248,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7249,0
va (VaSet
isHidden 1
)
xt "122000,176500,124900,177500"
st "ADDR4"
blo "122000,177300"
tm "WireNameMgr"
)
)
)
*314 (PortIoOut
uid 7250,0
shape (CompositeShape
uid 7251,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7252,0
sl 0
ro 270
xt "119500,175625,121000,176375"
)
(Line
uid 7253,0
sl 0
ro 270
xt "119000,176000,119500,176000"
pts [
"119000,176000"
"119500,176000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7254,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7255,0
va (VaSet
isHidden 1
)
xt "122000,175500,124900,176500"
st "ADDR3"
blo "122000,176300"
tm "WireNameMgr"
)
)
)
*315 (PortIoOut
uid 7256,0
shape (CompositeShape
uid 7257,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7258,0
sl 0
ro 270
xt "119500,174625,121000,175375"
)
(Line
uid 7259,0
sl 0
ro 270
xt "119000,175000,119500,175000"
pts [
"119000,175000"
"119500,175000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7260,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7261,0
va (VaSet
isHidden 1
)
xt "122000,174500,124900,175500"
st "ADDR2"
blo "122000,175300"
tm "WireNameMgr"
)
)
)
*316 (PortIoOut
uid 7262,0
shape (CompositeShape
uid 7263,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7264,0
sl 0
ro 270
xt "119500,173625,121000,174375"
)
(Line
uid 7265,0
sl 0
ro 270
xt "119000,174000,119500,174000"
pts [
"119000,174000"
"119500,174000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7266,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7267,0
va (VaSet
isHidden 1
)
xt "122000,173500,124900,174500"
st "ADDR1"
blo "122000,174300"
tm "WireNameMgr"
)
)
)
*317 (PortIoOut
uid 7268,0
shape (CompositeShape
uid 7269,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7270,0
sl 0
ro 270
xt "119500,172625,121000,173375"
)
(Line
uid 7271,0
sl 0
ro 270
xt "119000,173000,119500,173000"
pts [
"119000,173000"
"119500,173000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7272,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7273,0
va (VaSet
isHidden 1
)
xt "122000,172500,124900,173500"
st "ADDR0"
blo "122000,173300"
tm "WireNameMgr"
)
)
)
*318 (PortIoOut
uid 7274,0
shape (CompositeShape
uid 7275,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7276,0
sl 0
ro 270
xt "119500,180625,121000,181375"
)
(Line
uid 7277,0
sl 0
ro 270
xt "119000,181000,119500,181000"
pts [
"119000,181000"
"119500,181000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7278,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7279,0
va (VaSet
isHidden 1
)
xt "122000,180500,125000,181500"
st "ABCUP"
blo "122000,181300"
tm "WireNameMgr"
)
)
)
*319 (CommentText
uid 7280,0
shape (Rectangle
uid 7281,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "114000,168000,125000,170000"
)
oxt "69000,124000,80000,126000"
text (MLText
uid 7282,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "114200,168200,122000,169400"
st "
P4 - ASIC Only
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 11000
)
)
*320 (Net
uid 7395,0
decl (Decl
n "ABCUP"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 196,0
)
declText (MLText
uid 7396,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,110600,-31900,111800"
st "ABCUP          : std_logic"
)
)
*321 (Net
uid 7397,0
decl (Decl
n "ADDR0"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 197,0
)
declText (MLText
uid 7398,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,103400,-32000,104600"
st "ADDR0          : std_logic"
)
)
*322 (Net
uid 7399,0
decl (Decl
n "ADDR1"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 198,0
)
declText (MLText
uid 7400,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,104600,-32000,105800"
st "ADDR1          : std_logic"
)
)
*323 (Net
uid 7401,0
decl (Decl
n "ADDR2"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 199,0
)
declText (MLText
uid 7402,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,105800,-32000,107000"
st "ADDR2          : std_logic"
)
)
*324 (Net
uid 7403,0
decl (Decl
n "ADDR3"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 200,0
)
declText (MLText
uid 7404,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,107000,-32000,108200"
st "ADDR3          : std_logic"
)
)
*325 (Net
uid 7405,0
decl (Decl
n "ADDR4"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 201,0
)
declText (MLText
uid 7406,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,108200,-32000,109400"
st "ADDR4          : std_logic"
)
)
*326 (Net
uid 7407,0
decl (Decl
n "RSTB"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 202,0
)
declText (MLText
uid 7408,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,109400,-32700,110600"
st "RSTB           : std_logic"
)
)
*327 (Net
uid 7409,0
decl (Decl
n "SCAN_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 203,0
)
declText (MLText
uid 7410,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,116600,-29600,117800"
st "SCAN_ENABLE    : std_logic"
)
)
*328 (Net
uid 7411,0
decl (Decl
n "SDI_BC"
t "std_logic"
eolc "--SCN_I_BC"
preAdd 0
posAdd 0
o 68
suid 204,0
)
declText (MLText
uid 7412,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,113000,-25600,114200"
st "SDI_BC         : std_logic --SCN_I_BC"
)
)
*329 (Net
uid 7413,0
decl (Decl
n "SDI_CLK"
t "std_logic"
eolc "--SCN_I_CK"
preAdd 0
posAdd 0
o 69
suid 205,0
)
declText (MLText
uid 7414,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,115400,-25300,116600"
st "SDI_CLK        : std_logic --SCN_I_CK"
)
)
*330 (Net
uid 7415,0
decl (Decl
n "SDO_BC"
t "std_logic"
eolc "--SCN_O_BC"
preAdd 0
posAdd 0
o 70
suid 206,0
)
declText (MLText
uid 7416,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,111800,-24600,113000"
st "SDO_BC         : std_logic --SCN_O_BC"
)
)
*331 (Net
uid 7417,0
decl (Decl
n "SDO_CLK"
t "std_logic"
eolc "--SCN_O_CK"
preAdd 0
posAdd 0
o 71
suid 207,0
)
declText (MLText
uid 7418,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,114200,-24300,115400"
st "SDO_CLK        : std_logic --SCN_O_CK"
)
)
*332 (Net
uid 7419,0
decl (Decl
n "SWITCH1"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 208,0
)
declText (MLText
uid 7420,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,117800,-31600,119000"
st "SWITCH1        : std_logic"
)
)
*333 (Net
uid 7421,0
decl (Decl
n "TERM"
t "std_logic"
prec "-- ASIC P4
------------------------------------"
preAdd 0
posAdd 0
o 73
suid 209,0
)
declText (MLText
uid 7422,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,99800,-29000,103400"
st "-- ASIC P4
------------------------------------
TERM           : std_logic"
)
)
*334 (Net
uid 7423,0
decl (Decl
n "sc_addr"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- ADDR0-4"
posAdd 0
o 112
suid 210,0
)
declText (MLText
uid 7424,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*335 (Net
uid 7863,0
decl (Decl
n "clk40"
t "std_logic"
o 113
suid 217,0
)
declText (MLText
uid 7864,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*336 (Net
uid 7881,0
decl (Decl
n "clk160"
t "std_logic"
o 115
suid 218,0
)
declText (MLText
uid 7882,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*337 (Net
uid 7883,0
decl (Decl
n "clk80"
t "std_logic"
o 114
suid 219,0
)
declText (MLText
uid 7884,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*338 (Net
uid 7899,0
decl (Decl
n "rst"
t "std_logic"
o 116
suid 221,0
)
declText (MLText
uid 7900,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*339 (Net
uid 8869,0
decl (Decl
n "hsio_l1r3_in"
t "std_ulogic"
o 92
suid 225,0
)
declText (MLText
uid 8870,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*340 (Net
uid 8873,0
decl (Decl
n "hsio_bco_in"
t "std_ulogic"
o 94
suid 227,0
)
declText (MLText
uid 8874,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*341 (Net
uid 8875,0
decl (Decl
n "hsio_spare_in"
t "std_ulogic"
o 95
suid 228,0
)
declText (MLText
uid 8876,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*342 (Net
uid 9684,0
decl (Decl
n "singlechip_sel"
t "std_logic"
o 103
suid 233,0
)
declText (MLText
uid 9685,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*343 (PortIoInOut
uid 9704,0
shape (CompositeShape
uid 9705,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 9706,0
sl 0
ro 180
xt "-4000,157625,-2500,158375"
)
(Line
uid 9707,0
sl 0
ro 180
xt "-2500,158000,-2000,158000"
pts [
"-2000,158000"
"-2500,158000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9708,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9709,0
va (VaSet
isHidden 1
)
xt "-8500,157500,-5000,158500"
st "I2C_CLK"
ju 2
blo "-5000,158300"
tm "WireNameMgr"
)
)
)
*344 (PortIoInOut
uid 9710,0
shape (CompositeShape
uid 9711,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 9712,0
sl 0
ro 180
xt "-4000,158625,-2500,159375"
)
(Line
uid 9713,0
sl 0
ro 180
xt "-2500,159000,-2000,159000"
pts [
"-2000,159000"
"-2500,159000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9714,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9715,0
va (VaSet
isHidden 1
)
xt "-9000,158500,-5000,159500"
st "I2C_DATA"
ju 2
blo "-5000,159300"
tm "WireNameMgr"
)
)
)
*345 (SaComponent
uid 10346,0
optionalChildren [
*346 (CptPort
uid 10146,0
ps "OnEdgeStrategy"
shape (Diamond
uid 10147,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,158625,48000,159375"
)
tg (CPTG
uid 10148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10149,0
va (VaSet
)
xt "49000,158500,55000,159500"
st "hs_i2c_sda_io"
blo "49000,159300"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "hs_i2c_sda_io"
t "std_logic"
posAdd 0
o 17
suid 7,0
)
)
)
*347 (CptPort
uid 10150,0
ps "OnEdgeStrategy"
shape (Diamond
uid 10151,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,157625,48000,158375"
)
tg (CPTG
uid 10152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10153,0
va (VaSet
)
xt "49000,157500,55000,158500"
st "hs_i2c_sdc_io"
blo "49000,158300"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "hs_i2c_sdc_io"
t "std_logic"
o 16
suid 8,0
)
)
)
*348 (CptPort
uid 10154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,78625,48000,79375"
)
tg (CPTG
uid 10156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10157,0
va (VaSet
)
xt "49000,78500,52600,79500"
st "hs_l1r3_i"
blo "49000,79300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_l1r3_i"
t "std_logic"
o 10
suid 10,0
)
)
)
*349 (CptPort
uid 10158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,81625,48000,82375"
)
tg (CPTG
uid 10160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10161,0
va (VaSet
)
xt "49000,81500,52500,82500"
st "hs_sp0_i"
blo "49000,82300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_sp0_i"
t "std_logic"
o 11
suid 20,0
)
)
)
*350 (CptPort
uid 10294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,175625,73750,176375"
)
tg (CPTG
uid 10296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10297,0
va (VaSet
)
xt "65100,175500,72000,176500"
st "sc_addr_o : (4:0)"
ju 2
blo "72000,176300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_addr_o"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- ADDR0-4"
preAdd 0
posAdd 0
o 35
suid 75,0
)
)
)
*351 (CptPort
uid 10302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,66625,48000,67375"
)
tg (CPTG
uid 10304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10305,0
va (VaSet
)
xt "49000,66500,51500,67500"
st "clk160"
blo "49000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 3
suid 77,0
)
)
)
*352 (CptPort
uid 10306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,63625,48000,64375"
)
tg (CPTG
uid 10308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10309,0
va (VaSet
)
xt "49000,63500,51000,64500"
st "clk80"
blo "49000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "clk80"
t "std_logic"
o 2
suid 78,0
)
)
)
*353 (CptPort
uid 10310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,71625,48000,72375"
)
tg (CPTG
uid 10312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10313,0
va (VaSet
)
xt "49000,71500,50000,72500"
st "rst"
blo "49000,72300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
posAdd 0
o 7
suid 79,0
)
)
)
*354 (CptPort
uid 10326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10327,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,110625,48000,111375"
)
tg (CPTG
uid 10328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10329,0
va (VaSet
)
xt "49000,110500,56000,111500"
st "hs_dxin_o : (3:0)"
blo "49000,111300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hs_dxin_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 13
suid 83,0
)
)
)
*355 (CptPort
uid 10330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,107625,48000,108375"
)
tg (CPTG
uid 10332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10333,0
va (VaSet
)
xt "49000,107500,56200,108500"
st "hs_dxout_i : (3:0)"
blo "49000,108300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_dxout_i"
t "std_logic_vector"
b "(3 downto 0)"
o 12
suid 84,0
)
)
)
*356 (CptPort
uid 10342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,171625,73750,172375"
)
tg (CPTG
uid 10344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10345,0
va (VaSet
)
xt "68100,171500,72000,172500"
st "sc_term_o"
ju 2
blo "72000,172300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_term_o"
t "std_logic"
prec "-- BDP8                             -- XOFF_R0_P
-- BDP9                             -- DATA_R0_P___FCCLK_N  *INVERT
-- BDP14                            -- DATA3_P___FC1_P
-- BDP15                            -- XOFF_R3_P___FC2_P
-- BDP10                            -- DATA_1_P___DATA_L_N  *INVERT
-- BDP10                            -- DATA_1_P___DATA_L_N  *INVERT
-- BDP11                            -- XOFF_1_P___XOFF_L_P
-- BDP11                            -- XOFF_1_P___XOFF_L_P
-- BDP13                            -- DATA_R2_P___DATA_R_N  *INVERT
-- BDP13                            -- DATA_R2_P___DATA_R_N  *INVERT
-- BDP12                            -- XOFF_R2_P___XOFF_R_P
-- BDP12                            -- XOFF_R2_P___XOFF_R_P

-- ASIC Only Signals (P4)
---------------------------------------------------------------"
eolc "-- TERM"
preAdd 0
posAdd 0
o 34
suid 87,0
)
)
)
*357 (CptPort
uid 10602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,121625,48000,122375"
)
tg (CPTG
uid 10604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10605,0
va (VaSet
)
xt "49000,121500,58000,122500"
st "hs_p1_spare_i : (13:0)"
blo "49000,122300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_p1_spare_i"
t "std_logic_vector"
b "(13 downto 0)"
preAdd 0
posAdd 0
o 14
suid 88,0
)
)
)
*358 (CptPort
uid 10606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,151625,48000,152375"
)
tg (CPTG
uid 10608,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10609,0
va (VaSet
)
xt "49000,151500,57500,152500"
st "hs_p2_spare_i : (3:0)"
blo "49000,152300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_p2_spare_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HSIO IB P2
-----------------------------------"
preAdd 0
o 15
suid 89,0
)
)
)
*359 (CptPort
uid 11035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,75625,48000,76375"
)
tg (CPTG
uid 11037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11038,0
va (VaSet
)
xt "49000,75500,53800,76500"
st "hs_coml0_i"
blo "49000,76300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_coml0_i"
t "std_logic"
preAdd 0
o 9
suid 90,0
)
)
)
*360 (CptPort
uid 12071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,180625,73750,181375"
)
tg (CPTG
uid 12073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12074,0
va (VaSet
)
xt "67000,180500,72000,181500"
st "sc_abcup_o"
ju 2
blo "72000,181300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_abcup_o"
t "std_logic"
eolc "-- ABCUP"
preAdd 0
posAdd 0
o 37
suid 50,0
)
)
)
*361 (CptPort
uid 12075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,179625,73750,180375"
)
tg (CPTG
uid 12077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12078,0
va (VaSet
)
xt "68200,179500,72000,180500"
st "sc_rstb_o"
ju 2
blo "72000,180300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_rstb_o"
t "std_logic"
eolc "-- RSTB"
posAdd 0
o 36
suid 51,0
)
)
)
*362 (CptPort
uid 12079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,186625,73750,187375"
)
tg (CPTG
uid 12081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12082,0
va (VaSet
)
xt "64600,186500,72000,187500"
st "sc_scan_enable_o"
ju 2
blo "72000,187300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_scan_enable_o"
t "std_logic"
eolc "-- SCAN_ENABLE"
preAdd 0
posAdd 0
o 42
suid 52,0
)
)
)
*363 (CptPort
uid 12083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,183625,73750,184375"
)
tg (CPTG
uid 12085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12086,0
va (VaSet
)
xt "66700,183500,72000,184500"
st "sc_sdi_bc_o"
ju 2
blo "72000,184300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_sdi_bc_o"
t "std_logic"
eolc "-- SDI_BC           --SCN_I_BC"
preAdd 0
posAdd 0
o 39
suid 53,0
)
)
)
*364 (CptPort
uid 12087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,185625,73750,186375"
)
tg (CPTG
uid 12089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12090,0
va (VaSet
)
xt "66600,185500,72000,186500"
st "sc_sdi_clk_o"
ju 2
blo "72000,186300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_sdi_clk_o"
t "std_logic"
eolc "-- SDI_CLK          --SCN_I_CK"
preAdd 0
posAdd 0
o 41
suid 54,0
)
)
)
*365 (CptPort
uid 12091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12092,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,182625,73750,183375"
)
tg (CPTG
uid 12093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12094,0
va (VaSet
)
xt "66700,182500,72000,183500"
st "sc_sdo_bc_i"
ju 2
blo "72000,183300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_sdo_bc_i"
t "std_logic"
eolc "-- SDO_BC           --SCN_O_BC"
preAdd 0
posAdd 0
o 38
suid 55,0
)
)
)
*366 (CptPort
uid 12095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12096,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,184625,73750,185375"
)
tg (CPTG
uid 12097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12098,0
va (VaSet
)
xt "66600,184500,72000,185500"
st "sc_sdo_clk_i"
ju 2
blo "72000,185300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_sdo_clk_i"
t "std_logic"
eolc "-- SDO_CLK          --SCN_O_CK"
preAdd 0
posAdd 0
o 40
suid 56,0
)
)
)
*367 (CptPort
uid 12099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12100,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,188625,73750,189375"
)
tg (CPTG
uid 12101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12102,0
va (VaSet
)
xt "66600,188500,72000,189500"
st "sc_switch1_i"
ju 2
blo "72000,189300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_switch1_i"
t "std_logic"
eolc "-- SWITCH1"
preAdd 0
posAdd 0
o 43
suid 57,0
)
)
)
*368 (CptPort
uid 12349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,60625,48000,61375"
)
tg (CPTG
uid 12351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12352,0
va (VaSet
)
xt "49000,60500,51000,61500"
st "clk40"
blo "49000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 1
suid 58,0
)
)
)
*369 (CptPort
uid 19360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,70625,73750,71375"
)
tg (CPTG
uid 19362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19363,0
va (VaSet
)
xt "69600,70500,72000,71500"
st "bco_o"
ju 2
blo "72000,71300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "bco_o"
t "std_logic"
eolc "-- BCO"
preAdd 0
posAdd 0
o 26
suid 62,0
)
)
)
*370 (CptPort
uid 19364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,76625,73750,77375"
)
tg (CPTG
uid 19366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19367,0
va (VaSet
)
xt "68800,76500,72000,77500"
st "coml0_o"
ju 2
blo "72000,77300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "coml0_o"
t "std_logic"
eolc "-- LO_CMD"
preAdd 0
posAdd 0
o 28
suid 63,0
)
)
)
*371 (CptPort
uid 19368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19369,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,85625,73750,86375"
)
tg (CPTG
uid 19370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19371,0
va (VaSet
)
xt "66800,85500,72000,86500"
st "data_i : (3:0)"
ju 2
blo "72000,86300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "data_i"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
o 30
suid 64,0
)
)
)
*372 (CptPort
uid 19372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,84625,73750,85375"
)
tg (CPTG
uid 19374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19375,0
va (VaSet
)
xt "66500,84500,72000,85500"
st "data_o : (3:0)"
ju 2
blo "72000,85300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(3 downto 0)"
o 32
suid 65,0
)
)
)
*373 (CptPort
uid 19376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,92625,73750,93375"
)
tg (CPTG
uid 19378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19379,0
va (VaSet
)
xt "65000,92500,72000,93500"
st "dir_data_o : (3:0)"
ju 2
blo "72000,93300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dir_data_o"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
o 19
suid 66,0
)
)
)
*374 (CptPort
uid 19380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,91625,73750,92375"
)
tg (CPTG
uid 19382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19383,0
va (VaSet
)
xt "65000,91500,72000,92500"
st "dir_xoff_o : (3:0)"
ju 2
blo "72000,92300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dir_xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
o 20
suid 67,0
)
)
)
*375 (CptPort
uid 19384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,73625,73750,74375"
)
tg (CPTG
uid 19386,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19387,0
va (VaSet
)
xt "69800,73500,72000,74500"
st "drc_o"
ju 2
blo "72000,74300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "drc_o"
t "std_logic"
eolc "-- DRC"
preAdd 0
posAdd 0
o 27
suid 68,0
)
)
)
*376 (CptPort
uid 19388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,90625,73750,91375"
)
tg (CPTG
uid 19390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19391,0
va (VaSet
)
xt "63900,90500,72000,91500"
st "highz_data_o : (3:0)"
ju 2
blo "72000,91300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "highz_data_o"
t "std_logic_vector"
b "(3 downto 0)"
o 21
suid 69,0
)
)
)
*377 (CptPort
uid 19392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,89625,73750,90375"
)
tg (CPTG
uid 19394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19395,0
va (VaSet
)
xt "63900,89500,72000,90500"
st "highz_xoff_o : (3:0)"
ju 2
blo "72000,90300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "highz_xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 22
suid 70,0
)
)
)
*378 (CptPort
uid 19396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,58625,48000,59375"
)
tg (CPTG
uid 19398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19399,0
va (VaSet
)
xt "49000,58500,52500,59500"
st "hs_bco_i"
blo "49000,59300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_bco_i"
t "std_logic"
prec "-- HSIO IB P1
-----------------------------------"
preAdd 0
posAdd 0
o 8
suid 71,0
)
)
)
*379 (CptPort
uid 19400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,79625,73750,80375"
)
tg (CPTG
uid 19402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19403,0
va (VaSet
)
xt "69500,79500,72000,80500"
st "l1r3_o"
ju 2
blo "72000,80300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "l1r3_o"
t "std_logic"
eolc "-- R3"
preAdd 0
posAdd 0
o 29
suid 72,0
)
)
)
*380 (CptPort
uid 19404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,177625,48000,178375"
)
tg (CPTG
uid 19406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19407,0
va (VaSet
)
xt "49000,177500,54100,178500"
st "reg : (127:0)"
blo "49000,178300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reg"
t "slv32_array"
b "(127 downto 0)"
prec "-- Infra
---------------------------------------------------------------"
preAdd 0
o 44
suid 73,0
)
)
)
*381 (CptPort
uid 19408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,67625,73750,68375"
)
tg (CPTG
uid 19410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19411,0
va (VaSet
)
xt "66100,67500,72000,68500"
st "reg_en_ana_o"
ju 2
blo "72000,68300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reg_en_ana_o"
t "std_logic"
eolc "-- REG_EN_A"
preAdd 0
posAdd 0
o 24
suid 74,0
)
)
)
*382 (CptPort
uid 19412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,66625,73750,67375"
)
tg (CPTG
uid 19414,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19415,0
va (VaSet
)
xt "66200,66500,72000,67500"
st "reg_en_dig_o"
ju 2
blo "72000,67300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reg_en_dig_o"
t "std_logic"
eolc "-- REG_EN_D"
preAdd 0
posAdd 0
o 25
suid 75,0
)
)
)
*383 (CptPort
uid 19416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,65625,73750,66375"
)
tg (CPTG
uid 19418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19419,0
va (VaSet
)
xt "67500,65500,72000,66500"
st "shuntctl_o"
ju 2
blo "72000,66300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "shuntctl_o"
t "std_logic"
prec "-- COMMON (all to P3)
-------------------------------------------------------------"
eolc "-- SHUNT_CTL_SW, becomes SHUNTCTL"
preAdd 0
posAdd 0
o 23
suid 76,0
)
)
)
*384 (CptPort
uid 19420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,95625,73750,96375"
)
tg (CPTG
uid 19422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19423,0
va (VaSet
)
xt "65200,95500,72000,96500"
st "singlechip_sel_o"
ju 2
blo "72000,96300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "singlechip_sel_o"
t "std_logic"
prec "------------------------------------------------------------------
-- DUT
-------------------------------------------------------------------"
eolc "-- 0=hybrid, 1=single chip"
preAdd 0
posAdd 0
o 18
suid 77,0
)
)
)
*385 (CptPort
uid 19424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19425,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,87625,73750,88375"
)
tg (CPTG
uid 19426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19427,0
va (VaSet
)
xt "66800,87500,72000,88500"
st "xoff_i : (3:0)"
ju 2
blo "72000,88300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "xoff_i"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 78,0
)
)
)
*386 (CptPort
uid 19428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,86625,73750,87375"
)
tg (CPTG
uid 19430,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19431,0
va (VaSet
)
xt "66500,86500,72000,87500"
st "xoff_o : (3:0)"
ju 2
blo "72000,87300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 33
suid 79,0
)
)
)
*387 (CptPort
uid 19706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,67625,48000,68375"
)
tg (CPTG
uid 19708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19709,0
va (VaSet
)
xt "49000,67500,52000,68500"
st "clkn160"
blo "49000,68300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clkn160"
t "std_logic"
o 6
suid 80,0
)
)
)
*388 (CptPort
uid 19710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,61625,48000,62375"
)
tg (CPTG
uid 19712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19713,0
va (VaSet
)
xt "49000,61500,51500,62500"
st "clkn40"
blo "49000,62300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clkn40"
t "std_logic"
o 4
suid 81,0
)
)
)
*389 (CptPort
uid 19714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,64625,48000,65375"
)
tg (CPTG
uid 19716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19717,0
va (VaSet
)
xt "49000,64500,51500,65500"
st "clkn80"
blo "49000,65300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clkn80"
t "std_logic"
o 5
suid 82,0
)
)
)
]
shape (Rectangle
uid 10347,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,56000,73000,190000"
)
oxt "15000,-78000,60000,43000"
ttg (MlTextGroup
uid 10348,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*390 (Text
uid 10349,0
va (VaSet
font "helvetica,8,1"
)
xt "52900,71000,59100,72000"
st "abc130_driver"
blo "52900,71800"
tm "BdLibraryNameMgr"
)
*391 (Text
uid 10350,0
va (VaSet
font "helvetica,8,1"
)
xt "52900,72000,58100,73000"
st "driver_main"
blo "52900,72800"
tm "CptNameMgr"
)
*392 (Text
uid 10351,0
va (VaSet
font "helvetica,8,1"
)
xt "52900,73000,58200,74000"
st "Udrivermain"
blo "52900,73800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10352,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10353,0
text (MLText
uid 10354,0
va (VaSet
font "clean,8,0"
)
xt "52000,63000,52000,63000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*393 (Net
uid 10582,0
decl (Decl
n "hs_p1_spare_i"
t "std_logic_vector"
b "(13 downto 0)"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
suid 234,0
)
declText (MLText
uid 10583,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*394 (Net
uid 10584,0
decl (Decl
n "hs_p2_spare_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 101
suid 235,0
)
declText (MLText
uid 10585,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*395 (Net
uid 11270,0
decl (Decl
n "hsio_coml0_in"
t "std_ulogic"
o 93
suid 243,0
)
declText (MLText
uid 11271,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*396 (CommentText
uid 11619,0
shape (Rectangle
uid 11620,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-10000,145300,-4800,148100"
)
oxt "0,0,15000,5000"
text (MLText
uid 11621,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-9800,145500,-5100,147900"
st "
  1 D20M 
  2 D20P
"
tm "CommentText"
wrapOption 3
visibleHeight 2800
visibleWidth 5200
)
)
*397 (Net
uid 11650,0
decl (Decl
n "rst_ext"
t "std_logic"
o 96
suid 249,0
)
declText (MLText
uid 11651,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*398 (CommentText
uid 11701,0
shape (Rectangle
uid 11702,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-10000,60000,-4800,63000"
)
oxt "0,0,15000,5000"
text (MLText
uid 11703,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-9800,60200,-6400,62600"
st "
2   L1R
1
"
tm "CommentText"
wrapOption 3
visibleHeight 3000
visibleWidth 5200
)
)
*399 (Net
uid 14041,0
decl (Decl
n "tmu_data"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 117
suid 259,0
)
declText (MLText
uid 14042,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*400 (HdlText
uid 14390,0
optionalChildren [
*401 (EmbeddedText
uid 14395,0
commentText (CommentText
uid 14396,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14397,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-16000,165000,8000,185000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14398,0
va (VaSet
font "clean,8,0"
)
xt "-15800,165200,7200,167600"
st "
-- eb1 1
stat(16#70#) <= x\"1234d034\";
stat(16#71#) <= x\"0000000\" & \"000\" & SWITCH1;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 20000
visibleWidth 24000
)
)
)
]
shape (Rectangle
uid 14391,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-17000,164000,9000,179000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14392,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*402 (Text
uid 14393,0
va (VaSet
)
xt "-16700,164000,-15300,165000"
st "eb2"
blo "-16700,164800"
tm "HdlTextNameMgr"
)
*403 (Text
uid 14394,0
va (VaSet
)
xt "-16700,165000,-16200,166000"
st "2"
blo "-16700,165800"
tm "HdlTextNumberMgr"
)
]
)
)
*404 (CommentText
uid 14531,0
shape (Rectangle
uid 14532,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-9000,122000,-4000,143000"
)
autoResize 1
oxt "0,0,15000,5000"
text (MLText
uid 14533,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-8800,122200,-4400,142600"
st "
34 D11P
35 D12M
36 D12P
37 D13M
38 D13P
39 D14M
40 D14P
41 D15M
42 D15P
43 D16M
44 D16P
45 D17M
46 D17P
47 D18M
48 D18P
49 D19M
50 D19P

"
tm "CommentText"
visibleHeight 21000
visibleWidth 5000
)
)
*405 (MWC
uid 14647,0
optionalChildren [
*406 (CptPort
uid 14656,0
optionalChildren [
*407 (Line
uid 14661,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,123000,9000,123000"
pts [
"8000,123000"
"9000,123000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14657,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,122625,8000,123375"
)
tg (CPTG
uid 14658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14659,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,122500,6500,123400"
st "din"
blo "5000,123200"
)
s (Text
uid 14660,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,123400,5000,123400"
blo "5000,123400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 8 Reg"
preAdd 0
posAdd 0
o 81
)
)
)
*408 (CptPort
uid 14662,0
optionalChildren [
*409 (Line
uid 14667,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,123000,13000,123000"
pts [
"13000,123000"
"12000,123000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14663,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,122625,13750,123375"
)
tg (CPTG
uid 14664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14665,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,122500,16000,123400"
st "dout"
ju 2
blo "16000,123200"
)
s (Text
uid 14666,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,123400,16000,123400"
ju 2
blo "16000,123400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*410 (Grouping
uid 14668,0
optionalChildren [
*411 (CommentGraphic
uid 14670,0
shape (CustomPolygon
pts [
"9000,121000"
"12000,123000"
"9000,125000"
"9000,121000"
]
uid 14671,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,121000,12000,125000"
)
oxt "7000,6000,10000,10000"
)
*412 (CommentText
uid 14672,0
shape (Rectangle
uid 14673,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,122000,11250,124000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14674,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,122550,11125,123450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14669,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,121000,12000,125000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14648,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,121000,13000,125000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14649,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*413 (Text
uid 14650,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,123200,15650,124200"
st "moduleware"
blo "10350,124000"
)
*414 (Text
uid 14651,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,124100,11950,125100"
st "buff"
blo "10350,124900"
)
*415 (Text
uid 14652,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,124200,12450,125200"
st "U_33"
blo "10350,125000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14653,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14654,0
text (MLText
uid 14655,0
va (VaSet
font "clean,8,0"
)
xt "5000,102300,5000,102300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*416 (MWC
uid 14675,0
optionalChildren [
*417 (CptPort
uid 14684,0
optionalChildren [
*418 (Line
uid 14689,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,124000,9000,124000"
pts [
"8000,124000"
"9000,124000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14685,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,123625,8000,124375"
)
tg (CPTG
uid 14686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14687,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,123500,6500,124400"
st "din"
blo "5000,124200"
)
s (Text
uid 14688,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,124400,5000,124400"
blo "5000,124400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 87
)
)
)
*419 (CptPort
uid 14690,0
optionalChildren [
*420 (Line
uid 14695,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,124000,13000,124000"
pts [
"13000,124000"
"12000,124000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14691,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,123625,13750,124375"
)
tg (CPTG
uid 14692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14693,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,123500,16000,124400"
st "dout"
ju 2
blo "16000,124200"
)
s (Text
uid 14694,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,124400,16000,124400"
ju 2
blo "16000,124400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*421 (Grouping
uid 14696,0
optionalChildren [
*422 (CommentGraphic
uid 14698,0
shape (CustomPolygon
pts [
"9000,122000"
"12000,124000"
"9000,126000"
"9000,122000"
]
uid 14699,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,122000,12000,126000"
)
oxt "7000,6000,10000,10000"
)
*423 (CommentText
uid 14700,0
shape (Rectangle
uid 14701,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,123000,11250,125000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14702,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,123550,11125,124450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14697,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,122000,12000,126000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14676,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,122000,13000,126000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14677,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*424 (Text
uid 14678,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,124200,15650,125200"
st "moduleware"
blo "10350,125000"
)
*425 (Text
uid 14679,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,125100,11950,126100"
st "buff"
blo "10350,125900"
)
*426 (Text
uid 14680,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,125200,12450,126200"
st "U_34"
blo "10350,126000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14681,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14682,0
text (MLText
uid 14683,0
va (VaSet
font "clean,8,0"
)
xt "5000,103300,5000,103300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*427 (MWC
uid 14703,0
optionalChildren [
*428 (CptPort
uid 14712,0
optionalChildren [
*429 (Line
uid 14717,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,125000,9000,125000"
pts [
"8000,125000"
"9000,125000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14713,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,124625,8000,125375"
)
tg (CPTG
uid 14714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14715,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,124500,6500,125400"
st "din"
blo "5000,125200"
)
s (Text
uid 14716,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,125400,5000,125400"
blo "5000,125400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 10 Reg *"
preAdd 0
posAdd 0
o 79
)
)
)
*430 (CptPort
uid 14718,0
optionalChildren [
*431 (Line
uid 14723,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,125000,13000,125000"
pts [
"13000,125000"
"12000,125000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14719,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,124625,13750,125375"
)
tg (CPTG
uid 14720,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14721,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,124500,16000,125400"
st "dout"
ju 2
blo "16000,125200"
)
s (Text
uid 14722,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,125400,16000,125400"
ju 2
blo "16000,125400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*432 (Grouping
uid 14724,0
optionalChildren [
*433 (CommentGraphic
uid 14726,0
shape (CustomPolygon
pts [
"9000,123000"
"12000,125000"
"9000,127000"
"9000,123000"
]
uid 14727,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,123000,12000,127000"
)
oxt "7000,6000,10000,10000"
)
*434 (CommentText
uid 14728,0
shape (Rectangle
uid 14729,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,124000,11250,126000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14730,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,124550,11125,125450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14725,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,123000,12000,127000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14704,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,123000,13000,127000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14705,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*435 (Text
uid 14706,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,125200,15650,126200"
st "moduleware"
blo "10350,126000"
)
*436 (Text
uid 14707,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,126100,11950,127100"
st "buff"
blo "10350,126900"
)
*437 (Text
uid 14708,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,126200,12450,127200"
st "U_35"
blo "10350,127000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14709,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14710,0
text (MLText
uid 14711,0
va (VaSet
font "clean,8,0"
)
xt "5000,104300,5000,104300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*438 (MWC
uid 14759,0
optionalChildren [
*439 (CptPort
uid 14768,0
optionalChildren [
*440 (Line
uid 14773,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,126000,9000,126000"
pts [
"8000,126000"
"9000,126000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14769,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,125625,8000,126375"
)
tg (CPTG
uid 14770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14771,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,125500,6500,126400"
st "din"
blo "5000,126200"
)
s (Text
uid 14772,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,126400,5000,126400"
blo "5000,126400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 11 Reg *"
preAdd 0
posAdd 0
o 80
)
)
)
*441 (CptPort
uid 14774,0
optionalChildren [
*442 (Line
uid 14779,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,126000,13000,126000"
pts [
"13000,126000"
"12000,126000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14775,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,125625,13750,126375"
)
tg (CPTG
uid 14776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14777,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,125500,16000,126400"
st "dout"
ju 2
blo "16000,126200"
)
s (Text
uid 14778,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,126400,16000,126400"
ju 2
blo "16000,126400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*443 (Grouping
uid 14780,0
optionalChildren [
*444 (CommentGraphic
uid 14782,0
shape (CustomPolygon
pts [
"9000,124000"
"12000,126000"
"9000,128000"
"9000,124000"
]
uid 14783,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,124000,12000,128000"
)
oxt "7000,6000,10000,10000"
)
*445 (CommentText
uid 14784,0
shape (Rectangle
uid 14785,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,125000,11250,127000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14786,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,125550,11125,126450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14781,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,124000,12000,128000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14760,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,124000,13000,128000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14761,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*446 (Text
uid 14762,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,126200,15650,127200"
st "moduleware"
blo "10350,127000"
)
*447 (Text
uid 14763,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,127100,11950,128100"
st "buff"
blo "10350,127900"
)
*448 (Text
uid 14764,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,127200,12450,128200"
st "U_37"
blo "10350,128000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14765,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14766,0
text (MLText
uid 14767,0
va (VaSet
font "clean,8,0"
)
xt "5000,105300,5000,105300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*449 (MWC
uid 14787,0
optionalChildren [
*450 (CptPort
uid 14796,0
optionalChildren [
*451 (Line
uid 14801,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,127000,9000,127000"
pts [
"8000,127000"
"9000,127000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14797,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,126625,8000,127375"
)
tg (CPTG
uid 14798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14799,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,126500,6500,127400"
st "din"
blo "5000,127200"
)
s (Text
uid 14800,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,127400,5000,127400"
blo "5000,127400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 12 Reg"
preAdd 0
posAdd 0
o 89
)
)
)
*452 (CptPort
uid 14802,0
optionalChildren [
*453 (Line
uid 14807,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,127000,13000,127000"
pts [
"13000,127000"
"12000,127000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14803,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,126625,13750,127375"
)
tg (CPTG
uid 14804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14805,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,126500,16000,127400"
st "dout"
ju 2
blo "16000,127200"
)
s (Text
uid 14806,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,127400,16000,127400"
ju 2
blo "16000,127400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*454 (Grouping
uid 14808,0
optionalChildren [
*455 (CommentGraphic
uid 14810,0
shape (CustomPolygon
pts [
"9000,125000"
"12000,127000"
"9000,129000"
"9000,125000"
]
uid 14811,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,125000,12000,129000"
)
oxt "7000,6000,10000,10000"
)
*456 (CommentText
uid 14812,0
shape (Rectangle
uid 14813,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,126000,11250,128000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14814,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,126550,11125,127450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14809,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,125000,12000,129000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14788,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,125000,13000,129000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14789,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*457 (Text
uid 14790,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,127200,15650,128200"
st "moduleware"
blo "10350,128000"
)
*458 (Text
uid 14791,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,128100,11950,129100"
st "buff"
blo "10350,128900"
)
*459 (Text
uid 14792,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,128200,12450,129200"
st "U_38"
blo "10350,129000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14793,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14794,0
text (MLText
uid 14795,0
va (VaSet
font "clean,8,0"
)
xt "5000,106300,5000,106300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*460 (MWC
uid 14815,0
optionalChildren [
*461 (CptPort
uid 14824,0
optionalChildren [
*462 (Line
uid 14829,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,128000,9000,128000"
pts [
"8000,128000"
"9000,128000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14825,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,127625,8000,128375"
)
tg (CPTG
uid 14826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14827,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,127500,6500,128400"
st "din"
blo "5000,128200"
)
s (Text
uid 14828,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,128400,5000,128400"
blo "5000,128400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 74
)
)
)
*463 (CptPort
uid 14830,0
optionalChildren [
*464 (Line
uid 14835,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,128000,13000,128000"
pts [
"13000,128000"
"12000,128000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14831,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,127625,13750,128375"
)
tg (CPTG
uid 14832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14833,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,127500,16000,128400"
st "dout"
ju 2
blo "16000,128200"
)
s (Text
uid 14834,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,128400,16000,128400"
ju 2
blo "16000,128400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*465 (Grouping
uid 14836,0
optionalChildren [
*466 (CommentGraphic
uid 14838,0
shape (CustomPolygon
pts [
"9000,126000"
"12000,128000"
"9000,130000"
"9000,126000"
]
uid 14839,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,126000,12000,130000"
)
oxt "7000,6000,10000,10000"
)
*467 (CommentText
uid 14840,0
shape (Rectangle
uid 14841,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,127000,11250,129000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14842,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,127550,11125,128450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14837,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,126000,12000,130000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14816,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,126000,13000,130000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14817,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*468 (Text
uid 14818,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,128200,15650,129200"
st "moduleware"
blo "10350,129000"
)
*469 (Text
uid 14819,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,129100,11950,130100"
st "buff"
blo "10350,129900"
)
*470 (Text
uid 14820,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,129200,12450,130200"
st "U_39"
blo "10350,130000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14821,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14822,0
text (MLText
uid 14823,0
va (VaSet
font "clean,8,0"
)
xt "5000,107300,5000,107300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*471 (MWC
uid 14843,0
optionalChildren [
*472 (CptPort
uid 14852,0
optionalChildren [
*473 (Line
uid 14857,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,129000,9000,129000"
pts [
"8000,129000"
"9000,129000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14853,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,128625,8000,129375"
)
tg (CPTG
uid 14854,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14855,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,128500,6500,129400"
st "din"
blo "5000,129200"
)
s (Text
uid 14856,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,129400,5000,129400"
blo "5000,129400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 14 Reg"
preAdd 0
posAdd 0
o 75
)
)
)
*474 (CptPort
uid 14858,0
optionalChildren [
*475 (Line
uid 14863,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,129000,13000,129000"
pts [
"13000,129000"
"12000,129000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14859,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,128625,13750,129375"
)
tg (CPTG
uid 14860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14861,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,128500,16000,129400"
st "dout"
ju 2
blo "16000,129200"
)
s (Text
uid 14862,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,129400,16000,129400"
ju 2
blo "16000,129400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*476 (Grouping
uid 14864,0
optionalChildren [
*477 (CommentGraphic
uid 14866,0
shape (CustomPolygon
pts [
"9000,127000"
"12000,129000"
"9000,131000"
"9000,127000"
]
uid 14867,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,127000,12000,131000"
)
oxt "7000,6000,10000,10000"
)
*478 (CommentText
uid 14868,0
shape (Rectangle
uid 14869,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,128000,11250,130000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14870,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,128550,11125,129450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14865,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,127000,12000,131000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14844,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,127000,13000,131000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14845,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*479 (Text
uid 14846,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,129200,15650,130200"
st "moduleware"
blo "10350,130000"
)
*480 (Text
uid 14847,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,130100,11950,131100"
st "buff"
blo "10350,130900"
)
*481 (Text
uid 14848,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,130200,12450,131200"
st "U_40"
blo "10350,131000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14849,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14850,0
text (MLText
uid 14851,0
va (VaSet
font "clean,8,0"
)
xt "5000,108300,5000,108300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*482 (MWC
uid 14871,0
optionalChildren [
*483 (CptPort
uid 14880,0
optionalChildren [
*484 (Line
uid 14885,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,130000,9000,130000"
pts [
"8000,130000"
"9000,130000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14881,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,129625,8000,130375"
)
tg (CPTG
uid 14882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14883,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,129500,6500,130400"
st "din"
blo "5000,130200"
)
s (Text
uid 14884,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,130400,5000,130400"
blo "5000,130400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 15 Reg"
preAdd 0
posAdd 0
o 76
)
)
)
*485 (CptPort
uid 14886,0
optionalChildren [
*486 (Line
uid 14891,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,130000,13000,130000"
pts [
"13000,130000"
"12000,130000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14887,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,129625,13750,130375"
)
tg (CPTG
uid 14888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14889,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,129500,16000,130400"
st "dout"
ju 2
blo "16000,130200"
)
s (Text
uid 14890,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,130400,16000,130400"
ju 2
blo "16000,130400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*487 (Grouping
uid 14892,0
optionalChildren [
*488 (CommentGraphic
uid 14894,0
shape (CustomPolygon
pts [
"9000,128000"
"12000,130000"
"9000,132000"
"9000,128000"
]
uid 14895,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,128000,12000,132000"
)
oxt "7000,6000,10000,10000"
)
*489 (CommentText
uid 14896,0
shape (Rectangle
uid 14897,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,129000,11250,131000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14898,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,129550,11125,130450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14893,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,128000,12000,132000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14872,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,128000,13000,132000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14873,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*490 (Text
uid 14874,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,130200,15650,131200"
st "moduleware"
blo "10350,131000"
)
*491 (Text
uid 14875,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,131100,11950,132100"
st "buff"
blo "10350,131900"
)
*492 (Text
uid 14876,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,131200,12450,132200"
st "U_41"
blo "10350,132000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14877,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14878,0
text (MLText
uid 14879,0
va (VaSet
font "clean,8,0"
)
xt "5000,109300,5000,109300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*493 (MWC
uid 14899,0
optionalChildren [
*494 (CptPort
uid 14908,0
optionalChildren [
*495 (Line
uid 14913,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,131000,9000,131000"
pts [
"8000,131000"
"9000,131000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14909,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,130625,8000,131375"
)
tg (CPTG
uid 14910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14911,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,130500,6500,131400"
st "din"
blo "5000,131200"
)
s (Text
uid 14912,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,131400,5000,131400"
blo "5000,131400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 16 Reg"
preAdd 0
posAdd 0
o 77
)
)
)
*496 (CptPort
uid 14914,0
optionalChildren [
*497 (Line
uid 14919,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,131000,13000,131000"
pts [
"13000,131000"
"12000,131000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14915,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,130625,13750,131375"
)
tg (CPTG
uid 14916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14917,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,130500,16000,131400"
st "dout"
ju 2
blo "16000,131200"
)
s (Text
uid 14918,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,131400,16000,131400"
ju 2
blo "16000,131400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*498 (Grouping
uid 14920,0
optionalChildren [
*499 (CommentGraphic
uid 14922,0
shape (CustomPolygon
pts [
"9000,129000"
"12000,131000"
"9000,133000"
"9000,129000"
]
uid 14923,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,129000,12000,133000"
)
oxt "7000,6000,10000,10000"
)
*500 (CommentText
uid 14924,0
shape (Rectangle
uid 14925,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,130000,11250,132000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14926,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,130550,11125,131450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14921,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,129000,12000,133000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14900,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,129000,13000,133000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14901,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*501 (Text
uid 14902,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,131200,15650,132200"
st "moduleware"
blo "10350,132000"
)
*502 (Text
uid 14903,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,132100,11950,133100"
st "buff"
blo "10350,132900"
)
*503 (Text
uid 14904,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,132200,12450,133200"
st "U_42"
blo "10350,133000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14905,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14906,0
text (MLText
uid 14907,0
va (VaSet
font "clean,8,0"
)
xt "5000,110300,5000,110300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*504 (MWC
uid 14927,0
optionalChildren [
*505 (CptPort
uid 14936,0
optionalChildren [
*506 (Line
uid 14941,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,132000,9000,132000"
pts [
"8000,132000"
"9000,132000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14937,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,131625,8000,132375"
)
tg (CPTG
uid 14938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14939,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,131500,6500,132400"
st "din"
blo "5000,132200"
)
s (Text
uid 14940,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,132400,5000,132400"
blo "5000,132400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 17 Reg"
preAdd 0
posAdd 0
o 78
)
)
)
*507 (CptPort
uid 14942,0
optionalChildren [
*508 (Line
uid 14947,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,132000,13000,132000"
pts [
"13000,132000"
"12000,132000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14943,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,131625,13750,132375"
)
tg (CPTG
uid 14944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14945,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,131500,16000,132400"
st "dout"
ju 2
blo "16000,132200"
)
s (Text
uid 14946,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,132400,16000,132400"
ju 2
blo "16000,132400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*509 (Grouping
uid 14948,0
optionalChildren [
*510 (CommentGraphic
uid 14950,0
shape (CustomPolygon
pts [
"9000,130000"
"12000,132000"
"9000,134000"
"9000,130000"
]
uid 14951,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,130000,12000,134000"
)
oxt "7000,6000,10000,10000"
)
*511 (CommentText
uid 14952,0
shape (Rectangle
uid 14953,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,131000,11250,133000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14954,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,131550,11125,132450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14949,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,130000,12000,134000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14928,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,130000,13000,134000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14929,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*512 (Text
uid 14930,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,132200,15650,133200"
st "moduleware"
blo "10350,133000"
)
*513 (Text
uid 14931,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,133100,11950,134100"
st "buff"
blo "10350,133900"
)
*514 (Text
uid 14932,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,133200,12450,134200"
st "U_43"
blo "10350,134000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14933,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14934,0
text (MLText
uid 14935,0
va (VaSet
font "clean,8,0"
)
xt "5000,111300,5000,111300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*515 (MWC
uid 14955,0
optionalChildren [
*516 (CptPort
uid 14964,0
optionalChildren [
*517 (Line
uid 14969,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,133000,9000,133000"
pts [
"8000,133000"
"9000,133000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14965,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,132625,8000,133375"
)
tg (CPTG
uid 14966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14967,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,132500,6500,133400"
st "din"
blo "5000,133200"
)
s (Text
uid 14968,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,133400,5000,133400"
blo "5000,133400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 18 Reg *"
preAdd 0
posAdd 0
o 82
)
)
)
*518 (CptPort
uid 14970,0
optionalChildren [
*519 (Line
uid 14975,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,133000,13000,133000"
pts [
"13000,133000"
"12000,133000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14971,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,132625,13750,133375"
)
tg (CPTG
uid 14972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14973,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,132500,16000,133400"
st "dout"
ju 2
blo "16000,133200"
)
s (Text
uid 14974,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,133400,16000,133400"
ju 2
blo "16000,133400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*520 (Grouping
uid 14976,0
optionalChildren [
*521 (CommentGraphic
uid 14978,0
shape (CustomPolygon
pts [
"9000,131000"
"12000,133000"
"9000,135000"
"9000,131000"
]
uid 14979,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,131000,12000,135000"
)
oxt "7000,6000,10000,10000"
)
*522 (CommentText
uid 14980,0
shape (Rectangle
uid 14981,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,132000,11250,134000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14982,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,132550,11125,133450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14977,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,131000,12000,135000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14956,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,131000,13000,135000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14957,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*523 (Text
uid 14958,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,133200,15650,134200"
st "moduleware"
blo "10350,134000"
)
*524 (Text
uid 14959,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,134100,11950,135100"
st "buff"
blo "10350,134900"
)
*525 (Text
uid 14960,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,134200,12450,135200"
st "U_44"
blo "10350,135000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14961,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14962,0
text (MLText
uid 14963,0
va (VaSet
font "clean,8,0"
)
xt "5000,112300,5000,112300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*526 (MWC
uid 14983,0
optionalChildren [
*527 (CptPort
uid 14992,0
optionalChildren [
*528 (Line
uid 14997,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,134000,9000,134000"
pts [
"8000,134000"
"9000,134000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14993,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,133625,8000,134375"
)
tg (CPTG
uid 14994,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14995,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,133500,6500,134400"
st "din"
blo "5000,134200"
)
s (Text
uid 14996,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,134400,5000,134400"
blo "5000,134400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 19 TWOWIRE *"
preAdd 0
posAdd 0
o 83
)
)
)
*529 (CptPort
uid 14998,0
optionalChildren [
*530 (Line
uid 15003,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,134000,13000,134000"
pts [
"13000,134000"
"12000,134000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14999,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,133625,13750,134375"
)
tg (CPTG
uid 15000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15001,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,133500,16000,134400"
st "dout"
ju 2
blo "16000,134200"
)
s (Text
uid 15002,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,134400,16000,134400"
ju 2
blo "16000,134400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*531 (Grouping
uid 15004,0
optionalChildren [
*532 (CommentGraphic
uid 15006,0
shape (CustomPolygon
pts [
"9000,132000"
"12000,134000"
"9000,136000"
"9000,132000"
]
uid 15007,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,132000,12000,136000"
)
oxt "7000,6000,10000,10000"
)
*533 (CommentText
uid 15008,0
shape (Rectangle
uid 15009,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,133000,11250,135000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 15010,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,133550,11125,134450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 15005,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,132000,12000,136000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14984,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,132000,13000,136000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14985,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*534 (Text
uid 14986,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,134200,15650,135200"
st "moduleware"
blo "10350,135000"
)
*535 (Text
uid 14987,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,135100,11950,136100"
st "buff"
blo "10350,135900"
)
*536 (Text
uid 14988,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,135200,12450,136200"
st "U_45"
blo "10350,136000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14989,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14990,0
text (MLText
uid 14991,0
va (VaSet
font "clean,8,0"
)
xt "5000,113300,5000,113300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*537 (MWC
uid 15011,0
optionalChildren [
*538 (CptPort
uid 15020,0
optionalChildren [
*539 (Line
uid 15025,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,135000,9000,135000"
pts [
"8000,135000"
"9000,135000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15021,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,134625,8000,135375"
)
tg (CPTG
uid 15022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15023,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,134500,6500,135400"
st "din"
blo "5000,135200"
)
s (Text
uid 15024,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,135400,5000,135400"
blo "5000,135400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 85
)
)
)
*540 (CptPort
uid 15026,0
optionalChildren [
*541 (Line
uid 15031,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,135000,13000,135000"
pts [
"13000,135000"
"12000,135000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15027,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,134625,13750,135375"
)
tg (CPTG
uid 15028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15029,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,134500,16000,135400"
st "dout"
ju 2
blo "16000,135200"
)
s (Text
uid 15030,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,135400,16000,135400"
ju 2
blo "16000,135400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*542 (Grouping
uid 15032,0
optionalChildren [
*543 (CommentGraphic
uid 15034,0
shape (CustomPolygon
pts [
"9000,133000"
"12000,135000"
"9000,137000"
"9000,133000"
]
uid 15035,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,133000,12000,137000"
)
oxt "7000,6000,10000,10000"
)
*544 (CommentText
uid 15036,0
shape (Rectangle
uid 15037,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,134000,11250,136000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 15038,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,134550,11125,135450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 15033,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,133000,12000,137000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 15012,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,133000,13000,137000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 15013,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*545 (Text
uid 15014,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,135200,15650,136200"
st "moduleware"
blo "10350,136000"
)
*546 (Text
uid 15015,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,136100,11950,137100"
st "buff"
blo "10350,136900"
)
*547 (Text
uid 15016,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,136200,12450,137200"
st "U_46"
blo "10350,137000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15017,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15018,0
text (MLText
uid 15019,0
va (VaSet
font "clean,8,0"
)
xt "5000,114300,5000,114300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*548 (MWC
uid 15039,0
optionalChildren [
*549 (CptPort
uid 15048,0
optionalChildren [
*550 (Line
uid 15053,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,136000,9000,136000"
pts [
"8000,136000"
"9000,136000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15049,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,135625,8000,136375"
)
tg (CPTG
uid 15050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15051,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,135500,6500,136400"
st "din"
blo "5000,136200"
)
s (Text
uid 15052,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,136400,5000,136400"
blo "5000,136400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- 21 TWOWIRE *"
preAdd 0
posAdd 0
o 84
)
)
)
*551 (CptPort
uid 15054,0
optionalChildren [
*552 (Line
uid 15059,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,136000,13000,136000"
pts [
"13000,136000"
"12000,136000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15055,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,135625,13750,136375"
)
tg (CPTG
uid 15056,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15057,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,135500,16000,136400"
st "dout"
ju 2
blo "16000,136200"
)
s (Text
uid 15058,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,136400,16000,136400"
ju 2
blo "16000,136400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
)
)
)
*553 (Grouping
uid 15060,0
optionalChildren [
*554 (CommentGraphic
uid 15062,0
shape (CustomPolygon
pts [
"9000,134000"
"12000,136000"
"9000,138000"
"9000,134000"
]
uid 15063,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,134000,12000,138000"
)
oxt "7000,6000,10000,10000"
)
*555 (CommentText
uid 15064,0
shape (Rectangle
uid 15065,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,135000,11250,137000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 15066,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,135550,11125,136450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 15061,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,134000,12000,138000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 15040,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,134000,13000,138000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 15041,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*556 (Text
uid 15042,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,136200,15650,137200"
st "moduleware"
blo "10350,137000"
)
*557 (Text
uid 15043,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,137100,11950,138100"
st "buff"
blo "10350,137900"
)
*558 (Text
uid 15044,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,137200,12450,138200"
st "U_47"
blo "10350,138000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15045,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15046,0
text (MLText
uid 15047,0
va (VaSet
font "clean,8,0"
)
xt "5000,115300,5000,115300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*559 (CommentText
uid 15079,0
shape (Rectangle
uid 15080,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-10000,151300,-4800,160100"
)
oxt "0,0,15000,5000"
text (MLText
uid 15081,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-9800,151500,-5400,159900"
st "
  3 D21M
  4 D21P
  5 D22M
  6 D22P
  7 D23M
  8 D23P
  9 CST0
10 CST1
"
tm "CommentText"
wrapOption 3
visibleHeight 8800
visibleWidth 5200
)
)
*560 (PortIoOut
uid 15082,0
shape (CompositeShape
uid 15083,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15084,0
sl 0
ro 90
xt "-4000,145625,-2500,146375"
)
(Line
uid 15085,0
sl 0
ro 90
xt "-2500,146000,-2000,146000"
pts [
"-2000,146000"
"-2500,146000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15086,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15087,0
va (VaSet
isHidden 1
)
xt "-8700,145500,-5000,146500"
st "ABCUP_I"
ju 2
blo "-5000,146300"
tm "WireNameMgr"
)
)
)
*561 (PortIoOut
uid 15088,0
shape (CompositeShape
uid 15089,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15090,0
sl 0
ro 90
xt "-4000,146625,-2500,147375"
)
(Line
uid 15091,0
sl 0
ro 90
xt "-2500,147000,-2000,147000"
pts [
"-2000,147000"
"-2500,147000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15092,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15093,0
va (VaSet
isHidden 1
)
xt "-8500,146500,-5000,147500"
st "SPARE1"
ju 2
blo "-5000,147300"
tm "WireNameMgr"
)
)
)
*562 (SaComponent
uid 15094,0
optionalChildren [
*563 (CptPort
uid 15103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15104,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,146625,8000,147375"
)
tg (CPTG
uid 15105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15106,0
va (VaSet
)
xt "9000,146500,9600,147500"
st "O"
blo "9000,147300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*564 (CptPort
uid 15107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15108,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,145625,8000,146375"
)
tg (CPTG
uid 15109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15110,0
va (VaSet
)
xt "9000,145500,10200,146500"
st "OB"
blo "9000,146300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*565 (CptPort
uid 15111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15112,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17000,145625,17750,146375"
)
tg (CPTG
uid 15113,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15114,0
va (VaSet
)
xt "15800,145500,16000,146500"
st "I"
ju 2
blo "16000,146300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 15095,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,145000,17000,148000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 15096,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*566 (Text
uid 15097,0
va (VaSet
font "helvetica,8,1"
)
xt "10250,145000,12850,146000"
st "unisim"
blo "10250,145800"
tm "BdLibraryNameMgr"
)
*567 (Text
uid 15098,0
va (VaSet
font "helvetica,8,1"
)
xt "10250,146000,13750,147000"
st "OBUFDS"
blo "10250,146800"
tm "CptNameMgr"
)
*568 (Text
uid 15099,0
va (VaSet
font "helvetica,8,1"
)
xt "10250,147000,12350,148000"
st "Uob4"
blo "10250,147800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15100,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15101,0
text (MLText
uid 15102,0
va (VaSet
font "clean,8,0"
)
xt "8000,143400,29000,145000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"BLVDS_25\"     ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"BLVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*569 (MWC
uid 15117,0
optionalChildren [
*570 (CptPort
uid 15126,0
optionalChildren [
*571 (Line
uid 15131,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,152000,9000,152000"
pts [
"8000,152000"
"9000,152000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15127,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,151625,8000,152375"
)
tg (CPTG
uid 15128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15129,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,151500,6500,152400"
st "din"
blo "5000,152200"
)
s (Text
uid 15130,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,152400,5000,152400"
blo "5000,152400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 27
)
)
)
*572 (CptPort
uid 15132,0
optionalChildren [
*573 (Line
uid 15137,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,152000,13000,152000"
pts [
"13000,152000"
"12000,152000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15133,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,151625,13750,152375"
)
tg (CPTG
uid 15134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15135,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,151500,16000,152400"
st "dout"
ju 2
blo "16000,152200"
)
s (Text
uid 15136,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,152400,16000,152400"
ju 2
blo "16000,152400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 101
)
)
)
*574 (Grouping
uid 15138,0
optionalChildren [
*575 (CommentGraphic
uid 15140,0
shape (CustomPolygon
pts [
"9000,150000"
"12000,152000"
"9000,154000"
"9000,150000"
]
uid 15141,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,150000,12000,154000"
)
oxt "7000,6000,10000,10000"
)
*576 (CommentText
uid 15142,0
shape (Rectangle
uid 15143,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,151000,11250,153000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 15144,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,151550,11125,152450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 15139,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,150000,12000,154000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 15118,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,150000,13000,154000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 15119,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*577 (Text
uid 15120,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,152200,15650,153200"
st "moduleware"
blo "10350,153000"
)
*578 (Text
uid 15121,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,153100,11950,154100"
st "buff"
blo "10350,153900"
)
*579 (Text
uid 15122,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,153200,12450,154200"
st "U_48"
blo "10350,154000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15123,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15124,0
text (MLText
uid 15125,0
va (VaSet
font "clean,8,0"
)
xt "5000,131300,5000,131300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*580 (MWC
uid 15145,0
optionalChildren [
*581 (CptPort
uid 15154,0
optionalChildren [
*582 (Line
uid 15159,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,153000,9000,153000"
pts [
"8000,153000"
"9000,153000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15155,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,152625,8000,153375"
)
tg (CPTG
uid 15156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15157,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,152500,6500,153400"
st "din"
blo "5000,153200"
)
s (Text
uid 15158,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,153400,5000,153400"
blo "5000,153400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 28
)
)
)
*583 (CptPort
uid 15160,0
optionalChildren [
*584 (Line
uid 15165,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,153000,13000,153000"
pts [
"13000,153000"
"12000,153000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15161,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,152625,13750,153375"
)
tg (CPTG
uid 15162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15163,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,152500,16000,153400"
st "dout"
ju 2
blo "16000,153200"
)
s (Text
uid 15164,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,153400,16000,153400"
ju 2
blo "16000,153400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 101
)
)
)
*585 (Grouping
uid 15166,0
optionalChildren [
*586 (CommentGraphic
uid 15168,0
shape (CustomPolygon
pts [
"9000,151000"
"12000,153000"
"9000,155000"
"9000,151000"
]
uid 15169,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,151000,12000,155000"
)
oxt "7000,6000,10000,10000"
)
*587 (CommentText
uid 15170,0
shape (Rectangle
uid 15171,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,152000,11250,154000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 15172,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,152550,11125,153450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 15167,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,151000,12000,155000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 15146,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,151000,13000,155000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 15147,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*588 (Text
uid 15148,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,153200,15650,154200"
st "moduleware"
blo "10350,154000"
)
*589 (Text
uid 15149,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,154100,11950,155100"
st "buff"
blo "10350,154900"
)
*590 (Text
uid 15150,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,154200,12450,155200"
st "U_49"
blo "10350,155000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15151,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15152,0
text (MLText
uid 15153,0
va (VaSet
font "clean,8,0"
)
xt "5000,132300,5000,132300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*591 (MWC
uid 15173,0
optionalChildren [
*592 (CptPort
uid 15182,0
optionalChildren [
*593 (Line
uid 15187,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,154000,9000,154000"
pts [
"8000,154000"
"9000,154000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15183,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,153625,8000,154375"
)
tg (CPTG
uid 15184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15185,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,153500,6500,154400"
st "din"
blo "5000,154200"
)
s (Text
uid 15186,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,154400,5000,154400"
blo "5000,154400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 29
)
)
)
*594 (CptPort
uid 15188,0
optionalChildren [
*595 (Line
uid 15193,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,154000,13000,154000"
pts [
"13000,154000"
"12000,154000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15189,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,153625,13750,154375"
)
tg (CPTG
uid 15190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15191,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,153500,16000,154400"
st "dout"
ju 2
blo "16000,154200"
)
s (Text
uid 15192,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,154400,16000,154400"
ju 2
blo "16000,154400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 101
)
)
)
*596 (Grouping
uid 15194,0
optionalChildren [
*597 (CommentGraphic
uid 15196,0
shape (CustomPolygon
pts [
"9000,152000"
"12000,154000"
"9000,156000"
"9000,152000"
]
uid 15197,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,152000,12000,156000"
)
oxt "7000,6000,10000,10000"
)
*598 (CommentText
uid 15198,0
shape (Rectangle
uid 15199,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,153000,11250,155000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 15200,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,153550,11125,154450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 15195,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,152000,12000,156000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 15174,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,152000,13000,156000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 15175,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*599 (Text
uid 15176,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,154200,15650,155200"
st "moduleware"
blo "10350,155000"
)
*600 (Text
uid 15177,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,155100,11950,156100"
st "buff"
blo "10350,155900"
)
*601 (Text
uid 15178,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,155200,12450,156200"
st "U_50"
blo "10350,156000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15179,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15180,0
text (MLText
uid 15181,0
va (VaSet
font "clean,8,0"
)
xt "5000,133300,5000,133300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*602 (MWC
uid 15201,0
optionalChildren [
*603 (CptPort
uid 15210,0
optionalChildren [
*604 (Line
uid 15215,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,155000,9000,155000"
pts [
"8000,155000"
"9000,155000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15211,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,154625,8000,155375"
)
tg (CPTG
uid 15212,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15213,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,154500,6500,155400"
st "din"
blo "5000,155200"
)
s (Text
uid 15214,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,155400,5000,155400"
blo "5000,155400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 30
)
)
)
*605 (CptPort
uid 15216,0
optionalChildren [
*606 (Line
uid 15221,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,155000,13000,155000"
pts [
"13000,155000"
"12000,155000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15217,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,154625,13750,155375"
)
tg (CPTG
uid 15218,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15219,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,154500,16000,155400"
st "dout"
ju 2
blo "16000,155200"
)
s (Text
uid 15220,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,155400,16000,155400"
ju 2
blo "16000,155400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 101
)
)
)
*607 (Grouping
uid 15222,0
optionalChildren [
*608 (CommentGraphic
uid 15224,0
shape (CustomPolygon
pts [
"9000,153000"
"12000,155000"
"9000,157000"
"9000,153000"
]
uid 15225,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,153000,12000,157000"
)
oxt "7000,6000,10000,10000"
)
*609 (CommentText
uid 15226,0
shape (Rectangle
uid 15227,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,154000,11250,156000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 15228,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,154550,11125,155450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 15223,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,153000,12000,157000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 15202,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,153000,13000,157000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 15203,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*610 (Text
uid 15204,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,155200,15650,156200"
st "moduleware"
blo "10350,156000"
)
*611 (Text
uid 15205,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,156100,11950,157100"
st "buff"
blo "10350,156900"
)
*612 (Text
uid 15206,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,156200,12450,157200"
st "U_51"
blo "10350,157000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15207,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15208,0
text (MLText
uid 15209,0
va (VaSet
font "clean,8,0"
)
xt "5000,134300,5000,134300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*613 (Net
uid 15291,0
decl (Decl
n "strobe40"
t "std_logic"
o 118
suid 271,0
)
declText (MLText
uid 15292,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*614 (Net
uid 15804,0
decl (Decl
n "clkn160"
t "std_ulogic"
o 119
suid 276,0
)
declText (MLText
uid 15805,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*615 (PortIoIn
uid 16180,0
shape (CompositeShape
uid 16181,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16182,0
sl 0
ro 270
xt "-4000,122625,-2500,123375"
)
(Line
uid 16183,0
sl 0
ro 270
xt "-2500,123000,-2000,123000"
pts [
"-2500,123000"
"-2000,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16184,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16185,0
va (VaSet
isHidden 1
)
xt "-7900,122500,-5000,123500"
st "RSTB_I"
ju 2
blo "-5000,123300"
tm "WireNameMgr"
)
)
)
*616 (PortIoIn
uid 16186,0
shape (CompositeShape
uid 16187,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16188,0
sl 0
ro 270
xt "-4000,123625,-2500,124375"
)
(Line
uid 16189,0
sl 0
ro 270
xt "-2500,124000,-2000,124000"
pts [
"-2500,124000"
"-2000,124000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16190,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16191,0
va (VaSet
isHidden 1
)
xt "-12800,123500,-5000,124500"
st "SHUNT_CTL_SW_I"
ju 2
blo "-5000,124300"
tm "WireNameMgr"
)
)
)
*617 (PortIoIn
uid 16192,0
shape (CompositeShape
uid 16193,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16194,0
sl 0
ro 270
xt "-4000,124625,-2500,125375"
)
(Line
uid 16195,0
sl 0
ro 270
xt "-2500,125000,-2000,125000"
pts [
"-2500,125000"
"-2000,125000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16196,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16197,0
va (VaSet
isHidden 1
)
xt "-9800,124500,-5000,125500"
st "REG_ENA_I"
ju 2
blo "-5000,125300"
tm "WireNameMgr"
)
)
)
*618 (PortIoIn
uid 16198,0
shape (CompositeShape
uid 16199,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16200,0
sl 0
ro 270
xt "-4000,125625,-2500,126375"
)
(Line
uid 16201,0
sl 0
ro 270
xt "-2500,126000,-2000,126000"
pts [
"-2500,126000"
"-2000,126000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16202,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16203,0
va (VaSet
isHidden 1
)
xt "-9800,125500,-5000,126500"
st "REG_END_I"
ju 2
blo "-5000,126300"
tm "WireNameMgr"
)
)
)
*619 (PortIoIn
uid 16204,0
shape (CompositeShape
uid 16205,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16206,0
sl 0
ro 270
xt "-4000,126625,-2500,127375"
)
(Line
uid 16207,0
sl 0
ro 270
xt "-2500,127000,-2000,127000"
pts [
"-2500,127000"
"-2000,127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16208,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16209,0
va (VaSet
isHidden 1
)
xt "-8000,126500,-5000,127500"
st "TERM_I"
ju 2
blo "-5000,127300"
tm "WireNameMgr"
)
)
)
*620 (PortIoIn
uid 16210,0
shape (CompositeShape
uid 16211,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16212,0
sl 0
ro 270
xt "-4000,127625,-2500,128375"
)
(Line
uid 16213,0
sl 0
ro 270
xt "-2500,128000,-2000,128000"
pts [
"-2500,128000"
"-2000,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16214,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16215,0
va (VaSet
isHidden 1
)
xt "-8600,127500,-5000,128500"
st "ADDR0_I"
ju 2
blo "-5000,128300"
tm "WireNameMgr"
)
)
)
*621 (PortIoIn
uid 16216,0
shape (CompositeShape
uid 16217,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16218,0
sl 0
ro 270
xt "-4000,128625,-2500,129375"
)
(Line
uid 16219,0
sl 0
ro 270
xt "-2500,129000,-2000,129000"
pts [
"-2500,129000"
"-2000,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16220,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16221,0
va (VaSet
isHidden 1
)
xt "-8600,128500,-5000,129500"
st "ADDR1_I"
ju 2
blo "-5000,129300"
tm "WireNameMgr"
)
)
)
*622 (PortIoIn
uid 16222,0
shape (CompositeShape
uid 16223,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16224,0
sl 0
ro 270
xt "-4000,129625,-2500,130375"
)
(Line
uid 16225,0
sl 0
ro 270
xt "-2500,130000,-2000,130000"
pts [
"-2500,130000"
"-2000,130000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16226,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16227,0
va (VaSet
isHidden 1
)
xt "-8600,129500,-5000,130500"
st "ADDR2_I"
ju 2
blo "-5000,130300"
tm "WireNameMgr"
)
)
)
*623 (PortIoIn
uid 16228,0
shape (CompositeShape
uid 16229,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16230,0
sl 0
ro 270
xt "-4000,130625,-2500,131375"
)
(Line
uid 16231,0
sl 0
ro 270
xt "-2500,131000,-2000,131000"
pts [
"-2500,131000"
"-2000,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16232,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16233,0
va (VaSet
isHidden 1
)
xt "-8600,130500,-5000,131500"
st "ADDR3_I"
ju 2
blo "-5000,131300"
tm "WireNameMgr"
)
)
)
*624 (PortIoIn
uid 16234,0
shape (CompositeShape
uid 16235,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16236,0
sl 0
ro 270
xt "-4000,131625,-2500,132375"
)
(Line
uid 16237,0
sl 0
ro 270
xt "-2500,132000,-2000,132000"
pts [
"-2500,132000"
"-2000,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16238,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16239,0
va (VaSet
isHidden 1
)
xt "-8600,131500,-5000,132500"
st "ADDR4_I"
ju 2
blo "-5000,132300"
tm "WireNameMgr"
)
)
)
*625 (PortIoIn
uid 16240,0
shape (CompositeShape
uid 16241,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16242,0
sl 0
ro 270
xt "-4000,132625,-2500,133375"
)
(Line
uid 16243,0
sl 0
ro 270
xt "-2500,133000,-2000,133000"
pts [
"-2500,133000"
"-2000,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16244,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16245,0
va (VaSet
isHidden 1
)
xt "-9800,132500,-5000,133500"
st "SCAN_EN_I"
ju 2
blo "-5000,133300"
tm "WireNameMgr"
)
)
)
*626 (PortIoIn
uid 16246,0
shape (CompositeShape
uid 16247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16248,0
sl 0
ro 270
xt "-4000,133625,-2500,134375"
)
(Line
uid 16249,0
sl 0
ro 270
xt "-2500,134000,-2000,134000"
pts [
"-2500,134000"
"-2000,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16250,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16251,0
va (VaSet
isHidden 1
)
xt "-8800,133500,-5000,134500"
st "SDI_BC_I"
ju 2
blo "-5000,134300"
tm "WireNameMgr"
)
)
)
*627 (PortIoIn
uid 16252,0
shape (CompositeShape
uid 16253,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16254,0
sl 0
ro 270
xt "-4000,134625,-2500,135375"
)
(Line
uid 16255,0
sl 0
ro 270
xt "-2500,135000,-2000,135000"
pts [
"-2500,135000"
"-2000,135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16256,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16257,0
va (VaSet
isHidden 1
)
xt "-9600,134500,-5000,135500"
st "SDO_BC_O"
ju 2
blo "-5000,135300"
tm "WireNameMgr"
)
)
)
*628 (PortIoIn
uid 16258,0
shape (CompositeShape
uid 16259,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16260,0
sl 0
ro 270
xt "-4000,135625,-2500,136375"
)
(Line
uid 16261,0
sl 0
ro 270
xt "-2500,136000,-2000,136000"
pts [
"-2500,136000"
"-2000,136000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16262,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16263,0
va (VaSet
isHidden 1
)
xt "-9300,135500,-5000,136500"
st "SDI_CLK_I"
ju 2
blo "-5000,136300"
tm "WireNameMgr"
)
)
)
*629 (PortIoIn
uid 16264,0
shape (CompositeShape
uid 16265,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16266,0
sl 0
ro 270
xt "-4000,137625,-2500,138375"
)
(Line
uid 16267,0
sl 0
ro 270
xt "-2500,138000,-2000,138000"
pts [
"-2500,138000"
"-2000,138000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16268,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16269,0
va (VaSet
isHidden 1
)
xt "-10100,137500,-5000,138500"
st "SDO_CLK_O"
ju 2
blo "-5000,138300"
tm "WireNameMgr"
)
)
)
*630 (PortIoIn
uid 16270,0
shape (CompositeShape
uid 16271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16272,0
sl 0
ro 270
xt "-4000,138625,-2500,139375"
)
(Line
uid 16273,0
sl 0
ro 270
xt "-2500,139000,-2000,139000"
pts [
"-2500,139000"
"-2000,139000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16274,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16275,0
va (VaSet
isHidden 1
)
xt "-7900,138500,-5000,139500"
st "SW1_O"
ju 2
blo "-5000,139300"
tm "WireNameMgr"
)
)
)
*631 (Net
uid 16372,0
decl (Decl
n "ADDR0_I"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 74
suid 280,0
)
declText (MLText
uid 16373,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,39800,-27000,41000"
st "ADDR0_I        : std_logic -- 13 Reg"
)
)
*632 (Net
uid 16374,0
decl (Decl
n "ADDR1_I"
t "std_logic"
eolc "-- 14 Reg"
preAdd 0
posAdd 0
o 75
suid 281,0
)
declText (MLText
uid 16375,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,41000,-27000,42200"
st "ADDR1_I        : std_logic -- 14 Reg"
)
)
*633 (Net
uid 16376,0
decl (Decl
n "ADDR2_I"
t "std_logic"
eolc "-- 15 Reg"
preAdd 0
posAdd 0
o 76
suid 282,0
)
declText (MLText
uid 16377,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,42200,-27000,43400"
st "ADDR2_I        : std_logic -- 15 Reg"
)
)
*634 (Net
uid 16378,0
decl (Decl
n "ADDR3_I"
t "std_logic"
eolc "-- 16 Reg"
preAdd 0
posAdd 0
o 77
suid 283,0
)
declText (MLText
uid 16379,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,43400,-27000,44600"
st "ADDR3_I        : std_logic -- 16 Reg"
)
)
*635 (Net
uid 16380,0
decl (Decl
n "ADDR4_I"
t "std_logic"
eolc "-- 17 Reg"
preAdd 0
posAdd 0
o 78
suid 284,0
)
declText (MLText
uid 16381,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,44600,-27000,45800"
st "ADDR4_I        : std_logic -- 17 Reg"
)
)
*636 (Net
uid 16382,0
decl (Decl
n "REG_ENA_I"
t "std_logic"
eolc "-- 10 Reg *"
preAdd 0
posAdd 0
o 79
suid 285,0
)
declText (MLText
uid 16383,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,36200,-25500,37400"
st "REG_ENA_I      : std_logic -- 10 Reg *"
)
)
*637 (Net
uid 16384,0
decl (Decl
n "REG_END_I"
t "std_logic"
eolc "-- 11 Reg *"
preAdd 0
posAdd 0
o 80
suid 286,0
)
declText (MLText
uid 16385,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,37400,-25400,38600"
st "REG_END_I      : std_logic -- 11 Reg *"
)
)
*638 (Net
uid 16386,0
decl (Decl
n "RSTB_I"
t "std_logic"
eolc "-- 8 Reg"
preAdd 0
posAdd 0
o 81
suid 287,0
)
declText (MLText
uid 16387,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,33800,-28300,35000"
st "RSTB_I         : std_logic -- 8 Reg"
)
)
*639 (Net
uid 16388,0
decl (Decl
n "SCAN_EN_I"
t "std_logic"
eolc "-- 18 Reg *"
preAdd 0
posAdd 0
o 82
suid 288,0
)
declText (MLText
uid 16389,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,45800,-25400,47000"
st "SCAN_EN_I      : std_logic -- 18 Reg *"
)
)
*640 (Net
uid 16390,0
decl (Decl
n "SDI_BC_I"
t "std_logic"
eolc "-- 19 TWOWIRE *"
preAdd 0
posAdd 0
o 83
suid 289,0
)
declText (MLText
uid 16391,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,47000,-23300,48200"
st "SDI_BC_I       : std_logic -- 19 TWOWIRE *"
)
)
*641 (Net
uid 16392,0
decl (Decl
n "SDI_CLK_I"
t "std_logic"
eolc "-- 21 TWOWIRE *"
preAdd 0
posAdd 0
o 84
suid 290,0
)
declText (MLText
uid 16393,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,49400,-23000,50600"
st "SDI_CLK_I      : std_logic -- 21 TWOWIRE *"
)
)
*642 (Net
uid 16394,0
decl (Decl
n "SDO_BC_O"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 85
suid 291,0
)
declText (MLText
uid 16395,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,48200,-23800,49400"
st "SDO_BC_O       : std_logic -- TWOWIRE *"
)
)
*643 (Net
uid 16396,0
decl (Decl
n "SDO_CLK_O"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 86
suid 292,0
)
declText (MLText
uid 16397,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,50600,-23500,51800"
st "SDO_CLK_O      : std_logic -- TWOWIRE *"
)
)
*644 (Net
uid 16398,0
decl (Decl
n "SHUNT_CTL_SW_I"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 87
suid 293,0
)
declText (MLText
uid 16399,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,35000,-25000,36200"
st "SHUNT_CTL_SW_I : std_logic -- 9 Reg"
)
)
*645 (Net
uid 16400,0
decl (Decl
n "SW1_O"
t "std_logic"
eolc "-- Status"
preAdd 0
posAdd 0
o 88
suid 294,0
)
declText (MLText
uid 16401,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,51800,-27600,53000"
st "SW1_O          : std_logic -- Status"
)
)
*646 (Net
uid 16402,0
decl (Decl
n "TERM_I"
t "std_logic"
eolc "-- 12 Reg"
preAdd 0
posAdd 0
o 89
suid 295,0
)
declText (MLText
uid 16403,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "-44000,38600,-27500,39800"
st "TERM_I         : std_logic -- 12 Reg"
)
)
*647 (MWC
uid 16404,0
optionalChildren [
*648 (CptPort
uid 16413,0
optionalChildren [
*649 (Line
uid 16418,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,138000,9000,138000"
pts [
"8000,138000"
"9000,138000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16414,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,137625,8000,138375"
)
tg (CPTG
uid 16415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16416,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,137500,6500,138400"
st "din"
blo "5000,138200"
)
s (Text
uid 16417,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,138400,5000,138400"
blo "5000,138400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 86
)
)
)
*650 (CptPort
uid 16419,0
optionalChildren [
*651 (Line
uid 16424,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "12000,138000,13000,138000"
pts [
"13000,138000"
"12000,138000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16420,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,137625,13750,138375"
)
tg (CPTG
uid 16421,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16422,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,137500,16000,138400"
st "dout"
ju 2
blo "16000,138200"
)
s (Text
uid 16423,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,138400,16000,138400"
ju 2
blo "16000,138400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 120
)
)
)
*652 (Grouping
uid 16425,0
optionalChildren [
*653 (CommentGraphic
uid 16427,0
shape (CustomPolygon
pts [
"9000,136000"
"12000,138000"
"9000,140000"
"9000,136000"
]
uid 16428,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,136000,12000,140000"
)
oxt "7000,6000,10000,10000"
)
*654 (CommentText
uid 16429,0
shape (Rectangle
uid 16430,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,137000,11250,139000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 16431,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,137550,11125,138450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 16426,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,136000,12000,140000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 16405,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,136000,13000,140000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 16406,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*655 (Text
uid 16407,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,138200,15650,139200"
st "moduleware"
blo "10350,139000"
)
*656 (Text
uid 16408,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,139100,11950,140100"
st "buff"
blo "10350,139900"
)
*657 (Text
uid 16409,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,139200,12450,140200"
st "U_52"
blo "10350,140000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16410,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16411,0
text (MLText
uid 16412,0
va (VaSet
font "clean,8,0"
)
xt "5000,117300,5000,117300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*658 (MWC
uid 16432,0
optionalChildren [
*659 (Grouping
uid 16453,0
optionalChildren [
*660 (CommentText
uid 16457,0
shape (Rectangle
uid 16458,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "9000,138000,11250,140000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 16459,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "9125,138550,11125,139450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
*661 (CommentGraphic
uid 16455,0
shape (CustomPolygon
pts [
"9000,137000"
"12000,139000"
"9000,141000"
"9000,137000"
]
uid 16456,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "9000,137000,12000,141000"
)
oxt "7000,6000,10000,10000"
)
]
shape (GroupingShape
uid 16454,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "9000,137000,12000,141000"
)
oxt "7000,6000,10000,10000"
)
*662 (CptPort
uid 16447,0
optionalChildren [
*663 (Line
uid 16452,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "12000,139000,13000,139000"
pts [
"13000,139000"
"12000,139000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16448,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "13000,138625,13750,139375"
)
tg (CPTG
uid 16449,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16450,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,138500,16000,139400"
st "dout"
ju 2
blo "16000,139200"
)
s (Text
uid 16451,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "16000,139400,16000,139400"
ju 2
blo "16000,139400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 96
)
)
)
*664 (CptPort
uid 16441,0
optionalChildren [
*665 (Line
uid 16446,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "8000,139000,9000,139000"
pts [
"8000,139000"
"9000,139000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16442,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7250,138625,8000,139375"
)
tg (CPTG
uid 16443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16444,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,138500,6500,139400"
st "din"
blo "5000,139200"
)
s (Text
uid 16445,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "5000,139400,5000,139400"
blo "5000,139400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- Status"
preAdd 0
posAdd 0
o 88
)
)
)
]
shape (Rectangle
uid 16433,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "8000,137000,13000,141000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 16434,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*666 (Text
uid 16435,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,139200,15650,140200"
st "moduleware"
blo "10350,140000"
)
*667 (Text
uid 16436,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,140100,11950,141100"
st "buff"
blo "10350,140900"
)
*668 (Text
uid 16437,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10350,140200,12450,141200"
st "U_53"
blo "10350,141000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16438,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16439,0
text (MLText
uid 16440,0
va (VaSet
font "clean,8,0"
)
xt "5000,118300,5000,118300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*669 (Net
uid 16612,0
decl (Decl
n "tmu_coml0_swap"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 120
suid 297,0
)
declText (MLText
uid 16613,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*670 (SaComponent
uid 16664,0
optionalChildren [
*671 (CptPort
uid 16632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,60625,27000,61375"
)
tg (CPTG
uid 16634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16635,0
va (VaSet
)
xt "28000,60500,33200,61500"
st "hsio_bco_in"
blo "28000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "hsio_bco_in"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*672 (CptPort
uid 16636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,64625,27000,65375"
)
tg (CPTG
uid 16638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16639,0
va (VaSet
)
xt "28000,64500,30700,65500"
st "rst_ext"
blo "28000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ext"
t "std_logic"
o 2
suid 3,0
)
)
)
*673 (CptPort
uid 16640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,60625,40750,61375"
)
tg (CPTG
uid 16642,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16643,0
va (VaSet
)
xt "36000,60500,39000,61500"
st "clk40_o"
ju 2
blo "39000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 4
suid 4,0
)
)
)
*674 (CptPort
uid 16644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,63625,40750,64375"
)
tg (CPTG
uid 16646,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16647,0
va (VaSet
)
xt "36000,63500,39000,64500"
st "clk80_o"
ju 2
blo "39000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 5
suid 5,0
)
)
)
*675 (CptPort
uid 16648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,66625,40750,67375"
)
tg (CPTG
uid 16650,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16651,0
va (VaSet
)
xt "35500,66500,39000,67500"
st "clk160_o"
ju 2
blo "39000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 3
suid 6,0
)
)
)
*676 (CptPort
uid 16652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,67625,40750,68375"
)
tg (CPTG
uid 16654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16655,0
va (VaSet
)
xt "35000,67500,39000,68500"
st "clkn160_o"
ju 2
blo "39000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clkn160_o"
t "std_ulogic"
o 6
suid 7,0
)
)
)
*677 (CptPort
uid 16656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,72625,40750,73375"
)
tg (CPTG
uid 16658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16659,0
va (VaSet
)
xt "34100,72500,39000,73500"
st "strobe40_o"
ju 2
blo "39000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 10
suid 8,0
)
)
)
*678 (CptPort
uid 16660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,71625,40750,72375"
)
tg (CPTG
uid 16662,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16663,0
va (VaSet
)
xt "37000,71500,39000,72500"
st "rst_o"
ju 2
blo "39000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 9
suid 9,0
)
)
)
*679 (CptPort
uid 19698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,61625,40750,62375"
)
tg (CPTG
uid 19700,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19701,0
va (VaSet
)
xt "35500,61500,39000,62500"
st "clkn40_o"
ju 2
blo "39000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clkn40_o"
t "std_logic"
o 7
suid 10,0
)
)
)
*680 (CptPort
uid 19702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,64625,40750,65375"
)
tg (CPTG
uid 19704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19705,0
va (VaSet
)
xt "35500,64500,39000,65500"
st "clkn80_o"
ju 2
blo "39000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clkn80_o"
t "std_logic"
o 8
suid 11,0
)
)
)
]
shape (Rectangle
uid 16665,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,60000,40000,74000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 16666,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*681 (Text
uid 16667,0
va (VaSet
font "helvetica,8,1"
)
xt "27850,66000,34050,67000"
st "abc130_driver"
blo "27850,66800"
tm "BdLibraryNameMgr"
)
*682 (Text
uid 16668,0
va (VaSet
font "helvetica,8,1"
)
xt "27850,67000,33950,68000"
st "clocks_resets"
blo "27850,67800"
tm "CptNameMgr"
)
*683 (Text
uid 16669,0
va (VaSet
font "helvetica,8,1"
)
xt "27850,68000,30650,69000"
st "Uclkrst"
blo "27850,68800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16670,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16671,0
text (MLText
uid 16672,0
va (VaSet
font "clean,8,0"
)
xt "4000,66000,4000,66000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*684 (Net
uid 16740,0
decl (Decl
n "stat"
t "slv32_array"
b "(127 downto 0)"
o 121
suid 299,0
)
declText (MLText
uid 16741,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*685 (Net
uid 16802,0
decl (Decl
n "reg"
t "slv32_array"
b "(127 downto 0)"
o 122
suid 304,0
)
declText (MLText
uid 16803,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*686 (SaComponent
uid 16842,0
optionalChildren [
*687 (CptPort
uid 16806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,169625,21000,170375"
)
tg (CPTG
uid 16808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16809,0
va (VaSet
)
xt "22000,169500,24000,170500"
st "clk40"
blo "22000,170300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 1
suid 2,0
)
)
)
*688 (CptPort
uid 16810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,170625,21000,171375"
)
tg (CPTG
uid 16812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16813,0
va (VaSet
)
xt "22000,170500,23000,171500"
st "rst"
blo "22000,171300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
suid 3,0
)
)
)
*689 (CptPort
uid 16814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,175625,21000,176375"
)
tg (CPTG
uid 16816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16817,0
va (VaSet
)
xt "22000,175500,27800,176500"
st "coml0_swap_i"
blo "22000,176300"
)
)
thePort (LogicalPort
decl (Decl
n "coml0_swap_i"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 3
suid 4,0
)
)
)
*690 (CptPort
uid 16818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,174625,21000,175375"
)
tg (CPTG
uid 16820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16821,0
va (VaSet
)
xt "22000,174500,27500,175500"
st "hsio_coml0_i"
blo "22000,175300"
)
)
thePort (LogicalPort
decl (Decl
n "hsio_coml0_i"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*691 (CptPort
uid 16822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,176625,37750,177375"
)
tg (CPTG
uid 16824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16825,0
va (VaSet
)
xt "30800,176500,36000,177500"
st "strm_data_o"
ju 2
blo "36000,177300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_data_o"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 9
suid 6,0
)
)
)
*692 (CptPort
uid 16826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,171625,21000,172375"
)
tg (CPTG
uid 16828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16829,0
va (VaSet
)
xt "22000,171500,24000,172500"
st "clk80"
blo "22000,172300"
)
)
thePort (LogicalPort
decl (Decl
n "clk80"
t "std_logic"
o 2
suid 7,0
)
)
)
*693 (CptPort
uid 16830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,177625,37750,178375"
)
tg (CPTG
uid 16832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16833,0
va (VaSet
)
xt "29900,177500,36000,178500"
st "reg_o : (127:0)"
ju 2
blo "36000,178300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_o"
t "slv32_array"
b "(127 downto 0)"
o 8
suid 8,0
)
)
)
*694 (CptPort
uid 16834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,177625,21000,178375"
)
tg (CPTG
uid 16836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16837,0
va (VaSet
)
xt "22000,177500,28000,178500"
st "stat_i : (127:0)"
blo "22000,178300"
)
)
thePort (LogicalPort
decl (Decl
n "stat_i"
t "slv32_array"
b "(127 downto 0)"
o 6
suid 9,0
)
)
)
*695 (CptPort
uid 16838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,172625,21000,173375"
)
tg (CPTG
uid 16840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16841,0
va (VaSet
)
xt "22000,172500,26600,173500"
st "strobe40_i"
blo "22000,173300"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 7
suid 10,0
)
)
)
]
shape (Rectangle
uid 16843,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "21000,169000,37000,179000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 16844,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*696 (Text
uid 16845,0
va (VaSet
font "helvetica,8,1"
)
xt "26850,169000,33050,170000"
st "abc130_driver"
blo "26850,169800"
tm "BdLibraryNameMgr"
)
*697 (Text
uid 16846,0
va (VaSet
font "helvetica,8,1"
)
xt "26850,170000,32450,171000"
st "tmu_drv_top"
blo "26850,170800"
tm "CptNameMgr"
)
*698 (Text
uid 16847,0
va (VaSet
font "helvetica,8,1"
)
xt "26850,171000,30250,172000"
st "Utmutop"
blo "26850,171800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16848,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16849,0
text (MLText
uid 16850,0
va (VaSet
font "clean,8,0"
)
xt "6000,175000,6000,175000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*699 (SaComponent
uid 17406,0
optionalChildren [
*700 (CptPort
uid 17390,0
ps "OnEdgeStrategy"
shape (Diamond
uid 17391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,97625,113750,98375"
)
tg (CPTG
uid 17392,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17393,0
va (VaSet
)
xt "108700,97500,112000,98500"
st "data_pio"
ju 2
blo "112000,98300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_pio"
t "std_logic"
eolc "-- DATA_R0_P___FCCLK_N"
preAdd 0
posAdd 0
o 11
suid 16,0
)
)
)
*701 (CptPort
uid 17394,0
ps "OnEdgeStrategy"
shape (Diamond
uid 17395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,98625,113750,99375"
)
tg (CPTG
uid 17396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17397,0
va (VaSet
)
xt "108700,98500,112000,99500"
st "data_nio"
ju 2
blo "112000,99300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_nio"
t "std_logic"
eolc "-- DATA_R0_N___FCCLK_P"
preAdd 0
posAdd 0
o 10
suid 17,0
)
)
)
*702 (CptPort
uid 17398,0
ps "OnEdgeStrategy"
shape (Diamond
uid 17399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,100625,113750,101375"
)
tg (CPTG
uid 17400,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17401,0
va (VaSet
)
xt "108700,100500,112000,101500"
st "xoff_pio"
ju 2
blo "112000,101300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "xoff_pio"
t "std_logic"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 13
suid 18,0
)
)
)
*703 (CptPort
uid 17402,0
ps "OnEdgeStrategy"
shape (Diamond
uid 17403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,101625,113750,102375"
)
tg (CPTG
uid 17404,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17405,0
va (VaSet
)
xt "108700,101500,112000,102500"
st "xoff_nio"
ju 2
blo "112000,102300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "xoff_nio"
t "std_logic"
eolc "-- XOFF_R0_N"
preAdd 0
posAdd 0
o 12
suid 19,0
)
)
)
*704 (CptPort
uid 18598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18599,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,98625,100000,99375"
)
tg (CPTG
uid 18600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18601,0
va (VaSet
)
xt "101000,98500,104900,99500"
st "data_rx_o"
blo "101000,99300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_rx_o"
t "std_logic"
o 8
suid 25,0
)
)
)
*705 (CptPort
uid 18602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,97625,100000,98375"
)
tg (CPTG
uid 18604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18605,0
va (VaSet
)
xt "101000,97500,104600,98500"
st "data_tx_i"
blo "101000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "data_tx_i"
t "std_logic"
o 1
suid 24,0
)
)
)
*706 (CptPort
uid 18606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,99625,100000,100375"
)
tg (CPTG
uid 18608,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18609,0
va (VaSet
)
xt "101000,99500,105300,100500"
st "dir_data_i"
blo "101000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "dir_data_i"
t "std_logic"
o 2
suid 29,0
)
)
)
*707 (CptPort
uid 18610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,104625,100000,105375"
)
tg (CPTG
uid 18612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18613,0
va (VaSet
)
xt "101000,104500,105300,105500"
st "dir_xoff_i"
blo "101000,105300"
)
)
thePort (LogicalPort
decl (Decl
n "dir_xoff_i"
t "std_logic"
o 3
suid 28,0
)
)
)
*708 (CptPort
uid 18614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,100625,100000,101375"
)
tg (CPTG
uid 18616,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18617,0
va (VaSet
)
xt "101000,100500,106400,101500"
st "highz_data_i"
blo "101000,101300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "highz_data_i"
t "std_logic"
o 4
suid 21,0
)
)
)
*709 (CptPort
uid 18618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,105625,100000,106375"
)
tg (CPTG
uid 18620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18621,0
va (VaSet
)
xt "101000,105500,106400,106500"
st "highz_xoff_i"
blo "101000,106300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "highz_xoff_i"
t "std_logic"
o 5
suid 22,0
)
)
)
*710 (CptPort
uid 18622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,95625,100000,96375"
)
tg (CPTG
uid 18624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18625,0
va (VaSet
)
xt "101000,95500,107500,96500"
st "singlechip_sel_i"
blo "101000,96300"
)
)
thePort (LogicalPort
decl (Decl
n "singlechip_sel_i"
t "std_logic"
o 6
suid 23,0
)
)
)
*711 (CptPort
uid 18626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18627,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,103625,100000,104375"
)
tg (CPTG
uid 18628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18629,0
va (VaSet
)
xt "101000,103500,104900,104500"
st "xoff_rx_o"
blo "101000,104300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff_rx_o"
t "std_logic"
o 9
suid 26,0
)
)
)
*712 (CptPort
uid 18630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,102625,100000,103375"
)
tg (CPTG
uid 18632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18633,0
va (VaSet
)
xt "101000,102500,104600,103500"
st "xoff_tx_i"
blo "101000,103300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff_tx_i"
t "std_logic"
o 7
suid 27,0
)
)
)
]
shape (Rectangle
uid 17407,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,95000,113000,107000"
)
oxt "15000,12000,28000,26000"
ttg (MlTextGroup
uid 17408,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*713 (Text
uid 17409,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,104000,113050,105000"
st "abc130_driver"
blo "106850,104800"
tm "BdLibraryNameMgr"
)
*714 (Text
uid 17410,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,105000,109850,106000"
st "mux_io"
blo "106850,105800"
tm "CptNameMgr"
)
*715 (Text
uid 17411,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,106000,110450,107000"
st "Umuxio0"
blo "106850,106800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17412,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17413,0
text (MLText
uid 17414,0
va (VaSet
font "clean,8,0"
)
xt "101000,92600,117000,95000"
st "SCDATA_INV = 1    ( integer )  
SCXOFF_INV = 0    ( integer )  
DATAONLY   = 0    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SCDATA_INV"
type "integer"
value "1"
)
(GiElement
name "SCXOFF_INV"
type "integer"
value "0"
)
(GiElement
name "DATAONLY"
type "integer"
value "0"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*716 (Net
uid 18650,0
decl (Decl
n "dir_xoff"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 110
suid 309,0
)
declText (MLText
uid 18651,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*717 (Net
uid 18662,0
lang 2
decl (Decl
n "highz_data"
t "std_logic_vector"
b "(3 downto 0)"
o 123
suid 311,0
)
declText (MLText
uid 18663,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*718 (Net
uid 18674,0
lang 2
decl (Decl
n "highz_xoff"
t "std_logic_vector"
b "(3 downto 0)"
o 124
suid 314,0
)
declText (MLText
uid 18675,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*719 (SaComponent
uid 18829,0
optionalChildren [
*720 (CptPort
uid 18777,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,113625,113750,114375"
)
tg (CPTG
uid 18779,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18780,0
va (VaSet
)
xt "108700,113500,112000,114500"
st "data_pio"
ju 2
blo "112000,114300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_pio"
t "std_logic"
eolc "-- DATA_R0_P___FCCLK_N"
preAdd 0
posAdd 0
o 11
suid 16,0
)
)
)
*721 (CptPort
uid 18781,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,114625,113750,115375"
)
tg (CPTG
uid 18783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18784,0
va (VaSet
)
xt "108700,114500,112000,115500"
st "data_nio"
ju 2
blo "112000,115300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_nio"
t "std_logic"
eolc "-- DATA_R0_N___FCCLK_P"
preAdd 0
posAdd 0
o 10
suid 17,0
)
)
)
*722 (CptPort
uid 18785,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,116625,113750,117375"
)
tg (CPTG
uid 18787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18788,0
va (VaSet
)
xt "108700,116500,112000,117500"
st "xoff_pio"
ju 2
blo "112000,117300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "xoff_pio"
t "std_logic"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 13
suid 18,0
)
)
)
*723 (CptPort
uid 18789,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,117625,113750,118375"
)
tg (CPTG
uid 18791,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18792,0
va (VaSet
)
xt "108700,117500,112000,118500"
st "xoff_nio"
ju 2
blo "112000,118300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "xoff_nio"
t "std_logic"
eolc "-- XOFF_R0_N"
preAdd 0
posAdd 0
o 12
suid 19,0
)
)
)
*724 (CptPort
uid 18793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,116625,100000,117375"
)
tg (CPTG
uid 18795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18796,0
va (VaSet
)
xt "101000,116500,106400,117500"
st "highz_data_i"
blo "101000,117300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "highz_data_i"
t "std_logic"
o 4
suid 21,0
)
)
)
*725 (CptPort
uid 18797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,121625,100000,122375"
)
tg (CPTG
uid 18799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18800,0
va (VaSet
)
xt "101000,121500,106400,122500"
st "highz_xoff_i"
blo "101000,122300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "highz_xoff_i"
t "std_logic"
o 5
suid 22,0
)
)
)
*726 (CptPort
uid 18801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,111625,100000,112375"
)
tg (CPTG
uid 18803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18804,0
va (VaSet
)
xt "101000,111500,107500,112500"
st "singlechip_sel_i"
blo "101000,112300"
)
)
thePort (LogicalPort
decl (Decl
n "singlechip_sel_i"
t "std_logic"
o 6
suid 23,0
)
)
)
*727 (CptPort
uid 18805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,113625,100000,114375"
)
tg (CPTG
uid 18807,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18808,0
va (VaSet
)
xt "101000,113500,104600,114500"
st "data_tx_i"
blo "101000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "data_tx_i"
t "std_logic"
o 1
suid 24,0
)
)
)
*728 (CptPort
uid 18809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18810,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,114625,100000,115375"
)
tg (CPTG
uid 18811,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18812,0
va (VaSet
)
xt "101000,114500,104900,115500"
st "data_rx_o"
blo "101000,115300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_rx_o"
t "std_logic"
o 8
suid 25,0
)
)
)
*729 (CptPort
uid 18813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18814,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,119625,100000,120375"
)
tg (CPTG
uid 18815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18816,0
va (VaSet
)
xt "101000,119500,104900,120500"
st "xoff_rx_o"
blo "101000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff_rx_o"
t "std_logic"
o 9
suid 26,0
)
)
)
*730 (CptPort
uid 18817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,118625,100000,119375"
)
tg (CPTG
uid 18819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18820,0
va (VaSet
)
xt "101000,118500,104600,119500"
st "xoff_tx_i"
blo "101000,119300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff_tx_i"
t "std_logic"
o 7
suid 27,0
)
)
)
*731 (CptPort
uid 18821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,120625,100000,121375"
)
tg (CPTG
uid 18823,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18824,0
va (VaSet
)
xt "101000,120500,105300,121500"
st "dir_xoff_i"
blo "101000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "dir_xoff_i"
t "std_logic"
o 3
suid 28,0
)
)
)
*732 (CptPort
uid 18825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,115625,100000,116375"
)
tg (CPTG
uid 18827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18828,0
va (VaSet
)
xt "101000,115500,105300,116500"
st "dir_data_i"
blo "101000,116300"
)
)
thePort (LogicalPort
decl (Decl
n "dir_data_i"
t "std_logic"
o 2
suid 29,0
)
)
)
]
shape (Rectangle
uid 18830,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,111000,113000,123000"
)
oxt "15000,15000,28000,27000"
ttg (MlTextGroup
uid 18831,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*733 (Text
uid 18832,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,120000,113050,121000"
st "abc130_driver"
blo "106850,120800"
tm "BdLibraryNameMgr"
)
*734 (Text
uid 18833,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,121000,109850,122000"
st "mux_io"
blo "106850,121800"
tm "CptNameMgr"
)
*735 (Text
uid 18834,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,122000,110450,123000"
st "Umuxio1"
blo "106850,122800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18835,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18836,0
text (MLText
uid 18837,0
va (VaSet
font "clean,8,0"
)
xt "100000,108600,116000,111000"
st "SCDATA_INV = 1    ( integer )  
SCXOFF_INV = 0    ( integer )  
DATAONLY   = 0    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SCDATA_INV"
type "integer"
value "1"
)
(GiElement
name "SCXOFF_INV"
type "integer"
value "0"
)
(GiElement
name "DATAONLY"
type "integer"
value "0"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*736 (SaComponent
uid 18975,0
optionalChildren [
*737 (CptPort
uid 18923,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,129625,113750,130375"
)
tg (CPTG
uid 18925,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18926,0
va (VaSet
)
xt "108700,129500,112000,130500"
st "data_pio"
ju 2
blo "112000,130300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_pio"
t "std_logic"
eolc "-- DATA_R0_P___FCCLK_N"
preAdd 0
posAdd 0
o 11
suid 16,0
)
)
)
*738 (CptPort
uid 18927,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,130625,113750,131375"
)
tg (CPTG
uid 18929,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18930,0
va (VaSet
)
xt "108700,130500,112000,131500"
st "data_nio"
ju 2
blo "112000,131300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_nio"
t "std_logic"
eolc "-- DATA_R0_N___FCCLK_P"
preAdd 0
posAdd 0
o 10
suid 17,0
)
)
)
*739 (CptPort
uid 18931,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,132625,113750,133375"
)
tg (CPTG
uid 18933,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18934,0
va (VaSet
)
xt "108700,132500,112000,133500"
st "xoff_pio"
ju 2
blo "112000,133300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "xoff_pio"
t "std_logic"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 13
suid 18,0
)
)
)
*740 (CptPort
uid 18935,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,133625,113750,134375"
)
tg (CPTG
uid 18937,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18938,0
va (VaSet
)
xt "108700,133500,112000,134500"
st "xoff_nio"
ju 2
blo "112000,134300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "xoff_nio"
t "std_logic"
eolc "-- XOFF_R0_N"
preAdd 0
posAdd 0
o 12
suid 19,0
)
)
)
*741 (CptPort
uid 18939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,132625,100000,133375"
)
tg (CPTG
uid 18941,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18942,0
va (VaSet
)
xt "101000,132500,106400,133500"
st "highz_data_i"
blo "101000,133300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "highz_data_i"
t "std_logic"
o 4
suid 21,0
)
)
)
*742 (CptPort
uid 18943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,137625,100000,138375"
)
tg (CPTG
uid 18945,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18946,0
va (VaSet
)
xt "101000,137500,106400,138500"
st "highz_xoff_i"
blo "101000,138300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "highz_xoff_i"
t "std_logic"
o 5
suid 22,0
)
)
)
*743 (CptPort
uid 18947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,127625,100000,128375"
)
tg (CPTG
uid 18949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18950,0
va (VaSet
)
xt "101000,127500,107500,128500"
st "singlechip_sel_i"
blo "101000,128300"
)
)
thePort (LogicalPort
decl (Decl
n "singlechip_sel_i"
t "std_logic"
o 6
suid 23,0
)
)
)
*744 (CptPort
uid 18951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,129625,100000,130375"
)
tg (CPTG
uid 18953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18954,0
va (VaSet
)
xt "101000,129500,104600,130500"
st "data_tx_i"
blo "101000,130300"
)
)
thePort (LogicalPort
decl (Decl
n "data_tx_i"
t "std_logic"
o 1
suid 24,0
)
)
)
*745 (CptPort
uid 18955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18956,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,130625,100000,131375"
)
tg (CPTG
uid 18957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18958,0
va (VaSet
)
xt "101000,130500,104900,131500"
st "data_rx_o"
blo "101000,131300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_rx_o"
t "std_logic"
o 8
suid 25,0
)
)
)
*746 (CptPort
uid 18959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18960,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,135625,100000,136375"
)
tg (CPTG
uid 18961,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18962,0
va (VaSet
)
xt "101000,135500,104900,136500"
st "xoff_rx_o"
blo "101000,136300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff_rx_o"
t "std_logic"
o 9
suid 26,0
)
)
)
*747 (CptPort
uid 18963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,134625,100000,135375"
)
tg (CPTG
uid 18965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18966,0
va (VaSet
)
xt "101000,134500,104600,135500"
st "xoff_tx_i"
blo "101000,135300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff_tx_i"
t "std_logic"
o 7
suid 27,0
)
)
)
*748 (CptPort
uid 18967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,136625,100000,137375"
)
tg (CPTG
uid 18969,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18970,0
va (VaSet
)
xt "101000,136500,105300,137500"
st "dir_xoff_i"
blo "101000,137300"
)
)
thePort (LogicalPort
decl (Decl
n "dir_xoff_i"
t "std_logic"
o 3
suid 28,0
)
)
)
*749 (CptPort
uid 18971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,131625,100000,132375"
)
tg (CPTG
uid 18973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18974,0
va (VaSet
)
xt "101000,131500,105300,132500"
st "dir_data_i"
blo "101000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "dir_data_i"
t "std_logic"
o 2
suid 29,0
)
)
)
]
shape (Rectangle
uid 18976,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,127000,113000,139000"
)
oxt "15000,15000,28000,27000"
ttg (MlTextGroup
uid 18977,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*750 (Text
uid 18978,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,136000,113050,137000"
st "abc130_driver"
blo "106850,136800"
tm "BdLibraryNameMgr"
)
*751 (Text
uid 18979,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,137000,109850,138000"
st "mux_io"
blo "106850,137800"
tm "CptNameMgr"
)
*752 (Text
uid 18980,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,138000,110450,139000"
st "Umuxio2"
blo "106850,138800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18981,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18982,0
text (MLText
uid 18983,0
va (VaSet
font "clean,8,0"
)
xt "100000,124600,116000,127000"
st "SCDATA_INV = 1    ( integer )  
SCXOFF_INV = 0    ( integer )  
DATAONLY   = 0    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SCDATA_INV"
type "integer"
value "1"
)
(GiElement
name "SCXOFF_INV"
type "integer"
value "0"
)
(GiElement
name "DATAONLY"
type "integer"
value "0"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*753 (SaComponent
uid 19068,0
optionalChildren [
*754 (CptPort
uid 19016,0
ps "OnEdgeStrategy"
shape (Diamond
uid 19017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,146625,113750,147375"
)
tg (CPTG
uid 19018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19019,0
va (VaSet
)
xt "108700,146500,112000,147500"
st "data_pio"
ju 2
blo "112000,147300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_pio"
t "std_logic"
eolc "-- DATA_R0_P___FCCLK_N"
preAdd 0
posAdd 0
o 11
suid 16,0
)
)
)
*755 (CptPort
uid 19020,0
ps "OnEdgeStrategy"
shape (Diamond
uid 19021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,147625,113750,148375"
)
tg (CPTG
uid 19022,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19023,0
va (VaSet
)
xt "108700,147500,112000,148500"
st "data_nio"
ju 2
blo "112000,148300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_nio"
t "std_logic"
eolc "-- DATA_R0_N___FCCLK_P"
preAdd 0
posAdd 0
o 10
suid 17,0
)
)
)
*756 (CptPort
uid 19024,0
ps "OnEdgeStrategy"
shape (Diamond
uid 19025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,149625,113750,150375"
)
tg (CPTG
uid 19026,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19027,0
va (VaSet
)
xt "108700,149500,112000,150500"
st "xoff_pio"
ju 2
blo "112000,150300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "xoff_pio"
t "std_logic"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 13
suid 18,0
)
)
)
*757 (CptPort
uid 19028,0
ps "OnEdgeStrategy"
shape (Diamond
uid 19029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,150625,113750,151375"
)
tg (CPTG
uid 19030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19031,0
va (VaSet
)
xt "108700,150500,112000,151500"
st "xoff_nio"
ju 2
blo "112000,151300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "xoff_nio"
t "std_logic"
eolc "-- XOFF_R0_N"
preAdd 0
posAdd 0
o 12
suid 19,0
)
)
)
*758 (CptPort
uid 19032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,148625,100000,149375"
)
tg (CPTG
uid 19034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19035,0
va (VaSet
)
xt "101000,148500,106400,149500"
st "highz_data_i"
blo "101000,149300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "highz_data_i"
t "std_logic"
o 4
suid 21,0
)
)
)
*759 (CptPort
uid 19036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,153625,100000,154375"
)
tg (CPTG
uid 19038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19039,0
va (VaSet
)
xt "101000,153500,106400,154500"
st "highz_xoff_i"
blo "101000,154300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "highz_xoff_i"
t "std_logic"
o 5
suid 22,0
)
)
)
*760 (CptPort
uid 19040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,143625,100000,144375"
)
tg (CPTG
uid 19042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19043,0
va (VaSet
)
xt "101000,143500,107500,144500"
st "singlechip_sel_i"
blo "101000,144300"
)
)
thePort (LogicalPort
decl (Decl
n "singlechip_sel_i"
t "std_logic"
o 6
suid 23,0
)
)
)
*761 (CptPort
uid 19044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,145625,100000,146375"
)
tg (CPTG
uid 19046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19047,0
va (VaSet
)
xt "101000,145500,104600,146500"
st "data_tx_i"
blo "101000,146300"
)
)
thePort (LogicalPort
decl (Decl
n "data_tx_i"
t "std_logic"
o 1
suid 24,0
)
)
)
*762 (CptPort
uid 19048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19049,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,146625,100000,147375"
)
tg (CPTG
uid 19050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19051,0
va (VaSet
)
xt "101000,146500,104900,147500"
st "data_rx_o"
blo "101000,147300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_rx_o"
t "std_logic"
o 8
suid 25,0
)
)
)
*763 (CptPort
uid 19052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19053,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,151625,100000,152375"
)
tg (CPTG
uid 19054,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19055,0
va (VaSet
)
xt "101000,151500,104900,152500"
st "xoff_rx_o"
blo "101000,152300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff_rx_o"
t "std_logic"
o 9
suid 26,0
)
)
)
*764 (CptPort
uid 19056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,150625,100000,151375"
)
tg (CPTG
uid 19058,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19059,0
va (VaSet
)
xt "101000,150500,104600,151500"
st "xoff_tx_i"
blo "101000,151300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff_tx_i"
t "std_logic"
o 7
suid 27,0
)
)
)
*765 (CptPort
uid 19060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,152625,100000,153375"
)
tg (CPTG
uid 19062,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19063,0
va (VaSet
)
xt "101000,152500,105300,153500"
st "dir_xoff_i"
blo "101000,153300"
)
)
thePort (LogicalPort
decl (Decl
n "dir_xoff_i"
t "std_logic"
o 3
suid 28,0
)
)
)
*766 (CptPort
uid 19064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,147625,100000,148375"
)
tg (CPTG
uid 19066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19067,0
va (VaSet
)
xt "101000,147500,105300,148500"
st "dir_data_i"
blo "101000,148300"
)
)
thePort (LogicalPort
decl (Decl
n "dir_data_i"
t "std_logic"
o 2
suid 29,0
)
)
)
]
shape (Rectangle
uid 19069,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,143000,113000,155000"
)
oxt "15000,15000,28000,27000"
ttg (MlTextGroup
uid 19070,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*767 (Text
uid 19071,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,152000,113050,153000"
st "abc130_driver"
blo "106850,152800"
tm "BdLibraryNameMgr"
)
*768 (Text
uid 19072,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,153000,109850,154000"
st "mux_io"
blo "106850,153800"
tm "CptNameMgr"
)
*769 (Text
uid 19073,0
va (VaSet
font "helvetica,8,1"
)
xt "106850,154000,110450,155000"
st "Umuxio3"
blo "106850,154800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19074,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19075,0
text (MLText
uid 19076,0
va (VaSet
font "clean,8,0"
)
xt "100000,140600,116000,143000"
st "SCDATA_INV = 0    ( integer )  
SCXOFF_INV = 0    ( integer )  
DATAONLY   = 1    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SCDATA_INV"
type "integer"
value "0"
)
(GiElement
name "SCXOFF_INV"
type "integer"
value "0"
)
(GiElement
name "DATAONLY"
type "integer"
value "1"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*770 (Net
uid 19726,0
decl (Decl
n "clkn80"
t "std_logic"
o 125
suid 316,0
)
declText (MLText
uid 19727,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*771 (Net
uid 19736,0
decl (Decl
n "clkn40"
t "std_logic"
o 126
suid 318,0
)
declText (MLText
uid 19737,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*772 (SaComponent
uid 19754,0
optionalChildren [
*773 (CptPort
uid 19742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,60625,13750,61375"
)
tg (CPTG
uid 19744,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19745,0
va (VaSet
)
xt "11400,60500,12000,61500"
st "O"
ju 2
blo "12000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*774 (CptPort
uid 19746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,60625,8000,61375"
)
tg (CPTG
uid 19748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19749,0
va (VaSet
)
xt "9000,60500,9200,61500"
st "I"
blo "9000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*775 (CptPort
uid 19750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,61625,8000,62375"
)
tg (CPTG
uid 19752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19753,0
va (VaSet
)
xt "9000,61500,9800,62500"
st "IB"
blo "9000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 19755,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,60000,13000,63000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19756,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*776 (Text
uid 19757,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,61000,13050,62000"
st "unisim"
blo "10450,61800"
tm "BdLibraryNameMgr"
)
*777 (Text
uid 19758,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "10450,62000,13550,63000"
st "IBUFDS"
blo "10450,62800"
tm "CptNameMgr"
)
*778 (Text
uid 19759,0
va (VaSet
font "helvetica,8,1"
)
xt "10450,62000,12250,63000"
st "Uib5"
blo "10450,62800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19760,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19761,0
text (MLText
uid 19762,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "7000,54400,31000,60000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
DQS_BIAS         = \"FALSE\"        ( string  )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IBUF_LOW_PWR     = TRUE           ( boolean )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*779 (SaComponent
uid 19775,0
optionalChildren [
*780 (CptPort
uid 19763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,78625,15750,79375"
)
tg (CPTG
uid 19765,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19766,0
va (VaSet
)
xt "13400,78500,14000,79500"
st "O"
ju 2
blo "14000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*781 (CptPort
uid 19767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,78625,8000,79375"
)
tg (CPTG
uid 19769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19770,0
va (VaSet
)
xt "9000,78500,9200,79500"
st "I"
blo "9000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*782 (CptPort
uid 19771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,79625,8000,80375"
)
tg (CPTG
uid 19773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19774,0
va (VaSet
)
xt "9000,79500,9800,80500"
st "IB"
blo "9000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 19776,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,78000,15000,81000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19777,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*783 (Text
uid 19778,0
va (VaSet
font "helvetica,8,1"
)
xt "10150,78000,12750,79000"
st "unisim"
blo "10150,78800"
tm "BdLibraryNameMgr"
)
*784 (Text
uid 19779,0
va (VaSet
font "helvetica,8,1"
)
xt "10150,79000,13850,80000"
st "IBUFGDS"
blo "10150,79800"
tm "CptNameMgr"
)
*785 (Text
uid 19780,0
va (VaSet
font "helvetica,8,1"
)
xt "10150,80000,12450,81000"
st "Uibg5"
blo "10150,80800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19781,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19782,0
text (MLText
uid 19783,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "8000,74000,32000,78000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IBUF_LOW_PWR     = TRUE           ( boolean )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*786 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "-2000,146000,7250,146000"
pts [
"-2000,146000"
"7250,146000"
]
)
start &560
end &564
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
)
xt "0,145000,3700,146000"
st "ABCUP_I"
blo "0,145800"
tm "WireNameMgr"
)
)
on &1
)
*787 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "105750,72000,119000,72000"
pts [
"119000,72000"
"105750,72000"
]
)
start &2
end &197
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
)
xt "111000,71000,113900,72000"
st "BCO_N"
blo "111000,71800"
tm "WireNameMgr"
)
)
on &3
)
*788 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "105750,71000,119000,71000"
pts [
"119000,71000"
"105750,71000"
]
)
start &4
end &196
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "111000,70000,113900,71000"
st "BCO_P"
blo "111000,70800"
tm "WireNameMgr"
)
)
on &5
)
*789 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "113750,115000,119000,115000"
pts [
"113750,115000"
"119000,115000"
]
)
start &721
end &113
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
)
xt "115000,114000,118900,115000"
st "BDP10_N"
blo "115000,114800"
tm "WireNameMgr"
)
)
on &6
)
*790 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "113750,114000,119000,114000"
pts [
"113750,114000"
"119000,114000"
]
)
start &720
end &112
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
)
xt "115000,113000,118900,114000"
st "BDP10_P"
blo "115000,113800"
tm "WireNameMgr"
)
)
on &7
)
*791 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "113750,118000,119000,118000"
pts [
"113750,118000"
"119000,118000"
]
)
start &723
end &115
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
)
xt "115000,117000,118900,118000"
st "BDP11_N"
blo "115000,117800"
tm "WireNameMgr"
)
)
on &8
)
*792 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "113750,117000,119000,117000"
pts [
"113750,117000"
"119000,117000"
]
)
start &722
end &114
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
)
xt "115000,116000,118900,117000"
st "BDP11_P"
blo "115000,116800"
tm "WireNameMgr"
)
)
on &9
)
*793 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "113750,134000,119000,134000"
pts [
"113750,134000"
"119000,134000"
]
)
start &740
end &117
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
)
xt "115000,133000,118900,134000"
st "BDP12_N"
blo "115000,133800"
tm "WireNameMgr"
)
)
on &10
)
*794 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "113750,133000,119000,133000"
pts [
"113750,133000"
"119000,133000"
]
)
start &739
end &116
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
)
xt "115000,132000,118900,133000"
st "BDP12_P"
blo "115000,132800"
tm "WireNameMgr"
)
)
on &11
)
*795 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "113750,131000,119000,131000"
pts [
"113750,131000"
"119000,131000"
]
)
start &738
end &119
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
)
xt "115000,130000,118900,131000"
st "BDP13_N"
blo "115000,130800"
tm "WireNameMgr"
)
)
on &12
)
*796 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
)
xt "113750,130000,119000,130000"
pts [
"113750,130000"
"119000,130000"
]
)
start &737
end &118
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
)
xt "115000,129000,118900,130000"
st "BDP13_P"
blo "115000,129800"
tm "WireNameMgr"
)
)
on &13
)
*797 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
)
xt "113750,148000,119000,148000"
pts [
"113750,148000"
"119000,148000"
]
)
start &755
end &121
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
)
xt "115000,147000,118900,148000"
st "BDP14_N"
blo "115000,147800"
tm "WireNameMgr"
)
)
on &14
)
*798 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "113750,147000,119000,147000"
pts [
"113750,147000"
"119000,147000"
]
)
start &754
end &120
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
)
xt "115000,146000,118900,147000"
st "BDP14_P"
blo "115000,146800"
tm "WireNameMgr"
)
)
on &15
)
*799 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "113750,151000,119000,151000"
pts [
"113750,151000"
"119000,151000"
]
)
start &757
end &123
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "115000,150000,118900,151000"
st "BDP15_N"
blo "115000,150800"
tm "WireNameMgr"
)
)
on &16
)
*800 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
)
xt "113750,150000,119000,150000"
pts [
"113750,150000"
"119000,150000"
]
)
start &756
end &122
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
)
xt "115000,149000,118900,150000"
st "BDP15_P"
blo "115000,149800"
tm "WireNameMgr"
)
)
on &17
)
*801 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "113750,102000,119000,102000"
pts [
"113750,102000"
"119000,102000"
]
)
start &703
end &109
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
)
xt "115000,101000,118400,102000"
st "BDP8_N"
blo "115000,101800"
tm "WireNameMgr"
)
)
on &18
)
*802 (Wire
uid 393,0
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "113750,101000,119000,101000"
pts [
"113750,101000"
"119000,101000"
]
)
start &702
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 398,0
va (VaSet
)
xt "115000,100000,118400,101000"
st "BDP8_P"
blo "115000,100800"
tm "WireNameMgr"
)
)
on &19
)
*803 (Wire
uid 407,0
shape (OrthoPolyLine
uid 408,0
va (VaSet
vasetType 3
)
xt "113750,99000,119000,99000"
pts [
"113750,99000"
"119000,99000"
]
)
start &701
end &111
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 412,0
va (VaSet
)
xt "115000,98000,118400,99000"
st "BDP9_N"
blo "115000,98800"
tm "WireNameMgr"
)
)
on &20
)
*804 (Wire
uid 421,0
shape (OrthoPolyLine
uid 422,0
va (VaSet
vasetType 3
)
xt "113750,98000,119000,98000"
pts [
"113750,98000"
"119000,98000"
]
)
start &700
end &110
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 426,0
va (VaSet
)
xt "115000,97000,118400,98000"
st "BDP9_P"
blo "115000,97800"
tm "WireNameMgr"
)
)
on &21
)
*805 (Wire
uid 435,0
shape (OrthoPolyLine
uid 436,0
va (VaSet
vasetType 3
)
xt "105750,75000,119000,75000"
pts [
"119000,75000"
"105750,75000"
]
)
start &22
end &204
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "111000,74000,113900,75000"
st "DRC_N"
blo "111000,74800"
tm "WireNameMgr"
)
)
on &23
)
*806 (Wire
uid 449,0
shape (OrthoPolyLine
uid 450,0
va (VaSet
vasetType 3
)
xt "105750,74000,119000,74000"
pts [
"119000,74000"
"105750,74000"
]
)
start &24
end &203
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 454,0
va (VaSet
)
xt "111000,73000,113900,74000"
st "DRC_P"
blo "111000,73800"
tm "WireNameMgr"
)
)
on &25
)
*807 (Wire
uid 463,0
shape (OrthoPolyLine
uid 464,0
va (VaSet
vasetType 3
)
xt "-2000,62000,7250,62000"
pts [
"-2000,62000"
"3000,62000"
"7250,62000"
]
)
start &26
end &775
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 468,0
va (VaSet
)
xt "-1000,61000,4900,62000"
st "HSIO_BCO_N"
blo "-1000,61800"
tm "WireNameMgr"
)
)
on &27
)
*808 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
)
xt "-2000,61000,7250,61000"
pts [
"-2000,61000"
"3000,61000"
"7250,61000"
]
)
start &28
end &774
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 482,0
va (VaSet
)
xt "-1000,60000,4900,61000"
st "HSIO_BCO_P"
blo "-1000,60800"
tm "WireNameMgr"
)
)
on &29
)
*809 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "-2000,91000,7250,91000"
pts [
"7250,91000"
"-2000,91000"
]
)
start &169
end &160
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 496,0
va (VaSet
)
xt "-1000,90000,5600,91000"
st "HSIO_DXIN0_N"
blo "-1000,90800"
tm "WireNameMgr"
)
)
on &30
)
*810 (Wire
uid 505,0
shape (OrthoPolyLine
uid 506,0
va (VaSet
vasetType 3
)
xt "-2000,90000,7250,90000"
pts [
"7250,90000"
"-2000,90000"
]
)
start &168
end &159
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
)
xt "-1000,89000,5600,90000"
st "HSIO_DXIN0_P"
blo "-1000,89800"
tm "WireNameMgr"
)
)
on &31
)
*811 (Wire
uid 519,0
shape (OrthoPolyLine
uid 520,0
va (VaSet
vasetType 3
)
xt "-2000,98000,7250,98000"
pts [
"7250,98000"
"-2000,98000"
]
)
start &176
end &162
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 524,0
va (VaSet
)
xt "-1000,97000,5600,98000"
st "HSIO_DXIN1_N"
blo "-1000,97800"
tm "WireNameMgr"
)
)
on &32
)
*812 (Wire
uid 533,0
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
)
xt "-2000,97000,7250,97000"
pts [
"7250,97000"
"-2000,97000"
]
)
start &175
end &161
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 538,0
va (VaSet
)
xt "-1000,96000,5600,97000"
st "HSIO_DXIN1_P"
blo "-1000,96800"
tm "WireNameMgr"
)
)
on &33
)
*813 (Wire
uid 547,0
shape (OrthoPolyLine
uid 548,0
va (VaSet
vasetType 3
)
xt "-2000,105000,7250,105000"
pts [
"7250,105000"
"-2000,105000"
]
)
start &183
end &164
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 552,0
va (VaSet
)
xt "-1000,104000,5600,105000"
st "HSIO_DXIN2_N"
blo "-1000,104800"
tm "WireNameMgr"
)
)
on &34
)
*814 (Wire
uid 561,0
shape (OrthoPolyLine
uid 562,0
va (VaSet
vasetType 3
)
xt "-2000,104000,7250,104000"
pts [
"7250,104000"
"-2000,104000"
]
)
start &182
end &163
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 566,0
va (VaSet
)
xt "-1000,103000,5600,104000"
st "HSIO_DXIN2_P"
blo "-1000,103800"
tm "WireNameMgr"
)
)
on &35
)
*815 (Wire
uid 575,0
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
)
xt "-2000,112000,7250,112000"
pts [
"7250,112000"
"-2000,112000"
]
)
start &190
end &166
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
)
xt "-1000,111000,5600,112000"
st "HSIO_DXIN3_N"
blo "-1000,111800"
tm "WireNameMgr"
)
)
on &36
)
*816 (Wire
uid 589,0
shape (OrthoPolyLine
uid 590,0
va (VaSet
vasetType 3
)
xt "-2000,111000,7250,111000"
pts [
"7250,111000"
"-2000,111000"
]
)
start &189
end &165
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 594,0
va (VaSet
)
xt "-1000,110000,5600,111000"
st "HSIO_DXIN3_P"
blo "-1000,110800"
tm "WireNameMgr"
)
)
on &37
)
*817 (Wire
uid 603,0
shape (OrthoPolyLine
uid 604,0
va (VaSet
vasetType 3
)
xt "-2000,88000,7250,88000"
pts [
"-2000,88000"
"7250,88000"
]
)
start &38
end &104
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
va (VaSet
)
xt "-1000,87000,6400,88000"
st "HSIO_DXOUT0_N"
blo "-1000,87800"
tm "WireNameMgr"
)
)
on &39
)
*818 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "-2000,87000,7250,87000"
pts [
"-2000,87000"
"7250,87000"
]
)
start &40
end &103
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 622,0
va (VaSet
)
xt "-1000,86000,6400,87000"
st "HSIO_DXOUT0_P"
blo "-1000,86800"
tm "WireNameMgr"
)
)
on &41
)
*819 (Wire
uid 631,0
shape (OrthoPolyLine
uid 632,0
va (VaSet
vasetType 3
)
xt "-2000,95000,7250,95000"
pts [
"-2000,95000"
"7250,95000"
]
)
start &42
end &127
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 636,0
va (VaSet
)
xt "-1000,94000,6400,95000"
st "HSIO_DXOUT1_N"
blo "-1000,94800"
tm "WireNameMgr"
)
)
on &43
)
*820 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
)
xt "-2000,94000,7250,94000"
pts [
"-2000,94000"
"7250,94000"
]
)
start &44
end &126
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 650,0
va (VaSet
)
xt "-1000,93000,6400,94000"
st "HSIO_DXOUT1_P"
blo "-1000,93800"
tm "WireNameMgr"
)
)
on &45
)
*821 (Wire
uid 659,0
shape (OrthoPolyLine
uid 660,0
va (VaSet
vasetType 3
)
xt "-2000,102000,7250,102000"
pts [
"-2000,102000"
"7250,102000"
]
)
start &46
end &134
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 664,0
va (VaSet
)
xt "-1000,101000,6400,102000"
st "HSIO_DXOUT2_N"
blo "-1000,101800"
tm "WireNameMgr"
)
)
on &47
)
*822 (Wire
uid 673,0
shape (OrthoPolyLine
uid 674,0
va (VaSet
vasetType 3
)
xt "-2000,101000,7250,101000"
pts [
"-2000,101000"
"7250,101000"
]
)
start &48
end &133
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 678,0
va (VaSet
)
xt "-1000,100000,6400,101000"
st "HSIO_DXOUT2_P"
blo "-1000,100800"
tm "WireNameMgr"
)
)
on &49
)
*823 (Wire
uid 687,0
shape (OrthoPolyLine
uid 688,0
va (VaSet
vasetType 3
)
xt "-2000,109000,7250,109000"
pts [
"-2000,109000"
"7250,109000"
]
)
start &50
end &141
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 692,0
va (VaSet
)
xt "-1000,108000,6400,109000"
st "HSIO_DXOUT3_N"
blo "-1000,108800"
tm "WireNameMgr"
)
)
on &51
)
*824 (Wire
uid 701,0
shape (OrthoPolyLine
uid 702,0
va (VaSet
vasetType 3
)
xt "-2000,108000,7250,108000"
pts [
"-2000,108000"
"7250,108000"
]
)
start &52
end &140
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 706,0
va (VaSet
)
xt "-1000,107000,6400,108000"
st "HSIO_DXOUT3_P"
blo "-1000,107800"
tm "WireNameMgr"
)
)
on &53
)
*825 (Wire
uid 715,0
shape (OrthoPolyLine
uid 716,0
va (VaSet
vasetType 3
)
xt "-2000,77000,7250,77000"
pts [
"-2000,77000"
"7250,77000"
]
)
start &54
end &148
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 720,0
va (VaSet
)
xt "-1000,76000,6500,77000"
st "HSIO_L0_CMD_N"
blo "-1000,76800"
tm "WireNameMgr"
)
)
on &55
)
*826 (Wire
uid 729,0
shape (OrthoPolyLine
uid 730,0
va (VaSet
vasetType 3
)
xt "-2000,76000,7250,76000"
pts [
"-2000,76000"
"7250,76000"
]
)
start &56
end &147
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 734,0
va (VaSet
)
xt "-1000,75000,6500,76000"
st "HSIO_L0_CMD_P"
blo "-1000,75800"
tm "WireNameMgr"
)
)
on &57
)
*827 (Wire
uid 743,0
shape (OrthoPolyLine
uid 744,0
va (VaSet
vasetType 3
)
xt "-2000,80000,7250,80000"
pts [
"-2000,80000"
"7250,80000"
]
)
start &58
end &782
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 748,0
va (VaSet
)
xt "-1000,79000,3700,80000"
st "HSIO_R3_N"
blo "-1000,79800"
tm "WireNameMgr"
)
)
on &59
)
*828 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
)
xt "-2000,79000,7250,79000"
pts [
"-2000,79000"
"7250,79000"
]
)
start &60
end &781
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 762,0
va (VaSet
)
xt "-1000,78000,3700,79000"
st "HSIO_R3_P"
blo "-1000,78800"
tm "WireNameMgr"
)
)
on &61
)
*829 (Wire
uid 771,0
shape (OrthoPolyLine
uid 772,0
va (VaSet
vasetType 3
)
xt "-2000,83000,7250,83000"
pts [
"-2000,83000"
"7250,83000"
]
)
start &62
end &155
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 776,0
va (VaSet
)
xt "-1000,82000,4800,83000"
st "HSIO_SP0_N"
blo "-1000,82800"
tm "WireNameMgr"
)
)
on &63
)
*830 (Wire
uid 785,0
shape (OrthoPolyLine
uid 786,0
va (VaSet
vasetType 3
)
xt "-2000,82000,7250,82000"
pts [
"-2000,82000"
"7250,82000"
]
)
start &64
end &154
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 790,0
va (VaSet
)
xt "-1000,81000,4800,82000"
st "HSIO_SP0_P"
blo "-1000,81800"
tm "WireNameMgr"
)
)
on &65
)
*831 (Wire
uid 799,0
shape (OrthoPolyLine
uid 800,0
va (VaSet
vasetType 3
)
xt "-2000,158000,47250,158000"
pts [
"-2000,158000"
"23000,158000"
"47250,158000"
]
)
start &343
end &347
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 804,0
va (VaSet
)
xt "0,157000,3500,158000"
st "I2C_CLK"
blo "0,157800"
tm "WireNameMgr"
)
)
on &66
)
*832 (Wire
uid 813,0
shape (OrthoPolyLine
uid 814,0
va (VaSet
vasetType 3
)
xt "-2000,159000,47250,159000"
pts [
"-2000,159000"
"23000,159000"
"47250,159000"
]
)
start &344
end &346
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 818,0
va (VaSet
)
xt "0,158000,4000,159000"
st "I2C_DATA"
blo "0,158800"
tm "WireNameMgr"
)
)
on &67
)
*833 (Wire
uid 827,0
shape (OrthoPolyLine
uid 828,0
va (VaSet
vasetType 3
)
xt "105750,78000,119000,78000"
pts [
"119000,78000"
"105750,78000"
]
)
start &68
end &211
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 832,0
va (VaSet
)
xt "111000,77000,115500,78000"
st "L0_CMD_N"
blo "111000,77800"
tm "WireNameMgr"
)
)
on &69
)
*834 (Wire
uid 841,0
shape (OrthoPolyLine
uid 842,0
va (VaSet
vasetType 3
)
xt "105750,77000,119000,77000"
pts [
"119000,77000"
"105750,77000"
]
)
start &70
end &210
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 846,0
va (VaSet
)
xt "111000,76000,115500,77000"
st "L0_CMD_P"
blo "111000,76800"
tm "WireNameMgr"
)
)
on &71
)
*835 (Wire
uid 855,0
shape (OrthoPolyLine
uid 856,0
va (VaSet
vasetType 3
)
xt "105750,81000,119000,81000"
pts [
"119000,81000"
"105750,81000"
]
)
start &72
end &218
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 860,0
va (VaSet
)
xt "111000,80000,113200,81000"
st "R3_N"
blo "111000,80800"
tm "WireNameMgr"
)
)
on &73
)
*836 (Wire
uid 869,0
shape (OrthoPolyLine
uid 870,0
va (VaSet
vasetType 3
)
xt "105750,80000,119000,80000"
pts [
"119000,80000"
"105750,80000"
]
)
start &74
end &217
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 874,0
va (VaSet
)
xt "111000,79000,113200,80000"
st "R3_P"
blo "111000,79800"
tm "WireNameMgr"
)
)
on &75
)
*837 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
)
xt "73750,68000,119000,68000"
pts [
"119000,68000"
"96000,68000"
"73750,68000"
]
)
start &76
end &381
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 888,0
va (VaSet
)
xt "111000,67000,115600,68000"
st "REG_EN_A"
blo "111000,67800"
tm "WireNameMgr"
)
)
on &77
)
*838 (Wire
uid 897,0
shape (OrthoPolyLine
uid 898,0
va (VaSet
vasetType 3
)
xt "73750,67000,119000,67000"
pts [
"119000,67000"
"96000,67000"
"73750,67000"
]
)
start &78
end &382
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 902,0
va (VaSet
)
xt "111000,66000,115600,67000"
st "REG_EN_D"
blo "111000,66800"
tm "WireNameMgr"
)
)
on &79
)
*839 (Wire
uid 1107,0
shape (OrthoPolyLine
uid 1108,0
va (VaSet
vasetType 3
)
xt "73750,66000,119000,66000"
pts [
"119000,66000"
"96000,66000"
"73750,66000"
]
)
start &223
end &383
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1112,0
va (VaSet
)
xt "111000,65000,118100,66000"
st "SHUNT_CTL_SW"
blo "111000,65800"
tm "WireNameMgr"
)
)
on &80
)
*840 (Wire
uid 1135,0
shape (OrthoPolyLine
uid 1136,0
va (VaSet
vasetType 3
)
xt "-2000,147000,7250,147000"
pts [
"-2000,147000"
"7250,147000"
]
)
start &561
end &563
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1140,0
va (VaSet
)
xt "0,146000,3500,147000"
st "SPARE1"
blo "0,146800"
tm "WireNameMgr"
)
)
on &81
)
*841 (Wire
uid 1149,0
shape (OrthoPolyLine
uid 1150,0
va (VaSet
vasetType 3
)
xt "-2000,152000,8000,152000"
pts [
"-2000,152000"
"8000,152000"
]
)
start &82
end &570
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1154,0
va (VaSet
)
xt "0,151000,3500,152000"
st "SPARE2"
blo "0,151800"
tm "WireNameMgr"
)
)
on &83
)
*842 (Wire
uid 1163,0
shape (OrthoPolyLine
uid 1164,0
va (VaSet
vasetType 3
)
xt "-2000,153000,8000,153000"
pts [
"-2000,153000"
"8000,153000"
]
)
start &84
end &581
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1168,0
va (VaSet
)
xt "0,152000,3500,153000"
st "SPARE3"
blo "0,152800"
tm "WireNameMgr"
)
)
on &85
)
*843 (Wire
uid 1177,0
shape (OrthoPolyLine
uid 1178,0
va (VaSet
vasetType 3
)
xt "-2000,154000,8000,154000"
pts [
"-2000,154000"
"8000,154000"
]
)
start &86
end &592
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1182,0
va (VaSet
)
xt "0,153000,3500,154000"
st "SPARE4"
blo "0,153800"
tm "WireNameMgr"
)
)
on &87
)
*844 (Wire
uid 1191,0
shape (OrthoPolyLine
uid 1192,0
va (VaSet
vasetType 3
)
xt "-2000,155000,8000,155000"
pts [
"-2000,155000"
"8000,155000"
]
)
start &88
end &603
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
va (VaSet
)
xt "0,154000,3500,155000"
st "SPARE5"
blo "0,154800"
tm "WireNameMgr"
)
)
on &89
)
*845 (Wire
uid 2418,0
shape (OrthoPolyLine
uid 2419,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13750,87000,24000,87000"
pts [
"13750,87000"
"24000,87000"
]
)
start &102
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2423,0
va (VaSet
)
xt "15000,86000,20900,87000"
st "hsio_dxout(0)"
blo "15000,86800"
tm "WireNameMgr"
)
)
on &227
)
*846 (Wire
uid 2426,0
shape (OrthoPolyLine
uid 2427,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13750,94000,24000,94000"
pts [
"13750,94000"
"24000,94000"
]
)
start &125
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2433,0
va (VaSet
)
xt "15000,93000,20900,94000"
st "hsio_dxout(1)"
blo "15000,93800"
tm "WireNameMgr"
)
)
on &227
)
*847 (Wire
uid 2434,0
shape (OrthoPolyLine
uid 2435,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13750,101000,24000,101000"
pts [
"13750,101000"
"24000,101000"
]
)
start &132
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2440,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2441,0
va (VaSet
)
xt "15000,100000,20900,101000"
st "hsio_dxout(2)"
blo "15000,100800"
tm "WireNameMgr"
)
)
on &227
)
*848 (Wire
uid 2442,0
shape (OrthoPolyLine
uid 2443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13750,108000,24000,108000"
pts [
"13750,108000"
"24000,108000"
]
)
start &139
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2449,0
va (VaSet
)
xt "15000,107000,20900,108000"
st "hsio_dxout(3)"
blo "15000,107800"
tm "WireNameMgr"
)
)
on &227
)
*849 (Wire
uid 2450,0
shape (OrthoPolyLine
uid 2451,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13750,90000,24000,90000"
pts [
"24000,90000"
"13750,90000"
]
)
end &170
ss 0
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2457,0
va (VaSet
)
xt "15000,89000,20400,90000"
st "hsio_dxin(0)"
blo "15000,89800"
tm "WireNameMgr"
)
)
on &228
)
*850 (Wire
uid 2460,0
shape (OrthoPolyLine
uid 2461,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13750,97000,24000,97000"
pts [
"24000,97000"
"13750,97000"
]
)
end &177
ss 0
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2467,0
va (VaSet
)
xt "15000,96000,20400,97000"
st "hsio_dxin(1)"
blo "15000,96800"
tm "WireNameMgr"
)
)
on &228
)
*851 (Wire
uid 2468,0
shape (OrthoPolyLine
uid 2469,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13750,104000,24000,104000"
pts [
"24000,104000"
"13750,104000"
]
)
end &184
ss 0
es 0
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2475,0
va (VaSet
)
xt "15000,103000,20400,104000"
st "hsio_dxin(2)"
blo "15000,103800"
tm "WireNameMgr"
)
)
on &228
)
*852 (Wire
uid 2476,0
shape (OrthoPolyLine
uid 2477,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13750,111000,24000,111000"
pts [
"24000,111000"
"13750,111000"
]
)
end &191
ss 0
es 0
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2483,0
va (VaSet
)
xt "15000,110000,20400,111000"
st "hsio_dxin(3)"
blo "15000,110800"
tm "WireNameMgr"
)
)
on &228
)
*853 (Wire
uid 2497,0
shape (OrthoPolyLine
uid 2498,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,108000,47250,108000"
pts [
"37000,108000"
"47250,108000"
]
)
end &355
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2504,0
va (VaSet
)
xt "38000,107000,42800,108000"
st "hsio_dxout"
blo "38000,107800"
tm "WireNameMgr"
)
)
on &227
)
*854 (Wire
uid 2505,0
shape (OrthoPolyLine
uid 2506,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,111000,47250,111000"
pts [
"47250,111000"
"37000,111000"
]
)
start &354
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2512,0
va (VaSet
)
xt "38000,110000,41800,111000"
st "hsio_dxin"
blo "38000,110800"
tm "WireNameMgr"
)
)
on &228
)
*855 (Wire
uid 2515,0
shape (OrthoPolyLine
uid 2516,0
va (VaSet
vasetType 3
)
xt "13750,61000,47250,79000"
pts [
"13750,61000"
"16000,61000"
"19000,79000"
"47250,79000"
]
)
start &773
end &348
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2520,0
va (VaSet
)
xt "28000,78000,33300,79000"
st "hsio_l1r3_in"
blo "28000,78800"
tm "WireNameMgr"
)
)
on &339
)
*856 (Wire
uid 2602,0
shape (OrthoPolyLine
uid 2603,0
va (VaSet
vasetType 3
)
xt "73750,71000,99250,71000"
pts [
"99250,71000"
"73750,71000"
]
)
start &198
end &369
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2607,0
va (VaSet
)
xt "76000,70000,77400,71000"
st "bco"
blo "76000,70800"
tm "WireNameMgr"
)
)
on &229
)
*857 (Wire
uid 2610,0
shape (OrthoPolyLine
uid 2611,0
va (VaSet
vasetType 3
)
xt "73750,74000,99250,74000"
pts [
"99250,74000"
"73750,74000"
]
)
start &205
end &375
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2617,0
va (VaSet
)
xt "76000,73000,77200,74000"
st "drc"
blo "76000,73800"
tm "WireNameMgr"
)
)
on &230
)
*858 (Wire
uid 2620,0
shape (OrthoPolyLine
uid 2621,0
va (VaSet
vasetType 3
)
xt "73750,77000,99250,77000"
pts [
"99250,77000"
"73750,77000"
]
)
start &212
end &370
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2627,0
va (VaSet
)
xt "76000,76000,78700,77000"
st "l0_cmd"
blo "76000,76800"
tm "WireNameMgr"
)
)
on &248
)
*859 (Wire
uid 2632,0
shape (OrthoPolyLine
uid 2633,0
va (VaSet
vasetType 3
)
xt "73750,80000,99250,80000"
pts [
"73750,80000"
"99250,80000"
]
)
start &379
end &219
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2637,0
va (VaSet
)
xt "76000,79000,76800,80000"
st "r3"
blo "76000,79800"
tm "WireNameMgr"
)
)
on &231
)
*860 (Wire
uid 3083,0
shape (OrthoPolyLine
uid 3084,0
va (VaSet
vasetType 3
)
xt "14750,76000,47250,76000"
pts [
"14750,76000"
"31000,76000"
"47250,76000"
]
)
start &146
end &359
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3090,0
va (VaSet
)
xt "18000,75000,24000,76000"
st "hsio_coml0_in"
blo "18000,75800"
tm "WireNameMgr"
)
)
on &395
)
*861 (Wire
uid 3103,0
shape (OrthoPolyLine
uid 3104,0
va (VaSet
vasetType 3
)
xt "14750,82000,47250,82000"
pts [
"14750,82000"
"31000,82000"
"47250,82000"
]
)
start &153
end &349
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3110,0
va (VaSet
)
xt "18000,81000,23800,82000"
st "hsio_spare_in"
blo "18000,81800"
tm "WireNameMgr"
)
)
on &341
)
*862 (Wire
uid 3609,0
shape (OrthoPolyLine
uid 3610,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,122000,47250,122000"
pts [
"37000,122000"
"47250,122000"
]
)
end &357
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3616,0
va (VaSet
)
xt "38000,121000,44100,122000"
st "hs_p1_spare_i"
blo "38000,121800"
tm "WireNameMgr"
)
)
on &393
)
*863 (Wire
uid 4895,0
shape (OrthoPolyLine
uid 4896,0
va (VaSet
vasetType 3
)
xt "88000,144000,99250,144000"
pts [
"88000,144000"
"99250,144000"
]
)
end &760
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4900,0
va (VaSet
)
xt "89000,143000,94800,144000"
st "singlechip_sel"
blo "89000,143800"
tm "WireNameMgr"
)
)
on &342
)
*864 (Wire
uid 4907,0
shape (OrthoPolyLine
uid 4908,0
va (VaSet
vasetType 3
)
xt "73750,96000,99250,96000"
pts [
"73750,96000"
"99250,96000"
]
)
start &384
end &710
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4912,0
va (VaSet
)
xt "89000,95000,94800,96000"
st "singlechip_sel"
blo "89000,95800"
tm "WireNameMgr"
)
)
on &342
)
*865 (Wire
uid 5295,0
shape (OrthoPolyLine
uid 5296,0
va (VaSet
vasetType 3
)
xt "69000,200000,73000,200000"
pts [
"69000,200000"
"73000,200000"
]
)
start &240
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5302,0
va (VaSet
)
xt "71000,199000,71800,200000"
st "HI"
blo "71000,199800"
tm "WireNameMgr"
)
)
on &237
)
*866 (Wire
uid 5305,0
shape (OrthoPolyLine
uid 5306,0
va (VaSet
vasetType 3
)
xt "69000,201000,73000,201000"
pts [
"69000,201000"
"73000,201000"
]
)
start &240
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5312,0
va (VaSet
)
xt "71000,200000,72100,201000"
st "LO"
blo "71000,200800"
tm "WireNameMgr"
)
)
on &239
)
*867 (Wire
uid 5597,0
shape (OrthoPolyLine
uid 5598,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,86000,85000,86000"
pts [
"85000,86000"
"73750,86000"
]
)
end &371
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5604,0
va (VaSet
)
xt "75000,85000,77900,86000"
st "data_rx"
blo "75000,85800"
tm "WireNameMgr"
)
)
on &244
)
*868 (Wire
uid 5607,0
shape (OrthoPolyLine
uid 5608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,85000,85000,85000"
pts [
"73750,85000"
"85000,85000"
]
)
start &372
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5614,0
va (VaSet
)
xt "75000,84000,77900,85000"
st "data_tx"
blo "75000,84800"
tm "WireNameMgr"
)
)
on &245
)
*869 (Wire
uid 5617,0
shape (OrthoPolyLine
uid 5618,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,88000,85000,88000"
pts [
"85000,88000"
"73750,88000"
]
)
end &385
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5624,0
va (VaSet
)
xt "75000,87000,77900,88000"
st "xoff_rx"
blo "75000,87800"
tm "WireNameMgr"
)
)
on &247
)
*870 (Wire
uid 5627,0
shape (OrthoPolyLine
uid 5628,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,87000,85000,87000"
pts [
"73750,87000"
"85000,87000"
]
)
start &386
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5634,0
va (VaSet
)
xt "75000,86000,77900,87000"
st "xoff_tx"
blo "75000,86800"
tm "WireNameMgr"
)
)
on &246
)
*871 (Wire
uid 5635,0
shape (OrthoPolyLine
uid 5636,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,99000,99250,99000"
pts [
"99250,99000"
"88000,99000"
]
)
start &704
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5642,0
va (VaSet
)
xt "89000,98000,93500,99000"
st "data_rx(0)"
blo "89000,98800"
tm "WireNameMgr"
)
)
on &244
)
*872 (Wire
uid 5643,0
shape (OrthoPolyLine
uid 5644,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,98000,99250,98000"
pts [
"88000,98000"
"99250,98000"
]
)
end &705
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5650,0
va (VaSet
)
xt "89000,97000,93500,98000"
st "data_tx(0)"
blo "89000,97800"
tm "WireNameMgr"
)
)
on &245
)
*873 (Wire
uid 5651,0
shape (OrthoPolyLine
uid 5652,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,104000,99250,104000"
pts [
"99250,104000"
"88000,104000"
]
)
start &711
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5658,0
va (VaSet
)
xt "89000,103000,93500,104000"
st "xoff_rx(0)"
blo "89000,103800"
tm "WireNameMgr"
)
)
on &247
)
*874 (Wire
uid 5659,0
shape (OrthoPolyLine
uid 5660,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,103000,99250,103000"
pts [
"88000,103000"
"99250,103000"
]
)
end &712
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5666,0
va (VaSet
)
xt "89000,102000,93500,103000"
st "xoff_tx(0)"
blo "89000,102800"
tm "WireNameMgr"
)
)
on &246
)
*875 (Wire
uid 5689,0
shape (OrthoPolyLine
uid 5690,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,114000,99250,114000"
pts [
"88000,114000"
"99250,114000"
]
)
end &727
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5696,0
va (VaSet
)
xt "89000,113000,93500,114000"
st "data_tx(1)"
blo "89000,113800"
tm "WireNameMgr"
)
)
on &245
)
*876 (Wire
uid 5697,0
shape (OrthoPolyLine
uid 5698,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,115000,99250,115000"
pts [
"99250,115000"
"88000,115000"
]
)
start &728
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5704,0
va (VaSet
)
xt "89000,114000,93500,115000"
st "data_rx(1)"
blo "89000,114800"
tm "WireNameMgr"
)
)
on &244
)
*877 (Wire
uid 5721,0
shape (OrthoPolyLine
uid 5722,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,120000,99250,120000"
pts [
"99250,120000"
"88000,120000"
]
)
start &729
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5728,0
va (VaSet
)
xt "89000,119000,93500,120000"
st "xoff_rx(1)"
blo "89000,119800"
tm "WireNameMgr"
)
)
on &247
)
*878 (Wire
uid 5729,0
shape (OrthoPolyLine
uid 5730,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,119000,99250,119000"
pts [
"88000,119000"
"99250,119000"
]
)
end &730
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5736,0
va (VaSet
)
xt "89000,118000,93500,119000"
st "xoff_tx(1)"
blo "89000,118800"
tm "WireNameMgr"
)
)
on &246
)
*879 (Wire
uid 5741,0
shape (OrthoPolyLine
uid 5742,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,136000,99250,136000"
pts [
"99250,136000"
"88000,136000"
]
)
start &746
es 0
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5748,0
va (VaSet
)
xt "89000,135000,93500,136000"
st "xoff_rx(2)"
blo "89000,135800"
tm "WireNameMgr"
)
)
on &247
)
*880 (Wire
uid 5749,0
shape (OrthoPolyLine
uid 5750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,135000,99250,135000"
pts [
"88000,135000"
"99250,135000"
]
)
end &747
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5756,0
va (VaSet
)
xt "89000,134000,93500,135000"
st "xoff_tx(2)"
blo "89000,134800"
tm "WireNameMgr"
)
)
on &246
)
*881 (Wire
uid 5757,0
shape (OrthoPolyLine
uid 5758,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,152000,99250,152000"
pts [
"99250,152000"
"88000,152000"
]
)
start &763
ss 0
es 0
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5764,0
va (VaSet
)
xt "89000,151000,93500,152000"
st "xoff_rx(3)"
blo "89000,151800"
tm "WireNameMgr"
)
)
on &247
)
*882 (Wire
uid 5765,0
shape (OrthoPolyLine
uid 5766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,151000,99250,151000"
pts [
"88000,151000"
"99250,151000"
]
)
end &764
es 0
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5772,0
va (VaSet
)
xt "89000,150000,93500,151000"
st "xoff_tx(3)"
blo "89000,150800"
tm "WireNameMgr"
)
)
on &246
)
*883 (Wire
uid 5773,0
shape (OrthoPolyLine
uid 5774,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,130000,99250,130000"
pts [
"88000,130000"
"99250,130000"
]
)
end &744
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5780,0
va (VaSet
)
xt "89000,129000,93500,130000"
st "data_tx(2)"
blo "89000,129800"
tm "WireNameMgr"
)
)
on &245
)
*884 (Wire
uid 5781,0
shape (OrthoPolyLine
uid 5782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,131000,99250,131000"
pts [
"99250,131000"
"88000,131000"
]
)
start &745
ss 0
es 0
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5788,0
va (VaSet
)
xt "89000,130000,93500,131000"
st "data_rx(2)"
blo "89000,130800"
tm "WireNameMgr"
)
)
on &244
)
*885 (Wire
uid 5845,0
shape (OrthoPolyLine
uid 5846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,100000,99250,100000"
pts [
"88000,100000"
"99250,100000"
]
)
end &706
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5852,0
va (VaSet
)
xt "89000,99000,93700,100000"
st "dir_data(0)"
blo "89000,99800"
tm "WireNameMgr"
)
)
on &249
)
*886 (Wire
uid 5861,0
shape (OrthoPolyLine
uid 5862,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,116000,99250,116000"
pts [
"88000,116000"
"99250,116000"
]
)
end &732
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5868,0
va (VaSet
)
xt "89000,115000,93700,116000"
st "dir_data(1)"
blo "89000,115800"
tm "WireNameMgr"
)
)
on &249
)
*887 (Wire
uid 7283,0
shape (OrthoPolyLine
uid 7284,0
va (VaSet
vasetType 3
)
xt "73750,181000,119000,181000"
pts [
"119000,181000"
"73750,181000"
]
)
start &318
end &360
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7288,0
va (VaSet
)
xt "76000,180000,79000,181000"
st "ABCUP"
blo "76000,180800"
tm "WireNameMgr"
)
)
on &320
)
*888 (Wire
uid 7289,0
shape (OrthoPolyLine
uid 7290,0
va (VaSet
vasetType 3
)
xt "108000,173000,119000,173000"
pts [
"119000,173000"
"108000,173000"
]
)
start &317
end &297
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7292,0
va (VaSet
)
xt "110000,172000,112900,173000"
st "ADDR0"
blo "110000,172800"
tm "WireNameMgr"
)
)
on &321
)
*889 (Wire
uid 7293,0
shape (OrthoPolyLine
uid 7294,0
va (VaSet
vasetType 3
)
xt "108000,174000,119000,174000"
pts [
"119000,174000"
"108000,174000"
]
)
start &316
end &286
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7296,0
va (VaSet
)
xt "110000,173000,112900,174000"
st "ADDR1"
blo "110000,173800"
tm "WireNameMgr"
)
)
on &322
)
*890 (Wire
uid 7297,0
shape (OrthoPolyLine
uid 7298,0
va (VaSet
vasetType 3
)
xt "108000,175000,119000,175000"
pts [
"119000,175000"
"108000,175000"
]
)
start &315
end &275
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7300,0
va (VaSet
)
xt "110000,174000,112900,175000"
st "ADDR2"
blo "110000,174800"
tm "WireNameMgr"
)
)
on &323
)
*891 (Wire
uid 7301,0
shape (OrthoPolyLine
uid 7302,0
va (VaSet
vasetType 3
)
xt "108000,176000,119000,176000"
pts [
"119000,176000"
"108000,176000"
]
)
start &314
end &264
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7304,0
va (VaSet
)
xt "110000,175000,112900,176000"
st "ADDR3"
blo "110000,175800"
tm "WireNameMgr"
)
)
on &324
)
*892 (Wire
uid 7305,0
shape (OrthoPolyLine
uid 7306,0
va (VaSet
vasetType 3
)
xt "108000,177000,119000,177000"
pts [
"119000,177000"
"108000,177000"
]
)
start &313
end &253
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7308,0
va (VaSet
)
xt "110000,176000,112900,177000"
st "ADDR4"
blo "110000,176800"
tm "WireNameMgr"
)
)
on &325
)
*893 (Wire
uid 7309,0
shape (OrthoPolyLine
uid 7310,0
va (VaSet
vasetType 3
)
xt "73750,180000,119000,180000"
pts [
"119000,180000"
"73750,180000"
]
)
start &312
end &361
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7314,0
va (VaSet
)
xt "76000,179000,78200,180000"
st "RSTB"
blo "76000,179800"
tm "WireNameMgr"
)
)
on &326
)
*894 (Wire
uid 7315,0
shape (OrthoPolyLine
uid 7316,0
va (VaSet
vasetType 3
)
xt "73750,187000,119000,187000"
pts [
"119000,187000"
"73750,187000"
]
)
start &311
end &362
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7320,0
va (VaSet
)
xt "76000,186000,82900,187000"
st "SCAN_ENABLE"
blo "76000,186800"
tm "WireNameMgr"
)
)
on &327
)
*895 (Wire
uid 7321,0
shape (OrthoPolyLine
uid 7322,0
va (VaSet
vasetType 3
)
xt "73750,184000,119000,184000"
pts [
"119000,184000"
"73750,184000"
]
)
start &310
end &363
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7326,0
va (VaSet
)
xt "76000,183000,79100,184000"
st "SDI_BC"
blo "76000,183800"
tm "WireNameMgr"
)
)
on &328
)
*896 (Wire
uid 7327,0
shape (OrthoPolyLine
uid 7328,0
va (VaSet
vasetType 3
)
xt "73750,186000,119000,186000"
pts [
"119000,186000"
"73750,186000"
]
)
start &309
end &364
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7332,0
va (VaSet
)
xt "76000,185000,79600,186000"
st "SDI_CLK"
blo "76000,185800"
tm "WireNameMgr"
)
)
on &329
)
*897 (Wire
uid 7333,0
shape (OrthoPolyLine
uid 7334,0
va (VaSet
vasetType 3
)
xt "73750,183000,119000,183000"
pts [
"73750,183000"
"119000,183000"
]
)
start &365
end &307
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7338,0
va (VaSet
)
xt "76000,182000,79500,183000"
st "SDO_BC"
blo "76000,182800"
tm "WireNameMgr"
)
)
on &330
)
*898 (Wire
uid 7339,0
shape (OrthoPolyLine
uid 7340,0
va (VaSet
vasetType 3
)
xt "73750,185000,119000,185000"
pts [
"73750,185000"
"119000,185000"
]
)
start &366
end &306
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7344,0
va (VaSet
)
xt "76000,184000,80000,185000"
st "SDO_CLK"
blo "76000,184800"
tm "WireNameMgr"
)
)
on &331
)
*899 (Wire
uid 7345,0
shape (OrthoPolyLine
uid 7346,0
va (VaSet
vasetType 3
)
xt "73750,189000,119000,189000"
pts [
"73750,189000"
"119000,189000"
]
)
start &367
end &305
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7350,0
va (VaSet
)
xt "76000,188000,79600,189000"
st "SWITCH1"
blo "76000,188800"
tm "WireNameMgr"
)
)
on &332
)
*900 (Wire
uid 7351,0
shape (OrthoPolyLine
uid 7352,0
va (VaSet
vasetType 3
)
xt "73750,172000,119000,172000"
pts [
"119000,172000"
"73750,172000"
]
)
start &308
end &356
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7356,0
va (VaSet
)
xt "110000,171000,112300,172000"
st "TERM"
blo "110000,171800"
tm "WireNameMgr"
)
)
on &333
)
*901 (Wire
uid 7357,0
shape (OrthoPolyLine
uid 7358,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,176000,83000,176000"
pts [
"73750,176000"
"83000,176000"
]
)
start &350
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7364,0
va (VaSet
)
xt "76000,175000,79000,176000"
st "sc_addr"
blo "76000,175800"
tm "WireNameMgr"
)
)
on &334
)
*902 (Wire
uid 7365,0
shape (OrthoPolyLine
uid 7366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,173000,103000,173000"
pts [
"96000,173000"
"103000,173000"
]
)
end &295
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7370,0
va (VaSet
)
xt "97000,172000,101600,173000"
st "sc_addr(0)"
blo "97000,172800"
tm "WireNameMgr"
)
)
on &334
)
*903 (Wire
uid 7371,0
shape (OrthoPolyLine
uid 7372,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,174000,103000,174000"
pts [
"96000,174000"
"103000,174000"
]
)
end &284
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7376,0
va (VaSet
)
xt "97000,173000,101600,174000"
st "sc_addr(1)"
blo "97000,173800"
tm "WireNameMgr"
)
)
on &334
)
*904 (Wire
uid 7377,0
shape (OrthoPolyLine
uid 7378,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,175000,103000,175000"
pts [
"96000,175000"
"103000,175000"
]
)
end &273
es 0
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7382,0
va (VaSet
)
xt "97000,174000,101600,175000"
st "sc_addr(2)"
blo "97000,174800"
tm "WireNameMgr"
)
)
on &334
)
*905 (Wire
uid 7383,0
shape (OrthoPolyLine
uid 7384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,176000,103000,176000"
pts [
"96000,176000"
"103000,176000"
]
)
end &262
es 0
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7388,0
va (VaSet
)
xt "97000,175000,101600,176000"
st "sc_addr(3)"
blo "97000,175800"
tm "WireNameMgr"
)
)
on &334
)
*906 (Wire
uid 7389,0
shape (OrthoPolyLine
uid 7390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,177000,103000,177000"
pts [
"96000,177000"
"103000,177000"
]
)
end &251
sat 16
eat 32
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7394,0
va (VaSet
)
xt "97000,176000,101600,177000"
st "sc_addr(4)"
blo "97000,176800"
tm "WireNameMgr"
)
)
on &334
)
*907 (Wire
uid 7911,0
shape (OrthoPolyLine
uid 7912,0
va (VaSet
vasetType 3
)
xt "40750,61000,47250,61000"
pts [
"40750,61000"
"47250,61000"
]
)
start &673
end &368
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7916,0
va (VaSet
)
xt "42000,60000,44000,61000"
st "clk40"
blo "42000,60800"
tm "WireNameMgr"
)
)
on &335
)
*908 (Wire
uid 7917,0
shape (OrthoPolyLine
uid 7918,0
va (VaSet
vasetType 3
)
xt "40750,67000,47250,67000"
pts [
"40750,67000"
"47250,67000"
]
)
start &675
end &351
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7922,0
va (VaSet
)
xt "42000,66000,44500,67000"
st "clk160"
blo "42000,66800"
tm "WireNameMgr"
)
)
on &336
)
*909 (Wire
uid 7923,0
shape (OrthoPolyLine
uid 7924,0
va (VaSet
vasetType 3
)
xt "40750,64000,47250,64000"
pts [
"40750,64000"
"47250,64000"
]
)
start &674
end &352
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7928,0
va (VaSet
)
xt "42000,63000,44000,64000"
st "clk80"
blo "42000,63800"
tm "WireNameMgr"
)
)
on &337
)
*910 (Wire
uid 7929,0
shape (OrthoPolyLine
uid 7930,0
va (VaSet
vasetType 3
)
xt "40750,72000,47250,72000"
pts [
"40750,72000"
"47250,72000"
]
)
start &678
end &353
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7934,0
va (VaSet
)
xt "42000,71000,43000,72000"
st "rst"
blo "42000,71800"
tm "WireNameMgr"
)
)
on &338
)
*911 (Wire
uid 8488,0
shape (OrthoPolyLine
uid 8489,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,153000,23000,153000"
pts [
"13000,153000"
"23000,153000"
]
)
start &583
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8495,0
va (VaSet
)
xt "13000,152000,20200,153000"
st "hs_p2_spare_i(1)"
blo "13000,152800"
tm "WireNameMgr"
)
)
on &394
)
*912 (Wire
uid 8496,0
shape (OrthoPolyLine
uid 8497,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,154000,23000,154000"
pts [
"13000,154000"
"23000,154000"
]
)
start &594
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8503,0
va (VaSet
)
xt "13000,153000,20200,154000"
st "hs_p2_spare_i(2)"
blo "13000,153800"
tm "WireNameMgr"
)
)
on &394
)
*913 (Wire
uid 8504,0
shape (OrthoPolyLine
uid 8505,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,155000,23000,155000"
pts [
"13000,155000"
"23000,155000"
]
)
start &605
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8511,0
va (VaSet
)
xt "13000,154000,20200,155000"
st "hs_p2_spare_i(3)"
blo "13000,154800"
tm "WireNameMgr"
)
)
on &394
)
*914 (Wire
uid 8512,0
shape (OrthoPolyLine
uid 8513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,152000,23000,152000"
pts [
"13000,152000"
"23000,152000"
]
)
start &572
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8519,0
va (VaSet
)
xt "13000,151000,20200,152000"
st "hs_p2_spare_i(0)"
blo "13000,151800"
tm "WireNameMgr"
)
)
on &394
)
*915 (Wire
uid 8967,0
shape (OrthoPolyLine
uid 8968,0
va (VaSet
vasetType 3
)
xt "13000,139000,23000,139000"
pts [
"13000,139000"
"23000,139000"
]
)
start &662
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8974,0
va (VaSet
)
xt "13000,138000,15700,139000"
st "rst_ext"
blo "13000,138800"
tm "WireNameMgr"
)
)
on &397
)
*916 (Wire
uid 8997,0
shape (OrthoPolyLine
uid 8998,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,152000,47250,152000"
pts [
"36000,152000"
"47250,152000"
]
)
end &358
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9004,0
va (VaSet
)
xt "37000,151000,43100,152000"
st "hs_p2_spare_i"
blo "37000,151800"
tm "WireNameMgr"
)
)
on &394
)
*917 (Wire
uid 12353,0
optionalChildren [
*918 (BdJunction
uid 16677,0
ps "OnConnectorStrategy"
shape (Circle
uid 16678,0
va (VaSet
vasetType 1
)
xt "24600,60600,25400,61400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 12354,0
va (VaSet
vasetType 3
)
xt "15750,61000,26250,79000"
pts [
"15750,79000"
"16000,79000"
"19000,61000"
"26250,61000"
]
)
start &780
end &671
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12358,0
va (VaSet
)
xt "19000,60000,24200,61000"
st "hsio_bco_in"
blo "19000,60800"
tm "WireNameMgr"
)
)
on &340
)
*919 (Wire
uid 13595,0
shape (OrthoPolyLine
uid 13596,0
va (VaSet
vasetType 3
)
xt "88000,128000,99250,128000"
pts [
"88000,128000"
"99250,128000"
]
)
end &743
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13602,0
va (VaSet
)
xt "89000,127000,94800,128000"
st "singlechip_sel"
blo "89000,127800"
tm "WireNameMgr"
)
)
on &342
)
*920 (Wire
uid 13778,0
shape (OrthoPolyLine
uid 13779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,148000,99250,148000"
pts [
"88000,148000"
"99250,148000"
]
)
end &766
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13785,0
va (VaSet
)
xt "89000,147000,93700,148000"
st "dir_data(3)"
blo "89000,147800"
tm "WireNameMgr"
)
)
on &249
)
*921 (Wire
uid 13786,0
shape (OrthoPolyLine
uid 13787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,146000,99250,146000"
pts [
"88000,146000"
"99250,146000"
]
)
end &761
es 0
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13793,0
va (VaSet
)
xt "89000,145000,93500,146000"
st "data_tx(3)"
blo "89000,145800"
tm "WireNameMgr"
)
)
on &245
)
*922 (Wire
uid 13794,0
shape (OrthoPolyLine
uid 13795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,147000,99250,147000"
pts [
"99250,147000"
"88000,147000"
]
)
start &762
ss 0
es 0
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13801,0
va (VaSet
)
xt "89000,146000,93500,147000"
st "data_rx(3)"
blo "89000,146800"
tm "WireNameMgr"
)
)
on &244
)
*923 (Wire
uid 14035,0
shape (OrthoPolyLine
uid 14036,0
va (VaSet
vasetType 3
)
xt "17750,146000,25000,146000"
pts [
"25000,146000"
"17750,146000"
]
)
end &565
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14040,0
va (VaSet
)
xt "19000,145000,22400,146000"
st "tmu_data"
blo "19000,145800"
tm "WireNameMgr"
)
)
on &399
)
*924 (Wire
uid 14411,0
shape (OrthoPolyLine
uid 14412,0
va (VaSet
vasetType 3
)
xt "88000,112000,99250,112000"
pts [
"88000,112000"
"99250,112000"
]
)
end &726
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14418,0
va (VaSet
)
xt "89000,111000,94800,112000"
st "singlechip_sel"
blo "89000,111800"
tm "WireNameMgr"
)
)
on &342
)
*925 (Wire
uid 15285,0
shape (OrthoPolyLine
uid 15286,0
va (VaSet
vasetType 3
)
xt "40750,73000,47000,73000"
pts [
"40750,73000"
"47000,73000"
]
)
start &677
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15290,0
va (VaSet
)
xt "42000,72000,45400,73000"
st "strobe40"
blo "42000,72800"
tm "WireNameMgr"
)
)
on &613
)
*926 (Wire
uid 15848,0
shape (OrthoPolyLine
uid 15849,0
va (VaSet
vasetType 3
)
xt "40750,68000,47250,68000"
pts [
"40750,68000"
"47250,68000"
]
)
start &676
end &387
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15855,0
va (VaSet
)
xt "42000,67000,45000,68000"
st "clkn160"
blo "42000,67800"
tm "WireNameMgr"
)
)
on &614
)
*927 (Wire
uid 16172,0
shape (OrthoPolyLine
uid 16173,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,124000,23000,124000"
pts [
"13000,124000"
"23000,124000"
]
)
start &419
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16179,0
va (VaSet
)
xt "13000,123000,20200,124000"
st "hs_p1_spare_i(1)"
blo "13000,123800"
tm "WireNameMgr"
)
)
on &393
)
*928 (Wire
uid 16276,0
shape (OrthoPolyLine
uid 16277,0
va (VaSet
vasetType 3
)
xt "-2000,128000,8000,128000"
pts [
"-2000,128000"
"8000,128000"
]
)
start &620
end &461
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16281,0
va (VaSet
)
xt "0,127000,3600,128000"
st "ADDR0_I"
blo "0,127800"
tm "WireNameMgr"
)
)
on &631
)
*929 (Wire
uid 16282,0
shape (OrthoPolyLine
uid 16283,0
va (VaSet
vasetType 3
)
xt "-2000,129000,8000,129000"
pts [
"-2000,129000"
"8000,129000"
]
)
start &621
end &472
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16287,0
va (VaSet
)
xt "0,128000,3600,129000"
st "ADDR1_I"
blo "0,128800"
tm "WireNameMgr"
)
)
on &632
)
*930 (Wire
uid 16288,0
shape (OrthoPolyLine
uid 16289,0
va (VaSet
vasetType 3
)
xt "-2000,130000,8000,130000"
pts [
"-2000,130000"
"8000,130000"
]
)
start &622
end &483
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16293,0
va (VaSet
)
xt "0,129000,3600,130000"
st "ADDR2_I"
blo "0,129800"
tm "WireNameMgr"
)
)
on &633
)
*931 (Wire
uid 16294,0
shape (OrthoPolyLine
uid 16295,0
va (VaSet
vasetType 3
)
xt "-2000,131000,8000,131000"
pts [
"-2000,131000"
"8000,131000"
]
)
start &623
end &494
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16299,0
va (VaSet
)
xt "0,130000,3600,131000"
st "ADDR3_I"
blo "0,130800"
tm "WireNameMgr"
)
)
on &634
)
*932 (Wire
uid 16300,0
shape (OrthoPolyLine
uid 16301,0
va (VaSet
vasetType 3
)
xt "-2000,132000,8000,132000"
pts [
"-2000,132000"
"8000,132000"
]
)
start &624
end &505
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16305,0
va (VaSet
)
xt "0,131000,3600,132000"
st "ADDR4_I"
blo "0,131800"
tm "WireNameMgr"
)
)
on &635
)
*933 (Wire
uid 16306,0
shape (OrthoPolyLine
uid 16307,0
va (VaSet
vasetType 3
)
xt "-2000,125000,8000,125000"
pts [
"-2000,125000"
"8000,125000"
]
)
start &617
end &428
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16311,0
va (VaSet
)
xt "0,124000,4800,125000"
st "REG_ENA_I"
blo "0,124800"
tm "WireNameMgr"
)
)
on &636
)
*934 (Wire
uid 16312,0
shape (OrthoPolyLine
uid 16313,0
va (VaSet
vasetType 3
)
xt "-2000,126000,8000,126000"
pts [
"-2000,126000"
"8000,126000"
]
)
start &618
end &439
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16317,0
va (VaSet
)
xt "0,125000,4800,126000"
st "REG_END_I"
blo "0,125800"
tm "WireNameMgr"
)
)
on &637
)
*935 (Wire
uid 16318,0
shape (OrthoPolyLine
uid 16319,0
va (VaSet
vasetType 3
)
xt "-2000,123000,8000,123000"
pts [
"-2000,123000"
"8000,123000"
]
)
start &615
end &406
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16323,0
va (VaSet
)
xt "0,122000,2900,123000"
st "RSTB_I"
blo "0,122800"
tm "WireNameMgr"
)
)
on &638
)
*936 (Wire
uid 16324,0
shape (OrthoPolyLine
uid 16325,0
va (VaSet
vasetType 3
)
xt "-2000,133000,8000,133000"
pts [
"-2000,133000"
"8000,133000"
]
)
start &625
end &516
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16329,0
va (VaSet
)
xt "0,132000,4800,133000"
st "SCAN_EN_I"
blo "0,132800"
tm "WireNameMgr"
)
)
on &639
)
*937 (Wire
uid 16330,0
shape (OrthoPolyLine
uid 16331,0
va (VaSet
vasetType 3
)
xt "-2000,134000,8000,134000"
pts [
"-2000,134000"
"8000,134000"
]
)
start &626
end &527
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16335,0
va (VaSet
)
xt "0,133000,3800,134000"
st "SDI_BC_I"
blo "0,133800"
tm "WireNameMgr"
)
)
on &640
)
*938 (Wire
uid 16336,0
shape (OrthoPolyLine
uid 16337,0
va (VaSet
vasetType 3
)
xt "-2000,136000,8000,136000"
pts [
"-2000,136000"
"8000,136000"
]
)
start &628
end &549
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16341,0
va (VaSet
)
xt "0,135000,4300,136000"
st "SDI_CLK_I"
blo "0,135800"
tm "WireNameMgr"
)
)
on &641
)
*939 (Wire
uid 16342,0
shape (OrthoPolyLine
uid 16343,0
va (VaSet
vasetType 3
)
xt "-2000,135000,8000,135000"
pts [
"8000,135000"
"-2000,135000"
]
)
start &538
end &627
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16347,0
va (VaSet
)
xt "0,134000,4600,135000"
st "SDO_BC_O"
blo "0,134800"
tm "WireNameMgr"
)
)
on &642
)
*940 (Wire
uid 16348,0
shape (OrthoPolyLine
uid 16349,0
va (VaSet
vasetType 3
)
xt "-2000,138000,8000,138000"
pts [
"8000,138000"
"-2000,138000"
]
)
start &648
end &629
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16353,0
va (VaSet
)
xt "0,137000,5100,138000"
st "SDO_CLK_O"
blo "0,137800"
tm "WireNameMgr"
)
)
on &643
)
*941 (Wire
uid 16354,0
shape (OrthoPolyLine
uid 16355,0
va (VaSet
vasetType 3
)
xt "-2000,124000,8000,124000"
pts [
"-2000,124000"
"8000,124000"
]
)
start &616
end &417
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16359,0
va (VaSet
)
xt "0,123000,7800,124000"
st "SHUNT_CTL_SW_I"
blo "0,123800"
tm "WireNameMgr"
)
)
on &644
)
*942 (Wire
uid 16360,0
shape (OrthoPolyLine
uid 16361,0
va (VaSet
vasetType 3
)
xt "-2000,139000,8000,139000"
pts [
"8000,139000"
"-2000,139000"
]
)
start &664
end &630
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16365,0
va (VaSet
)
xt "0,138000,2900,139000"
st "SW1_O"
blo "0,138800"
tm "WireNameMgr"
)
)
on &645
)
*943 (Wire
uid 16366,0
shape (OrthoPolyLine
uid 16367,0
va (VaSet
vasetType 3
)
xt "-2000,127000,8000,127000"
pts [
"-2000,127000"
"8000,127000"
]
)
start &619
end &450
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16371,0
va (VaSet
)
xt "0,126000,3000,127000"
st "TERM_I"
blo "0,126800"
tm "WireNameMgr"
)
)
on &646
)
*944 (Wire
uid 16460,0
shape (OrthoPolyLine
uid 16461,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,126000,23000,126000"
pts [
"13000,126000"
"23000,126000"
]
)
start &441
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16467,0
va (VaSet
)
xt "13000,125000,20200,126000"
st "hs_p1_spare_i(3)"
blo "13000,125800"
tm "WireNameMgr"
)
)
on &393
)
*945 (Wire
uid 16468,0
shape (OrthoPolyLine
uid 16469,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,131000,23000,131000"
pts [
"13000,131000"
"23000,131000"
]
)
start &496
sat 32
eat 16
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16475,0
va (VaSet
)
xt "13000,130000,20200,131000"
st "hs_p1_spare_i(8)"
blo "13000,130800"
tm "WireNameMgr"
)
)
on &393
)
*946 (Wire
uid 16476,0
shape (OrthoPolyLine
uid 16477,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,134000,23000,134000"
pts [
"13000,134000"
"23000,134000"
]
)
start &529
sat 32
eat 16
sty 1
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16483,0
va (VaSet
)
xt "13000,133000,20700,134000"
st "hs_p1_spare_i(11)"
blo "13000,133800"
tm "WireNameMgr"
)
)
on &393
)
*947 (Wire
uid 16484,0
shape (OrthoPolyLine
uid 16485,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,130000,23000,130000"
pts [
"13000,130000"
"23000,130000"
]
)
start &485
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16491,0
va (VaSet
)
xt "13000,129000,20200,130000"
st "hs_p1_spare_i(7)"
blo "13000,129800"
tm "WireNameMgr"
)
)
on &393
)
*948 (Wire
uid 16492,0
shape (OrthoPolyLine
uid 16493,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,132000,23000,132000"
pts [
"13000,132000"
"23000,132000"
]
)
start &507
sat 32
eat 16
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16499,0
va (VaSet
)
xt "13000,131000,20200,132000"
st "hs_p1_spare_i(9)"
blo "13000,131800"
tm "WireNameMgr"
)
)
on &393
)
*949 (Wire
uid 16500,0
shape (OrthoPolyLine
uid 16501,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,128000,23000,128000"
pts [
"13000,128000"
"23000,128000"
]
)
start &463
sat 32
eat 16
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16507,0
va (VaSet
)
xt "13000,127000,20200,128000"
st "hs_p1_spare_i(5)"
blo "13000,127800"
tm "WireNameMgr"
)
)
on &393
)
*950 (Wire
uid 16508,0
shape (OrthoPolyLine
uid 16509,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,135000,23000,135000"
pts [
"13000,135000"
"23000,135000"
]
)
start &540
sat 32
eat 16
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16515,0
va (VaSet
)
xt "13000,134000,20700,135000"
st "hs_p1_spare_i(12)"
blo "13000,134800"
tm "WireNameMgr"
)
)
on &393
)
*951 (Wire
uid 16516,0
shape (OrthoPolyLine
uid 16517,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,133000,23000,133000"
pts [
"13000,133000"
"23000,133000"
]
)
start &518
sat 32
eat 16
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16523,0
va (VaSet
)
xt "13000,132000,20700,133000"
st "hs_p1_spare_i(10)"
blo "13000,132800"
tm "WireNameMgr"
)
)
on &393
)
*952 (Wire
uid 16524,0
shape (OrthoPolyLine
uid 16525,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,127000,23000,127000"
pts [
"13000,127000"
"23000,127000"
]
)
start &452
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16531,0
va (VaSet
)
xt "13000,126000,20200,127000"
st "hs_p1_spare_i(4)"
blo "13000,126800"
tm "WireNameMgr"
)
)
on &393
)
*953 (Wire
uid 16532,0
shape (OrthoPolyLine
uid 16533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,129000,23000,129000"
pts [
"13000,129000"
"23000,129000"
]
)
start &474
sat 32
eat 16
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16539,0
va (VaSet
)
xt "13000,128000,20200,129000"
st "hs_p1_spare_i(6)"
blo "13000,128800"
tm "WireNameMgr"
)
)
on &393
)
*954 (Wire
uid 16540,0
shape (OrthoPolyLine
uid 16541,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,125000,23000,125000"
pts [
"13000,125000"
"23000,125000"
]
)
start &430
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16547,0
va (VaSet
)
xt "13000,124000,20200,125000"
st "hs_p1_spare_i(2)"
blo "13000,124800"
tm "WireNameMgr"
)
)
on &393
)
*955 (Wire
uid 16548,0
shape (OrthoPolyLine
uid 16549,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,136000,23000,136000"
pts [
"13000,136000"
"23000,136000"
]
)
start &551
sat 32
eat 16
sty 1
sl "(13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16555,0
va (VaSet
)
xt "13000,135000,20700,136000"
st "hs_p1_spare_i(13)"
blo "13000,135800"
tm "WireNameMgr"
)
)
on &393
)
*956 (Wire
uid 16564,0
shape (OrthoPolyLine
uid 16565,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,123000,23000,123000"
pts [
"13000,123000"
"23000,123000"
]
)
start &408
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16571,0
va (VaSet
)
xt "13000,122000,20200,123000"
st "hs_p1_spare_i(0)"
blo "13000,122800"
tm "WireNameMgr"
)
)
on &393
)
*957 (Wire
uid 16606,0
shape (OrthoPolyLine
uid 16607,0
va (VaSet
vasetType 3
)
xt "13000,138000,23000,138000"
pts [
"13000,138000"
"23000,138000"
]
)
start &650
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16611,0
va (VaSet
)
xt "13000,137000,19900,138000"
st "tmu_coml0_swap"
blo "13000,137800"
tm "WireNameMgr"
)
)
on &669
)
*958 (Wire
uid 16624,0
shape (OrthoPolyLine
uid 16625,0
va (VaSet
vasetType 3
)
xt "20000,65000,26250,65000"
pts [
"20000,65000"
"26250,65000"
]
)
end &672
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16629,0
va (VaSet
)
xt "21000,64000,23700,65000"
st "rst_ext"
blo "21000,64800"
tm "WireNameMgr"
)
)
on &397
)
*959 (Wire
uid 16673,0
shape (OrthoPolyLine
uid 16674,0
va (VaSet
vasetType 3
)
xt "25000,59000,47250,61000"
pts [
"25000,61000"
"25000,59000"
"47250,59000"
]
)
start &918
end &378
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16676,0
va (VaSet
)
xt "40000,58000,45200,59000"
st "hsio_bco_in"
blo "40000,58800"
tm "WireNameMgr"
)
)
on &340
)
*960 (Wire
uid 16734,0
shape (OrthoPolyLine
uid 16735,0
va (VaSet
vasetType 3
)
xt "37750,177000,45000,177000"
pts [
"37750,177000"
"45000,177000"
]
)
start &691
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16739,0
va (VaSet
)
xt "39000,176000,42400,177000"
st "tmu_data"
blo "39000,176800"
tm "WireNameMgr"
)
)
on &399
)
*961 (Wire
uid 16742,0
shape (OrthoPolyLine
uid 16743,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,178000,20250,178000"
pts [
"9000,178000"
"20250,178000"
]
)
start &400
end &694
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16747,0
va (VaSet
)
xt "13000,177000,14400,178000"
st "stat"
blo "13000,177800"
tm "WireNameMgr"
)
)
on &684
)
*962 (Wire
uid 16748,0
shape (OrthoPolyLine
uid 16749,0
va (VaSet
vasetType 3
)
xt "12000,170000,20250,170000"
pts [
"12000,170000"
"20250,170000"
]
)
end &687
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16753,0
va (VaSet
)
xt "13000,169000,15000,170000"
st "clk40"
blo "13000,169800"
tm "WireNameMgr"
)
)
on &335
)
*963 (Wire
uid 16754,0
shape (OrthoPolyLine
uid 16755,0
va (VaSet
vasetType 3
)
xt "12000,171000,20250,171000"
pts [
"12000,171000"
"20250,171000"
]
)
end &688
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16759,0
va (VaSet
)
xt "13000,170000,14000,171000"
st "rst"
blo "13000,170800"
tm "WireNameMgr"
)
)
on &338
)
*964 (Wire
uid 16762,0
shape (OrthoPolyLine
uid 16763,0
va (VaSet
vasetType 3
)
xt "12000,176000,20250,176000"
pts [
"12000,176000"
"20250,176000"
]
)
end &689
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16767,0
va (VaSet
)
xt "13000,175000,19900,176000"
st "tmu_coml0_swap"
blo "13000,175800"
tm "WireNameMgr"
)
)
on &669
)
*965 (Wire
uid 16770,0
shape (OrthoPolyLine
uid 16771,0
va (VaSet
vasetType 3
)
xt "12000,175000,20250,175000"
pts [
"12000,175000"
"20250,175000"
]
)
end &690
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16775,0
va (VaSet
)
xt "13000,174000,19000,175000"
st "hsio_coml0_in"
blo "13000,174800"
tm "WireNameMgr"
)
)
on &395
)
*966 (Wire
uid 16776,0
shape (OrthoPolyLine
uid 16777,0
va (VaSet
vasetType 3
)
xt "12000,172000,20250,172000"
pts [
"12000,172000"
"20250,172000"
]
)
end &692
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16781,0
va (VaSet
)
xt "13000,171000,15000,172000"
st "clk80"
blo "13000,171800"
tm "WireNameMgr"
)
)
on &337
)
*967 (Wire
uid 16796,0
shape (OrthoPolyLine
uid 16797,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,178000,47250,178000"
pts [
"37750,178000"
"47250,178000"
]
)
start &693
end &380
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16801,0
va (VaSet
)
xt "39000,177000,40200,178000"
st "reg"
blo "39000,177800"
tm "WireNameMgr"
)
)
on &685
)
*968 (Wire
uid 16853,0
shape (OrthoPolyLine
uid 16854,0
va (VaSet
vasetType 3
)
xt "12000,173000,20250,173000"
pts [
"12000,173000"
"20250,173000"
]
)
end &695
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16858,0
va (VaSet
)
xt "13000,172000,16400,173000"
st "strobe40"
blo "13000,172800"
tm "WireNameMgr"
)
)
on &613
)
*969 (Wire
uid 18642,0
shape (OrthoPolyLine
uid 18643,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,105000,99250,105000"
pts [
"88000,105000"
"99250,105000"
]
)
end &707
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18649,0
va (VaSet
)
xt "89000,104000,93700,105000"
st "dir_xoff(0)"
blo "89000,104800"
tm "WireNameMgr"
)
)
on &716
)
*970 (Wire
uid 18656,0
shape (OrthoPolyLine
uid 18657,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,101000,99250,101000"
pts [
"88000,101000"
"99250,101000"
]
)
end &708
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18661,0
va (VaSet
)
xt "89000,100000,94800,101000"
st "highz_data(0)"
blo "89000,100800"
tm "WireNameMgr"
)
)
on &717
)
*971 (Wire
uid 18666,0
shape (OrthoPolyLine
uid 18667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,106000,99250,106000"
pts [
"88000,106000"
"99250,106000"
]
)
end &709
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18671,0
va (VaSet
)
xt "89000,105000,94800,106000"
st "highz_xoff(0)"
blo "89000,105800"
tm "WireNameMgr"
)
)
on &718
)
*972 (Wire
uid 18838,0
shape (OrthoPolyLine
uid 18839,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,117000,99250,117000"
pts [
"88000,117000"
"99250,117000"
]
)
end &724
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18845,0
va (VaSet
)
xt "89000,116000,94800,117000"
st "highz_data(1)"
blo "89000,116800"
tm "WireNameMgr"
)
)
on &717
)
*973 (Wire
uid 18846,0
shape (OrthoPolyLine
uid 18847,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,122000,99250,122000"
pts [
"88000,122000"
"99250,122000"
]
)
end &725
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18853,0
va (VaSet
)
xt "89000,121000,94800,122000"
st "highz_xoff(1)"
blo "89000,121800"
tm "WireNameMgr"
)
)
on &718
)
*974 (Wire
uid 18854,0
shape (OrthoPolyLine
uid 18855,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,121000,99250,121000"
pts [
"88000,121000"
"99250,121000"
]
)
end &731
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18861,0
va (VaSet
)
xt "89000,120000,93700,121000"
st "dir_xoff(1)"
blo "89000,120800"
tm "WireNameMgr"
)
)
on &716
)
*975 (Wire
uid 18984,0
shape (OrthoPolyLine
uid 18985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,138000,99250,138000"
pts [
"88000,138000"
"99250,138000"
]
)
end &742
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18991,0
va (VaSet
)
xt "89000,137000,94800,138000"
st "highz_xoff(2)"
blo "89000,137800"
tm "WireNameMgr"
)
)
on &718
)
*976 (Wire
uid 18992,0
shape (OrthoPolyLine
uid 18993,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,137000,99250,137000"
pts [
"88000,137000"
"99250,137000"
]
)
end &748
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18999,0
va (VaSet
)
xt "89000,136000,93700,137000"
st "dir_xoff(2)"
blo "89000,136800"
tm "WireNameMgr"
)
)
on &716
)
*977 (Wire
uid 19000,0
shape (OrthoPolyLine
uid 19001,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,133000,99250,133000"
pts [
"88000,133000"
"99250,133000"
]
)
end &741
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19007,0
va (VaSet
)
xt "89000,132000,94800,133000"
st "highz_data(2)"
blo "89000,132800"
tm "WireNameMgr"
)
)
on &717
)
*978 (Wire
uid 19008,0
shape (OrthoPolyLine
uid 19009,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,132000,99250,132000"
pts [
"88000,132000"
"99250,132000"
]
)
end &749
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19015,0
va (VaSet
)
xt "89000,131000,93700,132000"
st "dir_data(2)"
blo "89000,131800"
tm "WireNameMgr"
)
)
on &249
)
*979 (Wire
uid 19077,0
shape (OrthoPolyLine
uid 19078,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,149000,99250,149000"
pts [
"88000,149000"
"99250,149000"
]
)
end &758
es 0
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19084,0
va (VaSet
)
xt "89000,148000,94800,149000"
st "highz_data(3)"
blo "89000,148800"
tm "WireNameMgr"
)
)
on &717
)
*980 (Wire
uid 19085,0
shape (OrthoPolyLine
uid 19086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,154000,99250,154000"
pts [
"88000,154000"
"99250,154000"
]
)
end &759
es 0
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19092,0
va (VaSet
)
xt "89000,153000,94800,154000"
st "highz_xoff(3)"
blo "89000,153800"
tm "WireNameMgr"
)
)
on &718
)
*981 (Wire
uid 19093,0
shape (OrthoPolyLine
uid 19094,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,153000,99250,153000"
pts [
"88000,153000"
"99250,153000"
]
)
end &765
es 0
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19100,0
va (VaSet
)
xt "89000,152000,93700,153000"
st "dir_xoff(3)"
blo "89000,152800"
tm "WireNameMgr"
)
)
on &716
)
*982 (Wire
uid 19101,0
shape (OrthoPolyLine
uid 19102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,90000,85000,90000"
pts [
"73750,90000"
"85000,90000"
]
)
start &377
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19108,0
va (VaSet
)
xt "75000,89000,79700,90000"
st "highz_xoff"
blo "75000,89800"
tm "WireNameMgr"
)
)
on &718
)
*983 (Wire
uid 19109,0
shape (OrthoPolyLine
uid 19110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,91000,85000,91000"
pts [
"73750,91000"
"85000,91000"
]
)
start &376
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19116,0
va (VaSet
)
xt "75000,90000,79700,91000"
st "highz_data"
blo "75000,90800"
tm "WireNameMgr"
)
)
on &717
)
*984 (Wire
uid 19117,0
shape (OrthoPolyLine
uid 19118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,92000,85000,92000"
pts [
"73750,92000"
"85000,92000"
]
)
start &374
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19124,0
va (VaSet
)
xt "75000,91000,78100,92000"
st "dir_xoff"
blo "75000,91800"
tm "WireNameMgr"
)
)
on &716
)
*985 (Wire
uid 19125,0
shape (OrthoPolyLine
uid 19126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,93000,85000,93000"
pts [
"73750,93000"
"85000,93000"
]
)
start &373
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19132,0
va (VaSet
)
xt "75000,92000,78100,93000"
st "dir_data"
blo "75000,92800"
tm "WireNameMgr"
)
)
on &249
)
*986 (Wire
uid 19720,0
shape (OrthoPolyLine
uid 19721,0
va (VaSet
vasetType 3
)
xt "40750,65000,47250,65000"
pts [
"40750,65000"
"47250,65000"
]
)
start &680
end &389
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 19724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19725,0
va (VaSet
)
xt "42000,64000,44500,65000"
st "clkn80"
blo "42000,64800"
tm "WireNameMgr"
)
)
on &770
)
*987 (Wire
uid 19730,0
shape (OrthoPolyLine
uid 19731,0
va (VaSet
vasetType 3
)
xt "40750,62000,47250,62000"
pts [
"40750,62000"
"47250,62000"
]
)
start &679
end &388
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 19734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19735,0
va (VaSet
)
xt "42000,61000,44500,62000"
st "clkn40"
blo "42000,61800"
tm "WireNameMgr"
)
)
on &771
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *988 (PackageList
uid 1465,0
stg "VerticalLayoutStrategy"
textVec [
*989 (Text
uid 1466,0
va (VaSet
font "courier,8,1"
)
xt "20000,193100,26500,194000"
st "Package List"
blo "20000,193800"
)
*990 (MLText
uid 1467,0
va (VaSet
)
xt "20000,194000,32100,203000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
library unisim;
use unisim.vcomponents.all;
library utils;
use utils.pkg_types.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1468,0
stg "VerticalLayoutStrategy"
textVec [
*991 (Text
uid 1469,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*992 (Text
uid 1470,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*993 (MLText
uid 1471,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*994 (Text
uid 1472,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*995 (MLText
uid 1473,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*996 (Text
uid 1474,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*997 (MLText
uid 1475,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-31284,146358,22728,186526"
cachedDiagramExtent "-46000,0,129100,204000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 19783,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,200,2200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*998 (Text
va (VaSet
font "helvetica,10,0"
)
xt "1600,3200,5600,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*999 (Text
va (VaSet
font "helvetica,10,0"
)
xt "1600,4400,5200,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*1000 (Text
va (VaSet
font "helvetica,10,0"
)
xt "1600,5600,3600,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1001 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*1002 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*1003 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1004 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*1005 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*1006 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1007 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*1008 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*1009 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1010 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*1011 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*1012 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1013 (Text
va (VaSet
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*1014 (Text
va (VaSet
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "helvetica,10,0"
)
)
second (MLText
va (VaSet
font "helvetica,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "-150,-1300,15550,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1015 (Text
va (VaSet
font "helvetica,10,1"
)
xt "10800,20000,21000,21200"
st "Frame Declarations"
blo "10800,21000"
)
*1016 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "10800,21200,10800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "-50,-1300,9650,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1017 (Text
va (VaSet
font "helvetica,10,1"
)
xt "10800,20000,21000,21200"
st "Frame Declarations"
blo "10800,21000"
)
*1018 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "10800,21200,10800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-46000,600,-40500,1600"
st "Declarations"
blo "-46000,1400"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-46000,1600,-43600,2600"
st "Ports:"
blo "-46000,2400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-46000,600,-42300,1600"
st "Pre User:"
blo "-46000,1400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-46000,600,-46000,600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-46000,1600,-38800,2600"
st "Diagram Signals:"
blo "-46000,2400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-46000,600,-41300,1600"
st "Post User:"
blo "-46000,1400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-46000,600,-46000,600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 318,0
usingSuid 1
emptyRow *1019 (LEmptyRow
)
uid 1478,0
optionalChildren [
*1020 (RefLabelRowHdr
)
*1021 (TitleRowHdr
)
*1022 (FilterRowHdr
)
*1023 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1024 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1025 (GroupColHdr
tm "GroupColHdrMgr"
)
*1026 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1027 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1028 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1029 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1030 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1031 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1032 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_BCO_P"
t "std_logic"
prec "-- HSIO EOS P1
-----------------------------------"
eolc "-- 0 Seq 0"
preAdd 0
posAdd 0
o 1
suid 34,0
)
)
uid 1255,0
)
*1033 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 2
suid 33,0
)
)
uid 1257,0
)
*1034 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_L0_CMD_N"
t "std_logic"
eolc "-- 1 Seq 1"
preAdd 0
posAdd 0
o 3
suid 51,0
)
)
uid 1259,0
)
*1035 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 4
suid 52,0
)
)
uid 1261,0
)
*1036 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_R3_N"
t "std_logic"
eolc "-- 2 Seq 2"
preAdd 0
posAdd 0
o 5
suid 53,0
)
)
uid 1263,0
)
*1037 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 6
suid 54,0
)
)
uid 1265,0
)
*1038 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_SP0_P"
t "std_logic"
eolc "-- 3 Seq 3"
preAdd 0
posAdd 0
o 7
suid 56,0
)
)
uid 1267,0
)
*1039 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_SP0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 8
suid 55,0
)
)
uid 1269,0
)
*1040 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_DXOUT0_P"
t "std_logic"
eolc "-- 4 Seq 4"
preAdd 0
posAdd 0
o 9
suid 44,0
)
)
uid 1271,0
)
*1041 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_DXOUT0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 10
suid 43,0
)
)
uid 1273,0
)
*1042 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN0_P"
t "std_logic"
eolc "-- Sink 0"
preAdd 0
posAdd 0
o 11
suid 36,0
)
)
uid 1275,0
)
*1043 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 12
suid 35,0
)
)
uid 1277,0
)
*1044 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_DXOUT1_P"
t "std_logic"
eolc "-- 5 Seq 5"
preAdd 0
posAdd 0
o 13
suid 46,0
)
)
uid 1279,0
)
*1045 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_DXOUT1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 14
suid 45,0
)
)
uid 1281,0
)
*1046 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN1_P"
t "std_logic"
eolc "-- Sink 1"
preAdd 0
posAdd 0
o 15
suid 38,0
)
)
uid 1283,0
)
*1047 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 16
suid 37,0
)
)
uid 1285,0
)
*1048 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_DXOUT2_P"
t "std_logic"
eolc "-- 6 Seq 6"
preAdd 0
posAdd 0
o 17
suid 48,0
)
)
uid 1287,0
)
*1049 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_DXOUT2_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 18
suid 47,0
)
)
uid 1289,0
)
*1050 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN2_P"
t "std_logic"
eolc "-- Sink 2"
preAdd 0
posAdd 0
o 19
suid 40,0
)
)
uid 1291,0
)
*1051 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN2_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 20
suid 39,0
)
)
uid 1293,0
)
*1052 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_DXOUT3_P"
t "std_logic"
eolc "-- 7 Seq 7"
preAdd 0
posAdd 0
o 21
suid 50,0
)
)
uid 1295,0
)
*1053 (LeafLogPort
port (LogicalPort
decl (Decl
n "HSIO_DXOUT3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 22
suid 49,0
)
)
uid 1297,0
)
*1054 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN3_P"
t "std_logic"
eolc "-- Sink 3"
preAdd 0
posAdd 0
o 23
suid 42,0
)
)
uid 1299,0
)
*1055 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 24
suid 41,0
)
)
uid 1301,0
)
*1056 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ABCUP_I"
t "std_logic"
prec "-- HSIO EOS P2
-----------------------------------"
eolc "-- 22 Reg"
preAdd 0
posAdd 0
o 25
suid 2,0
)
)
uid 1335,0
)
*1057 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPARE1"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 26
suid 81,0
)
)
uid 1337,0
)
*1058 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPARE2"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 27
suid 82,0
)
)
uid 1339,0
)
*1059 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPARE3"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 28
suid 83,0
)
)
uid 1341,0
)
*1060 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPARE4"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 29
suid 84,0
)
)
uid 1343,0
)
*1061 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPARE5"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 30
suid 85,0
)
)
uid 1345,0
)
*1062 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "I2C_CLK"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 31
suid 57,0
)
)
uid 1347,0
)
*1063 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "I2C_DATA"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 32
suid 58,0
)
)
uid 1349,0
)
*1064 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SHUNT_CTL_SW"
t "std_logic"
prec "-- HYBRID P3
-----------------------------------"
eolc "-- becomes SHUNTCTL"
preAdd 0
posAdd 0
o 33
suid 79,0
)
)
uid 1351,0
)
*1065 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP9_P"
t "std_logic"
eolc "-- DATA_R0_P___FCCLK_N"
preAdd 0
posAdd 0
o 36
suid 30,0
)
)
uid 1357,0
)
*1066 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP9_N"
t "std_logic"
eolc "-- DATA_R0_N___FCCLK_P"
preAdd 0
posAdd 0
o 37
suid 29,0
)
)
uid 1359,0
)
*1067 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "BCO_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 38
suid 14,0
)
)
uid 1361,0
)
*1068 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 39
suid 13,0
)
)
uid 1363,0
)
*1069 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DRC_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 40
suid 32,0
)
)
uid 1365,0
)
*1070 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DRC_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 41
suid 31,0
)
)
uid 1367,0
)
*1071 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 42
suid 60,0
)
)
uid 1369,0
)
*1072 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "L0_CMD_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 43
suid 59,0
)
)
uid 1371,0
)
*1073 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 44
suid 62,0
)
)
uid 1373,0
)
*1074 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "R3_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 45
suid 61,0
)
)
uid 1375,0
)
*1075 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "REG_EN_A"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 46
suid 63,0
)
)
uid 1377,0
)
*1076 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "REG_EN_D"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 47
suid 64,0
)
)
uid 1379,0
)
*1077 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP10_P"
t "std_logic"
eolc "-- DATA_1_P___DATA_L_N"
preAdd 0
posAdd 0
o 48
suid 16,0
)
)
uid 1381,0
)
*1078 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP10_N"
t "std_logic"
eolc "-- DATA_1_N___DATA_L_P"
preAdd 0
posAdd 0
o 49
suid 15,0
)
)
uid 1383,0
)
*1079 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP11_P"
t "std_logic"
eolc "-- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 50
suid 18,0
)
)
uid 1385,0
)
*1080 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP11_N"
t "std_logic"
eolc "-- XOFF_1_N___XOFF_L_N"
preAdd 0
posAdd 0
o 51
suid 17,0
)
)
uid 1387,0
)
*1081 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP12_P"
t "std_logic"
eolc "-- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 52
suid 20,0
)
)
uid 1389,0
)
*1082 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP12_N"
t "std_logic"
eolc "-- XOFF_R2_N___XOFF_R_N"
preAdd 0
posAdd 0
o 53
suid 19,0
)
)
uid 1391,0
)
*1083 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP13_P"
t "std_logic"
eolc "-- DATA_R2_P___DATA_R_N"
preAdd 0
posAdd 0
o 54
suid 22,0
)
)
uid 1393,0
)
*1084 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP13_N"
t "std_logic"
eolc "-- DATA_R2_N___DATA_R_P"
preAdd 0
posAdd 0
o 55
suid 21,0
)
)
uid 1395,0
)
*1085 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP14_P"
t "std_logic"
eolc "-- DATA3_P___FC1_P"
preAdd 0
posAdd 0
o 56
suid 24,0
)
)
uid 1397,0
)
*1086 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP14_N"
t "std_logic"
eolc "-- DATA3_N___FC1_N"
preAdd 0
posAdd 0
o 57
suid 23,0
)
)
uid 1399,0
)
*1087 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP15_P"
t "std_logic"
eolc "-- XOFF_R3_P___FC2_P"
preAdd 0
posAdd 0
o 58
suid 26,0
)
)
uid 1401,0
)
*1088 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP15_N"
t "std_logic"
eolc "-- XOFF_R3_N___FC2_N"
preAdd 0
posAdd 0
o 59
suid 25,0
)
)
uid 1403,0
)
*1089 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsio_dxout"
t "std_logic_vector"
b "(3 downto 0)"
o 90
suid 91,0
)
)
uid 2484,0
)
*1090 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsio_dxin"
t "std_logic_vector"
b "(3 downto 0)"
o 91
suid 92,0
)
)
uid 2486,0
)
*1091 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco"
t "std_logic"
o 97
suid 97,0
)
)
uid 2789,0
)
*1092 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "drc"
t "std_logic"
o 98
suid 98,0
)
)
uid 2791,0
)
*1093 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r3"
t "std_logic"
o 100
suid 101,0
)
)
uid 2795,0
)
*1094 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 104
suid 150,0
)
)
uid 5127,0
)
*1095 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 105
suid 158,0
)
)
uid 5313,0
)
*1096 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_rx"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 106
suid 176,0
)
)
uid 5669,0
)
*1097 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_tx"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 107
suid 177,0
)
)
uid 5671,0
)
*1098 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xoff_tx"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 108
suid 178,0
)
)
uid 5673,0
)
*1099 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xoff_rx"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 109
suid 179,0
)
)
uid 5675,0
)
*1100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l0_cmd"
t "std_logic"
o 99
suid 183,0
)
)
uid 5789,0
)
*1101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dir_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 111
suid 185,0
)
)
uid 5811,0
)
*1102 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ABCUP"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 196,0
)
)
uid 7425,0
)
*1103 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ADDR0"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 197,0
)
)
uid 7427,0
)
*1104 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ADDR1"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 198,0
)
)
uid 7429,0
)
*1105 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ADDR2"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 199,0
)
)
uid 7431,0
)
*1106 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ADDR3"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 200,0
)
)
uid 7433,0
)
*1107 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ADDR4"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 201,0
)
)
uid 7435,0
)
*1108 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RSTB"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 202,0
)
)
uid 7437,0
)
*1109 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCAN_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 203,0
)
)
uid 7439,0
)
*1110 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SDI_BC"
t "std_logic"
eolc "--SCN_I_BC"
preAdd 0
posAdd 0
o 68
suid 204,0
)
)
uid 7441,0
)
*1111 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SDI_CLK"
t "std_logic"
eolc "--SCN_I_CK"
preAdd 0
posAdd 0
o 69
suid 205,0
)
)
uid 7443,0
)
*1112 (LeafLogPort
port (LogicalPort
decl (Decl
n "SDO_BC"
t "std_logic"
eolc "--SCN_O_BC"
preAdd 0
posAdd 0
o 70
suid 206,0
)
)
uid 7445,0
)
*1113 (LeafLogPort
port (LogicalPort
decl (Decl
n "SDO_CLK"
t "std_logic"
eolc "--SCN_O_CK"
preAdd 0
posAdd 0
o 71
suid 207,0
)
)
uid 7447,0
)
*1114 (LeafLogPort
port (LogicalPort
decl (Decl
n "SWITCH1"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 208,0
)
)
uid 7449,0
)
*1115 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TERM"
t "std_logic"
prec "-- ASIC P4
------------------------------------"
preAdd 0
posAdd 0
o 73
suid 209,0
)
)
uid 7451,0
)
*1116 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_addr"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- ADDR0-4"
posAdd 0
o 112
suid 210,0
)
)
uid 7453,0
)
*1117 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_logic"
o 113
suid 217,0
)
)
uid 7903,0
)
*1118 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160"
t "std_logic"
o 115
suid 218,0
)
)
uid 7905,0
)
*1119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk80"
t "std_logic"
o 114
suid 219,0
)
)
uid 7907,0
)
*1120 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 116
suid 221,0
)
)
uid 7909,0
)
*1121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsio_l1r3_in"
t "std_ulogic"
o 92
suid 225,0
)
)
uid 8887,0
)
*1122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsio_bco_in"
t "std_ulogic"
o 94
suid 227,0
)
)
uid 8891,0
)
*1123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsio_spare_in"
t "std_ulogic"
o 95
suid 228,0
)
)
uid 8893,0
)
*1124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "singlechip_sel"
t "std_logic"
o 103
suid 233,0
)
)
uid 9686,0
)
*1125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hs_p1_spare_i"
t "std_logic_vector"
b "(13 downto 0)"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 102
suid 234,0
)
)
uid 10598,0
)
*1126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hs_p2_spare_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 101
suid 235,0
)
)
uid 10600,0
)
*1127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsio_coml0_in"
t "std_ulogic"
o 93
suid 243,0
)
)
uid 11272,0
)
*1128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ext"
t "std_logic"
o 96
suid 249,0
)
)
uid 11746,0
)
*1129 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP8_N"
t "std_logic"
eolc "-- XOFF_R0_N"
preAdd 0
posAdd 0
o 35
suid 27,0
)
)
uid 1355,0
)
*1130 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "BDP8_P"
t "std_logic"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 34
suid 28,0
)
)
uid 1353,0
)
*1131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tmu_data"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 117
suid 259,0
)
)
uid 14049,0
)
*1132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 118
suid 271,0
)
)
uid 15293,0
)
*1133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkn160"
t "std_ulogic"
o 119
suid 276,0
)
)
uid 15828,0
)
*1134 (LeafLogPort
port (LogicalPort
decl (Decl
n "ADDR0_I"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 74
suid 280,0
)
)
uid 16572,0
)
*1135 (LeafLogPort
port (LogicalPort
decl (Decl
n "ADDR1_I"
t "std_logic"
eolc "-- 14 Reg"
preAdd 0
posAdd 0
o 75
suid 281,0
)
)
uid 16574,0
)
*1136 (LeafLogPort
port (LogicalPort
decl (Decl
n "ADDR2_I"
t "std_logic"
eolc "-- 15 Reg"
preAdd 0
posAdd 0
o 76
suid 282,0
)
)
uid 16576,0
)
*1137 (LeafLogPort
port (LogicalPort
decl (Decl
n "ADDR3_I"
t "std_logic"
eolc "-- 16 Reg"
preAdd 0
posAdd 0
o 77
suid 283,0
)
)
uid 16578,0
)
*1138 (LeafLogPort
port (LogicalPort
decl (Decl
n "ADDR4_I"
t "std_logic"
eolc "-- 17 Reg"
preAdd 0
posAdd 0
o 78
suid 284,0
)
)
uid 16580,0
)
*1139 (LeafLogPort
port (LogicalPort
decl (Decl
n "REG_ENA_I"
t "std_logic"
eolc "-- 10 Reg *"
preAdd 0
posAdd 0
o 79
suid 285,0
)
)
uid 16582,0
)
*1140 (LeafLogPort
port (LogicalPort
decl (Decl
n "REG_END_I"
t "std_logic"
eolc "-- 11 Reg *"
preAdd 0
posAdd 0
o 80
suid 286,0
)
)
uid 16584,0
)
*1141 (LeafLogPort
port (LogicalPort
decl (Decl
n "RSTB_I"
t "std_logic"
eolc "-- 8 Reg"
preAdd 0
posAdd 0
o 81
suid 287,0
)
)
uid 16586,0
)
*1142 (LeafLogPort
port (LogicalPort
decl (Decl
n "SCAN_EN_I"
t "std_logic"
eolc "-- 18 Reg *"
preAdd 0
posAdd 0
o 82
suid 288,0
)
)
uid 16588,0
)
*1143 (LeafLogPort
port (LogicalPort
decl (Decl
n "SDI_BC_I"
t "std_logic"
eolc "-- 19 TWOWIRE *"
preAdd 0
posAdd 0
o 83
suid 289,0
)
)
uid 16590,0
)
*1144 (LeafLogPort
port (LogicalPort
decl (Decl
n "SDI_CLK_I"
t "std_logic"
eolc "-- 21 TWOWIRE *"
preAdd 0
posAdd 0
o 84
suid 290,0
)
)
uid 16592,0
)
*1145 (LeafLogPort
port (LogicalPort
decl (Decl
n "SDO_BC_O"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 85
suid 291,0
)
)
uid 16594,0
)
*1146 (LeafLogPort
port (LogicalPort
decl (Decl
n "SDO_CLK_O"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 86
suid 292,0
)
)
uid 16596,0
)
*1147 (LeafLogPort
port (LogicalPort
decl (Decl
n "SHUNT_CTL_SW_I"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 87
suid 293,0
)
)
uid 16598,0
)
*1148 (LeafLogPort
port (LogicalPort
decl (Decl
n "SW1_O"
t "std_logic"
eolc "-- Status"
preAdd 0
posAdd 0
o 88
suid 294,0
)
)
uid 16600,0
)
*1149 (LeafLogPort
port (LogicalPort
decl (Decl
n "TERM_I"
t "std_logic"
eolc "-- 12 Reg"
preAdd 0
posAdd 0
o 89
suid 295,0
)
)
uid 16602,0
)
*1150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tmu_coml0_swap"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 120
suid 297,0
)
)
uid 16622,0
)
*1151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat"
t "slv32_array"
b "(127 downto 0)"
o 121
suid 299,0
)
)
uid 16784,0
)
*1152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "slv32_array"
b "(127 downto 0)"
o 122
suid 304,0
)
)
uid 16804,0
)
*1153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dir_xoff"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 110
suid 309,0
)
)
uid 18652,0
)
*1154 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "highz_data"
t "std_logic_vector"
b "(3 downto 0)"
o 123
suid 311,0
)
)
uid 18676,0
)
*1155 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "highz_xoff"
t "std_logic_vector"
b "(3 downto 0)"
o 124
suid 314,0
)
)
uid 18678,0
)
*1156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkn80"
t "std_logic"
o 125
suid 316,0
)
)
uid 19738,0
)
*1157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkn40"
t "std_logic"
o 126
suid 318,0
)
)
uid 19740,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1491,0
optionalChildren [
*1158 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1159 (MRCItem
litem &1019
pos 126
dimension 20
)
uid 1493,0
optionalChildren [
*1160 (MRCItem
litem &1020
pos 0
dimension 20
uid 1494,0
)
*1161 (MRCItem
litem &1021
pos 1
dimension 23
uid 1495,0
)
*1162 (MRCItem
litem &1022
pos 2
hidden 1
dimension 20
uid 1496,0
)
*1163 (MRCItem
litem &1032
pos 0
dimension 20
uid 1256,0
)
*1164 (MRCItem
litem &1033
pos 1
dimension 20
uid 1258,0
)
*1165 (MRCItem
litem &1034
pos 2
dimension 20
uid 1260,0
)
*1166 (MRCItem
litem &1035
pos 3
dimension 20
uid 1262,0
)
*1167 (MRCItem
litem &1036
pos 4
dimension 20
uid 1264,0
)
*1168 (MRCItem
litem &1037
pos 5
dimension 20
uid 1266,0
)
*1169 (MRCItem
litem &1038
pos 6
dimension 20
uid 1268,0
)
*1170 (MRCItem
litem &1039
pos 7
dimension 20
uid 1270,0
)
*1171 (MRCItem
litem &1040
pos 8
dimension 20
uid 1272,0
)
*1172 (MRCItem
litem &1041
pos 9
dimension 20
uid 1274,0
)
*1173 (MRCItem
litem &1042
pos 10
dimension 20
uid 1276,0
)
*1174 (MRCItem
litem &1043
pos 11
dimension 20
uid 1278,0
)
*1175 (MRCItem
litem &1044
pos 12
dimension 20
uid 1280,0
)
*1176 (MRCItem
litem &1045
pos 13
dimension 20
uid 1282,0
)
*1177 (MRCItem
litem &1046
pos 14
dimension 20
uid 1284,0
)
*1178 (MRCItem
litem &1047
pos 15
dimension 20
uid 1286,0
)
*1179 (MRCItem
litem &1048
pos 16
dimension 20
uid 1288,0
)
*1180 (MRCItem
litem &1049
pos 17
dimension 20
uid 1290,0
)
*1181 (MRCItem
litem &1050
pos 18
dimension 20
uid 1292,0
)
*1182 (MRCItem
litem &1051
pos 19
dimension 20
uid 1294,0
)
*1183 (MRCItem
litem &1052
pos 20
dimension 20
uid 1296,0
)
*1184 (MRCItem
litem &1053
pos 21
dimension 20
uid 1298,0
)
*1185 (MRCItem
litem &1054
pos 22
dimension 20
uid 1300,0
)
*1186 (MRCItem
litem &1055
pos 23
dimension 20
uid 1302,0
)
*1187 (MRCItem
litem &1056
pos 24
dimension 20
uid 1336,0
)
*1188 (MRCItem
litem &1057
pos 25
dimension 20
uid 1338,0
)
*1189 (MRCItem
litem &1058
pos 26
dimension 20
uid 1340,0
)
*1190 (MRCItem
litem &1059
pos 27
dimension 20
uid 1342,0
)
*1191 (MRCItem
litem &1060
pos 28
dimension 20
uid 1344,0
)
*1192 (MRCItem
litem &1061
pos 29
dimension 20
uid 1346,0
)
*1193 (MRCItem
litem &1062
pos 30
dimension 20
uid 1348,0
)
*1194 (MRCItem
litem &1063
pos 31
dimension 20
uid 1350,0
)
*1195 (MRCItem
litem &1064
pos 32
dimension 20
uid 1352,0
)
*1196 (MRCItem
litem &1065
pos 35
dimension 20
uid 1358,0
)
*1197 (MRCItem
litem &1066
pos 36
dimension 20
uid 1360,0
)
*1198 (MRCItem
litem &1067
pos 37
dimension 20
uid 1362,0
)
*1199 (MRCItem
litem &1068
pos 38
dimension 20
uid 1364,0
)
*1200 (MRCItem
litem &1069
pos 39
dimension 20
uid 1366,0
)
*1201 (MRCItem
litem &1070
pos 40
dimension 20
uid 1368,0
)
*1202 (MRCItem
litem &1071
pos 41
dimension 20
uid 1370,0
)
*1203 (MRCItem
litem &1072
pos 42
dimension 20
uid 1372,0
)
*1204 (MRCItem
litem &1073
pos 43
dimension 20
uid 1374,0
)
*1205 (MRCItem
litem &1074
pos 44
dimension 20
uid 1376,0
)
*1206 (MRCItem
litem &1075
pos 45
dimension 20
uid 1378,0
)
*1207 (MRCItem
litem &1076
pos 46
dimension 20
uid 1380,0
)
*1208 (MRCItem
litem &1077
pos 47
dimension 20
uid 1382,0
)
*1209 (MRCItem
litem &1078
pos 48
dimension 20
uid 1384,0
)
*1210 (MRCItem
litem &1079
pos 49
dimension 20
uid 1386,0
)
*1211 (MRCItem
litem &1080
pos 50
dimension 20
uid 1388,0
)
*1212 (MRCItem
litem &1081
pos 51
dimension 20
uid 1390,0
)
*1213 (MRCItem
litem &1082
pos 52
dimension 20
uid 1392,0
)
*1214 (MRCItem
litem &1083
pos 53
dimension 20
uid 1394,0
)
*1215 (MRCItem
litem &1084
pos 54
dimension 20
uid 1396,0
)
*1216 (MRCItem
litem &1085
pos 55
dimension 20
uid 1398,0
)
*1217 (MRCItem
litem &1086
pos 56
dimension 20
uid 1400,0
)
*1218 (MRCItem
litem &1087
pos 57
dimension 20
uid 1402,0
)
*1219 (MRCItem
litem &1088
pos 58
dimension 20
uid 1404,0
)
*1220 (MRCItem
litem &1089
pos 89
dimension 20
uid 2485,0
)
*1221 (MRCItem
litem &1090
pos 90
dimension 20
uid 2487,0
)
*1222 (MRCItem
litem &1091
pos 91
dimension 20
uid 2790,0
)
*1223 (MRCItem
litem &1092
pos 92
dimension 20
uid 2792,0
)
*1224 (MRCItem
litem &1093
pos 93
dimension 20
uid 2796,0
)
*1225 (MRCItem
litem &1094
pos 94
dimension 20
uid 5128,0
)
*1226 (MRCItem
litem &1095
pos 95
dimension 20
uid 5314,0
)
*1227 (MRCItem
litem &1096
pos 96
dimension 20
uid 5670,0
)
*1228 (MRCItem
litem &1097
pos 97
dimension 20
uid 5672,0
)
*1229 (MRCItem
litem &1098
pos 98
dimension 20
uid 5674,0
)
*1230 (MRCItem
litem &1099
pos 99
dimension 20
uid 5676,0
)
*1231 (MRCItem
litem &1100
pos 100
dimension 20
uid 5790,0
)
*1232 (MRCItem
litem &1101
pos 101
dimension 20
uid 5812,0
)
*1233 (MRCItem
litem &1102
pos 59
dimension 20
uid 7426,0
)
*1234 (MRCItem
litem &1103
pos 60
dimension 20
uid 7428,0
)
*1235 (MRCItem
litem &1104
pos 61
dimension 20
uid 7430,0
)
*1236 (MRCItem
litem &1105
pos 62
dimension 20
uid 7432,0
)
*1237 (MRCItem
litem &1106
pos 63
dimension 20
uid 7434,0
)
*1238 (MRCItem
litem &1107
pos 64
dimension 20
uid 7436,0
)
*1239 (MRCItem
litem &1108
pos 65
dimension 20
uid 7438,0
)
*1240 (MRCItem
litem &1109
pos 66
dimension 20
uid 7440,0
)
*1241 (MRCItem
litem &1110
pos 67
dimension 20
uid 7442,0
)
*1242 (MRCItem
litem &1111
pos 68
dimension 20
uid 7444,0
)
*1243 (MRCItem
litem &1112
pos 69
dimension 20
uid 7446,0
)
*1244 (MRCItem
litem &1113
pos 70
dimension 20
uid 7448,0
)
*1245 (MRCItem
litem &1114
pos 71
dimension 20
uid 7450,0
)
*1246 (MRCItem
litem &1115
pos 72
dimension 20
uid 7452,0
)
*1247 (MRCItem
litem &1116
pos 102
dimension 20
uid 7454,0
)
*1248 (MRCItem
litem &1117
pos 103
dimension 20
uid 7904,0
)
*1249 (MRCItem
litem &1118
pos 104
dimension 20
uid 7906,0
)
*1250 (MRCItem
litem &1119
pos 105
dimension 20
uid 7908,0
)
*1251 (MRCItem
litem &1120
pos 106
dimension 20
uid 7910,0
)
*1252 (MRCItem
litem &1121
pos 107
dimension 20
uid 8888,0
)
*1253 (MRCItem
litem &1122
pos 108
dimension 20
uid 8892,0
)
*1254 (MRCItem
litem &1123
pos 109
dimension 20
uid 8894,0
)
*1255 (MRCItem
litem &1124
pos 110
dimension 20
uid 9687,0
)
*1256 (MRCItem
litem &1125
pos 111
dimension 20
uid 10599,0
)
*1257 (MRCItem
litem &1126
pos 112
dimension 20
uid 10601,0
)
*1258 (MRCItem
litem &1127
pos 113
dimension 20
uid 11273,0
)
*1259 (MRCItem
litem &1128
pos 114
dimension 20
uid 11747,0
)
*1260 (MRCItem
litem &1129
pos 34
dimension 20
uid 1356,0
)
*1261 (MRCItem
litem &1130
pos 33
dimension 20
uid 1354,0
)
*1262 (MRCItem
litem &1131
pos 115
dimension 20
uid 14050,0
)
*1263 (MRCItem
litem &1132
pos 116
dimension 20
uid 15294,0
)
*1264 (MRCItem
litem &1133
pos 117
dimension 20
uid 15829,0
)
*1265 (MRCItem
litem &1134
pos 73
dimension 20
uid 16573,0
)
*1266 (MRCItem
litem &1135
pos 74
dimension 20
uid 16575,0
)
*1267 (MRCItem
litem &1136
pos 75
dimension 20
uid 16577,0
)
*1268 (MRCItem
litem &1137
pos 76
dimension 20
uid 16579,0
)
*1269 (MRCItem
litem &1138
pos 77
dimension 20
uid 16581,0
)
*1270 (MRCItem
litem &1139
pos 78
dimension 20
uid 16583,0
)
*1271 (MRCItem
litem &1140
pos 79
dimension 20
uid 16585,0
)
*1272 (MRCItem
litem &1141
pos 80
dimension 20
uid 16587,0
)
*1273 (MRCItem
litem &1142
pos 81
dimension 20
uid 16589,0
)
*1274 (MRCItem
litem &1143
pos 82
dimension 20
uid 16591,0
)
*1275 (MRCItem
litem &1144
pos 83
dimension 20
uid 16593,0
)
*1276 (MRCItem
litem &1145
pos 84
dimension 20
uid 16595,0
)
*1277 (MRCItem
litem &1146
pos 85
dimension 20
uid 16597,0
)
*1278 (MRCItem
litem &1147
pos 86
dimension 20
uid 16599,0
)
*1279 (MRCItem
litem &1148
pos 87
dimension 20
uid 16601,0
)
*1280 (MRCItem
litem &1149
pos 88
dimension 20
uid 16603,0
)
*1281 (MRCItem
litem &1150
pos 118
dimension 20
uid 16623,0
)
*1282 (MRCItem
litem &1151
pos 119
dimension 20
uid 16785,0
)
*1283 (MRCItem
litem &1152
pos 120
dimension 20
uid 16805,0
)
*1284 (MRCItem
litem &1153
pos 121
dimension 20
uid 18653,0
)
*1285 (MRCItem
litem &1154
pos 122
dimension 20
uid 18677,0
)
*1286 (MRCItem
litem &1155
pos 123
dimension 20
uid 18679,0
)
*1287 (MRCItem
litem &1156
pos 124
dimension 20
uid 19739,0
)
*1288 (MRCItem
litem &1157
pos 125
dimension 20
uid 19741,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1497,0
optionalChildren [
*1289 (MRCItem
litem &1023
pos 0
dimension 20
uid 1498,0
)
*1290 (MRCItem
litem &1025
pos 1
dimension 50
uid 1499,0
)
*1291 (MRCItem
litem &1026
pos 2
dimension 100
uid 1500,0
)
*1292 (MRCItem
litem &1027
pos 3
dimension 50
uid 1501,0
)
*1293 (MRCItem
litem &1028
pos 4
dimension 100
uid 1502,0
)
*1294 (MRCItem
litem &1029
pos 5
dimension 100
uid 1503,0
)
*1295 (MRCItem
litem &1030
pos 6
dimension 50
uid 1504,0
)
*1296 (MRCItem
litem &1031
pos 7
dimension 80
uid 1505,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1492,0
vaOverrides [
]
)
]
)
uid 1477,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1297 (LEmptyRow
)
uid 1507,0
optionalChildren [
*1298 (RefLabelRowHdr
)
*1299 (TitleRowHdr
)
*1300 (FilterRowHdr
)
*1301 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1302 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1303 (GroupColHdr
tm "GroupColHdrMgr"
)
*1304 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1305 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1306 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1307 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1308 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1519,0
optionalChildren [
*1309 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1310 (MRCItem
litem &1297
pos 0
dimension 20
)
uid 1521,0
optionalChildren [
*1311 (MRCItem
litem &1298
pos 0
dimension 20
uid 1522,0
)
*1312 (MRCItem
litem &1299
pos 1
dimension 23
uid 1523,0
)
*1313 (MRCItem
litem &1300
pos 2
hidden 1
dimension 20
uid 1524,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1525,0
optionalChildren [
*1314 (MRCItem
litem &1301
pos 0
dimension 20
uid 1526,0
)
*1315 (MRCItem
litem &1303
pos 1
dimension 50
uid 1527,0
)
*1316 (MRCItem
litem &1304
pos 2
dimension 100
uid 1528,0
)
*1317 (MRCItem
litem &1305
pos 3
dimension 100
uid 1529,0
)
*1318 (MRCItem
litem &1306
pos 4
dimension 50
uid 1530,0
)
*1319 (MRCItem
litem &1307
pos 5
dimension 50
uid 1531,0
)
*1320 (MRCItem
litem &1308
pos 6
dimension 80
uid 1532,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1520,0
vaOverrides [
]
)
]
)
uid 1506,0
type 1
)
activeModelName "BlockDiag"
)
