EESchema Schematic File Version 4
LIBS:Acorn Master 128-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 14 29
Title "Acorn Master 128"
Date "2019-03-30"
Rev "1.0"
Comp "https://www.domesday86.com"
Comment1 "(c)2019 Simon Inns"
Comment2 "License: Attribution-ShareAlike 4.0 International (CC BY-SA 4.0)"
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3100 1300 900  1400
U 5CAAD165
F0 "Cartridge" 50
F1 "cartridge.sch" 50
F2 "A[0..15]" I L 3100 1400 50 
F3 "CD[0..7]" B L 3100 1500 50 
F4 "BD[0..7]" B L 3100 1600 50 
F5 "AT13" I L 3100 1700 50 
F6 "~RST" I L 3100 1800 50 
F7 "AA15" I L 3100 1900 50 
F8 "phi2_out" I L 3100 2000 50 
F9 "BRnW" I L 3100 2100 50 
F10 "~NMI" O L 3100 2200 50 
F11 "~IRQ" O L 3100 2300 50 
F12 "~INFC" I L 3100 2400 50 
F13 "~INFD" I L 3100 2500 50 
F14 "AA14" I L 3100 2600 50 
F15 "16MHz" I R 4000 1400 50 
F16 "CRTC~RST" I R 4000 1500 50 
F17 "ANOUT" I R 4000 1600 50 
F18 "AGND" I R 4000 1700 50 
F19 "AT15" I R 4000 1800 50 
F20 "~CSYNC" I R 4000 1900 50 
F21 "SPEECH" I R 4000 2000 50 
F22 "~PRST" I R 4000 2100 50 
F23 "LPSTB" O R 4000 2200 50 
$EndSheet
$Sheet
S 1750 3000 550  800 
U 5CAAD187
F0 "Econet" 50
F1 "econetinf.sch" 50
F2 "~NETINT" I L 1750 3100 50 
F3 "BRnW" I L 1750 3200 50 
F4 "~ADLC" I L 1750 3300 50 
F5 "phi2_in" I L 1750 3400 50 
F6 "~RST" I L 1750 3500 50 
F7 "A[0..15]" I L 1750 3600 50 
F8 "CD[0..7]" B L 1750 3700 50 
$EndSheet
$Sheet
S 6900 3650 650  800 
U 5CAAD190
F0 "VIA B" 50
F1 "viab.sch" 50
F2 "~VIAB" I L 6900 3750 50 
F3 "~RST" I L 6900 3850 50 
F4 "1MHzE" I L 6900 3950 50 
F5 "BRnW" I L 6900 4050 50 
F6 "~IRQ" I L 6900 4150 50 
F7 "A[0..15]" I L 6900 4250 50 
F8 "BD[0..7]" B L 6900 4350 50 
$EndSheet
$Sheet
S 8150 3650 550  1000
U 5CAAD19B
F0 "FDC" 50
F1 "fdcinterface.sch" 50
F2 "~RST" I L 8150 3750 50 
F3 "~FDCON" I L 8150 3850 50 
F4 "DRQ" O L 8150 3950 50 
F5 "INTRQ" O L 8150 4050 50 
F6 "BA[0..7]" I L 8150 4150 50 
F7 "8BUFF" I L 8150 4250 50 
F8 "~FDC" I L 8150 4350 50 
F9 "BRnW" I L 8150 4450 50 
F10 "BD[0..7]" B L 8150 4550 50 
$EndSheet
$Sheet
S 6950 1650 850  1500
U 5CAAD1B3
F0 "VIA A" 50
F1 "viaa.sch" 50
F2 "BD[0..7]" B L 6950 1750 50 
F3 "A[0..15]" B L 6950 1850 50 
F4 "BRnW" I L 6950 1950 50 
F5 "1MHzE" I L 6950 2050 50 
F6 "~PRST" I L 6950 2150 50 
F7 "~IRQ" O L 6950 2250 50 
F8 "LPSTB" I L 6950 2350 50 
F9 "~EOC" I L 6950 2450 50 
F10 "VS" I L 6950 2550 50 
F11 "SA[0..7]" B L 6950 2650 50 
F12 "~VIAA" I L 6950 2750 50 
F13 "I0" I L 6950 2850 50 
F14 "I1" I L 6950 2950 50 
F15 "~J259" I L 6950 3050 50 
F16 "C0" O R 7800 1750 50 
F17 "C1" O R 7800 1850 50 
F18 "SC1" O R 7800 1950 50 
F19 "SC2" O R 7800 2050 50 
F20 "BREAK" O R 7800 2150 50 
F21 "76489WE" O R 7800 2250 50 
F22 "RTC_AS" O R 7800 2350 50 
F23 "RTC_CS" O R 7800 2450 50 
$EndSheet
$Sheet
S 7950 1650 850  1150
U 5CAAD1BE
F0 "RTC and CMOS RAM" 50
F1 "rtccmos.sch" 50
F2 "SA[0..7]" B L 7950 1750 50 
F3 "SC1" I L 7950 1850 50 
F4 "SC2" I L 7950 1950 50 
F5 "~RST" I L 7950 2050 50 
F6 "RTC_AS" I L 7950 2150 50 
F7 "RTC_CS" I L 7950 2250 50 
F8 "~IRQ" O L 7950 2350 50 
F9 "BAT" I L 7950 2450 50 
F10 "CHRG" I L 7950 2550 50 
$EndSheet
$Sheet
S 7950 800  550  600 
U 5CAAD1C5
F0 "Audio" 50
F1 "audio.sch" 50
F2 "SA[0..7]" I L 7950 900 50 
F3 "4MHz" I L 7950 1000 50 
F4 "76489WE" I L 7950 1100 50 
F5 "SPEECH" I L 7950 1200 50 
F6 "ANALOG" I L 7950 1300 50 
$EndSheet
$Sheet
S 3050 2950 650  1100
U 5CAAD1D1
F0 "ADC" 50
F1 "adc.sch" 50
F2 "A[0..15]" I L 3050 3050 50 
F3 "BD[0..7]" B L 3050 3150 50 
F4 "1MHzE" I L 3050 3250 50 
F5 "BRnW" I L 3050 3350 50 
F6 "~ADC" I L 3050 3450 50 
F7 "nRW" I L 3050 3550 50 
F8 "~EOC" I L 3050 3650 50 
F9 "I1" O L 3050 3750 50 
F10 "I0" O L 3050 3850 50 
F11 "LPSTB" O L 3050 3950 50 
$EndSheet
$Sheet
S 8150 4950 550  800 
U 5CAAD1DA
F0 "Serial" 50
F1 "serial.sch" 50
F2 "SERCLK" I L 8150 5050 50 
F3 "~ACIA" I L 8150 5150 50 
F4 "BRnW" I L 8150 5250 50 
F5 "1MHzE" I L 8150 5350 50 
F6 "~IRQ" I L 8150 5450 50 
F7 "~SERPROC" I L 8150 5550 50 
F8 "BD[0..7]" B L 8150 5650 50 
$EndSheet
$Sheet
S 1800 1300 1050 1350
U 5CAAD17E
F0 "Tube and 1MHz bus" 50
F1 "tubeinf.sch" 50
F2 "8MHz" I L 1800 1400 50 
F3 "~IRQ" I L 1800 1500 50 
F4 "CD[0..7]" B L 1800 1600 50 
F5 "~INTUBE" I L 1800 1700 50 
F6 "~RST" I L 1800 1800 50 
F7 "BRnW" I L 1800 2000 50 
F8 "A[0..15]" I L 1800 2100 50 
F9 "4MHz" I L 1800 2200 50 
F10 "BA[0..7]" O L 1800 2300 50 
F11 "~EXTUBE" I L 1800 2400 50 
F12 "EXTRnW" I L 1800 2500 50 
F13 "phi2_out" I R 2850 1400 50 
F14 "ANALOG" I R 2850 1500 50 
F15 "~EXFD" I R 2850 1600 50 
F16 "~EXFC" I R 2850 1700 50 
F17 "~NMI" O R 2850 1800 50 
F18 "E1MHzE" I R 2850 1900 50 
F19 "~MODEM" I R 2850 2000 50 
F20 "1MHzE" I R 2850 2100 50 
F21 "RnW" I R 2850 2200 50 
F22 "BD[0..7]" B R 2850 2300 50 
F23 "ED[0..7]" B R 2850 2400 50 
F24 "phi2_in" O L 1800 1900 50 
$EndSheet
$EndSCHEMATC
