

================================================================
== Vitis HLS Report for 'LIGHT_MODULE'
================================================================
* Date:           Wed Sep 25 16:02:04 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        HLS_STREAM_FIFO
* Solution:       test1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.967 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2_fu_160  |LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2  |        6|        6|  60.000 ns|  60.000 ns|     6|     6|       no|
        |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1_fu_196  |LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1  |        6|        6|  60.000 ns|  60.000 ns|     6|     6|       no|
        |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3_fu_205  |LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3  |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        ?|        ?|      4116|          -|          -|   inf|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     276|    462|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     51|    -|
|Register         |        -|    -|     190|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     466|    623|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2_fu_160  |LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2  |        0|   0|  154|  221|    0|
    |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3_fu_205  |LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3  |        0|   0|   48|   80|    0|
    |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1_fu_196  |LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1  |        0|   0|   38|  121|    0|
    |ctrl_s_axi_U                                      |ctrl_s_axi                             |        0|   0|   36|   40|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                       |        0|   0|  276|  462|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub_ln45_1_fu_352_p2                                                |         -|   0|  0|  38|           1|          31|
    |sub_ln45_fu_332_p2                                                  |         -|   0|  0|  39|           1|          32|
    |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3_fu_205_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |avg_fu_372_p3                                                       |    select|   0|  0|  31|           1|          31|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                               |          |   0|  0| 110|           4|          95|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  42|          8|    1|          8|
    |in_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  51|         10|    2|         10|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   7|   0|    7|          0|
    |avg_reg_574                                                    |  31|   0|   31|          0|
    |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3_fu_205_ap_start_reg  |   1|   0|    1|          0|
    |grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1_fu_196_ap_start_reg  |   1|   0|    1|          0|
    |in_pkts_data_0_01_fu_104                                       |  32|   0|   32|          0|
    |in_pkts_data_1_02_fu_108                                       |  32|   0|   32|          0|
    |in_pkts_data_2_03_fu_112                                       |  32|   0|   32|          0|
    |in_pkts_data_3_04_fu_116                                       |  32|   0|   32|          0|
    |in_pkts_dest_0_072_fu_100                                      |   6|   0|    6|          0|
    |in_pkts_id_0_071_fu_96                                         |   5|   0|    5|          0|
    |in_pkts_keep_0_068_fu_84                                       |   4|   0|    4|          0|
    |in_pkts_strb_0_069_fu_88                                       |   4|   0|    4|          0|
    |in_pkts_user_0_070_fu_92                                       |   2|   0|    2|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 190|   0|  190|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_AWADDR   |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARADDR   |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|                 ctrl|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|         LIGHT_MODULE|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|         LIGHT_MODULE|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|         LIGHT_MODULE|  return value|
|in_stream_TDATA     |   in|   32|        axis|   in_stream_V_data_V|       pointer|
|in_stream_TVALID    |   in|    1|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TREADY    |  out|    1|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TDEST     |   in|    6|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TKEEP     |   in|    4|        axis|   in_stream_V_keep_V|       pointer|
|in_stream_TSTRB     |   in|    4|        axis|   in_stream_V_strb_V|       pointer|
|in_stream_TUSER     |   in|    2|        axis|   in_stream_V_user_V|       pointer|
|in_stream_TLAST     |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TID       |   in|    5|        axis|     in_stream_V_id_V|       pointer|
|out_stream_TDATA    |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TVALID   |  out|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TREADY   |   in|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TDEST    |  out|    6|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TKEEP    |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB    |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
|out_stream_TUSER    |  out|    2|        axis|  out_stream_V_user_V|       pointer|
|out_stream_TLAST    |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TID      |  out|    5|        axis|    out_stream_V_id_V|       pointer|
+--------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_068 = alloca i32 1"   --->   Operation 8 'alloca' 'in_pkts_keep_0_068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_069 = alloca i32 1"   --->   Operation 9 'alloca' 'in_pkts_strb_0_069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_pkts_user_0_070 = alloca i32 1"   --->   Operation 10 'alloca' 'in_pkts_user_0_070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_pkts_id_0_071 = alloca i32 1"   --->   Operation 11 'alloca' 'in_pkts_id_0_071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_072 = alloca i32 1"   --->   Operation 12 'alloca' 'in_pkts_dest_0_072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_pkts_data_0_01 = alloca i32 1"   --->   Operation 13 'alloca' 'in_pkts_data_0_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_pkts_data_1_02 = alloca i32 1"   --->   Operation 14 'alloca' 'in_pkts_data_1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_pkts_data_2_03 = alloca i32 1"   --->   Operation 15 'alloca' 'in_pkts_data_2_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_pkts_data_3_04 = alloca i32 1"   --->   Operation 16 'alloca' 'in_pkts_data_3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%avg_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'avg_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_pkts_keep_loc = alloca i64 1"   --->   Operation 18 'alloca' 'out_pkts_keep_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_pkts_strb_loc = alloca i64 1"   --->   Operation 19 'alloca' 'out_pkts_strb_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_pkts_user_loc = alloca i64 1"   --->   Operation 20 'alloca' 'out_pkts_user_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_pkts_id_loc = alloca i64 1"   --->   Operation 21 'alloca' 'out_pkts_id_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%out_pkts_dest_loc = alloca i64 1"   --->   Operation 22 'alloca' 'out_pkts_dest_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_pkts_data_0_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'in_pkts_data_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_pkts_data_1_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'in_pkts_data_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_pkts_data_2_1_loc = alloca i64 1"   --->   Operation 25 'alloca' 'in_pkts_data_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'in_pkts_data_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [src/main.cpp:6]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_stream_V_user_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_stream_V_dest_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_stream_V_user_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_stream_V_dest_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln15 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_4" [src/main.cpp:15]   --->   Operation 45 'specaxissidechannel' 'specaxissidechannel_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln15 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_5" [src/main.cpp:15]   --->   Operation 46 'specaxissidechannel' 'specaxissidechannel_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2" [src/main.cpp:15]   --->   Operation 47 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_068_load = load i4 %in_pkts_keep_0_068"   --->   Operation 48 'load' 'in_pkts_keep_0_068_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_069_load = load i4 %in_pkts_strb_0_069"   --->   Operation 49 'load' 'in_pkts_strb_0_069_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%in_pkts_user_0_070_load = load i2 %in_pkts_user_0_070"   --->   Operation 50 'load' 'in_pkts_user_0_070_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%in_pkts_id_0_071_load = load i5 %in_pkts_id_0_071"   --->   Operation 51 'load' 'in_pkts_id_0_071_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_072_load = load i6 %in_pkts_dest_0_072"   --->   Operation 52 'load' 'in_pkts_dest_0_072_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%in_pkts_data_0_01_load = load i32 %in_pkts_data_0_01"   --->   Operation 53 'load' 'in_pkts_data_0_01_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%in_pkts_data_1_02_load = load i32 %in_pkts_data_1_02"   --->   Operation 54 'load' 'in_pkts_data_1_02_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%in_pkts_data_2_03_load = load i32 %in_pkts_data_2_03"   --->   Operation 55 'load' 'in_pkts_data_2_03_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%in_pkts_data_3_04_load = load i32 %in_pkts_data_3_04"   --->   Operation 56 'load' 'in_pkts_data_3_04_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (4.39ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2, i32 %in_pkts_data_3_04_load, i32 %in_pkts_data_2_03_load, i32 %in_pkts_data_1_02_load, i32 %in_pkts_data_0_01_load, i6 %in_pkts_dest_0_072_load, i5 %in_pkts_id_0_071_load, i2 %in_pkts_user_0_070_load, i4 %in_pkts_strb_0_069_load, i4 %in_pkts_keep_0_068_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i32 %in_pkts_data_3_1_loc, i32 %in_pkts_data_2_1_loc, i32 %in_pkts_data_1_1_loc, i32 %in_pkts_data_0_1_loc, i6 %out_pkts_dest_loc, i5 %out_pkts_id_loc, i2 %out_pkts_user_loc, i4 %out_pkts_strb_loc, i4 %out_pkts_keep_loc"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 4.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 59 [1/2] (3.23ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2, i32 %in_pkts_data_3_04_load, i32 %in_pkts_data_2_03_load, i32 %in_pkts_data_1_02_load, i32 %in_pkts_data_0_01_load, i6 %in_pkts_dest_0_072_load, i5 %in_pkts_id_0_071_load, i2 %in_pkts_user_0_070_load, i4 %in_pkts_strb_0_069_load, i4 %in_pkts_keep_0_068_load, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, i32 %in_pkts_data_3_1_loc, i32 %in_pkts_data_2_1_loc, i32 %in_pkts_data_1_1_loc, i32 %in_pkts_data_0_1_loc, i6 %out_pkts_dest_loc, i5 %out_pkts_id_loc, i2 %out_pkts_user_loc, i4 %out_pkts_strb_loc, i4 %out_pkts_keep_loc"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1_loc_load = load i32 %in_pkts_data_3_1_loc"   --->   Operation 60 'load' 'in_pkts_data_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%in_pkts_data_2_1_loc_load = load i32 %in_pkts_data_2_1_loc"   --->   Operation 61 'load' 'in_pkts_data_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%in_pkts_data_1_1_loc_load = load i32 %in_pkts_data_1_1_loc"   --->   Operation 62 'load' 'in_pkts_data_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%in_pkts_data_0_1_loc_load = load i32 %in_pkts_data_0_1_loc"   --->   Operation 63 'load' 'in_pkts_data_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 64 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1, i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_3_1_loc_load, i32 %avg_1_loc"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %in_pkts_data_3_1_loc_load, i32 %in_pkts_data_3_04" [src/main.cpp:15]   --->   Operation 66 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_2_03" [src/main.cpp:15]   --->   Operation 67 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_1_02" [src/main.cpp:15]   --->   Operation 68 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln15 = store i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_0_01" [src/main.cpp:15]   --->   Operation 69 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.65>
ST_5 : Operation 70 [1/2] (1.65ns)   --->   "%call_ln0 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1, i32 %in_pkts_data_0_1_loc_load, i32 %in_pkts_data_1_1_loc_load, i32 %in_pkts_data_2_1_loc_load, i32 %in_pkts_data_3_1_loc_load, i32 %avg_1_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_26 = wait i32 @_ssdm_op_Wait"   --->   Operation 71 'wait' 'empty_26' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.77>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%out_pkts_dest_loc_load = load i6 %out_pkts_dest_loc"   --->   Operation 72 'load' 'out_pkts_dest_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%out_pkts_id_loc_load = load i5 %out_pkts_id_loc"   --->   Operation 73 'load' 'out_pkts_id_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%out_pkts_user_loc_load = load i2 %out_pkts_user_loc"   --->   Operation 74 'load' 'out_pkts_user_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%out_pkts_strb_loc_load = load i4 %out_pkts_strb_loc"   --->   Operation 75 'load' 'out_pkts_strb_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%out_pkts_keep_loc_load = load i4 %out_pkts_keep_loc"   --->   Operation 76 'load' 'out_pkts_keep_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%avg_1_loc_load = load i32 %avg_1_loc"   --->   Operation 77 'load' 'avg_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %avg_1_loc_load, i32 31" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 78 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.55ns)   --->   "%sub_ln45 = sub i32 0, i32 %avg_1_loc_load" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 79 'sub' 'sub_ln45' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln45, i32 2, i32 31" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 80 'partselect' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i30 %trunc_ln45_1" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 81 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.49ns)   --->   "%sub_ln45_1 = sub i31 0, i31 %zext_ln45" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 82 'sub' 'sub_ln45_1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %avg_1_loc_load, i32 2, i32 31" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 83 'partselect' 'trunc_ln45_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i30 %trunc_ln45_2" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 84 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.73ns)   --->   "%avg = select i1 %tmp, i31 %sub_ln45_1, i31 %zext_ln45_1" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 85 'select' 'avg' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln45 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3, i31 %avg, i4 %out_pkts_keep_loc_load, i4 %out_pkts_strb_loc_load, i2 %out_pkts_user_loc_load, i5 %out_pkts_id_loc_load, i6 %out_pkts_dest_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 86 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln15 = store i6 %out_pkts_dest_loc_load, i6 %in_pkts_dest_0_072" [src/main.cpp:15]   --->   Operation 87 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln15 = store i5 %out_pkts_id_loc_load, i5 %in_pkts_id_0_071" [src/main.cpp:15]   --->   Operation 88 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln15 = store i2 %out_pkts_user_loc_load, i2 %in_pkts_user_0_070" [src/main.cpp:15]   --->   Operation 89 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln15 = store i4 %out_pkts_strb_loc_load, i4 %in_pkts_strb_0_069" [src/main.cpp:15]   --->   Operation 90 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln15 = store i4 %out_pkts_keep_loc_load, i4 %in_pkts_keep_0_068" [src/main.cpp:15]   --->   Operation 91 'store' 'store_ln15' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 92 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/main.cpp:15]   --->   Operation 93 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln45 = call void @LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3, i31 %avg, i4 %out_pkts_keep_loc_load, i4 %out_pkts_strb_loc_load, i2 %out_pkts_user_loc_load, i5 %out_pkts_id_loc_load, i6 %out_pkts_dest_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V" [src/main.cpp:45->src/main.cpp:20]   --->   Operation 94 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_16_2" [src/main.cpp:15]   --->   Operation 95 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_pkts_keep_0_068        (alloca             ) [ 00111111]
in_pkts_strb_0_069        (alloca             ) [ 00111111]
in_pkts_user_0_070        (alloca             ) [ 00111111]
in_pkts_id_0_071          (alloca             ) [ 00111111]
in_pkts_dest_0_072        (alloca             ) [ 00111111]
in_pkts_data_0_01         (alloca             ) [ 00111111]
in_pkts_data_1_02         (alloca             ) [ 00111111]
in_pkts_data_2_03         (alloca             ) [ 00111111]
in_pkts_data_3_04         (alloca             ) [ 00111111]
avg_1_loc                 (alloca             ) [ 00111111]
out_pkts_keep_loc         (alloca             ) [ 00111111]
out_pkts_strb_loc         (alloca             ) [ 00111111]
out_pkts_user_loc         (alloca             ) [ 00111111]
out_pkts_id_loc           (alloca             ) [ 00111111]
out_pkts_dest_loc         (alloca             ) [ 00111111]
in_pkts_data_0_1_loc      (alloca             ) [ 00111111]
in_pkts_data_1_1_loc      (alloca             ) [ 00111111]
in_pkts_data_2_1_loc      (alloca             ) [ 00111111]
in_pkts_data_3_1_loc      (alloca             ) [ 00111111]
spectopmodule_ln6         (spectopmodule      ) [ 00000000]
specinterface_ln0         (specinterface      ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specinterface_ln0         (specinterface      ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specinterface_ln0         (specinterface      ) [ 00000000]
specaxissidechannel_ln15  (specaxissidechannel) [ 00000000]
specaxissidechannel_ln15  (specaxissidechannel) [ 00000000]
br_ln15                   (br                 ) [ 00000000]
in_pkts_keep_0_068_load   (load               ) [ 00010000]
in_pkts_strb_0_069_load   (load               ) [ 00010000]
in_pkts_user_0_070_load   (load               ) [ 00010000]
in_pkts_id_0_071_load     (load               ) [ 00010000]
in_pkts_dest_0_072_load   (load               ) [ 00010000]
in_pkts_data_0_01_load    (load               ) [ 00010000]
in_pkts_data_1_02_load    (load               ) [ 00010000]
in_pkts_data_2_03_load    (load               ) [ 00010000]
in_pkts_data_3_04_load    (load               ) [ 00010000]
empty                     (wait               ) [ 00000000]
call_ln0                  (call               ) [ 00000000]
in_pkts_data_3_1_loc_load (load               ) [ 00000100]
in_pkts_data_2_1_loc_load (load               ) [ 00000100]
in_pkts_data_1_1_loc_load (load               ) [ 00000100]
in_pkts_data_0_1_loc_load (load               ) [ 00000100]
empty_25                  (wait               ) [ 00000000]
store_ln15                (store              ) [ 00000000]
store_ln15                (store              ) [ 00000000]
store_ln15                (store              ) [ 00000000]
store_ln15                (store              ) [ 00000000]
call_ln0                  (call               ) [ 00000000]
empty_26                  (wait               ) [ 00000000]
out_pkts_dest_loc_load    (load               ) [ 00000001]
out_pkts_id_loc_load      (load               ) [ 00000001]
out_pkts_user_loc_load    (load               ) [ 00000001]
out_pkts_strb_loc_load    (load               ) [ 00000001]
out_pkts_keep_loc_load    (load               ) [ 00000001]
avg_1_loc_load            (load               ) [ 00000000]
tmp                       (bitselect          ) [ 00000000]
sub_ln45                  (sub                ) [ 00000000]
trunc_ln45_1              (partselect         ) [ 00000000]
zext_ln45                 (zext               ) [ 00000000]
sub_ln45_1                (sub                ) [ 00000000]
trunc_ln45_2              (partselect         ) [ 00000000]
zext_ln45_1               (zext               ) [ 00000000]
avg                       (select             ) [ 00000001]
store_ln15                (store              ) [ 00000000]
store_ln15                (store              ) [ 00000000]
store_ln15                (store              ) [ 00000000]
store_ln15                (store              ) [ 00000000]
store_ln15                (store              ) [ 00000000]
loop_begin                (specloopbegin      ) [ 00000000]
specloopname_ln15         (specloopname       ) [ 00000000]
call_ln45                 (call               ) [ 00000000]
br_ln15                   (br                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="in_pkts_keep_0_068_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_keep_0_068/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_pkts_strb_0_069_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_strb_0_069/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_pkts_user_0_070_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_user_0_070/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_pkts_id_0_071_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_id_0_071/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_pkts_dest_0_072_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_dest_0_072/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_pkts_data_0_01_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_0_01/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_pkts_data_1_02_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_1_02/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_pkts_data_2_03_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_2_03/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in_pkts_data_3_04_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_3_04/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="avg_1_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="avg_1_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_pkts_keep_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_keep_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="out_pkts_strb_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_strb_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="out_pkts_user_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_user_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="out_pkts_id_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_id_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_pkts_dest_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_pkts_dest_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="in_pkts_data_0_1_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_0_1_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_pkts_data_1_1_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_1_1_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_pkts_data_2_1_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_2_1_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="in_pkts_data_3_1_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_pkts_data_3_1_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="32" slack="0"/>
<pin id="165" dir="0" index="4" bw="32" slack="0"/>
<pin id="166" dir="0" index="5" bw="6" slack="0"/>
<pin id="167" dir="0" index="6" bw="5" slack="0"/>
<pin id="168" dir="0" index="7" bw="2" slack="0"/>
<pin id="169" dir="0" index="8" bw="4" slack="0"/>
<pin id="170" dir="0" index="9" bw="4" slack="0"/>
<pin id="171" dir="0" index="10" bw="32" slack="0"/>
<pin id="172" dir="0" index="11" bw="4" slack="0"/>
<pin id="173" dir="0" index="12" bw="4" slack="0"/>
<pin id="174" dir="0" index="13" bw="2" slack="0"/>
<pin id="175" dir="0" index="14" bw="1" slack="0"/>
<pin id="176" dir="0" index="15" bw="5" slack="0"/>
<pin id="177" dir="0" index="16" bw="6" slack="0"/>
<pin id="178" dir="0" index="17" bw="32" slack="1"/>
<pin id="179" dir="0" index="18" bw="32" slack="1"/>
<pin id="180" dir="0" index="19" bw="32" slack="1"/>
<pin id="181" dir="0" index="20" bw="32" slack="1"/>
<pin id="182" dir="0" index="21" bw="6" slack="1"/>
<pin id="183" dir="0" index="22" bw="5" slack="1"/>
<pin id="184" dir="0" index="23" bw="2" slack="1"/>
<pin id="185" dir="0" index="24" bw="4" slack="1"/>
<pin id="186" dir="0" index="25" bw="4" slack="1"/>
<pin id="187" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="32" slack="0"/>
<pin id="201" dir="0" index="4" bw="32" slack="0"/>
<pin id="202" dir="0" index="5" bw="32" slack="3"/>
<pin id="203" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="31" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="0" index="3" bw="4" slack="0"/>
<pin id="210" dir="0" index="4" bw="2" slack="0"/>
<pin id="211" dir="0" index="5" bw="5" slack="0"/>
<pin id="212" dir="0" index="6" bw="6" slack="0"/>
<pin id="213" dir="0" index="7" bw="32" slack="0"/>
<pin id="214" dir="0" index="8" bw="4" slack="0"/>
<pin id="215" dir="0" index="9" bw="4" slack="0"/>
<pin id="216" dir="0" index="10" bw="2" slack="0"/>
<pin id="217" dir="0" index="11" bw="1" slack="0"/>
<pin id="218" dir="0" index="12" bw="5" slack="0"/>
<pin id="219" dir="0" index="13" bw="6" slack="0"/>
<pin id="220" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="in_pkts_keep_0_068_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_keep_0_068_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="in_pkts_strb_0_069_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_strb_0_069_load/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="in_pkts_user_0_070_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="1"/>
<pin id="239" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_user_0_070_load/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="in_pkts_id_0_071_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="1"/>
<pin id="243" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_id_0_071_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="in_pkts_dest_0_072_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_dest_0_072_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="in_pkts_data_0_01_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_0_01_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="in_pkts_data_1_02_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_1_02_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="in_pkts_data_2_03_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_2_03_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="in_pkts_data_3_04_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_3_04_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="in_pkts_data_3_1_loc_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="3"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_3_1_loc_load/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="in_pkts_data_2_1_loc_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="3"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_2_1_loc_load/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="in_pkts_data_1_1_loc_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="3"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_1_1_loc_load/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="in_pkts_data_0_1_loc_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="3"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_pkts_data_0_1_loc_load/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln15_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="3"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln15_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="3"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln15_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="3"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln15_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="3"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="out_pkts_dest_loc_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="5"/>
<pin id="303" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pkts_dest_loc_load/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="out_pkts_id_loc_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="5"/>
<pin id="307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pkts_id_loc_load/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="out_pkts_user_loc_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="5"/>
<pin id="311" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pkts_user_loc_load/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="out_pkts_strb_loc_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="5"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pkts_strb_loc_load/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="out_pkts_keep_loc_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="5"/>
<pin id="319" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pkts_keep_loc_load/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="avg_1_loc_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="5"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_1_loc_load/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sub_ln45_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln45_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="30" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln45_1/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln45_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="30" slack="0"/>
<pin id="350" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub_ln45_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="30" slack="0"/>
<pin id="355" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45_1/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln45_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="30" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="3" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln45_2/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln45_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="30" slack="0"/>
<pin id="370" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="avg_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="31" slack="0"/>
<pin id="375" dir="0" index="2" bw="31" slack="0"/>
<pin id="376" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="avg/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln15_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="5"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln15_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="5" slack="5"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln15_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="2" slack="5"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln15_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="5"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln15_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="5"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="in_pkts_keep_0_068_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_keep_0_068 "/>
</bind>
</comp>

<comp id="412" class="1005" name="in_pkts_strb_0_069_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="1"/>
<pin id="414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_strb_0_069 "/>
</bind>
</comp>

<comp id="418" class="1005" name="in_pkts_user_0_070_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="1"/>
<pin id="420" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_user_0_070 "/>
</bind>
</comp>

<comp id="424" class="1005" name="in_pkts_id_0_071_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="1"/>
<pin id="426" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_id_0_071 "/>
</bind>
</comp>

<comp id="430" class="1005" name="in_pkts_dest_0_072_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="1"/>
<pin id="432" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_dest_0_072 "/>
</bind>
</comp>

<comp id="436" class="1005" name="in_pkts_data_0_01_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_0_01 "/>
</bind>
</comp>

<comp id="442" class="1005" name="in_pkts_data_1_02_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_1_02 "/>
</bind>
</comp>

<comp id="448" class="1005" name="in_pkts_data_2_03_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_2_03 "/>
</bind>
</comp>

<comp id="454" class="1005" name="in_pkts_data_3_04_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_3_04 "/>
</bind>
</comp>

<comp id="460" class="1005" name="avg_1_loc_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="3"/>
<pin id="462" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="avg_1_loc "/>
</bind>
</comp>

<comp id="466" class="1005" name="out_pkts_keep_loc_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="1"/>
<pin id="468" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_keep_loc "/>
</bind>
</comp>

<comp id="472" class="1005" name="out_pkts_strb_loc_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_strb_loc "/>
</bind>
</comp>

<comp id="478" class="1005" name="out_pkts_user_loc_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="1"/>
<pin id="480" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_user_loc "/>
</bind>
</comp>

<comp id="484" class="1005" name="out_pkts_id_loc_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_id_loc "/>
</bind>
</comp>

<comp id="490" class="1005" name="out_pkts_dest_loc_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_pkts_dest_loc "/>
</bind>
</comp>

<comp id="496" class="1005" name="in_pkts_data_0_1_loc_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_0_1_loc "/>
</bind>
</comp>

<comp id="502" class="1005" name="in_pkts_data_1_1_loc_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_1_1_loc "/>
</bind>
</comp>

<comp id="508" class="1005" name="in_pkts_data_2_1_loc_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_2_1_loc "/>
</bind>
</comp>

<comp id="514" class="1005" name="in_pkts_data_3_1_loc_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_3_1_loc "/>
</bind>
</comp>

<comp id="574" class="1005" name="avg_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="1"/>
<pin id="576" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="avg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="160" pin=10"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="160" pin=11"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="160" pin=12"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="160" pin=13"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="160" pin=14"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="160" pin=15"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="160" pin=16"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="221"><net_src comp="76" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="205" pin=7"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="205" pin=8"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="205" pin=9"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="205" pin=10"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="205" pin=11"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="205" pin=12"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="205" pin=13"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="160" pin=9"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="160" pin=8"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="160" pin=7"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="285"><net_src comp="265" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="269" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="273" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="277" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="205" pin=6"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="205" pin=5"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="205" pin=4"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="205" pin=3"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="321" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="321" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="72" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="324" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="352" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="372" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="385"><net_src comp="301" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="305" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="309" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="313" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="317" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="84" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="415"><net_src comp="88" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="421"><net_src comp="92" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="427"><net_src comp="96" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="433"><net_src comp="100" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="439"><net_src comp="104" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="445"><net_src comp="108" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="451"><net_src comp="112" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="457"><net_src comp="116" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="463"><net_src comp="120" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="196" pin=5"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="469"><net_src comp="124" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="160" pin=25"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="475"><net_src comp="128" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="160" pin=24"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="481"><net_src comp="132" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="160" pin=23"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="487"><net_src comp="136" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="160" pin=22"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="493"><net_src comp="140" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="160" pin=21"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="499"><net_src comp="144" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="160" pin=20"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="505"><net_src comp="148" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="160" pin=19"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="511"><net_src comp="152" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="160" pin=18"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="517"><net_src comp="156" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="160" pin=17"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="577"><net_src comp="372" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="205" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {6 7 }
	Port: out_stream_V_keep_V | {6 7 }
	Port: out_stream_V_strb_V | {6 7 }
	Port: out_stream_V_user_V | {6 7 }
	Port: out_stream_V_last_V | {6 7 }
	Port: out_stream_V_id_V | {6 7 }
	Port: out_stream_V_dest_V | {6 7 }
 - Input state : 
	Port: LIGHT_MODULE : in_stream_V_data_V | {2 3 }
	Port: LIGHT_MODULE : in_stream_V_keep_V | {2 3 }
	Port: LIGHT_MODULE : in_stream_V_strb_V | {2 3 }
	Port: LIGHT_MODULE : in_stream_V_user_V | {2 3 }
	Port: LIGHT_MODULE : in_stream_V_last_V | {2 3 }
	Port: LIGHT_MODULE : in_stream_V_id_V | {2 3 }
	Port: LIGHT_MODULE : in_stream_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
		call_ln0 : 1
	State 3
	State 4
		call_ln0 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
	State 5
	State 6
		tmp : 1
		sub_ln45 : 1
		trunc_ln45_1 : 2
		zext_ln45 : 3
		sub_ln45_1 : 4
		trunc_ln45_2 : 1
		zext_ln45_1 : 2
		avg : 5
		call_ln45 : 6
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                 |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|
|          | grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2_fu_160 |   152   |    53   |
|   call   | grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1_fu_196 |   163   |    81   |
|          | grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3_fu_205 |    66   |    28   |
|----------|--------------------------------------------------|---------|---------|
|    sub   |                  sub_ln45_fu_332                 |    0    |    39   |
|          |                 sub_ln45_1_fu_352                |    0    |    37   |
|----------|--------------------------------------------------|---------|---------|
|  select  |                    avg_fu_372                    |    0    |    31   |
|----------|--------------------------------------------------|---------|---------|
| bitselect|                    tmp_fu_324                    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|partselect|                trunc_ln45_1_fu_338               |    0    |    0    |
|          |                trunc_ln45_2_fu_358               |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   zext   |                 zext_ln45_fu_348                 |    0    |    0    |
|          |                zext_ln45_1_fu_368                |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   Total  |                                                  |   381   |   269   |
|----------|--------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      avg_1_loc_reg_460     |   32   |
|         avg_reg_574        |   31   |
|  in_pkts_data_0_01_reg_436 |   32   |
|in_pkts_data_0_1_loc_reg_496|   32   |
|  in_pkts_data_1_02_reg_442 |   32   |
|in_pkts_data_1_1_loc_reg_502|   32   |
|  in_pkts_data_2_03_reg_448 |   32   |
|in_pkts_data_2_1_loc_reg_508|   32   |
|  in_pkts_data_3_04_reg_454 |   32   |
|in_pkts_data_3_1_loc_reg_514|   32   |
| in_pkts_dest_0_072_reg_430 |    6   |
|  in_pkts_id_0_071_reg_424  |    5   |
| in_pkts_keep_0_068_reg_406 |    4   |
| in_pkts_strb_0_069_reg_412 |    4   |
| in_pkts_user_0_070_reg_418 |    2   |
|  out_pkts_dest_loc_reg_490 |    6   |
|   out_pkts_id_loc_reg_484  |    5   |
|  out_pkts_keep_loc_reg_466 |    4   |
|  out_pkts_strb_loc_reg_472 |    4   |
|  out_pkts_user_loc_reg_478 |    2   |
+----------------------------+--------+
|            Total           |   361  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
| grp_LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3_fu_205 |  p1  |   2  |  31  |   62   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   62   ||  1.588  ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   381  |   269  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   361  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   742  |   278  |
+-----------+--------+--------+--------+
