// Seed: 1523246760
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_29;
  id_30(
      .id_0(1), .id_1(id_5), .id_2(1 - 1), .id_3(id_26), .id_4(id_1 & id_27), .id_5(1)
  );
  wire id_31;
  wire id_32;
endmodule
module module_1 #(
    parameter id_6 = 32'd84,
    parameter id_7 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1'b0 - id_1 or posedge 1 ^ 1) begin
    id_2 <= 1;
  end
  module_0(
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1,
      id_1
  ); defparam id_6.id_7 = 1;
endmodule
