{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743645902863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743645902886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  2 22:05:02 2025 " "Processing started: Wed Apr  2 22:05:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743645902886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743645902886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743645902886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743645905170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743645905170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter.v 1 1 " "Found 1 design units, including 1 entities, in source file letter.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter " "Found entity 1: letter" {  } { { "letter.v" "" { Text "N:/373Final/letter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743645912417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743645912417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit.v 1 1 " "Found 1 design units, including 1 entities, in source file digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit " "Found entity 1: digit" {  } { { "digit.v" "" { Text "N:/373Final/digit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743645912486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743645912486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.v" "" { Text "N:/373Final/ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743645912554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743645912554 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(147) " "Verilog HDL Expression warning at display.v(147): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 147 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(148) " "Verilog HDL Expression warning at display.v(148): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(149) " "Verilog HDL Expression warning at display.v(149): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 149 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(158) " "Verilog HDL Expression warning at display.v(158): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 158 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(159) " "Verilog HDL Expression warning at display.v(159): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 159 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(160) " "Verilog HDL Expression warning at display.v(160): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 160 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(170) " "Verilog HDL Expression warning at display.v(170): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 170 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(171) " "Verilog HDL Expression warning at display.v(171): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 171 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(172) " "Verilog HDL Expression warning at display.v(172): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 172 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(182) " "Verilog HDL Expression warning at display.v(182): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 182 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(183) " "Verilog HDL Expression warning at display.v(183): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(184) " "Verilog HDL Expression warning at display.v(184): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 184 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(194) " "Verilog HDL Expression warning at display.v(194): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 194 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(195) " "Verilog HDL Expression warning at display.v(195): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 195 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(196) " "Verilog HDL Expression warning at display.v(196): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 196 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912626 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(206) " "Verilog HDL Expression warning at display.v(206): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912626 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(207) " "Verilog HDL Expression warning at display.v(207): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 207 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912626 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(208) " "Verilog HDL Expression warning at display.v(208): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912627 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(218) " "Verilog HDL Expression warning at display.v(218): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 218 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912627 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(219) " "Verilog HDL Expression warning at display.v(219): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 219 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912627 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(220) " "Verilog HDL Expression warning at display.v(220): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 220 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912627 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(230) " "Verilog HDL Expression warning at display.v(230): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 230 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912627 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(231) " "Verilog HDL Expression warning at display.v(231): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912627 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(232) " "Verilog HDL Expression warning at display.v(232): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 232 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912627 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(240) " "Verilog HDL Expression warning at display.v(240): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 240 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912627 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(241) " "Verilog HDL Expression warning at display.v(241): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 241 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912628 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(242) " "Verilog HDL Expression warning at display.v(242): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 242 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912628 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(249) " "Verilog HDL Expression warning at display.v(249): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/373Final/display.v" 249 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743645912628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "N:/373Final/display.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743645912638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743645912638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743645913053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(43) " "Verilog HDL assignment warning at display.v(43): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913057 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(53) " "Verilog HDL assignment warning at display.v(53): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913057 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(62) " "Verilog HDL assignment warning at display.v(62): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913057 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(63) " "Verilog HDL assignment warning at display.v(63): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913057 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(76) " "Verilog HDL assignment warning at display.v(76): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913057 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(77) " "Verilog HDL assignment warning at display.v(77): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913059 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(83) " "Verilog HDL assignment warning at display.v(83): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913060 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(84) " "Verilog HDL assignment warning at display.v(84): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913060 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(85) " "Verilog HDL assignment warning at display.v(85): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913060 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(95) " "Verilog HDL assignment warning at display.v(95): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913061 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(96) " "Verilog HDL assignment warning at display.v(96): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913061 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(97) " "Verilog HDL assignment warning at display.v(97): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/373Final/display.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743645913061 "|display"}
