# compile vhdl design source files
vhdl xil_defaultlib  "../../../TP_PEM.srcs/sources_1/imports/1_Compteurs_Imbriques/Test_CPT.vhd"
vhdl xil_defaultlib  "../../../TP_PEM.srcs/sim_1/imports/Partie_1_Prise_en_Main/TB_Test.vhd"

# Do not sort compile order
nosort
