// Seed: 2994062624
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  always @(id_0 or id_0) begin
    id_1 = id_0;
    id_1 <= 1;
  end
  logic id_2 = 1'b0;
endmodule
