module keybd (
    input wire clk,
    input wire rst_n,

    input  wire [3-1:0] keybd_col_i,
    output reg  [3-1:0] keybd_row_o,
    output reg  [9-1:0] result_o
);
reg [5:0] cnt_row=1;
always @(posedge clk) begin
    if(!rst_n)
      begin
        cnt_row<=1;
      end
      else begin
        if(cnt_row>=3)begin
            cnt_row<=1;
        end else begin
            cnt_row<=cnt_row+1;
        end
      end
end

always @(*) begin

    case (cnt_row)
        1: keybd_row_o=3'b001;
        2: keybd_row_o=3'b010;
        3:keybd_row_o=3'b100;
        default: keybd_row_o=0;
    endcase

end

always @(*) begin

    case (keybd_col_i)
        9'b000_000_001: result_o=1;
        9'b000_000_010: result_o=2;
        9'b000_000_100:result_o=3;

        9'b000_001_000:result_o=4;
        9'b000_010_000:result_o=5;
        9'b000_100_000:result_o=6;

        9'b001_000_000:result_o=7;
        9'b010_000_000:result_o=8;
        9'b100_000_000:result_o=9;
        default: result_o=0;
    endcase

end
endmodule //keybd

