Warning (10268): Verilog HDL information at vgaController.v(43): always construct contains both blocking and non-blocking assignments File: /home/casey/Documents/School/ECE3710/3710-CPU/quartusProject/vgaController.v Line: 43
Info (10281): Verilog HDL Declaration information at datapath.v(56): object "NEGATIVE" differs only in case from object "negative" in the same scope File: /home/casey/Documents/School/ECE3710/3710-CPU/quartusProject/datapath.v Line: 56
Info (10281): Verilog HDL Declaration information at datapath.v(55): object "ZERO" differs only in case from object "zero" in the same scope File: /home/casey/Documents/School/ECE3710/3710-CPU/quartusProject/datapath.v Line: 55
Info (10281): Verilog HDL Declaration information at datapath.v(58): object "FLAG" differs only in case from object "flag" in the same scope File: /home/casey/Documents/School/ECE3710/3710-CPU/quartusProject/datapath.v Line: 58
Info (10281): Verilog HDL Declaration information at datapath.v(57): object "LOW" differs only in case from object "low" in the same scope File: /home/casey/Documents/School/ECE3710/3710-CPU/quartusProject/datapath.v Line: 57
Info (10281): Verilog HDL Declaration information at datapath.v(59): object "CARRY" differs only in case from object "carry" in the same scope File: /home/casey/Documents/School/ECE3710/3710-CPU/quartusProject/datapath.v Line: 59
Warning (10268): Verilog HDL information at datapath.v(241): always construct contains both blocking and non-blocking assignments File: /home/casey/Documents/School/ECE3710/3710-CPU/quartusProject/datapath.v Line: 241
