<html><body><samp><pre>
<!@TC:1702836840>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Sun Dec 17 18:14:00 2023

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1702836886> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1702836886> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1702836886> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1702836886> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:83:7:83:13:@W:CG1337:@XP_MSG">mcu.v(83)</a><!@TM:1702836886> | Net RESETN is not declared.</font>
@I::"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\constants.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionTestSetup.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\instructionTestSetup.v":"C:\Users\Duncan\git\ForthCPU\.\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionLatch\source\instructionLatch.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":"C:\Users\Duncan\git\ForthCPU\mcuResources\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\transparentLatch.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":"C:\Users\Duncan\git\ForthCPU\UART\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\testSetup.v" (library work)
Verilog syntax check successful!
File C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v changed - recompiling
Selecting top level module mcu
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1032:7:1032:10:@N:CG364:@XP_MSG">machxo3l.v(1032)</a><!@TM:1702836886> | Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:494:7:494:10:@N:CG364:@XP_MSG">machxo3l.v(494)</a><!@TM:1702836886> | Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v:3:7:3:15:@N:CG364:@XP_MSG">register.v(3)</a><!@TM:1702836886> | Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = register_16s
Running optimization stage 1 on register_16s .......
Finished optimization stage 1 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v:3:7:3:24:@N:CG364:@XP_MSG">oneOfEightDecoder.v(3)</a><!@TM:1702836886> | Synthesizing module oneOfEightDecoder in library work.
Running optimization stage 1 on oneOfEightDecoder .......
Finished optimization stage 1 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v:3:7:3:19:@N:CG364:@XP_MSG">synchronizer.v(3)</a><!@TM:1702836886> | Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000000001
   Generated name = synchronizer_1s
Running optimization stage 1 on synchronizer_1s .......
Finished optimization stage 1 on synchronizer_1s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v:10:7:10:23:@N:CG364:@XP_MSG">requestGenerator.v(10)</a><!@TM:1702836886> | Synthesizing module requestGenerator in library work.
Running optimization stage 1 on requestGenerator .......
Finished optimization stage 1 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v:9:7:9:26:@N:CG364:@XP_MSG">synchronizedCounter.v(9)</a><!@TM:1702836886> | Synthesizing module synchronizedCounter in library work.

	BUS_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizedCounter_8s
Running optimization stage 1 on synchronizedCounter_8s .......
Finished optimization stage 1 on synchronizedCounter_8s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v:3:7:3:19:@N:CG364:@XP_MSG">synchronizer.v(3)</a><!@TM:1702836886> | Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizer_8s
Running optimization stage 1 on synchronizer_8s .......
Finished optimization stage 1 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v:3:7:3:15:@N:CG364:@XP_MSG">register.v(3)</a><!@TM:1702836886> | Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000000100
   Generated name = register_4s
Running optimization stage 1 on register_4s .......
Finished optimization stage 1 on register_4s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v:3:7:3:19:@N:CG364:@XP_MSG">synchronizer.v(3)</a><!@TM:1702836886> | Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000000011
   Generated name = synchronizer_3s
Running optimization stage 1 on synchronizer_3s .......
Finished optimization stage 1 on synchronizer_3s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v:19:7:19:16:@N:CG364:@XP_MSG">debugPort.v(19)</a><!@TM:1702836886> | Synthesizing module debugPort in library work.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v:77:12:77:30:@W:CG133:@XP_MSG">debugPort.v(77)</a><!@TM:1702836886> | Object DEBUG_READ_MUX_OUT is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on debugPort .......
Finished optimization stage 1 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v:7:7:7:19:@N:CG364:@XP_MSG">debugDecoder.v(7)</a><!@TM:1702836886> | Synthesizing module debugDecoder in library work.
Running optimization stage 1 on debugDecoder .......
Finished optimization stage 1 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v:8:7:8:21:@N:CG364:@XP_MSG">debugSequencer.v(8)</a><!@TM:1702836886> | Synthesizing module debugSequencer in library work.
Running optimization stage 1 on debugSequencer .......
Finished optimization stage 1 on debugSequencer (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:21:7:21:30:@N:CG364:@XP_MSG">instructionPhaseDecoder.v(21)</a><!@TM:1702836886> | Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionLatch\source\instructionLatch.v:3:7:3:23:@N:CG364:@XP_MSG">instructionLatch.v(3)</a><!@TM:1702836886> | Synthesizing module instructionLatch in library work.
Running optimization stage 1 on instructionLatch .......
Finished optimization stage 1 on instructionLatch (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v:3:7:3:10:@N:CG364:@XP_MSG">alu.v(3)</a><!@TM:1702836886> | Synthesizing module alu in library work.
Running optimization stage 1 on alu .......
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v:6:7:6:14:@N:CG364:@XP_MSG">aluAMux.v(6)</a><!@TM:1702836886> | Synthesizing module aluAMux in library work.
Running optimization stage 1 on aluAMux .......
Finished optimization stage 1 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v:6:7:6:14:@N:CG364:@XP_MSG">aluBMux.v(6)</a><!@TM:1702836886> | Synthesizing module aluBMux in library work.
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v:7:7:7:18:@N:CG364:@XP_MSG">ccRegisters.v(7)</a><!@TM:1702836886> | Synthesizing module ccRegisters in library work.
Running optimization stage 1 on ccRegisters .......
Finished optimization stage 1 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v:9:7:9:14:@N:CG364:@XP_MSG">fullALU.v(9)</a><!@TM:1702836886> | Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1291:7:1291:12:@N:CG364:@XP_MSG">machxo3l.v(1291)</a><!@TM:1702836886> | Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1124:7:1124:10:@N:CG364:@XP_MSG">machxo3l.v(1124)</a><!@TM:1702836886> | Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v:8:7:8:16:@N:CG364:@XP_MSG">registers.v(8)</a><!@TM:1702836886> | Synthesizing module registers in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v:27:9:27:18:@W:CG360:@XP_MSG">registers.v(27)</a><!@TM:1702836886> | Removing wire scuba_vhi, as there is no assignment to it.</font>
Running optimization stage 1 on registers .......
Finished optimization stage 1 on registers (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v:3:7:3:19:@N:CG364:@XP_MSG">registerFile.v(3)</a><!@TM:1702836886> | Synthesizing module registerFile in library work.
Running optimization stage 1 on registerFile .......
Finished optimization stage 1 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v:7:7:7:19:@N:CG364:@XP_MSG">busSequencer.v(7)</a><!@TM:1702836886> | Synthesizing module busSequencer in library work.
Running optimization stage 1 on busSequencer .......
Finished optimization stage 1 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\busController\source\busController.v:9:7:9:20:@N:CG364:@XP_MSG">busController.v(9)</a><!@TM:1702836886> | Synthesizing module busController in library work.
Running optimization stage 1 on busController .......
Finished optimization stage 1 on busController (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v:16:7:16:21:@N:CG364:@XP_MSG">programCounter.v(16)</a><!@TM:1702836886> | Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v:17:7:17:28:@N:CG364:@XP_MSG">interruptStateMachine.v(17)</a><!@TM:1702836886> | Synthesizing module interruptStateMachine in library work.
Running optimization stage 1 on interruptStateMachine .......
Finished optimization stage 1 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:34:7:34:22:@N:CG364:@XP_MSG">aluGroupDecoder.v(34)</a><!@TM:1702836886> | Synthesizing module aluGroupDecoder in library work.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:73:11:73:18:@W:CG133:@XP_MSG">aluGroupDecoder.v(73)</a><!@TM:1702836886> | Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on aluGroupDecoder .......
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:77:7:77:28:@N:CG364:@XP_MSG">loadStoreGroupDecoder.v(77)</a><!@TM:1702836886> | Synthesizing module loadStoreGroupDecoder in library work.
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:29:7:29:23:@N:CG364:@XP_MSG">jumpGroupDecoder.v(29)</a><!@TM:1702836886> | Synthesizing module jumpGroupDecoder in library work.
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v:12:7:12:26:@N:CG364:@XP_MSG">generalGroupDecoder.v(12)</a><!@TM:1702836886> | Synthesizing module generalGroupDecoder in library work.
Running optimization stage 1 on generalGroupDecoder .......
Finished optimization stage 1 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v:27:7:27:21:@N:CG364:@XP_MSG">opxMultiplexer.v(27)</a><!@TM:1702836886> | Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v:33:7:33:24:@N:CG364:@XP_MSG">registerSequencer.v(33)</a><!@TM:1702836886> | Synthesizing module registerSequencer in library work.
Running optimization stage 1 on registerSequencer .......
Finished optimization stage 1 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:6:7:6:11:@N:CG364:@XP_MSG">core.v(6)</a><!@TM:1702836886> | Synthesizing module core in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:64:12:64:21:@W:CG360:@XP_MSG">core.v(64)</a><!@TM:1702836886> | Removing wire DEBUG_OPX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:65:13:65:24:@W:CG360:@XP_MSG">core.v(65)</a><!@TM:1702836886> | Removing wire DEBUG_MODEX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:66:13:66:24:@W:CG360:@XP_MSG">core.v(66)</a><!@TM:1702836886> | Removing wire DEBUG_STOPX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:103:12:103:22:@W:CG360:@XP_MSG">core.v(103)</a><!@TM:1702836886> | Removing wire ALU_ARGB_X, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:132:13:132:20:@W:CG360:@XP_MSG">core.v(132)</a><!@TM:1702836886> | Removing wire LDS_RDX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:137:13:137:20:@W:CG360:@XP_MSG">core.v(137)</a><!@TM:1702836886> | Removing wire LDS_WRX, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v:143:13:143:20:@W:CG360:@XP_MSG">core.v(143)</a><!@TM:1702836886> | Removing wire JMP_RDX, as there is no assignment to it.</font>
Running optimization stage 1 on core .......
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v:11:7:11:19:@N:CG364:@XP_MSG">memoryMapper.v(11)</a><!@TM:1702836886> | Synthesizing module memoryMapper in library work.
Running optimization stage 1 on memoryMapper .......
Finished optimization stage 1 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:1120:7:1120:10:@N:CG364:@XP_MSG">machxo3l.v(1120)</a><!@TM:1702836886> | Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v:8:7:8:10:@N:CG364:@XP_MSG">rom.v(8)</a><!@TM:1702836886> | Synthesizing module rom in library work.
Running optimization stage 1 on rom .......
Finished optimization stage 1 on rom (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:187:7:187:14:@N:CG364:@XP_MSG">machxo3l.v(187)</a><!@TM:1702836886> | Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v:772:7:772:12:@N:CG364:@XP_MSG">machxo3l.v(772)</a><!@TM:1702836886> | Synthesizing module MUX41 in library work.
Running optimization stage 1 on MUX41 .......
Finished optimization stage 1 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v:8:7:8:10:@N:CG364:@XP_MSG">RAM.v(8)</a><!@TM:1702836886> | Synthesizing module RAM in library work.
Running optimization stage 1 on RAM .......
Finished optimization stage 1 on RAM (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v:14:7:14:14:@N:CG364:@XP_MSG">receiver.v(14)</a><!@TM:1702836886> | Synthesizing module UART_RX in library work.
Running optimization stage 1 on UART_RX .......
Finished optimization stage 1 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:14:7:14:14:@N:CG364:@XP_MSG">transmitter.v(14)</a><!@TM:1702836886> | Synthesizing module UART_TX in library work.
Running optimization stage 1 on UART_TX .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:38:2:38:8:@A:CL282:@XP_MSG">transmitter.v(38)</a><!@TM:1702836886> | Feedback mux created for signal r_TX_Data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:38:2:38:8:@A:CL282:@XP_MSG">transmitter.v(38)</a><!@TM:1702836886> | Feedback mux created for signal r_Clock_Count[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:38:2:38:8:@A:CL282:@XP_MSG">transmitter.v(38)</a><!@TM:1702836886> | Feedback mux created for signal r_Bit_Index[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\UART.v:26:7:26:11:@N:CG364:@XP_MSG">UART.v(26)</a><!@TM:1702836886> | Synthesizing module UART in library work.
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\UART.v:153:5:153:13:@N:CG793:@XP_MSG">UART.v(153)</a><!@TM:1702836886> | Ignoring system task $display
Running optimization stage 1 on UART .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\UART.v:95:0:95:6:@A:CL282:@XP_MSG">UART.v(95)</a><!@TM:1702836886> | Feedback mux created for signal DOUT[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v:7:7:7:28:@N:CG364:@XP_MSG">interruptMaskRegister.v(7)</a><!@TM:1702836886> | Synthesizing module interruptMaskRegister in library work.
Running optimization stage 1 on interruptMaskRegister .......
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v:60:0:60:6:@W:CL208:@XP_MSG">interruptMaskRegister.v(60)</a><!@TM:1702836886> | All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v:3:7:3:19:@N:CG364:@XP_MSG">mcuResources.v(3)</a><!@TM:1702836886> | Synthesizing module mcuResources in library work.
Running optimization stage 1 on mcuResources .......
Finished optimization stage 1 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:7:7:7:10:@N:CG364:@XP_MSG">mcu.v(7)</a><!@TM:1702836886> | Synthesizing module mcu in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:30:13:30:21:@W:CG360:@XP_MSG">mcu.v(30)</a><!@TM:1702836886> | Removing wire PIN_WR0N, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:31:13:31:21:@W:CG360:@XP_MSG">mcu.v(31)</a><!@TM:1702836886> | Removing wire PIN_WR1N, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:37:19:37:26:@W:CG360:@XP_MSG">mcu.v(37)</a><!@TM:1702836886> | Removing wire PIN_LED, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:43:16:43:30:@W:CG360:@XP_MSG">mcu.v(43)</a><!@TM:1702836886> | Removing wire PIN_DEBUG_STOP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:65:5:65:13:@W:CG360:@XP_MSG">mcu.v(65)</a><!@TM:1702836886> | Removing wire DBUS_OEN, as there is no assignment to it.</font>
Running optimization stage 1 on mcu .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:30:13:30:21:@W:CL318:@XP_MSG">mcu.v(30)</a><!@TM:1702836886> | *Output PIN_WR0N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:31:13:31:21:@W:CL318:@XP_MSG">mcu.v(31)</a><!@TM:1702836886> | *Output PIN_WR1N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:37:19:37:26:@W:CL318:@XP_MSG">mcu.v(37)</a><!@TM:1702836886> | *Output PIN_LED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:43:16:43:30:@W:CL318:@XP_MSG">mcu.v(43)</a><!@TM:1702836886> | *Output PIN_DEBUG_STOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on mcu (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on mcu .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:65:5:65:13:@W:CL156:@XP_MSG">mcu.v(65)</a><!@TM:1702836886> | *Input DBUS_OEN to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v:36:13:36:22:@N:CL159:@XP_MSG">mcu.v(36)</a><!@TM:1702836886> | Input PIN_DIPSW is unused.
Finished optimization stage 2 on mcu (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on mcuResources .......
Finished optimization stage 2 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on interruptMaskRegister .......
Finished optimization stage 2 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on UART .......
Finished optimization stage 2 on UART (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on UART_TX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v:38:2:38:8:@N:CL201:@XP_MSG">transmitter.v(38)</a><!@TM:1702836886> | Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on UART_RX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v:37:2:37:8:@N:CL201:@XP_MSG">receiver.v(37)</a><!@TM:1702836886> | Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on RAM .......
Finished optimization stage 2 on RAM (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on MUX41 .......
Finished optimization stage 2 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on rom .......
Finished optimization stage 2 on rom (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on memoryMapper .......
Finished optimization stage 2 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on core .......
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on registerSequencer .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v:38:7:38:13:@N:CL159:@XP_MSG">registerSequencer.v(38)</a><!@TM:1702836886> | Input DECODE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v:41:7:41:14:@N:CL159:@XP_MSG">registerSequencer.v(41)</a><!@TM:1702836886> | Input STOPPED is unused.
Finished optimization stage 2 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on opxMultiplexer .......
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on generalGroupDecoder .......
Finished optimization stage 2 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on jumpGroupDecoder .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:33:7:33:13:@N:CL159:@XP_MSG">jumpGroupDecoder.v(33)</a><!@TM:1702836886> | Input DECODE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:34:7:34:14:@N:CL159:@XP_MSG">jumpGroupDecoder.v(34)</a><!@TM:1702836886> | Input EXECUTE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:35:7:35:13:@N:CL159:@XP_MSG">jumpGroupDecoder.v(35)</a><!@TM:1702836886> | Input COMMIT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v:37:13:37:19:@N:CL159:@XP_MSG">jumpGroupDecoder.v(37)</a><!@TM:1702836886> | Input GROUPF is unused.
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:79:7:79:10:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(79)</a><!@TM:1702836886> | Input CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:80:7:80:12:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(80)</a><!@TM:1702836886> | Input RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:85:7:85:12:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(85)</a><!@TM:1702836886> | Input FETCH is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:86:7:86:13:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(86)</a><!@TM:1702836886> | Input DECODE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:87:7:87:14:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(87)</a><!@TM:1702836886> | Input EXECUTE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v:88:7:88:13:@N:CL159:@XP_MSG">loadStoreGroupDecoder.v(88)</a><!@TM:1702836886> | Input COMMIT is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on aluGroupDecoder .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:36:7:36:10:@N:CL159:@XP_MSG">aluGroupDecoder.v(36)</a><!@TM:1702836886> | Input CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:37:7:37:12:@N:CL159:@XP_MSG">aluGroupDecoder.v(37)</a><!@TM:1702836886> | Input RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:40:7:40:12:@N:CL159:@XP_MSG">aluGroupDecoder.v(40)</a><!@TM:1702836886> | Input FETCH is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:41:7:41:13:@N:CL159:@XP_MSG">aluGroupDecoder.v(41)</a><!@TM:1702836886> | Input DECODE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:42:7:42:14:@N:CL159:@XP_MSG">aluGroupDecoder.v(42)</a><!@TM:1702836886> | Input EXECUTE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v:43:7:43:13:@N:CL159:@XP_MSG">aluGroupDecoder.v(43)</a><!@TM:1702836886> | Input COMMIT is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on interruptStateMachine .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v:264:0:264:6:@N:CL201:@XP_MSG">interruptStateMachine.v(264)</a><!@TM:1702836886> | Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 10 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on programCounter .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v:20:7:20:13:@N:CL159:@XP_MSG">programCounter.v(20)</a><!@TM:1702836886> | Input DECODE is unused.
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on busController .......
Finished optimization stage 2 on busController (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on busSequencer .......
Finished optimization stage 2 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on registerFile .......
Finished optimization stage 2 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on registers .......
Finished optimization stage 2 on registers (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on ccRegisters .......
Finished optimization stage 2 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on aluBMux .......
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on aluAMux .......
Finished optimization stage 2 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on instructionLatch .......
Finished optimization stage 2 on instructionLatch (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v:134:0:134:6:@N:CL201:@XP_MSG">instructionPhaseDecoder.v(134)</a><!@TM:1702836886> | Trying to extract state machine for register PHASE_R.
Extracted state machine for register PHASE_R
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   1000
   1001
   1010
   1011
   1100
   1101
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on debugSequencer .......
Finished optimization stage 2 on debugSequencer (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on debugDecoder .......
Finished optimization stage 2 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on debugPort .......
Finished optimization stage 2 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizer_3s .......
Finished optimization stage 2 on synchronizer_3s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on register_4s .......
Finished optimization stage 2 on register_4s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizer_8s .......
Finished optimization stage 2 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizedCounter_8s .......
Finished optimization stage 2 on synchronizedCounter_8s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on requestGenerator .......
Finished optimization stage 2 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizer_1s .......
Finished optimization stage 2 on synchronizer_1s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on oneOfEightDecoder .......
Finished optimization stage 2 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on register_16s .......
Finished optimization stage 2 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:19s; Memory used current: 106MB peak: 109MB)

Process took 0h:00m:28s realtime, 0h:00m:19s cputime

Process completed successfully.
# Sun Dec 17 18:14:29 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1702836886> | Running in 64-bit mode 
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 18:14:32 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.rt.csv:@XP_FILE">ForthCPU_impl1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:19s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:31s realtime, 0h:00m:19s cputime

Process completed successfully.
# Sun Dec 17 18:14:32 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1702836840>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1702836887> | Running in 64-bit mode 
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 17 18:14:47 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1702836840>
# Sun Dec 17 18:14:48 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1702836893> | No constraint file specified. 
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt:@XP_FILE">ForthCPU_impl1_scck.rpt</a>
See clock summary report "C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1702836893> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1702836893> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1702836893> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1702836893> | Applying initial value "00000000" on instance r_RX_Byte[7:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1702836893> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1702836893> | Applying initial value "0" on instance r_RX_DV. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1702836893> | Applying initial value "000" on instance r_SM_Main[2:0]. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:43:16:43:30:@N:MO111:@XP_MSG">mcu.v(43)</a><!@TM:1702836893> | Tristate driver PIN_DEBUG_STOP (in view: work.mcu(verilog)) on net PIN_DEBUG_STOP (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836893> | Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836893> | Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836893> | Tristate driver PIN_LED_3 (in view: work.mcu(verilog)) on net PIN_LED[5] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836893> | Tristate driver PIN_LED_4 (in view: work.mcu(verilog)) on net PIN_LED[4] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836893> | Tristate driver PIN_LED_5 (in view: work.mcu(verilog)) on net PIN_LED[3] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836893> | Tristate driver PIN_LED_6 (in view: work.mcu(verilog)) on net PIN_LED[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836893> | Tristate driver PIN_LED_7 (in view: work.mcu(verilog)) on net PIN_LED[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836893> | Tristate driver PIN_LED_8 (in view: work.mcu(verilog)) on net PIN_LED[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:30:13:30:21:@N:MO111:@XP_MSG">mcu.v(30)</a><!@TM:1702836893> | Tristate driver PIN_WR0N (in view: work.mcu(verilog)) on net PIN_WR0N (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v:50:0:50:6:@N:BN362:@XP_MSG">synchronizedcounter.v(50)</a><!@TM:1702836893> | Removing sequential instance RO (in view: work.synchronizedCounter_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\debugport.v:173:30:173:35:@N:BN115:@XP_MSG">debugport.v(173)</a><!@TM:1702836893> | Removing instance dataL (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\debugport.v:185:30:185:35:@N:BN115:@XP_MSG">debugport.v(185)</a><!@TM:1702836893> | Removing instance dataH (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v:118:0:118:6:@N:BN362:@XP_MSG">instructionphasedecoder.v(118)</a><!@TM:1702836893> | Removing sequential instance DEBUG_ACTIVE (in view: work.instructionPhaseDecoder(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v:25:0:25:6:@N:BN362:@XP_MSG">instructionlatch.v(25)</a><!@TM:1702836893> | Removing sequential instance DEBUG_MODE_I (in view: work.instructionLatch(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:BN362:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836893> | Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:BN362:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836893> | Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:BN362:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836893> | Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:BN362:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836893> | Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:25:0:25:6:@N:BN362:@XP_MSG">synchronizer.v(25)</a><!@TM:1702836893> | Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:25:0:25:6:@N:BN362:@XP_MSG">synchronizer.v(25)</a><!@TM:1702836893> | Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine PHASE_R[10:0] (in view: work.instructionPhaseDecoder(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   1000 -> 00000100000
   1001 -> 00001000000
   1010 -> 00010000000
   1011 -> 00100000000
   1100 -> 01000000000
   1101 -> 10000000000
Encoding state machine STATE[9:0] (in view: work.interruptStateMachine(verilog))
original code -> new code
   0000 -> 0000000001
   0010 -> 0000000010
   0011 -> 0000000100
   0100 -> 0000001000
   0101 -> 0000010000
   0110 -> 0000100000
   0111 -> 0001000000
   1000 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
Encoding state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\transmitter.v:38:2:38:8:@N:MO225:@XP_MSG">transmitter.v(38)</a><!@TM:1702836893> | There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1702836893> | Applying syn_allowed_resources blockrams=240 on top level netlist mcu  

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                 Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------
0 -       mcu|PIN_CLK_X1        100.0 MHz     10.000        inferred     Inferred_clkgroup_0     410  
                                                                                                      
0 -       mcu|PIN_DEBUG_WRN     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     27   
======================================================================================================



Clock Load Summary
***********************

                      Clock     Source                  Clock Pin                                                      Non-clock Pin     Non-clock Pin                                            
Clock                 Load      Pin                     Seq Example                                                    Seq Example       Comb Example                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1        410       PIN_CLK_X1(port)        mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                 mcuResourcesInst.un1_CLK.I[0](inv)                       
                                                                                                                                                                                                  
mcu|PIN_DEBUG_WRN     27        PIN_DEBUG_WRN(port)     coreInst.debugger.modeReg.Q_R[2:0].C                           -                 coreInst.debugger.requestGen.uclk_un1_DEBUG_WRN.I[1](and)
==================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\register.v:14:0:14:6:@W:MT529:@XP_MSG">register.v(14)</a><!@TM:1702836893> | Found inferred clock mcu|PIN_CLK_X1 which controls 410 sequential elements including coreInst.dinLatch.DOUT[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:25:0:25:6:@W:MT529:@XP_MSG">synchronizer.v(25)</a><!@TM:1702836893> | Found inferred clock mcu|PIN_DEBUG_WRN which controls 27 sequential elements including coreInst.debugger.requestGen.modeReqReg.Q_R[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 410 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

=============================================== Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                        
-------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_prem.srm@|S:PIN_CLK_X1@|E:mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       PIN_CLK_X1          port                   410        mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2:0]
===============================================================================================================================
====================================================================== Gated/Generated Clocks ======================================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance                                  Explanation                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_prem.srm@|S:PIN_DEBUG_WRN@|E:coreInst.debugger.requestGen.dhReqReg.Q_R[0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       PIN_DEBUG_WRN       port                   27                     coreInst.debugger.requestGen.dhReqReg.Q_R[0]     Clock source is invalid for GCC
====================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1702836893> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)


Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 181MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 94MB peak: 182MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Sun Dec 17 18:14:53 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1702836840>
# Sun Dec 17 18:14:54 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1702836955> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1702836955> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1702836955> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:43:16:43:30:@N:MO111:@XP_MSG">mcu.v(43)</a><!@TM:1702836955> | Tristate driver PIN_DEBUG_STOP (in view: work.mcu(verilog)) on net PIN_DEBUG_STOP (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836955> | Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836955> | Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836955> | Tristate driver PIN_LED_3 (in view: work.mcu(verilog)) on net PIN_LED[5] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836955> | Tristate driver PIN_LED_4 (in view: work.mcu(verilog)) on net PIN_LED[4] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836955> | Tristate driver PIN_LED_5 (in view: work.mcu(verilog)) on net PIN_LED[3] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836955> | Tristate driver PIN_LED_6 (in view: work.mcu(verilog)) on net PIN_LED[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836955> | Tristate driver PIN_LED_7 (in view: work.mcu(verilog)) on net PIN_LED[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:37:19:37:26:@N:MO111:@XP_MSG">mcu.v(37)</a><!@TM:1702836955> | Tristate driver PIN_LED_8 (in view: work.mcu(verilog)) on net PIN_LED[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\duncan\git\forthcpu\impl1\source\mcu.v:31:13:31:21:@N:MO111:@XP_MSG">mcu.v(31)</a><!@TM:1702836955> | Tristate driver PIN_WR1N (in view: work.mcu(verilog)) on net PIN_WR1N (in view: work.mcu(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v:134:0:134:6:@W:BN132:@XP_MSG">instructionphasedecoder.v(134)</a><!@TM:1702836955> | Removing sequential instance coreInst.instructionPhaseDecoderInst.DEBUG_STEP_ACK because it is equivalent to instance coreInst.instructionPhaseDecoderInst.PHASE_R[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v:264:0:264:6:@W:BN132:@XP_MSG">interruptstatemachine.v(264)</a><!@TM:1702836955> | Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\duncan\git\forthcpu\alub\source\alu.v:34:3:34:7:@W:FA239:@XP_MSG">alu.v(34)</a><!@TM:1702836955> | ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\duncan\git\forthcpu\alub\source\alu.v:34:3:34:7:@N:MO106:@XP_MSG">alu.v(34)</a><!@TM:1702836955> | Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v:61:1:61:5:@W:FA239:@XP_MSG">registersequencer.v(61)</a><!@TM:1702836955> | ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v:61:1:61:5:@N:MO106:@XP_MSG">registersequencer.v(61)</a><!@TM:1702836955> | Found ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) with 10 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v:198:0:198:6:@W:MO129:@XP_MSG">jumpgroupdecoder.v(198)</a><!@TM:1702836955> | Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v:50:0:50:6:@N:MO231:@XP_MSG">synchronizedcounter.v(50)</a><!@TM:1702836955> | Found counter in view:work.debugPort(verilog) instance addrH.Q[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v:50:0:50:6:@N:MO231:@XP_MSG">synchronizedcounter.v(50)</a><!@TM:1702836955> | Found counter in view:work.debugPort(verilog) instance addrL.Q[7:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v:264:0:264:6:@W:BN132:@XP_MSG">interruptstatemachine.v(264)</a><!@TM:1702836955> | Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1702836955> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\receiver.v:56:14:56:50:@N:MF179:@XP_MSG">receiver.v(56)</a><!@TM:1702836955> | Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 189MB peak: 189MB)


Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:06s; Memory used current: 202MB peak: 202MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:08s; Memory used current: 202MB peak: 206MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:09s; Memory used current: 202MB peak: 206MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:19s; Memory used current: 212MB peak: 212MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v:111:0:111:6:@W:BN132:@XP_MSG">programcounter.v(111)</a><!@TM:1702836955> | Removing instance coreInst.programCounterInst.PC_A[0] because it is equivalent to instance coreInst.programCounterInst.HERE[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:19s; Memory used current: 212MB peak: 213MB)


Finished preparing to map (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:21s; Memory used current: 213MB peak: 213MB)

@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[2] (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v:50:0:50:6:@N:FX1019:@XP_MSG">synchronizedcounter.v(50)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v:50:0:50:6:@N:FX1019:@XP_MSG">synchronizedcounter.v(50)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).

Finished technology mapping (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:25s; Memory used current: 226MB peak: 278MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:25s		   -35.39ns		1400 /       406
   2		0h:00m:25s		   -35.39ns		1394 /       406
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[2] (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v:50:0:50:6:@N:FX1019:@XP_MSG">synchronizedcounter.v(50)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v:50:0:50:6:@N:FX1019:@XP_MSG">synchronizedcounter.v(50)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v:36:0:36:6:@N:FX1019:@XP_MSG">synchronizer.v(36)</a><!@TM:1702836955> | Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v:25:0:25:6:@N:FX271:@XP_MSG">instructionlatch.v(25)</a><!@TM:1702836955> | Replicating instance coreInst.instructionLatchInst.DEBUG_OP_I[0] (in view: work.mcu(verilog)) with 13 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v:25:0:25:6:@N:FX271:@XP_MSG">instructionlatch.v(25)</a><!@TM:1702836955> | Replicating instance coreInst.instructionLatchInst.DEBUG_OP_I[2] (in view: work.mcu(verilog)) with 13 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:29s		   -34.57ns		1398 /       408

   4		0h:00m:30s		   -34.90ns		1398 /       408
   5		0h:00m:30s		   -33.67ns		1406 /       408
   6		0h:00m:30s		   -33.35ns		1407 /       408
   7		0h:00m:31s		   -32.96ns		1412 /       408

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:31s; Memory used current: 226MB peak: 278MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1702836955> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_15_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_14_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_13_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_12_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_11_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_10_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_9_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_8_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_6_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\duncan\git\forthcpu\uart\source\uart.v:95:0:95:6:@A:BN291:@XP_MSG">uart.v(95)</a><!@TM:1702836955> | Boundary register mcuResourcesInst.UARTInst.DOUT_3_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:33s; Memory used current: 228MB peak: 278MB)


Start Writing Netlists (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:34s; Memory used current: 180MB peak: 278MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:34s; Memory used current: 224MB peak: 278MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1702836955> | Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1702836955> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:36s; Memory used current: 229MB peak: 278MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:36s; Memory used current: 229MB peak: 278MB)


Start final timing analysis (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:37s; Memory used current: 223MB peak: 278MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1702836955> | Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1702836955> | Found inferred clock mcu|PIN_DEBUG_WRN with period 10.00ns. Please declare a user-defined clock on port PIN_DEBUG_WRN.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sun Dec 17 18:15:54 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1702836955> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1702836955> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -33.078

                      Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock        Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1        100.0 MHz     13.1 MHz      10.000        76.155        -33.078     inferred     Inferred_clkgroup_0
mcu|PIN_DEBUG_WRN     100.0 MHz     372.4 MHz     10.000        2.685         7.315       inferred     Inferred_clkgroup_1
==========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1     mcu|PIN_CLK_X1     |  10.000      -28.942  |  10.000      -20.006  |  5.000       -25.870  |  5.000       -33.078
mcu|PIN_DEBUG_WRN  mcu|PIN_CLK_X1     |  Diff grp    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
mcu|PIN_DEBUG_WRN  mcu|PIN_DEBUG_WRN  |  10.000      7.315    |  No paths    -        |  No paths    -        |  No paths    -      
====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: mcu|PIN_CLK_X1</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                     Starting                                                      Arrival            
Instance                                             Reference          Type        Pin     Net                    Time        Slack  
                                                     Clock                                                                            
--------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OP_I_fast[0]     1.148       -33.078
coreInst.instructionLatchInst.DEBUG_OP_I[1]          mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OP_I[1]          1.312       -32.865
coreInst.instructionLatchInst.DEBUG_OP_I_fast[2]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OP_I_fast[2]     1.148       -32.061
coreInst.instructionLatchInst.GROUPX[1]              mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX[1]              1.317       -31.617
coreInst.instructionLatchInst.INSTRUCTION[11]        mcu|PIN_CLK_X1     FD1P3DX     Q       LDS_BYTEX              1.312       -31.560
coreInst.instructionLatchInst.GROUPX[0]              mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX[0]              1.352       -30.351
coreInst.instructionLatchInst.INSTRUCTION[10]        mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[0]         1.312       -30.311
coreInst.instructionLatchInst.INSTRUCTION[12]        mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[2]         1.299       -30.298
coreInst.instructionLatchInst.INSTRUCTION[9]         mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[9]         1.288       -30.287
coreInst.instructionLatchInst.INSTRUCTION[13]        mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[3]         1.276       -30.275
======================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                        Required            
Instance                                 Reference          Type        Pin     Net                      Time         Slack  
                                         Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------
coreInst.programCounterInst.HERE[14]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_14_0_S0     4.894        -33.078
coreInst.programCounterInst.HERE[15]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_14_0_S1     4.894        -33.078
coreInst.programCounterInst.HERE[12]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_12_0_S0     4.894        -32.935
coreInst.programCounterInst.HERE[13]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_12_0_S1     4.894        -32.935
coreInst.programCounterInst.HERE[10]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_10_0_S0     4.894        -32.792
coreInst.programCounterInst.HERE[11]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_10_0_S1     4.894        -32.792
coreInst.programCounterInst.HERE[8]      mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_8_0_S0      4.894        -32.649
coreInst.programCounterInst.HERE[9]      mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_8_0_S1      4.894        -32.649
coreInst.programCounterInst.HERE[6]      mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_6_0_S0      4.894        -32.506
coreInst.programCounterInst.HERE[7]      mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_6_0_S1      4.894        -32.506
=============================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.srr:srsfC:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.srs:fp:80247:98436:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        S0       Out     1.725     33.148 r     -         
SUM[3]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.un2_HERE_cry_2_0_RNO                            ORCALUT4     D        In      0.000     33.148 r     -         
coreInst.programCounterInst.un2_HERE_cry_2_0_RNO                            ORCALUT4     Z        Out     1.017     34.164 r     -         
N_1183                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_2_0                                CCU2D        B1       In      0.000     34.164 r     -         
coreInst.programCounterInst.un2_HERE_cry_2_0                                CCU2D        COUT     Out     1.544     35.709 r     -         
un2_HERE_cry_3                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        CIN      In      0.000     35.709 r     -         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        COUT     Out     0.143     35.852 r     -         
un2_HERE_cry_5                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        CIN      In      0.000     35.852 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     0.143     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S1       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S1                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[15]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.565 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.565 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        S0       Out     1.725     33.290 r     -         
SUM[5]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[5]                       ORCALUT4     B        In      0.000     33.290 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[5]                       ORCALUT4     Z        Out     1.017     34.307 r     -         
N_1121                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        B1       In      0.000     34.307 r     -         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        COUT     Out     1.544     35.852 r     -         
un2_HERE_cry_5                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        CIN      In      0.000     35.852 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     0.143     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S1       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S1                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[15]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[14] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        S0       Out     1.725     33.148 r     -         
SUM[3]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.un2_HERE_cry_2_0_RNO                            ORCALUT4     D        In      0.000     33.148 r     -         
coreInst.programCounterInst.un2_HERE_cry_2_0_RNO                            ORCALUT4     Z        Out     1.017     34.164 r     -         
N_1183                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_2_0                                CCU2D        B1       In      0.000     34.164 r     -         
coreInst.programCounterInst.un2_HERE_cry_2_0                                CCU2D        COUT     Out     1.544     35.709 r     -         
un2_HERE_cry_3                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        CIN      In      0.000     35.709 r     -         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        COUT     Out     0.143     35.852 r     -         
un2_HERE_cry_5                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        CIN      In      0.000     35.852 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     0.143     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S0       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S0                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[14]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.565 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.565 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        COUT     Out     0.143     31.708 r     -         
SUM_cry_6                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        CIN      In      0.000     31.708 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        S0       Out     1.725     33.433 r     -         
SUM[7]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[7]                       ORCALUT4     B        In      0.000     33.433 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[7]                       ORCALUT4     Z        Out     1.017     34.450 r     -         
N_1157                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        B1       In      0.000     34.450 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     1.544     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S1       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S1                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[15]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[14] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.565 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.565 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        S0       Out     1.725     33.290 r     -         
SUM[5]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[5]                       ORCALUT4     B        In      0.000     33.290 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[5]                       ORCALUT4     Z        Out     1.017     34.307 r     -         
N_1121                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        B1       In      0.000     34.307 r     -         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        COUT     Out     1.544     35.852 r     -         
un2_HERE_cry_5                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        CIN      In      0.000     35.852 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     0.143     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S0       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S0                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[14]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: mcu|PIN_DEBUG_WRN</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                     Arrival          
Instance                            Reference             Type        Pin     Net                Time        Slack
                                    Clock                                                                         
------------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[1]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_OP[0]        1.148       7.315
coreInst.debugger.opReg.DOUT[3]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_OP[2]        1.148       7.315
coreInst.debugger.opReg.DOUT[2]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_OP[1]        1.108       7.355
coreInst.debugger.opReg.DOUT[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_ADDR_INC     1.044       8.851
==================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                 Starting                                                     Required          
Instance                                         Reference             Type        Pin     Net                Time         Slack
                                                 Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     SP      N_236_i            9.528        7.315
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     D       DEBUG_ADDR_INC     9.894        8.851
================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.srr:srsfC:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.srs:fp:180734:181787:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.528

    - Propagation time:                      2.213
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.315

    Number of logic level(s):                2
    Starting point:                          coreInst.debugger.opReg.DOUT[1] / Q
    Ending point:                            coreInst.debugger.requestGen.dhReqReg.Q_R[0] / SP
    The start point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[1]                      FD1P3DX      Q        Out     1.148     1.148 r     -         
DEBUG_OP[0]                                          Net          -        -       -         -           4         
coreInst.debugger.requestGen.un1_EN_DH_i_0_o2[0]     ORCALUT4     A        In      0.000     1.148 r     -         
coreInst.debugger.requestGen.un1_EN_DH_i_0_o2[0]     ORCALUT4     Z        Out     0.449     1.597 f     -         
N_728                                                Net          -        -       -         -           1         
coreInst.debugger.requestGen.dhReqReg.Q_R_RNO[0]     ORCALUT4     A        In      0.000     1.597 f     -         
coreInst.debugger.requestGen.dhReqReg.Q_R_RNO[0]     ORCALUT4     Z        Out     0.617     2.213 r     -         
N_236_i                                              Net          -        -       -         -           1         
coreInst.debugger.requestGen.dhReqReg.Q_R[0]         FD1P3DX      SP       In      0.000     2.213 r     -         
===================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:37s; Memory used current: 224MB peak: 278MB)


Finished timing report (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:37s; Memory used current: 224MB peak: 278MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lcmxo3l_6900c-5

Register bits: 410 of 54912 (1%)
PIC Latch:       0
I/O cells:       92
Block Rams : 26 of 240 (10%)


Details:
BB:             8
CCU2D:          290
DP8KC:          26
FD1P3AX:        21
FD1P3BX:        23
FD1P3DX:        239
FD1P3IX:        10
FD1S3AX:        4
FD1S3BX:        6
FD1S3DX:        54
FD1S3IX:        38
GSR:            1
IB:             31
IFS1P3DX:       9
INV:            5
L6MUX21:        21
MUX41:          16
OB:             42
OBZ:            11
OFS1P3BX:       5
OFS1P3DX:       1
ORCALUT4:       1392
PFUMX:          147
PUR:            1
VHI:            41
VLO:            41
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:37s; Memory used current: 78MB peak: 278MB)

Process took 0h:01m:00s realtime, 0h:00m:37s cputime
# Sun Dec 17 18:15:55 2023

###########################################################]

</pre></samp></body></html>
