design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/hosni/mpc/openlane/user_project_wrapper,user_project_wrapper,23_02_28_05_38,flow completed,0h26m7s0ms,0h23m26s0ms,138.15379825653798,10.2784,69.07689912826899,5.88,4478.73,710,0,0,0,0,0,0,-1,113,-1,-1,-1,2334232,67935,-0.66,-2.34,-3.85,-3.84,0.0,-0.66,-2.34,-3.85,-3.84,0.0,2258542479.0,0.0,20.97,25.67,6.89,13.97,1.6,805,1976,45,1216,0,0,0,911,3,1,11,2,309,0,0,144,617,150,5,7344,28862,0,36206,10173980.1536,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,20.0,50.0,20,3,1,50,100,100,0.15,0.2,sky130_fd_sc_hd,18,DELAY 1
