
BTR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004330  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  080043f0  080043f0  000053f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004498  08004498  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004498  08004498  00005498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044a0  080044a0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044a0  080044a0  000054a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044a4  080044a4  000054a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080044a8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000068  08004510  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08004510  000062a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ccfa  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020c8  00000000  00000000  00012d8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  00014e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000091f  00000000  00000000  00015a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016388  00000000  00000000  00016357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7cc  00000000  00000000  0002c6df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086795  00000000  00000000  0003aeab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1640  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003104  00000000  00000000  000c1684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000c4788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080043d8 	.word	0x080043d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	080043d8 	.word	0x080043d8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4699      	mov	r9, r3
 800027a:	0c03      	lsrs	r3, r0, #16
 800027c:	469c      	mov	ip, r3
 800027e:	0413      	lsls	r3, r2, #16
 8000280:	4647      	mov	r7, r8
 8000282:	0c1b      	lsrs	r3, r3, #16
 8000284:	001d      	movs	r5, r3
 8000286:	000e      	movs	r6, r1
 8000288:	4661      	mov	r1, ip
 800028a:	0404      	lsls	r4, r0, #16
 800028c:	0c24      	lsrs	r4, r4, #16
 800028e:	b580      	push	{r7, lr}
 8000290:	0007      	movs	r7, r0
 8000292:	0c10      	lsrs	r0, r2, #16
 8000294:	434b      	muls	r3, r1
 8000296:	4365      	muls	r5, r4
 8000298:	4341      	muls	r1, r0
 800029a:	4360      	muls	r0, r4
 800029c:	0c2c      	lsrs	r4, r5, #16
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	1824      	adds	r4, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	42a3      	cmp	r3, r4
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	@ 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4356      	muls	r6, r2
 80002b6:	0c23      	lsrs	r3, r4, #16
 80002b8:	042d      	lsls	r5, r5, #16
 80002ba:	0c2d      	lsrs	r5, r5, #16
 80002bc:	1989      	adds	r1, r1, r6
 80002be:	4463      	add	r3, ip
 80002c0:	0424      	lsls	r4, r4, #16
 80002c2:	1960      	adds	r0, r4, r5
 80002c4:	18c9      	adds	r1, r1, r3
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			@ (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	d434      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000306:	469b      	mov	fp, r3
 8000308:	4653      	mov	r3, sl
 800030a:	465a      	mov	r2, fp
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83b      	bhi.n	8000394 <__udivmoddi4+0xc4>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e079      	b.n	8000416 <__udivmoddi4+0x146>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e076      	b.n	800041c <__udivmoddi4+0x14c>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e029      	b.n	800039c <__udivmoddi4+0xcc>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	469b      	mov	fp, r3
 8000374:	2320      	movs	r3, #32
 8000376:	1a9b      	subs	r3, r3, r2
 8000378:	4652      	mov	r2, sl
 800037a:	40da      	lsrs	r2, r3
 800037c:	4641      	mov	r1, r8
 800037e:	0013      	movs	r3, r2
 8000380:	464a      	mov	r2, r9
 8000382:	408a      	lsls	r2, r1
 8000384:	0017      	movs	r7, r2
 8000386:	4642      	mov	r2, r8
 8000388:	431f      	orrs	r7, r3
 800038a:	4653      	mov	r3, sl
 800038c:	4093      	lsls	r3, r2
 800038e:	001e      	movs	r6, r3
 8000390:	42af      	cmp	r7, r5
 8000392:	d9c3      	bls.n	800031c <__udivmoddi4+0x4c>
 8000394:	2200      	movs	r2, #0
 8000396:	2300      	movs	r3, #0
 8000398:	9200      	str	r2, [sp, #0]
 800039a:	9301      	str	r3, [sp, #4]
 800039c:	4643      	mov	r3, r8
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d0d8      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a2:	07fb      	lsls	r3, r7, #31
 80003a4:	0872      	lsrs	r2, r6, #1
 80003a6:	431a      	orrs	r2, r3
 80003a8:	4646      	mov	r6, r8
 80003aa:	087b      	lsrs	r3, r7, #1
 80003ac:	e00e      	b.n	80003cc <__udivmoddi4+0xfc>
 80003ae:	42ab      	cmp	r3, r5
 80003b0:	d101      	bne.n	80003b6 <__udivmoddi4+0xe6>
 80003b2:	42a2      	cmp	r2, r4
 80003b4:	d80c      	bhi.n	80003d0 <__udivmoddi4+0x100>
 80003b6:	1aa4      	subs	r4, r4, r2
 80003b8:	419d      	sbcs	r5, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2100      	movs	r1, #0
 80003c2:	3e01      	subs	r6, #1
 80003c4:	1824      	adds	r4, r4, r0
 80003c6:	414d      	adcs	r5, r1
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d006      	beq.n	80003da <__udivmoddi4+0x10a>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d9ee      	bls.n	80003ae <__udivmoddi4+0xde>
 80003d0:	3e01      	subs	r6, #1
 80003d2:	1924      	adds	r4, r4, r4
 80003d4:	416d      	adcs	r5, r5
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d1f8      	bne.n	80003cc <__udivmoddi4+0xfc>
 80003da:	9800      	ldr	r0, [sp, #0]
 80003dc:	9901      	ldr	r1, [sp, #4]
 80003de:	465b      	mov	r3, fp
 80003e0:	1900      	adds	r0, r0, r4
 80003e2:	4169      	adcs	r1, r5
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db24      	blt.n	8000432 <__udivmoddi4+0x162>
 80003e8:	002b      	movs	r3, r5
 80003ea:	465a      	mov	r2, fp
 80003ec:	4644      	mov	r4, r8
 80003ee:	40d3      	lsrs	r3, r2
 80003f0:	002a      	movs	r2, r5
 80003f2:	40e2      	lsrs	r2, r4
 80003f4:	001c      	movs	r4, r3
 80003f6:	465b      	mov	r3, fp
 80003f8:	0015      	movs	r5, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	db2a      	blt.n	8000454 <__udivmoddi4+0x184>
 80003fe:	0026      	movs	r6, r4
 8000400:	409e      	lsls	r6, r3
 8000402:	0033      	movs	r3, r6
 8000404:	0026      	movs	r6, r4
 8000406:	4647      	mov	r7, r8
 8000408:	40be      	lsls	r6, r7
 800040a:	0032      	movs	r2, r6
 800040c:	1a80      	subs	r0, r0, r2
 800040e:	4199      	sbcs	r1, r3
 8000410:	9000      	str	r0, [sp, #0]
 8000412:	9101      	str	r1, [sp, #4]
 8000414:	e79e      	b.n	8000354 <__udivmoddi4+0x84>
 8000416:	42a3      	cmp	r3, r4
 8000418:	d8bc      	bhi.n	8000394 <__udivmoddi4+0xc4>
 800041a:	e782      	b.n	8000322 <__udivmoddi4+0x52>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	2100      	movs	r1, #0
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	2200      	movs	r2, #0
 8000426:	9100      	str	r1, [sp, #0]
 8000428:	9201      	str	r2, [sp, #4]
 800042a:	2201      	movs	r2, #1
 800042c:	40da      	lsrs	r2, r3
 800042e:	9201      	str	r2, [sp, #4]
 8000430:	e785      	b.n	800033e <__udivmoddi4+0x6e>
 8000432:	4642      	mov	r2, r8
 8000434:	2320      	movs	r3, #32
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	002a      	movs	r2, r5
 800043a:	4646      	mov	r6, r8
 800043c:	409a      	lsls	r2, r3
 800043e:	0023      	movs	r3, r4
 8000440:	40f3      	lsrs	r3, r6
 8000442:	4644      	mov	r4, r8
 8000444:	4313      	orrs	r3, r2
 8000446:	002a      	movs	r2, r5
 8000448:	40e2      	lsrs	r2, r4
 800044a:	001c      	movs	r4, r3
 800044c:	465b      	mov	r3, fp
 800044e:	0015      	movs	r5, r2
 8000450:	2b00      	cmp	r3, #0
 8000452:	dad4      	bge.n	80003fe <__udivmoddi4+0x12e>
 8000454:	4642      	mov	r2, r8
 8000456:	002f      	movs	r7, r5
 8000458:	2320      	movs	r3, #32
 800045a:	0026      	movs	r6, r4
 800045c:	4097      	lsls	r7, r2
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	40de      	lsrs	r6, r3
 8000462:	003b      	movs	r3, r7
 8000464:	4333      	orrs	r3, r6
 8000466:	e7cd      	b.n	8000404 <__udivmoddi4+0x134>

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	@ (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			@ (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004bc:	b590      	push	{r4, r7, lr}
 80004be:	b08b      	sub	sp, #44	@ 0x2c
 80004c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c2:	2414      	movs	r4, #20
 80004c4:	193b      	adds	r3, r7, r4
 80004c6:	0018      	movs	r0, r3
 80004c8:	2314      	movs	r3, #20
 80004ca:	001a      	movs	r2, r3
 80004cc:	2100      	movs	r1, #0
 80004ce:	f003 f8f7 	bl	80036c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004d2:	4b55      	ldr	r3, [pc, #340]	@ (8000628 <MX_GPIO_Init+0x16c>)
 80004d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004d6:	4b54      	ldr	r3, [pc, #336]	@ (8000628 <MX_GPIO_Init+0x16c>)
 80004d8:	2104      	movs	r1, #4
 80004da:	430a      	orrs	r2, r1
 80004dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004de:	4b52      	ldr	r3, [pc, #328]	@ (8000628 <MX_GPIO_Init+0x16c>)
 80004e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004e2:	2204      	movs	r2, #4
 80004e4:	4013      	ands	r3, r2
 80004e6:	613b      	str	r3, [r7, #16]
 80004e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004ea:	4b4f      	ldr	r3, [pc, #316]	@ (8000628 <MX_GPIO_Init+0x16c>)
 80004ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004ee:	4b4e      	ldr	r3, [pc, #312]	@ (8000628 <MX_GPIO_Init+0x16c>)
 80004f0:	2180      	movs	r1, #128	@ 0x80
 80004f2:	430a      	orrs	r2, r1
 80004f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004f6:	4b4c      	ldr	r3, [pc, #304]	@ (8000628 <MX_GPIO_Init+0x16c>)
 80004f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004fa:	2280      	movs	r2, #128	@ 0x80
 80004fc:	4013      	ands	r3, r2
 80004fe:	60fb      	str	r3, [r7, #12]
 8000500:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000502:	4b49      	ldr	r3, [pc, #292]	@ (8000628 <MX_GPIO_Init+0x16c>)
 8000504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000506:	4b48      	ldr	r3, [pc, #288]	@ (8000628 <MX_GPIO_Init+0x16c>)
 8000508:	2101      	movs	r1, #1
 800050a:	430a      	orrs	r2, r1
 800050c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800050e:	4b46      	ldr	r3, [pc, #280]	@ (8000628 <MX_GPIO_Init+0x16c>)
 8000510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000512:	2201      	movs	r2, #1
 8000514:	4013      	ands	r3, r2
 8000516:	60bb      	str	r3, [r7, #8]
 8000518:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800051a:	4b43      	ldr	r3, [pc, #268]	@ (8000628 <MX_GPIO_Init+0x16c>)
 800051c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800051e:	4b42      	ldr	r3, [pc, #264]	@ (8000628 <MX_GPIO_Init+0x16c>)
 8000520:	2102      	movs	r1, #2
 8000522:	430a      	orrs	r2, r1
 8000524:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000526:	4b40      	ldr	r3, [pc, #256]	@ (8000628 <MX_GPIO_Init+0x16c>)
 8000528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800052a:	2202      	movs	r2, #2
 800052c:	4013      	ands	r3, r2
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CapteurUs1Trig_Pin|cd3_Pin, GPIO_PIN_RESET);
 8000532:	2382      	movs	r3, #130	@ 0x82
 8000534:	0159      	lsls	r1, r3, #5
 8000536:	23a0      	movs	r3, #160	@ 0xa0
 8000538:	05db      	lsls	r3, r3, #23
 800053a:	2200      	movs	r2, #0
 800053c:	0018      	movs	r0, r3
 800053e:	f000 fe7e 	bl	800123e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CapteurUs2Trig_GPIO_Port, CapteurUs2Trig_Pin, GPIO_PIN_RESET);
 8000542:	2380      	movs	r3, #128	@ 0x80
 8000544:	015b      	lsls	r3, r3, #5
 8000546:	4839      	ldr	r0, [pc, #228]	@ (800062c <MX_GPIO_Init+0x170>)
 8000548:	2200      	movs	r2, #0
 800054a:	0019      	movs	r1, r3
 800054c:	f000 fe77 	bl	800123e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000550:	193b      	adds	r3, r7, r4
 8000552:	2280      	movs	r2, #128	@ 0x80
 8000554:	0192      	lsls	r2, r2, #6
 8000556:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000558:	193b      	adds	r3, r7, r4
 800055a:	2284      	movs	r2, #132	@ 0x84
 800055c:	0392      	lsls	r2, r2, #14
 800055e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000560:	193b      	adds	r3, r7, r4
 8000562:	2200      	movs	r2, #0
 8000564:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000566:	193b      	adds	r3, r7, r4
 8000568:	4a31      	ldr	r2, [pc, #196]	@ (8000630 <MX_GPIO_Init+0x174>)
 800056a:	0019      	movs	r1, r3
 800056c:	0010      	movs	r0, r2
 800056e:	f000 fccb 	bl	8000f08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CapteurUs1Echo_Pin|cd2_Pin;
 8000572:	193b      	adds	r3, r7, r4
 8000574:	2282      	movs	r2, #130	@ 0x82
 8000576:	0112      	lsls	r2, r2, #4
 8000578:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800057a:	193b      	adds	r3, r7, r4
 800057c:	22c4      	movs	r2, #196	@ 0xc4
 800057e:	0392      	lsls	r2, r2, #14
 8000580:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000582:	193b      	adds	r3, r7, r4
 8000584:	2200      	movs	r2, #0
 8000586:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000588:	193a      	adds	r2, r7, r4
 800058a:	23a0      	movs	r3, #160	@ 0xa0
 800058c:	05db      	lsls	r3, r3, #23
 800058e:	0011      	movs	r1, r2
 8000590:	0018      	movs	r0, r3
 8000592:	f000 fcb9 	bl	8000f08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CapteurUs1Trig_Pin|cd3_Pin;
 8000596:	0021      	movs	r1, r4
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2282      	movs	r2, #130	@ 0x82
 800059c:	0152      	lsls	r2, r2, #5
 800059e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a0:	000c      	movs	r4, r1
 80005a2:	193b      	adds	r3, r7, r4
 80005a4:	2201      	movs	r2, #1
 80005a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a8:	193b      	adds	r3, r7, r4
 80005aa:	2200      	movs	r2, #0
 80005ac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ae:	193b      	adds	r3, r7, r4
 80005b0:	2200      	movs	r2, #0
 80005b2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b4:	193a      	adds	r2, r7, r4
 80005b6:	23a0      	movs	r3, #160	@ 0xa0
 80005b8:	05db      	lsls	r3, r3, #23
 80005ba:	0011      	movs	r1, r2
 80005bc:	0018      	movs	r0, r3
 80005be:	f000 fca3 	bl	8000f08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CapteurUs2Echo_Pin;
 80005c2:	0021      	movs	r1, r4
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	0112      	lsls	r2, r2, #4
 80005ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005cc:	000c      	movs	r4, r1
 80005ce:	193b      	adds	r3, r7, r4
 80005d0:	2200      	movs	r2, #0
 80005d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d4:	193b      	adds	r3, r7, r4
 80005d6:	2200      	movs	r2, #0
 80005d8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CapteurUs2Echo_GPIO_Port, &GPIO_InitStruct);
 80005da:	193b      	adds	r3, r7, r4
 80005dc:	4a13      	ldr	r2, [pc, #76]	@ (800062c <MX_GPIO_Init+0x170>)
 80005de:	0019      	movs	r1, r3
 80005e0:	0010      	movs	r0, r2
 80005e2:	f000 fc91 	bl	8000f08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CapteurUs2Trig_Pin;
 80005e6:	0021      	movs	r1, r4
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	2280      	movs	r2, #128	@ 0x80
 80005ec:	0152      	lsls	r2, r2, #5
 80005ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2201      	movs	r2, #1
 80005f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2200      	movs	r2, #0
 80005fa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	2200      	movs	r2, #0
 8000600:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CapteurUs2Trig_GPIO_Port, &GPIO_InitStruct);
 8000602:	187b      	adds	r3, r7, r1
 8000604:	4a09      	ldr	r2, [pc, #36]	@ (800062c <MX_GPIO_Init+0x170>)
 8000606:	0019      	movs	r1, r3
 8000608:	0010      	movs	r0, r2
 800060a:	f000 fc7d 	bl	8000f08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800060e:	2200      	movs	r2, #0
 8000610:	2100      	movs	r1, #0
 8000612:	2007      	movs	r0, #7
 8000614:	f000 fc46 	bl	8000ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000618:	2007      	movs	r0, #7
 800061a:	f000 fc58 	bl	8000ece <HAL_NVIC_EnableIRQ>

}
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	46bd      	mov	sp, r7
 8000622:	b00b      	add	sp, #44	@ 0x2c
 8000624:	bd90      	pop	{r4, r7, pc}
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	40021000 	.word	0x40021000
 800062c:	50000400 	.word	0x50000400
 8000630:	50000800 	.word	0x50000800

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000638:	f000 faf4 	bl	8000c24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063c:	f000 f820 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000640:	f7ff ff3c 	bl	80004bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000644:	f000 fa50 	bl	8000ae8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000648:	f000 f9da 	bl	8000a00 <MX_TIM2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Mesure distance
	  TrigCapteurUs1();
 800064c:	f000 f898 	bl	8000780 <TrigCapteurUs1>
	  HAL_Delay(500);
 8000650:	23fa      	movs	r3, #250	@ 0xfa
 8000652:	005b      	lsls	r3, r3, #1
 8000654:	0018      	movs	r0, r3
 8000656:	f000 fb55 	bl	8000d04 <HAL_Delay>

	  printf("%i \n", g_int_distCapteurUs1);
 800065a:	4b07      	ldr	r3, [pc, #28]	@ (8000678 <main+0x44>)
 800065c:	681a      	ldr	r2, [r3, #0]
 800065e:	4b07      	ldr	r3, [pc, #28]	@ (800067c <main+0x48>)
 8000660:	0011      	movs	r1, r2
 8000662:	0018      	movs	r0, r3
 8000664:	f003 f81c 	bl	80036a0 <iprintf>
	  //printf("marche stp \n");

	  HAL_Delay(1000);
 8000668:	23fa      	movs	r3, #250	@ 0xfa
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	0018      	movs	r0, r3
 800066e:	f000 fb49 	bl	8000d04 <HAL_Delay>
  {
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	e7ea      	b.n	800064c <main+0x18>
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	20000084 	.word	0x20000084
 800067c:	080043f0 	.word	0x080043f0

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	b09f      	sub	sp, #124	@ 0x7c
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	2440      	movs	r4, #64	@ 0x40
 8000688:	193b      	adds	r3, r7, r4
 800068a:	0018      	movs	r0, r3
 800068c:	2338      	movs	r3, #56	@ 0x38
 800068e:	001a      	movs	r2, r3
 8000690:	2100      	movs	r1, #0
 8000692:	f003 f815 	bl	80036c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000696:	232c      	movs	r3, #44	@ 0x2c
 8000698:	18fb      	adds	r3, r7, r3
 800069a:	0018      	movs	r0, r3
 800069c:	2314      	movs	r3, #20
 800069e:	001a      	movs	r2, r3
 80006a0:	2100      	movs	r1, #0
 80006a2:	f003 f80d 	bl	80036c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	0018      	movs	r0, r3
 80006aa:	2328      	movs	r3, #40	@ 0x28
 80006ac:	001a      	movs	r2, r3
 80006ae:	2100      	movs	r1, #0
 80006b0:	f003 f806 	bl	80036c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b4:	4b26      	ldr	r3, [pc, #152]	@ (8000750 <SystemClock_Config+0xd0>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a26      	ldr	r2, [pc, #152]	@ (8000754 <SystemClock_Config+0xd4>)
 80006ba:	401a      	ands	r2, r3
 80006bc:	4b24      	ldr	r3, [pc, #144]	@ (8000750 <SystemClock_Config+0xd0>)
 80006be:	2180      	movs	r1, #128	@ 0x80
 80006c0:	0109      	lsls	r1, r1, #4
 80006c2:	430a      	orrs	r2, r1
 80006c4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006c6:	0021      	movs	r1, r4
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2210      	movs	r2, #16
 80006cc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2201      	movs	r2, #1
 80006d2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2200      	movs	r2, #0
 80006d8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	22a0      	movs	r2, #160	@ 0xa0
 80006de:	0212      	lsls	r2, r2, #8
 80006e0:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2200      	movs	r2, #0
 80006e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	0018      	movs	r0, r3
 80006ec:	f000 fde0 	bl	80012b0 <HAL_RCC_OscConfig>
 80006f0:	1e03      	subs	r3, r0, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006f4:	f000 f890 	bl	8000818 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f8:	212c      	movs	r1, #44	@ 0x2c
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	220f      	movs	r2, #15
 80006fe:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2200      	movs	r2, #0
 8000704:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2200      	movs	r2, #0
 8000716:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2100      	movs	r1, #0
 800071c:	0018      	movs	r0, r3
 800071e:	f001 f99b 	bl	8001a58 <HAL_RCC_ClockConfig>
 8000722:	1e03      	subs	r3, r0, #0
 8000724:	d001      	beq.n	800072a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000726:	f000 f877 	bl	8000818 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	2202      	movs	r2, #2
 800072e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	2200      	movs	r2, #0
 8000734:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	0018      	movs	r0, r3
 800073a:	f001 fbb1 	bl	8001ea0 <HAL_RCCEx_PeriphCLKConfig>
 800073e:	1e03      	subs	r3, r0, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000742:	f000 f869 	bl	8000818 <Error_Handler>
  }
}
 8000746:	46c0      	nop			@ (mov r8, r8)
 8000748:	46bd      	mov	sp, r7
 800074a:	b01f      	add	sp, #124	@ 0x7c
 800074c:	bd90      	pop	{r4, r7, pc}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	40007000 	.word	0x40007000
 8000754:	ffffe7ff 	.word	0xffffe7ff

08000758 <__io_putchar>:

/* USER CODE BEGIN 4 */
//FONCTIONS

int __io_putchar(int ch){
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 8000760:	4b05      	ldr	r3, [pc, #20]	@ (8000778 <__io_putchar+0x20>)
 8000762:	1d39      	adds	r1, r7, #4
 8000764:	4805      	ldr	r0, [pc, #20]	@ (800077c <__io_putchar+0x24>)
 8000766:	2201      	movs	r2, #1
 8000768:	f002 f96e 	bl	8002a48 <HAL_UART_Transmit>
	return ch;
 800076c:	687b      	ldr	r3, [r7, #4]
}
 800076e:	0018      	movs	r0, r3
 8000770:	46bd      	mov	sp, r7
 8000772:	b002      	add	sp, #8
 8000774:	bd80      	pop	{r7, pc}
 8000776:	46c0      	nop			@ (mov r8, r8)
 8000778:	0000ffff 	.word	0x0000ffff
 800077c:	200000cc 	.word	0x200000cc

08000780 <TrigCapteurUs1>:

void TrigCapteurUs1(void){
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
	//Sortie ETat Haut
	HAL_GPIO_WritePin(CapteurUs1Trig_GPIO_Port, CapteurUs1Trig_Pin, GPIO_PIN_SET);
 8000784:	23a0      	movs	r3, #160	@ 0xa0
 8000786:	05db      	lsls	r3, r3, #23
 8000788:	2201      	movs	r2, #1
 800078a:	2140      	movs	r1, #64	@ 0x40
 800078c:	0018      	movs	r0, r3
 800078e:	f000 fd56 	bl	800123e <HAL_GPIO_WritePin>
	//10us
	HAL_Delay(0.01);
 8000792:	2000      	movs	r0, #0
 8000794:	f000 fab6 	bl	8000d04 <HAL_Delay>
	//Sortie Etat Bas
	HAL_GPIO_WritePin(CapteurUs1Trig_GPIO_Port, CapteurUs1Trig_Pin, GPIO_PIN_RESET);
 8000798:	23a0      	movs	r3, #160	@ 0xa0
 800079a:	05db      	lsls	r3, r3, #23
 800079c:	2200      	movs	r2, #0
 800079e:	2140      	movs	r1, #64	@ 0x40
 80007a0:	0018      	movs	r0, r3
 80007a2:	f000 fd4c 	bl	800123e <HAL_GPIO_WritePin>
}
 80007a6:	46c0      	nop			@ (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <HAL_GPIO_EXTI_Callback>:

//Callback lors d'interruptions sur EXTI 4:15
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	0002      	movs	r2, r0
 80007b4:	1dbb      	adds	r3, r7, #6
 80007b6:	801a      	strh	r2, [r3, #0]
    // Vérifie quel pin a déclenché l'interruption
    if (GPIO_Pin == CapteurUs1Echo_Pin) {
 80007b8:	1dbb      	adds	r3, r7, #6
 80007ba:	881b      	ldrh	r3, [r3, #0]
 80007bc:	2b20      	cmp	r3, #32
 80007be:	d123      	bne.n	8000808 <HAL_GPIO_EXTI_Callback+0x5c>

    	//Verif rising
        if (HAL_GPIO_ReadPin(CapteurUs1Trig_GPIO_Port, CapteurUs1Echo_Pin) == GPIO_PIN_SET){
 80007c0:	23a0      	movs	r3, #160	@ 0xa0
 80007c2:	05db      	lsls	r3, r3, #23
 80007c4:	2120      	movs	r1, #32
 80007c6:	0018      	movs	r0, r3
 80007c8:	f000 fd1c 	bl	8001204 <HAL_GPIO_ReadPin>
 80007cc:	0003      	movs	r3, r0
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	d104      	bne.n	80007dc <HAL_GPIO_EXTI_Callback+0x30>
        	//Lancer le timer
        	HAL_TIM_Base_Start(&htim2);
 80007d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <HAL_GPIO_EXTI_Callback+0x64>)
 80007d4:	0018      	movs	r0, r3
 80007d6:	f001 fd41 	bl	800225c <HAL_TIM_Base_Start>
        	g_int_distCapteurUs1 = TIM2->CNT;
        	TIM2->CNT = 0;

        }
    }
}
 80007da:	e015      	b.n	8000808 <HAL_GPIO_EXTI_Callback+0x5c>
        else if (HAL_GPIO_ReadPin(CapteurUs1Trig_GPIO_Port, CapteurUs1Echo_Pin) == GPIO_PIN_RESET){
 80007dc:	23a0      	movs	r3, #160	@ 0xa0
 80007de:	05db      	lsls	r3, r3, #23
 80007e0:	2120      	movs	r1, #32
 80007e2:	0018      	movs	r0, r3
 80007e4:	f000 fd0e 	bl	8001204 <HAL_GPIO_ReadPin>
 80007e8:	1e03      	subs	r3, r0, #0
 80007ea:	d10d      	bne.n	8000808 <HAL_GPIO_EXTI_Callback+0x5c>
        	HAL_TIM_Base_Stop(&htim2);
 80007ec:	4b08      	ldr	r3, [pc, #32]	@ (8000810 <HAL_GPIO_EXTI_Callback+0x64>)
 80007ee:	0018      	movs	r0, r3
 80007f0:	f001 fd7e 	bl	80022f0 <HAL_TIM_Base_Stop>
        	g_int_distCapteurUs1 = TIM2->CNT;
 80007f4:	2380      	movs	r3, #128	@ 0x80
 80007f6:	05db      	lsls	r3, r3, #23
 80007f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007fa:	001a      	movs	r2, r3
 80007fc:	4b05      	ldr	r3, [pc, #20]	@ (8000814 <HAL_GPIO_EXTI_Callback+0x68>)
 80007fe:	601a      	str	r2, [r3, #0]
        	TIM2->CNT = 0;
 8000800:	2380      	movs	r3, #128	@ 0x80
 8000802:	05db      	lsls	r3, r3, #23
 8000804:	2200      	movs	r2, #0
 8000806:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000808:	46c0      	nop			@ (mov r8, r8)
 800080a:	46bd      	mov	sp, r7
 800080c:	b002      	add	sp, #8
 800080e:	bd80      	pop	{r7, pc}
 8000810:	2000008c 	.word	0x2000008c
 8000814:	20000084 	.word	0x20000084

08000818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800081c:	b672      	cpsid	i
}
 800081e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000820:	46c0      	nop			@ (mov r8, r8)
 8000822:	e7fd      	b.n	8000820 <Error_Handler+0x8>

08000824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000828:	4b07      	ldr	r3, [pc, #28]	@ (8000848 <HAL_MspInit+0x24>)
 800082a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800082c:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <HAL_MspInit+0x24>)
 800082e:	2101      	movs	r1, #1
 8000830:	430a      	orrs	r2, r1
 8000832:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000834:	4b04      	ldr	r3, [pc, #16]	@ (8000848 <HAL_MspInit+0x24>)
 8000836:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000838:	4b03      	ldr	r3, [pc, #12]	@ (8000848 <HAL_MspInit+0x24>)
 800083a:	2180      	movs	r1, #128	@ 0x80
 800083c:	0549      	lsls	r1, r1, #21
 800083e:	430a      	orrs	r2, r1
 8000840:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000842:	46c0      	nop			@ (mov r8, r8)
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40021000 	.word	0x40021000

0800084c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000850:	46c0      	nop			@ (mov r8, r8)
 8000852:	e7fd      	b.n	8000850 <NMI_Handler+0x4>

08000854 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000858:	46c0      	nop			@ (mov r8, r8)
 800085a:	e7fd      	b.n	8000858 <HardFault_Handler+0x4>

0800085c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000860:	46c0      	nop			@ (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}

08000866 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000874:	f000 fa2a 	bl	8000ccc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000878:	46c0      	nop			@ (mov r8, r8)
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800087e:	b580      	push	{r7, lr}
 8000880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CapteurUs1Echo_Pin);
 8000882:	2020      	movs	r0, #32
 8000884:	f000 fcf8 	bl	8001278 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(cd2_Pin);
 8000888:	2380      	movs	r3, #128	@ 0x80
 800088a:	011b      	lsls	r3, r3, #4
 800088c:	0018      	movs	r0, r3
 800088e:	f000 fcf3 	bl	8001278 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000892:	2380      	movs	r3, #128	@ 0x80
 8000894:	019b      	lsls	r3, r3, #6
 8000896:	0018      	movs	r0, r3
 8000898:	f000 fcee 	bl	8001278 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */


  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800089c:	46c0      	nop			@ (mov r8, r8)
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
	...

080008a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008a8:	4b03      	ldr	r3, [pc, #12]	@ (80008b8 <TIM2_IRQHandler+0x14>)
 80008aa:	0018      	movs	r0, r3
 80008ac:	f001 fd3e 	bl	800232c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008b0:	46c0      	nop			@ (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	2000008c 	.word	0x2000008c

080008bc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
 80008cc:	e00a      	b.n	80008e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008ce:	e000      	b.n	80008d2 <_read+0x16>
 80008d0:	bf00      	nop
 80008d2:	0001      	movs	r1, r0
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	1c5a      	adds	r2, r3, #1
 80008d8:	60ba      	str	r2, [r7, #8]
 80008da:	b2ca      	uxtb	r2, r1
 80008dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	3301      	adds	r3, #1
 80008e2:	617b      	str	r3, [r7, #20]
 80008e4:	697a      	ldr	r2, [r7, #20]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	dbf0      	blt.n	80008ce <_read+0x12>
  }

  return len;
 80008ec:	687b      	ldr	r3, [r7, #4]
}
 80008ee:	0018      	movs	r0, r3
 80008f0:	46bd      	mov	sp, r7
 80008f2:	b006      	add	sp, #24
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b086      	sub	sp, #24
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	60f8      	str	r0, [r7, #12]
 80008fe:	60b9      	str	r1, [r7, #8]
 8000900:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000902:	2300      	movs	r3, #0
 8000904:	617b      	str	r3, [r7, #20]
 8000906:	e009      	b.n	800091c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	1c5a      	adds	r2, r3, #1
 800090c:	60ba      	str	r2, [r7, #8]
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	0018      	movs	r0, r3
 8000912:	f7ff ff21 	bl	8000758 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	3301      	adds	r3, #1
 800091a:	617b      	str	r3, [r7, #20]
 800091c:	697a      	ldr	r2, [r7, #20]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	429a      	cmp	r2, r3
 8000922:	dbf1      	blt.n	8000908 <_write+0x12>
  }
  return len;
 8000924:	687b      	ldr	r3, [r7, #4]
}
 8000926:	0018      	movs	r0, r3
 8000928:	46bd      	mov	sp, r7
 800092a:	b006      	add	sp, #24
 800092c:	bd80      	pop	{r7, pc}

0800092e <_close>:

int _close(int file)
{
 800092e:	b580      	push	{r7, lr}
 8000930:	b082      	sub	sp, #8
 8000932:	af00      	add	r7, sp, #0
 8000934:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000936:	2301      	movs	r3, #1
 8000938:	425b      	negs	r3, r3
}
 800093a:	0018      	movs	r0, r3
 800093c:	46bd      	mov	sp, r7
 800093e:	b002      	add	sp, #8
 8000940:	bd80      	pop	{r7, pc}

08000942 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b082      	sub	sp, #8
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
 800094a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	2280      	movs	r2, #128	@ 0x80
 8000950:	0192      	lsls	r2, r2, #6
 8000952:	605a      	str	r2, [r3, #4]
  return 0;
 8000954:	2300      	movs	r3, #0
}
 8000956:	0018      	movs	r0, r3
 8000958:	46bd      	mov	sp, r7
 800095a:	b002      	add	sp, #8
 800095c:	bd80      	pop	{r7, pc}

0800095e <_isatty>:

int _isatty(int file)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000966:	2301      	movs	r3, #1
}
 8000968:	0018      	movs	r0, r3
 800096a:	46bd      	mov	sp, r7
 800096c:	b002      	add	sp, #8
 800096e:	bd80      	pop	{r7, pc}

08000970 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800097c:	2300      	movs	r3, #0
}
 800097e:	0018      	movs	r0, r3
 8000980:	46bd      	mov	sp, r7
 8000982:	b004      	add	sp, #16
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000990:	4a14      	ldr	r2, [pc, #80]	@ (80009e4 <_sbrk+0x5c>)
 8000992:	4b15      	ldr	r3, [pc, #84]	@ (80009e8 <_sbrk+0x60>)
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800099c:	4b13      	ldr	r3, [pc, #76]	@ (80009ec <_sbrk+0x64>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d102      	bne.n	80009aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009a4:	4b11      	ldr	r3, [pc, #68]	@ (80009ec <_sbrk+0x64>)
 80009a6:	4a12      	ldr	r2, [pc, #72]	@ (80009f0 <_sbrk+0x68>)
 80009a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009aa:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <_sbrk+0x64>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	18d3      	adds	r3, r2, r3
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d207      	bcs.n	80009c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009b8:	f002 fe8a 	bl	80036d0 <__errno>
 80009bc:	0003      	movs	r3, r0
 80009be:	220c      	movs	r2, #12
 80009c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009c2:	2301      	movs	r3, #1
 80009c4:	425b      	negs	r3, r3
 80009c6:	e009      	b.n	80009dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009c8:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <_sbrk+0x64>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ce:	4b07      	ldr	r3, [pc, #28]	@ (80009ec <_sbrk+0x64>)
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	18d2      	adds	r2, r2, r3
 80009d6:	4b05      	ldr	r3, [pc, #20]	@ (80009ec <_sbrk+0x64>)
 80009d8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80009da:	68fb      	ldr	r3, [r7, #12]
}
 80009dc:	0018      	movs	r0, r3
 80009de:	46bd      	mov	sp, r7
 80009e0:	b006      	add	sp, #24
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20005000 	.word	0x20005000
 80009e8:	00000400 	.word	0x00000400
 80009ec:	20000088 	.word	0x20000088
 80009f0:	200002a8 	.word	0x200002a8

080009f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009f8:	46c0      	nop			@ (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a06:	2308      	movs	r3, #8
 8000a08:	18fb      	adds	r3, r7, r3
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	2310      	movs	r3, #16
 8000a0e:	001a      	movs	r2, r3
 8000a10:	2100      	movs	r1, #0
 8000a12:	f002 fe55 	bl	80036c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a16:	003b      	movs	r3, r7
 8000a18:	0018      	movs	r0, r3
 8000a1a:	2308      	movs	r3, #8
 8000a1c:	001a      	movs	r2, r3
 8000a1e:	2100      	movs	r1, #0
 8000a20:	f002 fe4e 	bl	80036c0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a24:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa4 <MX_TIM2_Init+0xa4>)
 8000a26:	2280      	movs	r2, #128	@ 0x80
 8000a28:	05d2      	lsls	r2, r2, #23
 8000a2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1024;
 8000a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa4 <MX_TIM2_Init+0xa4>)
 8000a2e:	2280      	movs	r2, #128	@ 0x80
 8000a30:	00d2      	lsls	r2, r2, #3
 8000a32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a34:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa4 <MX_TIM2_Init+0xa4>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa4 <MX_TIM2_Init+0xa4>)
 8000a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8000aa8 <MX_TIM2_Init+0xa8>)
 8000a3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a40:	4b18      	ldr	r3, [pc, #96]	@ (8000aa4 <MX_TIM2_Init+0xa4>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a46:	4b17      	ldr	r3, [pc, #92]	@ (8000aa4 <MX_TIM2_Init+0xa4>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a4c:	4b15      	ldr	r3, [pc, #84]	@ (8000aa4 <MX_TIM2_Init+0xa4>)
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f001 fbc4 	bl	80021dc <HAL_TIM_Base_Init>
 8000a54:	1e03      	subs	r3, r0, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000a58:	f7ff fede 	bl	8000818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a5c:	2108      	movs	r1, #8
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2280      	movs	r2, #128	@ 0x80
 8000a62:	0152      	lsls	r2, r2, #5
 8000a64:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a66:	187a      	adds	r2, r7, r1
 8000a68:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa4 <MX_TIM2_Init+0xa4>)
 8000a6a:	0011      	movs	r1, r2
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f001 fd45 	bl	80024fc <HAL_TIM_ConfigClockSource>
 8000a72:	1e03      	subs	r3, r0, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000a76:	f7ff fecf 	bl	8000818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a7a:	003b      	movs	r3, r7
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a80:	003b      	movs	r3, r7
 8000a82:	2200      	movs	r2, #0
 8000a84:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a86:	003a      	movs	r2, r7
 8000a88:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <MX_TIM2_Init+0xa4>)
 8000a8a:	0011      	movs	r1, r2
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f001 ff29 	bl	80028e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000a92:	1e03      	subs	r3, r0, #0
 8000a94:	d001      	beq.n	8000a9a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000a96:	f7ff febf 	bl	8000818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b006      	add	sp, #24
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			@ (mov r8, r8)
 8000aa4:	2000008c 	.word	0x2000008c
 8000aa8:	0000ffff 	.word	0x0000ffff

08000aac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	2380      	movs	r3, #128	@ 0x80
 8000aba:	05db      	lsls	r3, r3, #23
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d10d      	bne.n	8000adc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ac0:	4b08      	ldr	r3, [pc, #32]	@ (8000ae4 <HAL_TIM_Base_MspInit+0x38>)
 8000ac2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ac4:	4b07      	ldr	r3, [pc, #28]	@ (8000ae4 <HAL_TIM_Base_MspInit+0x38>)
 8000ac6:	2101      	movs	r1, #1
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	639a      	str	r2, [r3, #56]	@ 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2100      	movs	r1, #0
 8000ad0:	200f      	movs	r0, #15
 8000ad2:	f000 f9e7 	bl	8000ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ad6:	200f      	movs	r0, #15
 8000ad8:	f000 f9f9 	bl	8000ece <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000adc:	46c0      	nop			@ (mov r8, r8)
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	b002      	add	sp, #8
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40021000 	.word	0x40021000

08000ae8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000aec:	4b14      	ldr	r3, [pc, #80]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000aee:	4a15      	ldr	r2, [pc, #84]	@ (8000b44 <MX_USART2_UART_Init+0x5c>)
 8000af0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000af2:	4b13      	ldr	r3, [pc, #76]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000af4:	22e1      	movs	r2, #225	@ 0xe1
 8000af6:	0252      	lsls	r2, r2, #9
 8000af8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000afa:	4b11      	ldr	r3, [pc, #68]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b00:	4b0f      	ldr	r3, [pc, #60]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b06:	4b0e      	ldr	r3, [pc, #56]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000b0e:	220c      	movs	r2, #12
 8000b10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b12:	4b0b      	ldr	r3, [pc, #44]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b18:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b1e:	4b08      	ldr	r3, [pc, #32]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b24:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b2a:	4b05      	ldr	r3, [pc, #20]	@ (8000b40 <MX_USART2_UART_Init+0x58>)
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f001 ff37 	bl	80029a0 <HAL_UART_Init>
 8000b32:	1e03      	subs	r3, r0, #0
 8000b34:	d001      	beq.n	8000b3a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000b36:	f7ff fe6f 	bl	8000818 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	200000cc 	.word	0x200000cc
 8000b44:	40004400 	.word	0x40004400

08000b48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b48:	b590      	push	{r4, r7, lr}
 8000b4a:	b089      	sub	sp, #36	@ 0x24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b50:	240c      	movs	r4, #12
 8000b52:	193b      	adds	r3, r7, r4
 8000b54:	0018      	movs	r0, r3
 8000b56:	2314      	movs	r3, #20
 8000b58:	001a      	movs	r2, r3
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f002 fdb0 	bl	80036c0 <memset>
  if(uartHandle->Instance==USART2)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a18      	ldr	r2, [pc, #96]	@ (8000bc8 <HAL_UART_MspInit+0x80>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d129      	bne.n	8000bbe <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b6a:	4b18      	ldr	r3, [pc, #96]	@ (8000bcc <HAL_UART_MspInit+0x84>)
 8000b6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b6e:	4b17      	ldr	r3, [pc, #92]	@ (8000bcc <HAL_UART_MspInit+0x84>)
 8000b70:	2180      	movs	r1, #128	@ 0x80
 8000b72:	0289      	lsls	r1, r1, #10
 8000b74:	430a      	orrs	r2, r1
 8000b76:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b78:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <HAL_UART_MspInit+0x84>)
 8000b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b7c:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <HAL_UART_MspInit+0x84>)
 8000b7e:	2101      	movs	r1, #1
 8000b80:	430a      	orrs	r2, r1
 8000b82:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b84:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <HAL_UART_MspInit+0x84>)
 8000b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b88:	2201      	movs	r2, #1
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	60bb      	str	r3, [r7, #8]
 8000b8e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b90:	0021      	movs	r1, r4
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	220c      	movs	r2, #12
 8000b96:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	187b      	adds	r3, r7, r1
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	2203      	movs	r2, #3
 8000ba8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000baa:	187b      	adds	r3, r7, r1
 8000bac:	2204      	movs	r2, #4
 8000bae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb0:	187a      	adds	r2, r7, r1
 8000bb2:	23a0      	movs	r3, #160	@ 0xa0
 8000bb4:	05db      	lsls	r3, r3, #23
 8000bb6:	0011      	movs	r1, r2
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f000 f9a5 	bl	8000f08 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000bbe:	46c0      	nop			@ (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b009      	add	sp, #36	@ 0x24
 8000bc4:	bd90      	pop	{r4, r7, pc}
 8000bc6:	46c0      	nop			@ (mov r8, r8)
 8000bc8:	40004400 	.word	0x40004400
 8000bcc:	40021000 	.word	0x40021000

08000bd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000bd0:	480d      	ldr	r0, [pc, #52]	@ (8000c08 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000bd2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bd4:	f7ff ff0e 	bl	80009f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bd8:	480c      	ldr	r0, [pc, #48]	@ (8000c0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000bda:	490d      	ldr	r1, [pc, #52]	@ (8000c10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c14 <LoopForever+0xe>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be0:	e002      	b.n	8000be8 <LoopCopyDataInit>

08000be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000be6:	3304      	adds	r3, #4

08000be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bec:	d3f9      	bcc.n	8000be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bee:	4a0a      	ldr	r2, [pc, #40]	@ (8000c18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bf0:	4c0a      	ldr	r4, [pc, #40]	@ (8000c1c <LoopForever+0x16>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf4:	e001      	b.n	8000bfa <LoopFillZerobss>

08000bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf8:	3204      	adds	r2, #4

08000bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bfc:	d3fb      	bcc.n	8000bf6 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8000bfe:	f002 fd6d 	bl	80036dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c02:	f7ff fd17 	bl	8000634 <main>

08000c06 <LoopForever>:

LoopForever:
    b LoopForever
 8000c06:	e7fe      	b.n	8000c06 <LoopForever>
   ldr   r0, =_estack
 8000c08:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000c0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c10:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c14:	080044a8 	.word	0x080044a8
  ldr r2, =_sbss
 8000c18:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c1c:	200002a4 	.word	0x200002a4

08000c20 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c20:	e7fe      	b.n	8000c20 <ADC1_COMP_IRQHandler>
	...

08000c24 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c2a:	1dfb      	adds	r3, r7, #7
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000c30:	4b0b      	ldr	r3, [pc, #44]	@ (8000c60 <HAL_Init+0x3c>)
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	4b0a      	ldr	r3, [pc, #40]	@ (8000c60 <HAL_Init+0x3c>)
 8000c36:	2140      	movs	r1, #64	@ 0x40
 8000c38:	430a      	orrs	r2, r1
 8000c3a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f000 f811 	bl	8000c64 <HAL_InitTick>
 8000c42:	1e03      	subs	r3, r0, #0
 8000c44:	d003      	beq.n	8000c4e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c46:	1dfb      	adds	r3, r7, #7
 8000c48:	2201      	movs	r2, #1
 8000c4a:	701a      	strb	r2, [r3, #0]
 8000c4c:	e001      	b.n	8000c52 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c4e:	f7ff fde9 	bl	8000824 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c52:	1dfb      	adds	r3, r7, #7
 8000c54:	781b      	ldrb	r3, [r3, #0]
}
 8000c56:	0018      	movs	r0, r3
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	b002      	add	sp, #8
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	46c0      	nop			@ (mov r8, r8)
 8000c60:	40022000 	.word	0x40022000

08000c64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c6c:	4b14      	ldr	r3, [pc, #80]	@ (8000cc0 <HAL_InitTick+0x5c>)
 8000c6e:	681c      	ldr	r4, [r3, #0]
 8000c70:	4b14      	ldr	r3, [pc, #80]	@ (8000cc4 <HAL_InitTick+0x60>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	0019      	movs	r1, r3
 8000c76:	23fa      	movs	r3, #250	@ 0xfa
 8000c78:	0098      	lsls	r0, r3, #2
 8000c7a:	f7ff fa4f 	bl	800011c <__udivsi3>
 8000c7e:	0003      	movs	r3, r0
 8000c80:	0019      	movs	r1, r3
 8000c82:	0020      	movs	r0, r4
 8000c84:	f7ff fa4a 	bl	800011c <__udivsi3>
 8000c88:	0003      	movs	r3, r0
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f000 f92f 	bl	8000eee <HAL_SYSTICK_Config>
 8000c90:	1e03      	subs	r3, r0, #0
 8000c92:	d001      	beq.n	8000c98 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c94:	2301      	movs	r3, #1
 8000c96:	e00f      	b.n	8000cb8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2b03      	cmp	r3, #3
 8000c9c:	d80b      	bhi.n	8000cb6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c9e:	6879      	ldr	r1, [r7, #4]
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	425b      	negs	r3, r3
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	f000 f8fc 	bl	8000ea4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cac:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <HAL_InitTick+0x64>)
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e000      	b.n	8000cb8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
}
 8000cb8:	0018      	movs	r0, r3
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	b003      	add	sp, #12
 8000cbe:	bd90      	pop	{r4, r7, pc}
 8000cc0:	20000000 	.word	0x20000000
 8000cc4:	20000008 	.word	0x20000008
 8000cc8:	20000004 	.word	0x20000004

08000ccc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd0:	4b05      	ldr	r3, [pc, #20]	@ (8000ce8 <HAL_IncTick+0x1c>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	001a      	movs	r2, r3
 8000cd6:	4b05      	ldr	r3, [pc, #20]	@ (8000cec <HAL_IncTick+0x20>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	18d2      	adds	r2, r2, r3
 8000cdc:	4b03      	ldr	r3, [pc, #12]	@ (8000cec <HAL_IncTick+0x20>)
 8000cde:	601a      	str	r2, [r3, #0]
}
 8000ce0:	46c0      	nop			@ (mov r8, r8)
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	20000154 	.word	0x20000154

08000cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf4:	4b02      	ldr	r3, [pc, #8]	@ (8000d00 <HAL_GetTick+0x10>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
}
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	46c0      	nop			@ (mov r8, r8)
 8000d00:	20000154 	.word	0x20000154

08000d04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d0c:	f7ff fff0 	bl	8000cf0 <HAL_GetTick>
 8000d10:	0003      	movs	r3, r0
 8000d12:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	d005      	beq.n	8000d2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d48 <HAL_Delay+0x44>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	001a      	movs	r2, r3
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	189b      	adds	r3, r3, r2
 8000d28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d2a:	46c0      	nop			@ (mov r8, r8)
 8000d2c:	f7ff ffe0 	bl	8000cf0 <HAL_GetTick>
 8000d30:	0002      	movs	r2, r0
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d8f7      	bhi.n	8000d2c <HAL_Delay+0x28>
  {
  }
}
 8000d3c:	46c0      	nop			@ (mov r8, r8)
 8000d3e:	46c0      	nop			@ (mov r8, r8)
 8000d40:	46bd      	mov	sp, r7
 8000d42:	b004      	add	sp, #16
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	46c0      	nop			@ (mov r8, r8)
 8000d48:	20000008 	.word	0x20000008

08000d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	0002      	movs	r2, r0
 8000d54:	1dfb      	adds	r3, r7, #7
 8000d56:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d58:	1dfb      	adds	r3, r7, #7
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d5e:	d809      	bhi.n	8000d74 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d60:	1dfb      	adds	r3, r7, #7
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	001a      	movs	r2, r3
 8000d66:	231f      	movs	r3, #31
 8000d68:	401a      	ands	r2, r3
 8000d6a:	4b04      	ldr	r3, [pc, #16]	@ (8000d7c <__NVIC_EnableIRQ+0x30>)
 8000d6c:	2101      	movs	r1, #1
 8000d6e:	4091      	lsls	r1, r2
 8000d70:	000a      	movs	r2, r1
 8000d72:	601a      	str	r2, [r3, #0]
  }
}
 8000d74:	46c0      	nop			@ (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	b002      	add	sp, #8
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	e000e100 	.word	0xe000e100

08000d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d80:	b590      	push	{r4, r7, lr}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	0002      	movs	r2, r0
 8000d88:	6039      	str	r1, [r7, #0]
 8000d8a:	1dfb      	adds	r3, r7, #7
 8000d8c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d8e:	1dfb      	adds	r3, r7, #7
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d94:	d828      	bhi.n	8000de8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d96:	4a2f      	ldr	r2, [pc, #188]	@ (8000e54 <__NVIC_SetPriority+0xd4>)
 8000d98:	1dfb      	adds	r3, r7, #7
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	b25b      	sxtb	r3, r3
 8000d9e:	089b      	lsrs	r3, r3, #2
 8000da0:	33c0      	adds	r3, #192	@ 0xc0
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	589b      	ldr	r3, [r3, r2]
 8000da6:	1dfa      	adds	r2, r7, #7
 8000da8:	7812      	ldrb	r2, [r2, #0]
 8000daa:	0011      	movs	r1, r2
 8000dac:	2203      	movs	r2, #3
 8000dae:	400a      	ands	r2, r1
 8000db0:	00d2      	lsls	r2, r2, #3
 8000db2:	21ff      	movs	r1, #255	@ 0xff
 8000db4:	4091      	lsls	r1, r2
 8000db6:	000a      	movs	r2, r1
 8000db8:	43d2      	mvns	r2, r2
 8000dba:	401a      	ands	r2, r3
 8000dbc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	019b      	lsls	r3, r3, #6
 8000dc2:	22ff      	movs	r2, #255	@ 0xff
 8000dc4:	401a      	ands	r2, r3
 8000dc6:	1dfb      	adds	r3, r7, #7
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	0018      	movs	r0, r3
 8000dcc:	2303      	movs	r3, #3
 8000dce:	4003      	ands	r3, r0
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dd4:	481f      	ldr	r0, [pc, #124]	@ (8000e54 <__NVIC_SetPriority+0xd4>)
 8000dd6:	1dfb      	adds	r3, r7, #7
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	b25b      	sxtb	r3, r3
 8000ddc:	089b      	lsrs	r3, r3, #2
 8000dde:	430a      	orrs	r2, r1
 8000de0:	33c0      	adds	r3, #192	@ 0xc0
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000de6:	e031      	b.n	8000e4c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000de8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e58 <__NVIC_SetPriority+0xd8>)
 8000dea:	1dfb      	adds	r3, r7, #7
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	0019      	movs	r1, r3
 8000df0:	230f      	movs	r3, #15
 8000df2:	400b      	ands	r3, r1
 8000df4:	3b08      	subs	r3, #8
 8000df6:	089b      	lsrs	r3, r3, #2
 8000df8:	3306      	adds	r3, #6
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	18d3      	adds	r3, r2, r3
 8000dfe:	3304      	adds	r3, #4
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	1dfa      	adds	r2, r7, #7
 8000e04:	7812      	ldrb	r2, [r2, #0]
 8000e06:	0011      	movs	r1, r2
 8000e08:	2203      	movs	r2, #3
 8000e0a:	400a      	ands	r2, r1
 8000e0c:	00d2      	lsls	r2, r2, #3
 8000e0e:	21ff      	movs	r1, #255	@ 0xff
 8000e10:	4091      	lsls	r1, r2
 8000e12:	000a      	movs	r2, r1
 8000e14:	43d2      	mvns	r2, r2
 8000e16:	401a      	ands	r2, r3
 8000e18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	019b      	lsls	r3, r3, #6
 8000e1e:	22ff      	movs	r2, #255	@ 0xff
 8000e20:	401a      	ands	r2, r3
 8000e22:	1dfb      	adds	r3, r7, #7
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	0018      	movs	r0, r3
 8000e28:	2303      	movs	r3, #3
 8000e2a:	4003      	ands	r3, r0
 8000e2c:	00db      	lsls	r3, r3, #3
 8000e2e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e30:	4809      	ldr	r0, [pc, #36]	@ (8000e58 <__NVIC_SetPriority+0xd8>)
 8000e32:	1dfb      	adds	r3, r7, #7
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	001c      	movs	r4, r3
 8000e38:	230f      	movs	r3, #15
 8000e3a:	4023      	ands	r3, r4
 8000e3c:	3b08      	subs	r3, #8
 8000e3e:	089b      	lsrs	r3, r3, #2
 8000e40:	430a      	orrs	r2, r1
 8000e42:	3306      	adds	r3, #6
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	18c3      	adds	r3, r0, r3
 8000e48:	3304      	adds	r3, #4
 8000e4a:	601a      	str	r2, [r3, #0]
}
 8000e4c:	46c0      	nop			@ (mov r8, r8)
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b003      	add	sp, #12
 8000e52:	bd90      	pop	{r4, r7, pc}
 8000e54:	e000e100 	.word	0xe000e100
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	1e5a      	subs	r2, r3, #1
 8000e68:	2380      	movs	r3, #128	@ 0x80
 8000e6a:	045b      	lsls	r3, r3, #17
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d301      	bcc.n	8000e74 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e70:	2301      	movs	r3, #1
 8000e72:	e010      	b.n	8000e96 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea0 <SysTick_Config+0x44>)
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	3a01      	subs	r2, #1
 8000e7a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	425b      	negs	r3, r3
 8000e80:	2103      	movs	r1, #3
 8000e82:	0018      	movs	r0, r3
 8000e84:	f7ff ff7c 	bl	8000d80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e88:	4b05      	ldr	r3, [pc, #20]	@ (8000ea0 <SysTick_Config+0x44>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e8e:	4b04      	ldr	r3, [pc, #16]	@ (8000ea0 <SysTick_Config+0x44>)
 8000e90:	2207      	movs	r2, #7
 8000e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	0018      	movs	r0, r3
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	b002      	add	sp, #8
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	e000e010 	.word	0xe000e010

08000ea4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60b9      	str	r1, [r7, #8]
 8000eac:	607a      	str	r2, [r7, #4]
 8000eae:	210f      	movs	r1, #15
 8000eb0:	187b      	adds	r3, r7, r1
 8000eb2:	1c02      	adds	r2, r0, #0
 8000eb4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000eb6:	68ba      	ldr	r2, [r7, #8]
 8000eb8:	187b      	adds	r3, r7, r1
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	b25b      	sxtb	r3, r3
 8000ebe:	0011      	movs	r1, r2
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f7ff ff5d 	bl	8000d80 <__NVIC_SetPriority>
}
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	b004      	add	sp, #16
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	0002      	movs	r2, r0
 8000ed6:	1dfb      	adds	r3, r7, #7
 8000ed8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eda:	1dfb      	adds	r3, r7, #7
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	b25b      	sxtb	r3, r3
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	f7ff ff33 	bl	8000d4c <__NVIC_EnableIRQ>
}
 8000ee6:	46c0      	nop			@ (mov r8, r8)
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	b002      	add	sp, #8
 8000eec:	bd80      	pop	{r7, pc}

08000eee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b082      	sub	sp, #8
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f7ff ffaf 	bl	8000e5c <SysTick_Config>
 8000efe:	0003      	movs	r3, r0
}
 8000f00:	0018      	movs	r0, r3
 8000f02:	46bd      	mov	sp, r7
 8000f04:	b002      	add	sp, #8
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f1e:	e155      	b.n	80011cc <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2101      	movs	r1, #1
 8000f26:	697a      	ldr	r2, [r7, #20]
 8000f28:	4091      	lsls	r1, r2
 8000f2a:	000a      	movs	r2, r1
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d100      	bne.n	8000f38 <HAL_GPIO_Init+0x30>
 8000f36:	e146      	b.n	80011c6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	4013      	ands	r3, r2
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d005      	beq.n	8000f50 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	2203      	movs	r2, #3
 8000f4a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d130      	bne.n	8000fb2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	409a      	lsls	r2, r3
 8000f5e:	0013      	movs	r3, r2
 8000f60:	43da      	mvns	r2, r3
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	4013      	ands	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	68da      	ldr	r2, [r3, #12]
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	409a      	lsls	r2, r3
 8000f72:	0013      	movs	r3, r2
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f86:	2201      	movs	r2, #1
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	409a      	lsls	r2, r3
 8000f8c:	0013      	movs	r3, r2
 8000f8e:	43da      	mvns	r2, r3
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	091b      	lsrs	r3, r3, #4
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	401a      	ands	r2, r3
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	409a      	lsls	r2, r3
 8000fa4:	0013      	movs	r3, r2
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	2203      	movs	r2, #3
 8000fb8:	4013      	ands	r3, r2
 8000fba:	2b03      	cmp	r3, #3
 8000fbc:	d017      	beq.n	8000fee <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	2203      	movs	r2, #3
 8000fca:	409a      	lsls	r2, r3
 8000fcc:	0013      	movs	r3, r2
 8000fce:	43da      	mvns	r2, r3
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	689a      	ldr	r2, [r3, #8]
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	409a      	lsls	r2, r3
 8000fe0:	0013      	movs	r3, r2
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2203      	movs	r2, #3
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d123      	bne.n	8001042 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	08da      	lsrs	r2, r3, #3
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	3208      	adds	r2, #8
 8001002:	0092      	lsls	r2, r2, #2
 8001004:	58d3      	ldr	r3, [r2, r3]
 8001006:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	2207      	movs	r2, #7
 800100c:	4013      	ands	r3, r2
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	220f      	movs	r2, #15
 8001012:	409a      	lsls	r2, r3
 8001014:	0013      	movs	r3, r2
 8001016:	43da      	mvns	r2, r3
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	4013      	ands	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	691a      	ldr	r2, [r3, #16]
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	2107      	movs	r1, #7
 8001026:	400b      	ands	r3, r1
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	409a      	lsls	r2, r3
 800102c:	0013      	movs	r3, r2
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	08da      	lsrs	r2, r3, #3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3208      	adds	r2, #8
 800103c:	0092      	lsls	r2, r2, #2
 800103e:	6939      	ldr	r1, [r7, #16]
 8001040:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	2203      	movs	r2, #3
 800104e:	409a      	lsls	r2, r3
 8001050:	0013      	movs	r3, r2
 8001052:	43da      	mvns	r2, r3
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	4013      	ands	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2203      	movs	r2, #3
 8001060:	401a      	ands	r2, r3
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	409a      	lsls	r2, r3
 8001068:	0013      	movs	r3, r2
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4313      	orrs	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685a      	ldr	r2, [r3, #4]
 800107a:	23c0      	movs	r3, #192	@ 0xc0
 800107c:	029b      	lsls	r3, r3, #10
 800107e:	4013      	ands	r3, r2
 8001080:	d100      	bne.n	8001084 <HAL_GPIO_Init+0x17c>
 8001082:	e0a0      	b.n	80011c6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001084:	4b57      	ldr	r3, [pc, #348]	@ (80011e4 <HAL_GPIO_Init+0x2dc>)
 8001086:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001088:	4b56      	ldr	r3, [pc, #344]	@ (80011e4 <HAL_GPIO_Init+0x2dc>)
 800108a:	2101      	movs	r1, #1
 800108c:	430a      	orrs	r2, r1
 800108e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001090:	4a55      	ldr	r2, [pc, #340]	@ (80011e8 <HAL_GPIO_Init+0x2e0>)
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	089b      	lsrs	r3, r3, #2
 8001096:	3302      	adds	r3, #2
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	589b      	ldr	r3, [r3, r2]
 800109c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	2203      	movs	r2, #3
 80010a2:	4013      	ands	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	220f      	movs	r2, #15
 80010a8:	409a      	lsls	r2, r3
 80010aa:	0013      	movs	r3, r2
 80010ac:	43da      	mvns	r2, r3
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4013      	ands	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	23a0      	movs	r3, #160	@ 0xa0
 80010b8:	05db      	lsls	r3, r3, #23
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d01f      	beq.n	80010fe <HAL_GPIO_Init+0x1f6>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a4a      	ldr	r2, [pc, #296]	@ (80011ec <HAL_GPIO_Init+0x2e4>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d019      	beq.n	80010fa <HAL_GPIO_Init+0x1f2>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a49      	ldr	r2, [pc, #292]	@ (80011f0 <HAL_GPIO_Init+0x2e8>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d013      	beq.n	80010f6 <HAL_GPIO_Init+0x1ee>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a48      	ldr	r2, [pc, #288]	@ (80011f4 <HAL_GPIO_Init+0x2ec>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d00d      	beq.n	80010f2 <HAL_GPIO_Init+0x1ea>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a47      	ldr	r2, [pc, #284]	@ (80011f8 <HAL_GPIO_Init+0x2f0>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d007      	beq.n	80010ee <HAL_GPIO_Init+0x1e6>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a46      	ldr	r2, [pc, #280]	@ (80011fc <HAL_GPIO_Init+0x2f4>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d101      	bne.n	80010ea <HAL_GPIO_Init+0x1e2>
 80010e6:	2305      	movs	r3, #5
 80010e8:	e00a      	b.n	8001100 <HAL_GPIO_Init+0x1f8>
 80010ea:	2306      	movs	r3, #6
 80010ec:	e008      	b.n	8001100 <HAL_GPIO_Init+0x1f8>
 80010ee:	2304      	movs	r3, #4
 80010f0:	e006      	b.n	8001100 <HAL_GPIO_Init+0x1f8>
 80010f2:	2303      	movs	r3, #3
 80010f4:	e004      	b.n	8001100 <HAL_GPIO_Init+0x1f8>
 80010f6:	2302      	movs	r3, #2
 80010f8:	e002      	b.n	8001100 <HAL_GPIO_Init+0x1f8>
 80010fa:	2301      	movs	r3, #1
 80010fc:	e000      	b.n	8001100 <HAL_GPIO_Init+0x1f8>
 80010fe:	2300      	movs	r3, #0
 8001100:	697a      	ldr	r2, [r7, #20]
 8001102:	2103      	movs	r1, #3
 8001104:	400a      	ands	r2, r1
 8001106:	0092      	lsls	r2, r2, #2
 8001108:	4093      	lsls	r3, r2
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	4313      	orrs	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001110:	4935      	ldr	r1, [pc, #212]	@ (80011e8 <HAL_GPIO_Init+0x2e0>)
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	089b      	lsrs	r3, r3, #2
 8001116:	3302      	adds	r3, #2
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800111e:	4b38      	ldr	r3, [pc, #224]	@ (8001200 <HAL_GPIO_Init+0x2f8>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	43da      	mvns	r2, r3
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	4013      	ands	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685a      	ldr	r2, [r3, #4]
 8001132:	2380      	movs	r3, #128	@ 0x80
 8001134:	035b      	lsls	r3, r3, #13
 8001136:	4013      	ands	r3, r2
 8001138:	d003      	beq.n	8001142 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	4313      	orrs	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001142:	4b2f      	ldr	r3, [pc, #188]	@ (8001200 <HAL_GPIO_Init+0x2f8>)
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001148:	4b2d      	ldr	r3, [pc, #180]	@ (8001200 <HAL_GPIO_Init+0x2f8>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	43da      	mvns	r2, r3
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685a      	ldr	r2, [r3, #4]
 800115c:	2380      	movs	r3, #128	@ 0x80
 800115e:	039b      	lsls	r3, r3, #14
 8001160:	4013      	ands	r3, r2
 8001162:	d003      	beq.n	800116c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800116c:	4b24      	ldr	r3, [pc, #144]	@ (8001200 <HAL_GPIO_Init+0x2f8>)
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001172:	4b23      	ldr	r3, [pc, #140]	@ (8001200 <HAL_GPIO_Init+0x2f8>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	43da      	mvns	r2, r3
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685a      	ldr	r2, [r3, #4]
 8001186:	2380      	movs	r3, #128	@ 0x80
 8001188:	029b      	lsls	r3, r3, #10
 800118a:	4013      	ands	r3, r2
 800118c:	d003      	beq.n	8001196 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4313      	orrs	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001196:	4b1a      	ldr	r3, [pc, #104]	@ (8001200 <HAL_GPIO_Init+0x2f8>)
 8001198:	693a      	ldr	r2, [r7, #16]
 800119a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800119c:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <HAL_GPIO_Init+0x2f8>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	43da      	mvns	r2, r3
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	4013      	ands	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	2380      	movs	r3, #128	@ 0x80
 80011b2:	025b      	lsls	r3, r3, #9
 80011b4:	4013      	ands	r3, r2
 80011b6:	d003      	beq.n	80011c0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	4313      	orrs	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80011c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <HAL_GPIO_Init+0x2f8>)
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	3301      	adds	r3, #1
 80011ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	40da      	lsrs	r2, r3
 80011d4:	1e13      	subs	r3, r2, #0
 80011d6:	d000      	beq.n	80011da <HAL_GPIO_Init+0x2d2>
 80011d8:	e6a2      	b.n	8000f20 <HAL_GPIO_Init+0x18>
  }
}
 80011da:	46c0      	nop			@ (mov r8, r8)
 80011dc:	46c0      	nop			@ (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	b006      	add	sp, #24
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40021000 	.word	0x40021000
 80011e8:	40010000 	.word	0x40010000
 80011ec:	50000400 	.word	0x50000400
 80011f0:	50000800 	.word	0x50000800
 80011f4:	50000c00 	.word	0x50000c00
 80011f8:	50001000 	.word	0x50001000
 80011fc:	50001c00 	.word	0x50001c00
 8001200:	40010400 	.word	0x40010400

08001204 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	000a      	movs	r2, r1
 800120e:	1cbb      	adds	r3, r7, #2
 8001210:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	691b      	ldr	r3, [r3, #16]
 8001216:	1cba      	adds	r2, r7, #2
 8001218:	8812      	ldrh	r2, [r2, #0]
 800121a:	4013      	ands	r3, r2
 800121c:	d004      	beq.n	8001228 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800121e:	230f      	movs	r3, #15
 8001220:	18fb      	adds	r3, r7, r3
 8001222:	2201      	movs	r2, #1
 8001224:	701a      	strb	r2, [r3, #0]
 8001226:	e003      	b.n	8001230 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001228:	230f      	movs	r3, #15
 800122a:	18fb      	adds	r3, r7, r3
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001230:	230f      	movs	r3, #15
 8001232:	18fb      	adds	r3, r7, r3
 8001234:	781b      	ldrb	r3, [r3, #0]
}
 8001236:	0018      	movs	r0, r3
 8001238:	46bd      	mov	sp, r7
 800123a:	b004      	add	sp, #16
 800123c:	bd80      	pop	{r7, pc}

0800123e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	b082      	sub	sp, #8
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
 8001246:	0008      	movs	r0, r1
 8001248:	0011      	movs	r1, r2
 800124a:	1cbb      	adds	r3, r7, #2
 800124c:	1c02      	adds	r2, r0, #0
 800124e:	801a      	strh	r2, [r3, #0]
 8001250:	1c7b      	adds	r3, r7, #1
 8001252:	1c0a      	adds	r2, r1, #0
 8001254:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001256:	1c7b      	adds	r3, r7, #1
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d004      	beq.n	8001268 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800125e:	1cbb      	adds	r3, r7, #2
 8001260:	881a      	ldrh	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001266:	e003      	b.n	8001270 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001268:	1cbb      	adds	r3, r7, #2
 800126a:	881a      	ldrh	r2, [r3, #0]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001270:	46c0      	nop			@ (mov r8, r8)
 8001272:	46bd      	mov	sp, r7
 8001274:	b002      	add	sp, #8
 8001276:	bd80      	pop	{r7, pc}

08001278 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	0002      	movs	r2, r0
 8001280:	1dbb      	adds	r3, r7, #6
 8001282:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001284:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001286:	695b      	ldr	r3, [r3, #20]
 8001288:	1dba      	adds	r2, r7, #6
 800128a:	8812      	ldrh	r2, [r2, #0]
 800128c:	4013      	ands	r3, r2
 800128e:	d008      	beq.n	80012a2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001290:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001292:	1dba      	adds	r2, r7, #6
 8001294:	8812      	ldrh	r2, [r2, #0]
 8001296:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001298:	1dbb      	adds	r3, r7, #6
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff fa85 	bl	80007ac <HAL_GPIO_EXTI_Callback>
  }
}
 80012a2:	46c0      	nop			@ (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	40010400 	.word	0x40010400

080012b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012b0:	b5b0      	push	{r4, r5, r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d102      	bne.n	80012c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	f000 fbbf 	bl	8001a42 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012c4:	4bc9      	ldr	r3, [pc, #804]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	220c      	movs	r2, #12
 80012ca:	4013      	ands	r3, r2
 80012cc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012ce:	4bc7      	ldr	r3, [pc, #796]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80012d0:	68da      	ldr	r2, [r3, #12]
 80012d2:	2380      	movs	r3, #128	@ 0x80
 80012d4:	025b      	lsls	r3, r3, #9
 80012d6:	4013      	ands	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2201      	movs	r2, #1
 80012e0:	4013      	ands	r3, r2
 80012e2:	d100      	bne.n	80012e6 <HAL_RCC_OscConfig+0x36>
 80012e4:	e07e      	b.n	80013e4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	2b08      	cmp	r3, #8
 80012ea:	d007      	beq.n	80012fc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	2b0c      	cmp	r3, #12
 80012f0:	d112      	bne.n	8001318 <HAL_RCC_OscConfig+0x68>
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	2380      	movs	r3, #128	@ 0x80
 80012f6:	025b      	lsls	r3, r3, #9
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d10d      	bne.n	8001318 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012fc:	4bbb      	ldr	r3, [pc, #748]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	2380      	movs	r3, #128	@ 0x80
 8001302:	029b      	lsls	r3, r3, #10
 8001304:	4013      	ands	r3, r2
 8001306:	d100      	bne.n	800130a <HAL_RCC_OscConfig+0x5a>
 8001308:	e06b      	b.n	80013e2 <HAL_RCC_OscConfig+0x132>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d167      	bne.n	80013e2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	f000 fb95 	bl	8001a42 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685a      	ldr	r2, [r3, #4]
 800131c:	2380      	movs	r3, #128	@ 0x80
 800131e:	025b      	lsls	r3, r3, #9
 8001320:	429a      	cmp	r2, r3
 8001322:	d107      	bne.n	8001334 <HAL_RCC_OscConfig+0x84>
 8001324:	4bb1      	ldr	r3, [pc, #708]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4bb0      	ldr	r3, [pc, #704]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 800132a:	2180      	movs	r1, #128	@ 0x80
 800132c:	0249      	lsls	r1, r1, #9
 800132e:	430a      	orrs	r2, r1
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	e027      	b.n	8001384 <HAL_RCC_OscConfig+0xd4>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685a      	ldr	r2, [r3, #4]
 8001338:	23a0      	movs	r3, #160	@ 0xa0
 800133a:	02db      	lsls	r3, r3, #11
 800133c:	429a      	cmp	r2, r3
 800133e:	d10e      	bne.n	800135e <HAL_RCC_OscConfig+0xae>
 8001340:	4baa      	ldr	r3, [pc, #680]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	4ba9      	ldr	r3, [pc, #676]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001346:	2180      	movs	r1, #128	@ 0x80
 8001348:	02c9      	lsls	r1, r1, #11
 800134a:	430a      	orrs	r2, r1
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	4ba7      	ldr	r3, [pc, #668]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	4ba6      	ldr	r3, [pc, #664]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001354:	2180      	movs	r1, #128	@ 0x80
 8001356:	0249      	lsls	r1, r1, #9
 8001358:	430a      	orrs	r2, r1
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	e012      	b.n	8001384 <HAL_RCC_OscConfig+0xd4>
 800135e:	4ba3      	ldr	r3, [pc, #652]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	4ba2      	ldr	r3, [pc, #648]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001364:	49a2      	ldr	r1, [pc, #648]	@ (80015f0 <HAL_RCC_OscConfig+0x340>)
 8001366:	400a      	ands	r2, r1
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	4ba0      	ldr	r3, [pc, #640]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	2380      	movs	r3, #128	@ 0x80
 8001370:	025b      	lsls	r3, r3, #9
 8001372:	4013      	ands	r3, r2
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	4b9c      	ldr	r3, [pc, #624]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4b9b      	ldr	r3, [pc, #620]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 800137e:	499d      	ldr	r1, [pc, #628]	@ (80015f4 <HAL_RCC_OscConfig+0x344>)
 8001380:	400a      	ands	r2, r1
 8001382:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d015      	beq.n	80013b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138c:	f7ff fcb0 	bl	8000cf0 <HAL_GetTick>
 8001390:	0003      	movs	r3, r0
 8001392:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001394:	e009      	b.n	80013aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001396:	f7ff fcab 	bl	8000cf0 <HAL_GetTick>
 800139a:	0002      	movs	r2, r0
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b64      	cmp	r3, #100	@ 0x64
 80013a2:	d902      	bls.n	80013aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	f000 fb4c 	bl	8001a42 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80013aa:	4b90      	ldr	r3, [pc, #576]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	2380      	movs	r3, #128	@ 0x80
 80013b0:	029b      	lsls	r3, r3, #10
 80013b2:	4013      	ands	r3, r2
 80013b4:	d0ef      	beq.n	8001396 <HAL_RCC_OscConfig+0xe6>
 80013b6:	e015      	b.n	80013e4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b8:	f7ff fc9a 	bl	8000cf0 <HAL_GetTick>
 80013bc:	0003      	movs	r3, r0
 80013be:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013c2:	f7ff fc95 	bl	8000cf0 <HAL_GetTick>
 80013c6:	0002      	movs	r2, r0
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b64      	cmp	r3, #100	@ 0x64
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e336      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80013d4:	4b85      	ldr	r3, [pc, #532]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	2380      	movs	r3, #128	@ 0x80
 80013da:	029b      	lsls	r3, r3, #10
 80013dc:	4013      	ands	r3, r2
 80013de:	d1f0      	bne.n	80013c2 <HAL_RCC_OscConfig+0x112>
 80013e0:	e000      	b.n	80013e4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2202      	movs	r2, #2
 80013ea:	4013      	ands	r3, r2
 80013ec:	d100      	bne.n	80013f0 <HAL_RCC_OscConfig+0x140>
 80013ee:	e099      	b.n	8001524 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80013f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f8:	2220      	movs	r2, #32
 80013fa:	4013      	ands	r3, r2
 80013fc:	d009      	beq.n	8001412 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80013fe:	4b7b      	ldr	r3, [pc, #492]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	4b7a      	ldr	r3, [pc, #488]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001404:	2120      	movs	r1, #32
 8001406:	430a      	orrs	r2, r1
 8001408:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800140a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140c:	2220      	movs	r2, #32
 800140e:	4393      	bics	r3, r2
 8001410:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	2b04      	cmp	r3, #4
 8001416:	d005      	beq.n	8001424 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	2b0c      	cmp	r3, #12
 800141c:	d13e      	bne.n	800149c <HAL_RCC_OscConfig+0x1ec>
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d13b      	bne.n	800149c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001424:	4b71      	ldr	r3, [pc, #452]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2204      	movs	r2, #4
 800142a:	4013      	ands	r3, r2
 800142c:	d004      	beq.n	8001438 <HAL_RCC_OscConfig+0x188>
 800142e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001430:	2b00      	cmp	r3, #0
 8001432:	d101      	bne.n	8001438 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e304      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001438:	4b6c      	ldr	r3, [pc, #432]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	4a6e      	ldr	r2, [pc, #440]	@ (80015f8 <HAL_RCC_OscConfig+0x348>)
 800143e:	4013      	ands	r3, r2
 8001440:	0019      	movs	r1, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	691b      	ldr	r3, [r3, #16]
 8001446:	021a      	lsls	r2, r3, #8
 8001448:	4b68      	ldr	r3, [pc, #416]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 800144a:	430a      	orrs	r2, r1
 800144c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800144e:	4b67      	ldr	r3, [pc, #412]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2209      	movs	r2, #9
 8001454:	4393      	bics	r3, r2
 8001456:	0019      	movs	r1, r3
 8001458:	4b64      	ldr	r3, [pc, #400]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 800145a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800145c:	430a      	orrs	r2, r1
 800145e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001460:	f000 fc42 	bl	8001ce8 <HAL_RCC_GetSysClockFreq>
 8001464:	0001      	movs	r1, r0
 8001466:	4b61      	ldr	r3, [pc, #388]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	091b      	lsrs	r3, r3, #4
 800146c:	220f      	movs	r2, #15
 800146e:	4013      	ands	r3, r2
 8001470:	4a62      	ldr	r2, [pc, #392]	@ (80015fc <HAL_RCC_OscConfig+0x34c>)
 8001472:	5cd3      	ldrb	r3, [r2, r3]
 8001474:	000a      	movs	r2, r1
 8001476:	40da      	lsrs	r2, r3
 8001478:	4b61      	ldr	r3, [pc, #388]	@ (8001600 <HAL_RCC_OscConfig+0x350>)
 800147a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800147c:	4b61      	ldr	r3, [pc, #388]	@ (8001604 <HAL_RCC_OscConfig+0x354>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2513      	movs	r5, #19
 8001482:	197c      	adds	r4, r7, r5
 8001484:	0018      	movs	r0, r3
 8001486:	f7ff fbed 	bl	8000c64 <HAL_InitTick>
 800148a:	0003      	movs	r3, r0
 800148c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800148e:	197b      	adds	r3, r7, r5
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d046      	beq.n	8001524 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001496:	197b      	adds	r3, r7, r5
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	e2d2      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800149c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d027      	beq.n	80014f2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80014a2:	4b52      	ldr	r3, [pc, #328]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2209      	movs	r2, #9
 80014a8:	4393      	bics	r3, r2
 80014aa:	0019      	movs	r1, r3
 80014ac:	4b4f      	ldr	r3, [pc, #316]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80014ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014b0:	430a      	orrs	r2, r1
 80014b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b4:	f7ff fc1c 	bl	8000cf0 <HAL_GetTick>
 80014b8:	0003      	movs	r3, r0
 80014ba:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014bc:	e008      	b.n	80014d0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014be:	f7ff fc17 	bl	8000cf0 <HAL_GetTick>
 80014c2:	0002      	movs	r2, r0
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d901      	bls.n	80014d0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80014cc:	2303      	movs	r3, #3
 80014ce:	e2b8      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014d0:	4b46      	ldr	r3, [pc, #280]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2204      	movs	r2, #4
 80014d6:	4013      	ands	r3, r2
 80014d8:	d0f1      	beq.n	80014be <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014da:	4b44      	ldr	r3, [pc, #272]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	4a46      	ldr	r2, [pc, #280]	@ (80015f8 <HAL_RCC_OscConfig+0x348>)
 80014e0:	4013      	ands	r3, r2
 80014e2:	0019      	movs	r1, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	691b      	ldr	r3, [r3, #16]
 80014e8:	021a      	lsls	r2, r3, #8
 80014ea:	4b40      	ldr	r3, [pc, #256]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80014ec:	430a      	orrs	r2, r1
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	e018      	b.n	8001524 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014f2:	4b3e      	ldr	r3, [pc, #248]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4b3d      	ldr	r3, [pc, #244]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80014f8:	2101      	movs	r1, #1
 80014fa:	438a      	bics	r2, r1
 80014fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fe:	f7ff fbf7 	bl	8000cf0 <HAL_GetTick>
 8001502:	0003      	movs	r3, r0
 8001504:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001508:	f7ff fbf2 	bl	8000cf0 <HAL_GetTick>
 800150c:	0002      	movs	r2, r0
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e293      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800151a:	4b34      	ldr	r3, [pc, #208]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	2204      	movs	r2, #4
 8001520:	4013      	ands	r3, r2
 8001522:	d1f1      	bne.n	8001508 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2210      	movs	r2, #16
 800152a:	4013      	ands	r3, r2
 800152c:	d100      	bne.n	8001530 <HAL_RCC_OscConfig+0x280>
 800152e:	e0a2      	b.n	8001676 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d140      	bne.n	80015b8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001536:	4b2d      	ldr	r3, [pc, #180]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	2380      	movs	r3, #128	@ 0x80
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4013      	ands	r3, r2
 8001540:	d005      	beq.n	800154e <HAL_RCC_OscConfig+0x29e>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e279      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800154e:	4b27      	ldr	r3, [pc, #156]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	4a2d      	ldr	r2, [pc, #180]	@ (8001608 <HAL_RCC_OscConfig+0x358>)
 8001554:	4013      	ands	r3, r2
 8001556:	0019      	movs	r1, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800155c:	4b23      	ldr	r3, [pc, #140]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 800155e:	430a      	orrs	r2, r1
 8001560:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001562:	4b22      	ldr	r3, [pc, #136]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	0a19      	lsrs	r1, r3, #8
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6a1b      	ldr	r3, [r3, #32]
 800156e:	061a      	lsls	r2, r3, #24
 8001570:	4b1e      	ldr	r3, [pc, #120]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001572:	430a      	orrs	r2, r1
 8001574:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800157a:	0b5b      	lsrs	r3, r3, #13
 800157c:	3301      	adds	r3, #1
 800157e:	2280      	movs	r2, #128	@ 0x80
 8001580:	0212      	lsls	r2, r2, #8
 8001582:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001584:	4b19      	ldr	r3, [pc, #100]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	091b      	lsrs	r3, r3, #4
 800158a:	210f      	movs	r1, #15
 800158c:	400b      	ands	r3, r1
 800158e:	491b      	ldr	r1, [pc, #108]	@ (80015fc <HAL_RCC_OscConfig+0x34c>)
 8001590:	5ccb      	ldrb	r3, [r1, r3]
 8001592:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001594:	4b1a      	ldr	r3, [pc, #104]	@ (8001600 <HAL_RCC_OscConfig+0x350>)
 8001596:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001598:	4b1a      	ldr	r3, [pc, #104]	@ (8001604 <HAL_RCC_OscConfig+0x354>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2513      	movs	r5, #19
 800159e:	197c      	adds	r4, r7, r5
 80015a0:	0018      	movs	r0, r3
 80015a2:	f7ff fb5f 	bl	8000c64 <HAL_InitTick>
 80015a6:	0003      	movs	r3, r0
 80015a8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80015aa:	197b      	adds	r3, r7, r5
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d061      	beq.n	8001676 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80015b2:	197b      	adds	r3, r7, r5
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	e244      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	69db      	ldr	r3, [r3, #28]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d040      	beq.n	8001642 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80015c0:	4b0a      	ldr	r3, [pc, #40]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <HAL_RCC_OscConfig+0x33c>)
 80015c6:	2180      	movs	r1, #128	@ 0x80
 80015c8:	0049      	lsls	r1, r1, #1
 80015ca:	430a      	orrs	r2, r1
 80015cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ce:	f7ff fb8f 	bl	8000cf0 <HAL_GetTick>
 80015d2:	0003      	movs	r3, r0
 80015d4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015d6:	e019      	b.n	800160c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015d8:	f7ff fb8a 	bl	8000cf0 <HAL_GetTick>
 80015dc:	0002      	movs	r2, r0
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d912      	bls.n	800160c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e22b      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
 80015ea:	46c0      	nop			@ (mov r8, r8)
 80015ec:	40021000 	.word	0x40021000
 80015f0:	fffeffff 	.word	0xfffeffff
 80015f4:	fffbffff 	.word	0xfffbffff
 80015f8:	ffffe0ff 	.word	0xffffe0ff
 80015fc:	080043f8 	.word	0x080043f8
 8001600:	20000000 	.word	0x20000000
 8001604:	20000004 	.word	0x20000004
 8001608:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800160c:	4bca      	ldr	r3, [pc, #808]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	2380      	movs	r3, #128	@ 0x80
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4013      	ands	r3, r2
 8001616:	d0df      	beq.n	80015d8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001618:	4bc7      	ldr	r3, [pc, #796]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	4ac7      	ldr	r2, [pc, #796]	@ (800193c <HAL_RCC_OscConfig+0x68c>)
 800161e:	4013      	ands	r3, r2
 8001620:	0019      	movs	r1, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001626:	4bc4      	ldr	r3, [pc, #784]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001628:	430a      	orrs	r2, r1
 800162a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800162c:	4bc2      	ldr	r3, [pc, #776]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	021b      	lsls	r3, r3, #8
 8001632:	0a19      	lsrs	r1, r3, #8
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a1b      	ldr	r3, [r3, #32]
 8001638:	061a      	lsls	r2, r3, #24
 800163a:	4bbf      	ldr	r3, [pc, #764]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800163c:	430a      	orrs	r2, r1
 800163e:	605a      	str	r2, [r3, #4]
 8001640:	e019      	b.n	8001676 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001642:	4bbd      	ldr	r3, [pc, #756]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	4bbc      	ldr	r3, [pc, #752]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001648:	49bd      	ldr	r1, [pc, #756]	@ (8001940 <HAL_RCC_OscConfig+0x690>)
 800164a:	400a      	ands	r2, r1
 800164c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164e:	f7ff fb4f 	bl	8000cf0 <HAL_GetTick>
 8001652:	0003      	movs	r3, r0
 8001654:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001658:	f7ff fb4a 	bl	8000cf0 <HAL_GetTick>
 800165c:	0002      	movs	r2, r0
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e1eb      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800166a:	4bb3      	ldr	r3, [pc, #716]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	2380      	movs	r3, #128	@ 0x80
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4013      	ands	r3, r2
 8001674:	d1f0      	bne.n	8001658 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2208      	movs	r2, #8
 800167c:	4013      	ands	r3, r2
 800167e:	d036      	beq.n	80016ee <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	695b      	ldr	r3, [r3, #20]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d019      	beq.n	80016bc <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001688:	4bab      	ldr	r3, [pc, #684]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800168a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800168c:	4baa      	ldr	r3, [pc, #680]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800168e:	2101      	movs	r1, #1
 8001690:	430a      	orrs	r2, r1
 8001692:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001694:	f7ff fb2c 	bl	8000cf0 <HAL_GetTick>
 8001698:	0003      	movs	r3, r0
 800169a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800169e:	f7ff fb27 	bl	8000cf0 <HAL_GetTick>
 80016a2:	0002      	movs	r2, r0
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e1c8      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016b0:	4ba1      	ldr	r3, [pc, #644]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80016b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016b4:	2202      	movs	r2, #2
 80016b6:	4013      	ands	r3, r2
 80016b8:	d0f1      	beq.n	800169e <HAL_RCC_OscConfig+0x3ee>
 80016ba:	e018      	b.n	80016ee <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016bc:	4b9e      	ldr	r3, [pc, #632]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80016be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80016c0:	4b9d      	ldr	r3, [pc, #628]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80016c2:	2101      	movs	r1, #1
 80016c4:	438a      	bics	r2, r1
 80016c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c8:	f7ff fb12 	bl	8000cf0 <HAL_GetTick>
 80016cc:	0003      	movs	r3, r0
 80016ce:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80016d0:	e008      	b.n	80016e4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016d2:	f7ff fb0d 	bl	8000cf0 <HAL_GetTick>
 80016d6:	0002      	movs	r2, r0
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e1ae      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80016e4:	4b94      	ldr	r3, [pc, #592]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80016e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016e8:	2202      	movs	r2, #2
 80016ea:	4013      	ands	r3, r2
 80016ec:	d1f1      	bne.n	80016d2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2204      	movs	r2, #4
 80016f4:	4013      	ands	r3, r2
 80016f6:	d100      	bne.n	80016fa <HAL_RCC_OscConfig+0x44a>
 80016f8:	e0ae      	b.n	8001858 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016fa:	2023      	movs	r0, #35	@ 0x23
 80016fc:	183b      	adds	r3, r7, r0
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001702:	4b8d      	ldr	r3, [pc, #564]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001704:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001706:	2380      	movs	r3, #128	@ 0x80
 8001708:	055b      	lsls	r3, r3, #21
 800170a:	4013      	ands	r3, r2
 800170c:	d109      	bne.n	8001722 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800170e:	4b8a      	ldr	r3, [pc, #552]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001710:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001712:	4b89      	ldr	r3, [pc, #548]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001714:	2180      	movs	r1, #128	@ 0x80
 8001716:	0549      	lsls	r1, r1, #21
 8001718:	430a      	orrs	r2, r1
 800171a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800171c:	183b      	adds	r3, r7, r0
 800171e:	2201      	movs	r2, #1
 8001720:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001722:	4b88      	ldr	r3, [pc, #544]	@ (8001944 <HAL_RCC_OscConfig+0x694>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	2380      	movs	r3, #128	@ 0x80
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	4013      	ands	r3, r2
 800172c:	d11a      	bne.n	8001764 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800172e:	4b85      	ldr	r3, [pc, #532]	@ (8001944 <HAL_RCC_OscConfig+0x694>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	4b84      	ldr	r3, [pc, #528]	@ (8001944 <HAL_RCC_OscConfig+0x694>)
 8001734:	2180      	movs	r1, #128	@ 0x80
 8001736:	0049      	lsls	r1, r1, #1
 8001738:	430a      	orrs	r2, r1
 800173a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800173c:	f7ff fad8 	bl	8000cf0 <HAL_GetTick>
 8001740:	0003      	movs	r3, r0
 8001742:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001746:	f7ff fad3 	bl	8000cf0 <HAL_GetTick>
 800174a:	0002      	movs	r2, r0
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b64      	cmp	r3, #100	@ 0x64
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e174      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001758:	4b7a      	ldr	r3, [pc, #488]	@ (8001944 <HAL_RCC_OscConfig+0x694>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	2380      	movs	r3, #128	@ 0x80
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	4013      	ands	r3, r2
 8001762:	d0f0      	beq.n	8001746 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	2380      	movs	r3, #128	@ 0x80
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	429a      	cmp	r2, r3
 800176e:	d107      	bne.n	8001780 <HAL_RCC_OscConfig+0x4d0>
 8001770:	4b71      	ldr	r3, [pc, #452]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001772:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001774:	4b70      	ldr	r3, [pc, #448]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001776:	2180      	movs	r1, #128	@ 0x80
 8001778:	0049      	lsls	r1, r1, #1
 800177a:	430a      	orrs	r2, r1
 800177c:	651a      	str	r2, [r3, #80]	@ 0x50
 800177e:	e031      	b.n	80017e4 <HAL_RCC_OscConfig+0x534>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d10c      	bne.n	80017a2 <HAL_RCC_OscConfig+0x4f2>
 8001788:	4b6b      	ldr	r3, [pc, #428]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800178a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800178c:	4b6a      	ldr	r3, [pc, #424]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800178e:	496c      	ldr	r1, [pc, #432]	@ (8001940 <HAL_RCC_OscConfig+0x690>)
 8001790:	400a      	ands	r2, r1
 8001792:	651a      	str	r2, [r3, #80]	@ 0x50
 8001794:	4b68      	ldr	r3, [pc, #416]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001796:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001798:	4b67      	ldr	r3, [pc, #412]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800179a:	496b      	ldr	r1, [pc, #428]	@ (8001948 <HAL_RCC_OscConfig+0x698>)
 800179c:	400a      	ands	r2, r1
 800179e:	651a      	str	r2, [r3, #80]	@ 0x50
 80017a0:	e020      	b.n	80017e4 <HAL_RCC_OscConfig+0x534>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689a      	ldr	r2, [r3, #8]
 80017a6:	23a0      	movs	r3, #160	@ 0xa0
 80017a8:	00db      	lsls	r3, r3, #3
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d10e      	bne.n	80017cc <HAL_RCC_OscConfig+0x51c>
 80017ae:	4b62      	ldr	r3, [pc, #392]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80017b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017b2:	4b61      	ldr	r3, [pc, #388]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80017b4:	2180      	movs	r1, #128	@ 0x80
 80017b6:	00c9      	lsls	r1, r1, #3
 80017b8:	430a      	orrs	r2, r1
 80017ba:	651a      	str	r2, [r3, #80]	@ 0x50
 80017bc:	4b5e      	ldr	r3, [pc, #376]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80017be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017c0:	4b5d      	ldr	r3, [pc, #372]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80017c2:	2180      	movs	r1, #128	@ 0x80
 80017c4:	0049      	lsls	r1, r1, #1
 80017c6:	430a      	orrs	r2, r1
 80017c8:	651a      	str	r2, [r3, #80]	@ 0x50
 80017ca:	e00b      	b.n	80017e4 <HAL_RCC_OscConfig+0x534>
 80017cc:	4b5a      	ldr	r3, [pc, #360]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80017ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017d0:	4b59      	ldr	r3, [pc, #356]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80017d2:	495b      	ldr	r1, [pc, #364]	@ (8001940 <HAL_RCC_OscConfig+0x690>)
 80017d4:	400a      	ands	r2, r1
 80017d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80017d8:	4b57      	ldr	r3, [pc, #348]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80017da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017dc:	4b56      	ldr	r3, [pc, #344]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80017de:	495a      	ldr	r1, [pc, #360]	@ (8001948 <HAL_RCC_OscConfig+0x698>)
 80017e0:	400a      	ands	r2, r1
 80017e2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d015      	beq.n	8001818 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ec:	f7ff fa80 	bl	8000cf0 <HAL_GetTick>
 80017f0:	0003      	movs	r3, r0
 80017f2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80017f4:	e009      	b.n	800180a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff fa7b 	bl	8000cf0 <HAL_GetTick>
 80017fa:	0002      	movs	r2, r0
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	4a52      	ldr	r2, [pc, #328]	@ (800194c <HAL_RCC_OscConfig+0x69c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e11b      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800180a:	4b4b      	ldr	r3, [pc, #300]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800180c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800180e:	2380      	movs	r3, #128	@ 0x80
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	4013      	ands	r3, r2
 8001814:	d0ef      	beq.n	80017f6 <HAL_RCC_OscConfig+0x546>
 8001816:	e014      	b.n	8001842 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001818:	f7ff fa6a 	bl	8000cf0 <HAL_GetTick>
 800181c:	0003      	movs	r3, r0
 800181e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001820:	e009      	b.n	8001836 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001822:	f7ff fa65 	bl	8000cf0 <HAL_GetTick>
 8001826:	0002      	movs	r2, r0
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	4a47      	ldr	r2, [pc, #284]	@ (800194c <HAL_RCC_OscConfig+0x69c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e105      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001836:	4b40      	ldr	r3, [pc, #256]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001838:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800183a:	2380      	movs	r3, #128	@ 0x80
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4013      	ands	r3, r2
 8001840:	d1ef      	bne.n	8001822 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001842:	2323      	movs	r3, #35	@ 0x23
 8001844:	18fb      	adds	r3, r7, r3
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d105      	bne.n	8001858 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800184c:	4b3a      	ldr	r3, [pc, #232]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800184e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001850:	4b39      	ldr	r3, [pc, #228]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001852:	493f      	ldr	r1, [pc, #252]	@ (8001950 <HAL_RCC_OscConfig+0x6a0>)
 8001854:	400a      	ands	r2, r1
 8001856:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2220      	movs	r2, #32
 800185e:	4013      	ands	r3, r2
 8001860:	d049      	beq.n	80018f6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d026      	beq.n	80018b8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800186a:	4b33      	ldr	r3, [pc, #204]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	4b32      	ldr	r3, [pc, #200]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001870:	2101      	movs	r1, #1
 8001872:	430a      	orrs	r2, r1
 8001874:	609a      	str	r2, [r3, #8]
 8001876:	4b30      	ldr	r3, [pc, #192]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001878:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800187a:	4b2f      	ldr	r3, [pc, #188]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 800187c:	2101      	movs	r1, #1
 800187e:	430a      	orrs	r2, r1
 8001880:	635a      	str	r2, [r3, #52]	@ 0x34
 8001882:	4b34      	ldr	r3, [pc, #208]	@ (8001954 <HAL_RCC_OscConfig+0x6a4>)
 8001884:	6a1a      	ldr	r2, [r3, #32]
 8001886:	4b33      	ldr	r3, [pc, #204]	@ (8001954 <HAL_RCC_OscConfig+0x6a4>)
 8001888:	2180      	movs	r1, #128	@ 0x80
 800188a:	0189      	lsls	r1, r1, #6
 800188c:	430a      	orrs	r2, r1
 800188e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001890:	f7ff fa2e 	bl	8000cf0 <HAL_GetTick>
 8001894:	0003      	movs	r3, r0
 8001896:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001898:	e008      	b.n	80018ac <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800189a:	f7ff fa29 	bl	8000cf0 <HAL_GetTick>
 800189e:	0002      	movs	r2, r0
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e0ca      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80018ac:	4b22      	ldr	r3, [pc, #136]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	2202      	movs	r2, #2
 80018b2:	4013      	ands	r3, r2
 80018b4:	d0f1      	beq.n	800189a <HAL_RCC_OscConfig+0x5ea>
 80018b6:	e01e      	b.n	80018f6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80018b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80018ba:	689a      	ldr	r2, [r3, #8]
 80018bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80018be:	2101      	movs	r1, #1
 80018c0:	438a      	bics	r2, r1
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	4b23      	ldr	r3, [pc, #140]	@ (8001954 <HAL_RCC_OscConfig+0x6a4>)
 80018c6:	6a1a      	ldr	r2, [r3, #32]
 80018c8:	4b22      	ldr	r3, [pc, #136]	@ (8001954 <HAL_RCC_OscConfig+0x6a4>)
 80018ca:	4923      	ldr	r1, [pc, #140]	@ (8001958 <HAL_RCC_OscConfig+0x6a8>)
 80018cc:	400a      	ands	r2, r1
 80018ce:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d0:	f7ff fa0e 	bl	8000cf0 <HAL_GetTick>
 80018d4:	0003      	movs	r3, r0
 80018d6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80018d8:	e008      	b.n	80018ec <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018da:	f7ff fa09 	bl	8000cf0 <HAL_GetTick>
 80018de:	0002      	movs	r2, r0
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e0aa      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80018ec:	4b12      	ldr	r3, [pc, #72]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	2202      	movs	r2, #2
 80018f2:	4013      	ands	r3, r2
 80018f4:	d1f1      	bne.n	80018da <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d100      	bne.n	8001900 <HAL_RCC_OscConfig+0x650>
 80018fe:	e09f      	b.n	8001a40 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	2b0c      	cmp	r3, #12
 8001904:	d100      	bne.n	8001908 <HAL_RCC_OscConfig+0x658>
 8001906:	e078      	b.n	80019fa <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190c:	2b02      	cmp	r3, #2
 800190e:	d159      	bne.n	80019c4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001910:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <HAL_RCC_OscConfig+0x688>)
 8001916:	4911      	ldr	r1, [pc, #68]	@ (800195c <HAL_RCC_OscConfig+0x6ac>)
 8001918:	400a      	ands	r2, r1
 800191a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191c:	f7ff f9e8 	bl	8000cf0 <HAL_GetTick>
 8001920:	0003      	movs	r3, r0
 8001922:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001924:	e01c      	b.n	8001960 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001926:	f7ff f9e3 	bl	8000cf0 <HAL_GetTick>
 800192a:	0002      	movs	r2, r0
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d915      	bls.n	8001960 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e084      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
 8001938:	40021000 	.word	0x40021000
 800193c:	ffff1fff 	.word	0xffff1fff
 8001940:	fffffeff 	.word	0xfffffeff
 8001944:	40007000 	.word	0x40007000
 8001948:	fffffbff 	.word	0xfffffbff
 800194c:	00001388 	.word	0x00001388
 8001950:	efffffff 	.word	0xefffffff
 8001954:	40010000 	.word	0x40010000
 8001958:	ffffdfff 	.word	0xffffdfff
 800195c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001960:	4b3a      	ldr	r3, [pc, #232]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	2380      	movs	r3, #128	@ 0x80
 8001966:	049b      	lsls	r3, r3, #18
 8001968:	4013      	ands	r3, r2
 800196a:	d1dc      	bne.n	8001926 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800196c:	4b37      	ldr	r3, [pc, #220]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	4a37      	ldr	r2, [pc, #220]	@ (8001a50 <HAL_RCC_OscConfig+0x7a0>)
 8001972:	4013      	ands	r3, r2
 8001974:	0019      	movs	r1, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	431a      	orrs	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001984:	431a      	orrs	r2, r3
 8001986:	4b31      	ldr	r3, [pc, #196]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 8001988:	430a      	orrs	r2, r1
 800198a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800198c:	4b2f      	ldr	r3, [pc, #188]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b2e      	ldr	r3, [pc, #184]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 8001992:	2180      	movs	r1, #128	@ 0x80
 8001994:	0449      	lsls	r1, r1, #17
 8001996:	430a      	orrs	r2, r1
 8001998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199a:	f7ff f9a9 	bl	8000cf0 <HAL_GetTick>
 800199e:	0003      	movs	r3, r0
 80019a0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a4:	f7ff f9a4 	bl	8000cf0 <HAL_GetTick>
 80019a8:	0002      	movs	r2, r0
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e045      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80019b6:	4b25      	ldr	r3, [pc, #148]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	2380      	movs	r3, #128	@ 0x80
 80019bc:	049b      	lsls	r3, r3, #18
 80019be:	4013      	ands	r3, r2
 80019c0:	d0f0      	beq.n	80019a4 <HAL_RCC_OscConfig+0x6f4>
 80019c2:	e03d      	b.n	8001a40 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c4:	4b21      	ldr	r3, [pc, #132]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b20      	ldr	r3, [pc, #128]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 80019ca:	4922      	ldr	r1, [pc, #136]	@ (8001a54 <HAL_RCC_OscConfig+0x7a4>)
 80019cc:	400a      	ands	r2, r1
 80019ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff f98e 	bl	8000cf0 <HAL_GetTick>
 80019d4:	0003      	movs	r3, r0
 80019d6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019d8:	e008      	b.n	80019ec <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019da:	f7ff f989 	bl	8000cf0 <HAL_GetTick>
 80019de:	0002      	movs	r2, r0
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d901      	bls.n	80019ec <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e02a      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019ec:	4b17      	ldr	r3, [pc, #92]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	2380      	movs	r3, #128	@ 0x80
 80019f2:	049b      	lsls	r3, r3, #18
 80019f4:	4013      	ands	r3, r2
 80019f6:	d1f0      	bne.n	80019da <HAL_RCC_OscConfig+0x72a>
 80019f8:	e022      	b.n	8001a40 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d101      	bne.n	8001a06 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e01d      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a06:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <HAL_RCC_OscConfig+0x79c>)
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	2380      	movs	r3, #128	@ 0x80
 8001a10:	025b      	lsls	r3, r3, #9
 8001a12:	401a      	ands	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d10f      	bne.n	8001a3c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	23f0      	movs	r3, #240	@ 0xf0
 8001a20:	039b      	lsls	r3, r3, #14
 8001a22:	401a      	ands	r2, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d107      	bne.n	8001a3c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	23c0      	movs	r3, #192	@ 0xc0
 8001a30:	041b      	lsls	r3, r3, #16
 8001a32:	401a      	ands	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d001      	beq.n	8001a40 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e000      	b.n	8001a42 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	0018      	movs	r0, r3
 8001a44:	46bd      	mov	sp, r7
 8001a46:	b00a      	add	sp, #40	@ 0x28
 8001a48:	bdb0      	pop	{r4, r5, r7, pc}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	ff02ffff 	.word	0xff02ffff
 8001a54:	feffffff 	.word	0xfeffffff

08001a58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d101      	bne.n	8001a6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e128      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a6c:	4b96      	ldr	r3, [pc, #600]	@ (8001cc8 <HAL_RCC_ClockConfig+0x270>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2201      	movs	r2, #1
 8001a72:	4013      	ands	r3, r2
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d91e      	bls.n	8001ab8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a7a:	4b93      	ldr	r3, [pc, #588]	@ (8001cc8 <HAL_RCC_ClockConfig+0x270>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	4393      	bics	r3, r2
 8001a82:	0019      	movs	r1, r3
 8001a84:	4b90      	ldr	r3, [pc, #576]	@ (8001cc8 <HAL_RCC_ClockConfig+0x270>)
 8001a86:	683a      	ldr	r2, [r7, #0]
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a8c:	f7ff f930 	bl	8000cf0 <HAL_GetTick>
 8001a90:	0003      	movs	r3, r0
 8001a92:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a94:	e009      	b.n	8001aaa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a96:	f7ff f92b 	bl	8000cf0 <HAL_GetTick>
 8001a9a:	0002      	movs	r2, r0
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	4a8a      	ldr	r2, [pc, #552]	@ (8001ccc <HAL_RCC_ClockConfig+0x274>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e109      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aaa:	4b87      	ldr	r3, [pc, #540]	@ (8001cc8 <HAL_RCC_ClockConfig+0x270>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d1ee      	bne.n	8001a96 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2202      	movs	r2, #2
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d009      	beq.n	8001ad6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ac2:	4b83      	ldr	r3, [pc, #524]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	22f0      	movs	r2, #240	@ 0xf0
 8001ac8:	4393      	bics	r3, r2
 8001aca:	0019      	movs	r1, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	4b7f      	ldr	r3, [pc, #508]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2201      	movs	r2, #1
 8001adc:	4013      	ands	r3, r2
 8001ade:	d100      	bne.n	8001ae2 <HAL_RCC_ClockConfig+0x8a>
 8001ae0:	e089      	b.n	8001bf6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d107      	bne.n	8001afa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001aea:	4b79      	ldr	r3, [pc, #484]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	2380      	movs	r3, #128	@ 0x80
 8001af0:	029b      	lsls	r3, r3, #10
 8001af2:	4013      	ands	r3, r2
 8001af4:	d120      	bne.n	8001b38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e0e1      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b03      	cmp	r3, #3
 8001b00:	d107      	bne.n	8001b12 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b02:	4b73      	ldr	r3, [pc, #460]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	2380      	movs	r3, #128	@ 0x80
 8001b08:	049b      	lsls	r3, r3, #18
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	d114      	bne.n	8001b38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e0d5      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d106      	bne.n	8001b28 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b1a:	4b6d      	ldr	r3, [pc, #436]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2204      	movs	r2, #4
 8001b20:	4013      	ands	r3, r2
 8001b22:	d109      	bne.n	8001b38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e0ca      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b28:	4b69      	ldr	r3, [pc, #420]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	2380      	movs	r3, #128	@ 0x80
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4013      	ands	r3, r2
 8001b32:	d101      	bne.n	8001b38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e0c2      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b38:	4b65      	ldr	r3, [pc, #404]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	4393      	bics	r3, r2
 8001b40:	0019      	movs	r1, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	4b62      	ldr	r3, [pc, #392]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b4c:	f7ff f8d0 	bl	8000cf0 <HAL_GetTick>
 8001b50:	0003      	movs	r3, r0
 8001b52:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d111      	bne.n	8001b80 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b5c:	e009      	b.n	8001b72 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b5e:	f7ff f8c7 	bl	8000cf0 <HAL_GetTick>
 8001b62:	0002      	movs	r2, r0
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	4a58      	ldr	r2, [pc, #352]	@ (8001ccc <HAL_RCC_ClockConfig+0x274>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e0a5      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b72:	4b57      	ldr	r3, [pc, #348]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	220c      	movs	r2, #12
 8001b78:	4013      	ands	r3, r2
 8001b7a:	2b08      	cmp	r3, #8
 8001b7c:	d1ef      	bne.n	8001b5e <HAL_RCC_ClockConfig+0x106>
 8001b7e:	e03a      	b.n	8001bf6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	2b03      	cmp	r3, #3
 8001b86:	d111      	bne.n	8001bac <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b88:	e009      	b.n	8001b9e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b8a:	f7ff f8b1 	bl	8000cf0 <HAL_GetTick>
 8001b8e:	0002      	movs	r2, r0
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	4a4d      	ldr	r2, [pc, #308]	@ (8001ccc <HAL_RCC_ClockConfig+0x274>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e08f      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b9e:	4b4c      	ldr	r3, [pc, #304]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	2b0c      	cmp	r3, #12
 8001ba8:	d1ef      	bne.n	8001b8a <HAL_RCC_ClockConfig+0x132>
 8001baa:	e024      	b.n	8001bf6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d11b      	bne.n	8001bec <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bb4:	e009      	b.n	8001bca <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb6:	f7ff f89b 	bl	8000cf0 <HAL_GetTick>
 8001bba:	0002      	movs	r2, r0
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	4a42      	ldr	r2, [pc, #264]	@ (8001ccc <HAL_RCC_ClockConfig+0x274>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e079      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bca:	4b41      	ldr	r3, [pc, #260]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	220c      	movs	r2, #12
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	2b04      	cmp	r3, #4
 8001bd4:	d1ef      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0x15e>
 8001bd6:	e00e      	b.n	8001bf6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bd8:	f7ff f88a 	bl	8000cf0 <HAL_GetTick>
 8001bdc:	0002      	movs	r2, r0
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	4a3a      	ldr	r2, [pc, #232]	@ (8001ccc <HAL_RCC_ClockConfig+0x274>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e068      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001bec:	4b38      	ldr	r3, [pc, #224]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	220c      	movs	r2, #12
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d1f0      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bf6:	4b34      	ldr	r3, [pc, #208]	@ (8001cc8 <HAL_RCC_ClockConfig+0x270>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d21e      	bcs.n	8001c42 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c04:	4b30      	ldr	r3, [pc, #192]	@ (8001cc8 <HAL_RCC_ClockConfig+0x270>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	4393      	bics	r3, r2
 8001c0c:	0019      	movs	r1, r3
 8001c0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001cc8 <HAL_RCC_ClockConfig+0x270>)
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	430a      	orrs	r2, r1
 8001c14:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c16:	f7ff f86b 	bl	8000cf0 <HAL_GetTick>
 8001c1a:	0003      	movs	r3, r0
 8001c1c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c1e:	e009      	b.n	8001c34 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c20:	f7ff f866 	bl	8000cf0 <HAL_GetTick>
 8001c24:	0002      	movs	r2, r0
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	4a28      	ldr	r2, [pc, #160]	@ (8001ccc <HAL_RCC_ClockConfig+0x274>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e044      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c34:	4b24      	ldr	r3, [pc, #144]	@ (8001cc8 <HAL_RCC_ClockConfig+0x270>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	683a      	ldr	r2, [r7, #0]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d1ee      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2204      	movs	r2, #4
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d009      	beq.n	8001c60 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c4c:	4b20      	ldr	r3, [pc, #128]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	4a20      	ldr	r2, [pc, #128]	@ (8001cd4 <HAL_RCC_ClockConfig+0x27c>)
 8001c52:	4013      	ands	r3, r2
 8001c54:	0019      	movs	r1, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	68da      	ldr	r2, [r3, #12]
 8001c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2208      	movs	r2, #8
 8001c66:	4013      	ands	r3, r2
 8001c68:	d00a      	beq.n	8001c80 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c6a:	4b19      	ldr	r3, [pc, #100]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	4a1a      	ldr	r2, [pc, #104]	@ (8001cd8 <HAL_RCC_ClockConfig+0x280>)
 8001c70:	4013      	ands	r3, r2
 8001c72:	0019      	movs	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	691b      	ldr	r3, [r3, #16]
 8001c78:	00da      	lsls	r2, r3, #3
 8001c7a:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c80:	f000 f832 	bl	8001ce8 <HAL_RCC_GetSysClockFreq>
 8001c84:	0001      	movs	r1, r0
 8001c86:	4b12      	ldr	r3, [pc, #72]	@ (8001cd0 <HAL_RCC_ClockConfig+0x278>)
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	091b      	lsrs	r3, r3, #4
 8001c8c:	220f      	movs	r2, #15
 8001c8e:	4013      	ands	r3, r2
 8001c90:	4a12      	ldr	r2, [pc, #72]	@ (8001cdc <HAL_RCC_ClockConfig+0x284>)
 8001c92:	5cd3      	ldrb	r3, [r2, r3]
 8001c94:	000a      	movs	r2, r1
 8001c96:	40da      	lsrs	r2, r3
 8001c98:	4b11      	ldr	r3, [pc, #68]	@ (8001ce0 <HAL_RCC_ClockConfig+0x288>)
 8001c9a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <HAL_RCC_ClockConfig+0x28c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	250b      	movs	r5, #11
 8001ca2:	197c      	adds	r4, r7, r5
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	f7fe ffdd 	bl	8000c64 <HAL_InitTick>
 8001caa:	0003      	movs	r3, r0
 8001cac:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001cae:	197b      	adds	r3, r7, r5
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d002      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001cb6:	197b      	adds	r3, r7, r5
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	e000      	b.n	8001cbe <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	0018      	movs	r0, r3
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	b004      	add	sp, #16
 8001cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8001cc6:	46c0      	nop			@ (mov r8, r8)
 8001cc8:	40022000 	.word	0x40022000
 8001ccc:	00001388 	.word	0x00001388
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	fffff8ff 	.word	0xfffff8ff
 8001cd8:	ffffc7ff 	.word	0xffffc7ff
 8001cdc:	080043f8 	.word	0x080043f8
 8001ce0:	20000000 	.word	0x20000000
 8001ce4:	20000004 	.word	0x20000004

08001ce8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ce8:	b5b0      	push	{r4, r5, r7, lr}
 8001cea:	b08e      	sub	sp, #56	@ 0x38
 8001cec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001cee:	4b4c      	ldr	r3, [pc, #304]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x138>)
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cf6:	230c      	movs	r3, #12
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	2b0c      	cmp	r3, #12
 8001cfc:	d014      	beq.n	8001d28 <HAL_RCC_GetSysClockFreq+0x40>
 8001cfe:	d900      	bls.n	8001d02 <HAL_RCC_GetSysClockFreq+0x1a>
 8001d00:	e07b      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x112>
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	d002      	beq.n	8001d0c <HAL_RCC_GetSysClockFreq+0x24>
 8001d06:	2b08      	cmp	r3, #8
 8001d08:	d00b      	beq.n	8001d22 <HAL_RCC_GetSysClockFreq+0x3a>
 8001d0a:	e076      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001d0c:	4b44      	ldr	r3, [pc, #272]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2210      	movs	r2, #16
 8001d12:	4013      	ands	r3, r2
 8001d14:	d002      	beq.n	8001d1c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001d16:	4b43      	ldr	r3, [pc, #268]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001d18:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001d1a:	e07c      	b.n	8001e16 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001d1c:	4b42      	ldr	r3, [pc, #264]	@ (8001e28 <HAL_RCC_GetSysClockFreq+0x140>)
 8001d1e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001d20:	e079      	b.n	8001e16 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d22:	4b42      	ldr	r3, [pc, #264]	@ (8001e2c <HAL_RCC_GetSysClockFreq+0x144>)
 8001d24:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001d26:	e076      	b.n	8001e16 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d2a:	0c9a      	lsrs	r2, r3, #18
 8001d2c:	230f      	movs	r3, #15
 8001d2e:	401a      	ands	r2, r3
 8001d30:	4b3f      	ldr	r3, [pc, #252]	@ (8001e30 <HAL_RCC_GetSysClockFreq+0x148>)
 8001d32:	5c9b      	ldrb	r3, [r3, r2]
 8001d34:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d38:	0d9a      	lsrs	r2, r3, #22
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	3301      	adds	r3, #1
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d42:	4b37      	ldr	r3, [pc, #220]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d44:	68da      	ldr	r2, [r3, #12]
 8001d46:	2380      	movs	r3, #128	@ 0x80
 8001d48:	025b      	lsls	r3, r3, #9
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	d01a      	beq.n	8001d84 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d50:	61bb      	str	r3, [r7, #24]
 8001d52:	2300      	movs	r3, #0
 8001d54:	61fb      	str	r3, [r7, #28]
 8001d56:	4a35      	ldr	r2, [pc, #212]	@ (8001e2c <HAL_RCC_GetSysClockFreq+0x144>)
 8001d58:	2300      	movs	r3, #0
 8001d5a:	69b8      	ldr	r0, [r7, #24]
 8001d5c:	69f9      	ldr	r1, [r7, #28]
 8001d5e:	f7fe fa89 	bl	8000274 <__aeabi_lmul>
 8001d62:	0002      	movs	r2, r0
 8001d64:	000b      	movs	r3, r1
 8001d66:	0010      	movs	r0, r2
 8001d68:	0019      	movs	r1, r3
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	f7fe fa5d 	bl	8000234 <__aeabi_uldivmod>
 8001d7a:	0002      	movs	r2, r0
 8001d7c:	000b      	movs	r3, r1
 8001d7e:	0013      	movs	r3, r2
 8001d80:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d82:	e037      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001d84:	4b26      	ldr	r3, [pc, #152]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2210      	movs	r2, #16
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d01a      	beq.n	8001dc4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d90:	60bb      	str	r3, [r7, #8]
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	4a23      	ldr	r2, [pc, #140]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001d98:	2300      	movs	r3, #0
 8001d9a:	68b8      	ldr	r0, [r7, #8]
 8001d9c:	68f9      	ldr	r1, [r7, #12]
 8001d9e:	f7fe fa69 	bl	8000274 <__aeabi_lmul>
 8001da2:	0002      	movs	r2, r0
 8001da4:	000b      	movs	r3, r1
 8001da6:	0010      	movs	r0, r2
 8001da8:	0019      	movs	r1, r3
 8001daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dac:	603b      	str	r3, [r7, #0]
 8001dae:	2300      	movs	r3, #0
 8001db0:	607b      	str	r3, [r7, #4]
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f7fe fa3d 	bl	8000234 <__aeabi_uldivmod>
 8001dba:	0002      	movs	r2, r0
 8001dbc:	000b      	movs	r3, r1
 8001dbe:	0013      	movs	r3, r2
 8001dc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8001dc2:	e017      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	2300      	movs	r3, #0
 8001dca:	0019      	movs	r1, r3
 8001dcc:	4a16      	ldr	r2, [pc, #88]	@ (8001e28 <HAL_RCC_GetSysClockFreq+0x140>)
 8001dce:	2300      	movs	r3, #0
 8001dd0:	f7fe fa50 	bl	8000274 <__aeabi_lmul>
 8001dd4:	0002      	movs	r2, r0
 8001dd6:	000b      	movs	r3, r1
 8001dd8:	0010      	movs	r0, r2
 8001dda:	0019      	movs	r1, r3
 8001ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dde:	001c      	movs	r4, r3
 8001de0:	2300      	movs	r3, #0
 8001de2:	001d      	movs	r5, r3
 8001de4:	0022      	movs	r2, r4
 8001de6:	002b      	movs	r3, r5
 8001de8:	f7fe fa24 	bl	8000234 <__aeabi_uldivmod>
 8001dec:	0002      	movs	r2, r0
 8001dee:	000b      	movs	r3, r1
 8001df0:	0013      	movs	r3, r2
 8001df2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 8001df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001df6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001df8:	e00d      	b.n	8001e16 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001dfa:	4b09      	ldr	r3, [pc, #36]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x138>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	0b5b      	lsrs	r3, r3, #13
 8001e00:	2207      	movs	r2, #7
 8001e02:	4013      	ands	r3, r2
 8001e04:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001e06:	6a3b      	ldr	r3, [r7, #32]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	2280      	movs	r2, #128	@ 0x80
 8001e0c:	0212      	lsls	r2, r2, #8
 8001e0e:	409a      	lsls	r2, r3
 8001e10:	0013      	movs	r3, r2
 8001e12:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001e14:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8001e18:	0018      	movs	r0, r3
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	b00e      	add	sp, #56	@ 0x38
 8001e1e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e20:	40021000 	.word	0x40021000
 8001e24:	003d0900 	.word	0x003d0900
 8001e28:	00f42400 	.word	0x00f42400
 8001e2c:	007a1200 	.word	0x007a1200
 8001e30:	08004410 	.word	0x08004410

08001e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e38:	4b02      	ldr	r3, [pc, #8]	@ (8001e44 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
}
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	46c0      	nop			@ (mov r8, r8)
 8001e44:	20000000 	.word	0x20000000

08001e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e4c:	f7ff fff2 	bl	8001e34 <HAL_RCC_GetHCLKFreq>
 8001e50:	0001      	movs	r1, r0
 8001e52:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	0a1b      	lsrs	r3, r3, #8
 8001e58:	2207      	movs	r2, #7
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	4a04      	ldr	r2, [pc, #16]	@ (8001e70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e5e:	5cd3      	ldrb	r3, [r2, r3]
 8001e60:	40d9      	lsrs	r1, r3
 8001e62:	000b      	movs	r3, r1
}
 8001e64:	0018      	movs	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	46c0      	nop			@ (mov r8, r8)
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	08004408 	.word	0x08004408

08001e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e78:	f7ff ffdc 	bl	8001e34 <HAL_RCC_GetHCLKFreq>
 8001e7c:	0001      	movs	r1, r0
 8001e7e:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	0adb      	lsrs	r3, r3, #11
 8001e84:	2207      	movs	r2, #7
 8001e86:	4013      	ands	r3, r2
 8001e88:	4a04      	ldr	r2, [pc, #16]	@ (8001e9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e8a:	5cd3      	ldrb	r3, [r2, r3]
 8001e8c:	40d9      	lsrs	r1, r3
 8001e8e:	000b      	movs	r3, r1
}
 8001e90:	0018      	movs	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	46c0      	nop			@ (mov r8, r8)
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	08004408 	.word	0x08004408

08001ea0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001ea8:	2317      	movs	r3, #23
 8001eaa:	18fb      	adds	r3, r7, r3
 8001eac:	2200      	movs	r2, #0
 8001eae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2220      	movs	r2, #32
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d106      	bne.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	2380      	movs	r3, #128	@ 0x80
 8001ec0:	011b      	lsls	r3, r3, #4
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d100      	bne.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001ec6:	e104      	b.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ec8:	4bb9      	ldr	r3, [pc, #740]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001eca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ecc:	2380      	movs	r3, #128	@ 0x80
 8001ece:	055b      	lsls	r3, r3, #21
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	d10a      	bne.n	8001eea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ed4:	4bb6      	ldr	r3, [pc, #728]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ed6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ed8:	4bb5      	ldr	r3, [pc, #724]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001eda:	2180      	movs	r1, #128	@ 0x80
 8001edc:	0549      	lsls	r1, r1, #21
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001ee2:	2317      	movs	r3, #23
 8001ee4:	18fb      	adds	r3, r7, r3
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eea:	4bb2      	ldr	r3, [pc, #712]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	2380      	movs	r3, #128	@ 0x80
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d11a      	bne.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ef6:	4baf      	ldr	r3, [pc, #700]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	4bae      	ldr	r3, [pc, #696]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001efc:	2180      	movs	r1, #128	@ 0x80
 8001efe:	0049      	lsls	r1, r1, #1
 8001f00:	430a      	orrs	r2, r1
 8001f02:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f04:	f7fe fef4 	bl	8000cf0 <HAL_GetTick>
 8001f08:	0003      	movs	r3, r0
 8001f0a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f0c:	e008      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f0e:	f7fe feef 	bl	8000cf0 <HAL_GetTick>
 8001f12:	0002      	movs	r2, r0
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	2b64      	cmp	r3, #100	@ 0x64
 8001f1a:	d901      	bls.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	e143      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f20:	4ba4      	ldr	r3, [pc, #656]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2380      	movs	r3, #128	@ 0x80
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d0f0      	beq.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001f2c:	4ba0      	ldr	r3, [pc, #640]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	23c0      	movs	r3, #192	@ 0xc0
 8001f32:	039b      	lsls	r3, r3, #14
 8001f34:	4013      	ands	r3, r2
 8001f36:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	23c0      	movs	r3, #192	@ 0xc0
 8001f3e:	039b      	lsls	r3, r3, #14
 8001f40:	4013      	ands	r3, r2
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d107      	bne.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	23c0      	movs	r3, #192	@ 0xc0
 8001f4e:	039b      	lsls	r3, r3, #14
 8001f50:	4013      	ands	r3, r2
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d013      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	23c0      	movs	r3, #192	@ 0xc0
 8001f5e:	029b      	lsls	r3, r3, #10
 8001f60:	401a      	ands	r2, r3
 8001f62:	23c0      	movs	r3, #192	@ 0xc0
 8001f64:	029b      	lsls	r3, r3, #10
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d10a      	bne.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001f6a:	4b91      	ldr	r3, [pc, #580]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	2380      	movs	r3, #128	@ 0x80
 8001f70:	029b      	lsls	r3, r3, #10
 8001f72:	401a      	ands	r2, r3
 8001f74:	2380      	movs	r3, #128	@ 0x80
 8001f76:	029b      	lsls	r3, r3, #10
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d101      	bne.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e113      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001f80:	4b8b      	ldr	r3, [pc, #556]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001f82:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f84:	23c0      	movs	r3, #192	@ 0xc0
 8001f86:	029b      	lsls	r3, r3, #10
 8001f88:	4013      	ands	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d049      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	23c0      	movs	r3, #192	@ 0xc0
 8001f98:	029b      	lsls	r3, r3, #10
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d004      	beq.n	8001fac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2220      	movs	r2, #32
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d10d      	bne.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	23c0      	movs	r3, #192	@ 0xc0
 8001fb2:	029b      	lsls	r3, r3, #10
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d034      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	2380      	movs	r3, #128	@ 0x80
 8001fc2:	011b      	lsls	r3, r3, #4
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d02e      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001fc8:	4b79      	ldr	r3, [pc, #484]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001fca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fcc:	4a7a      	ldr	r2, [pc, #488]	@ (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fd2:	4b77      	ldr	r3, [pc, #476]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001fd4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fd6:	4b76      	ldr	r3, [pc, #472]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001fd8:	2180      	movs	r1, #128	@ 0x80
 8001fda:	0309      	lsls	r1, r1, #12
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fe0:	4b73      	ldr	r3, [pc, #460]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001fe2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fe4:	4b72      	ldr	r3, [pc, #456]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001fe6:	4975      	ldr	r1, [pc, #468]	@ (80021bc <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8001fe8:	400a      	ands	r2, r1
 8001fea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001fec:	4b70      	ldr	r3, [pc, #448]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	2380      	movs	r3, #128	@ 0x80
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d014      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffc:	f7fe fe78 	bl	8000cf0 <HAL_GetTick>
 8002000:	0003      	movs	r3, r0
 8002002:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002004:	e009      	b.n	800201a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002006:	f7fe fe73 	bl	8000cf0 <HAL_GetTick>
 800200a:	0002      	movs	r2, r0
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	4a6b      	ldr	r2, [pc, #428]	@ (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d901      	bls.n	800201a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e0c6      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800201a:	4b65      	ldr	r3, [pc, #404]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800201c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800201e:	2380      	movs	r3, #128	@ 0x80
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4013      	ands	r3, r2
 8002024:	d0ef      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	2380      	movs	r3, #128	@ 0x80
 800202c:	011b      	lsls	r3, r3, #4
 800202e:	4013      	ands	r3, r2
 8002030:	d01f      	beq.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	689a      	ldr	r2, [r3, #8]
 8002036:	23c0      	movs	r3, #192	@ 0xc0
 8002038:	029b      	lsls	r3, r3, #10
 800203a:	401a      	ands	r2, r3
 800203c:	23c0      	movs	r3, #192	@ 0xc0
 800203e:	029b      	lsls	r3, r3, #10
 8002040:	429a      	cmp	r2, r3
 8002042:	d10c      	bne.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002044:	4b5a      	ldr	r3, [pc, #360]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a5e      	ldr	r2, [pc, #376]	@ (80021c4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800204a:	4013      	ands	r3, r2
 800204c:	0019      	movs	r1, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	23c0      	movs	r3, #192	@ 0xc0
 8002054:	039b      	lsls	r3, r3, #14
 8002056:	401a      	ands	r2, r3
 8002058:	4b55      	ldr	r3, [pc, #340]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800205a:	430a      	orrs	r2, r1
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	4b54      	ldr	r3, [pc, #336]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002060:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689a      	ldr	r2, [r3, #8]
 8002066:	23c0      	movs	r3, #192	@ 0xc0
 8002068:	029b      	lsls	r3, r3, #10
 800206a:	401a      	ands	r2, r3
 800206c:	4b50      	ldr	r3, [pc, #320]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800206e:	430a      	orrs	r2, r1
 8002070:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2220      	movs	r2, #32
 8002078:	4013      	ands	r3, r2
 800207a:	d01f      	beq.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685a      	ldr	r2, [r3, #4]
 8002080:	23c0      	movs	r3, #192	@ 0xc0
 8002082:	029b      	lsls	r3, r3, #10
 8002084:	401a      	ands	r2, r3
 8002086:	23c0      	movs	r3, #192	@ 0xc0
 8002088:	029b      	lsls	r3, r3, #10
 800208a:	429a      	cmp	r2, r3
 800208c:	d10c      	bne.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800208e:	4b48      	ldr	r3, [pc, #288]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a4c      	ldr	r2, [pc, #304]	@ (80021c4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8002094:	4013      	ands	r3, r2
 8002096:	0019      	movs	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	23c0      	movs	r3, #192	@ 0xc0
 800209e:	039b      	lsls	r3, r3, #14
 80020a0:	401a      	ands	r2, r3
 80020a2:	4b43      	ldr	r3, [pc, #268]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80020a4:	430a      	orrs	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	4b41      	ldr	r3, [pc, #260]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80020aa:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	23c0      	movs	r3, #192	@ 0xc0
 80020b2:	029b      	lsls	r3, r3, #10
 80020b4:	401a      	ands	r2, r3
 80020b6:	4b3e      	ldr	r3, [pc, #248]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80020b8:	430a      	orrs	r2, r1
 80020ba:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020bc:	2317      	movs	r3, #23
 80020be:	18fb      	adds	r3, r7, r3
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d105      	bne.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020c6:	4b3a      	ldr	r3, [pc, #232]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80020c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80020ca:	4b39      	ldr	r3, [pc, #228]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80020cc:	493e      	ldr	r1, [pc, #248]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80020ce:	400a      	ands	r2, r1
 80020d0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2201      	movs	r2, #1
 80020d8:	4013      	ands	r3, r2
 80020da:	d009      	beq.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020dc:	4b34      	ldr	r3, [pc, #208]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80020de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e0:	2203      	movs	r2, #3
 80020e2:	4393      	bics	r3, r2
 80020e4:	0019      	movs	r1, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	68da      	ldr	r2, [r3, #12]
 80020ea:	4b31      	ldr	r3, [pc, #196]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80020ec:	430a      	orrs	r2, r1
 80020ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2202      	movs	r2, #2
 80020f6:	4013      	ands	r3, r2
 80020f8:	d009      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020fa:	4b2d      	ldr	r3, [pc, #180]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80020fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fe:	220c      	movs	r2, #12
 8002100:	4393      	bics	r3, r2
 8002102:	0019      	movs	r1, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	691a      	ldr	r2, [r3, #16]
 8002108:	4b29      	ldr	r3, [pc, #164]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800210a:	430a      	orrs	r2, r1
 800210c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	2204      	movs	r2, #4
 8002114:	4013      	ands	r3, r2
 8002116:	d009      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002118:	4b25      	ldr	r3, [pc, #148]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800211a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211c:	4a2b      	ldr	r2, [pc, #172]	@ (80021cc <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 800211e:	4013      	ands	r3, r2
 8002120:	0019      	movs	r1, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	695a      	ldr	r2, [r3, #20]
 8002126:	4b22      	ldr	r3, [pc, #136]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002128:	430a      	orrs	r2, r1
 800212a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2208      	movs	r2, #8
 8002132:	4013      	ands	r3, r2
 8002134:	d009      	beq.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002136:	4b1e      	ldr	r3, [pc, #120]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213a:	4a25      	ldr	r2, [pc, #148]	@ (80021d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800213c:	4013      	ands	r3, r2
 800213e:	0019      	movs	r1, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	699a      	ldr	r2, [r3, #24]
 8002144:	4b1a      	ldr	r3, [pc, #104]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002146:	430a      	orrs	r2, r1
 8002148:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	2380      	movs	r3, #128	@ 0x80
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	4013      	ands	r3, r2
 8002154:	d009      	beq.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002156:	4b16      	ldr	r3, [pc, #88]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800215a:	4a17      	ldr	r2, [pc, #92]	@ (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800215c:	4013      	ands	r3, r2
 800215e:	0019      	movs	r1, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69da      	ldr	r2, [r3, #28]
 8002164:	4b12      	ldr	r3, [pc, #72]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002166:	430a      	orrs	r2, r1
 8002168:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2240      	movs	r2, #64	@ 0x40
 8002170:	4013      	ands	r3, r2
 8002172:	d009      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002174:	4b0e      	ldr	r3, [pc, #56]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002178:	4a16      	ldr	r2, [pc, #88]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800217a:	4013      	ands	r3, r2
 800217c:	0019      	movs	r1, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002182:	4b0b      	ldr	r3, [pc, #44]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002184:	430a      	orrs	r2, r1
 8002186:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2280      	movs	r2, #128	@ 0x80
 800218e:	4013      	ands	r3, r2
 8002190:	d009      	beq.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002192:	4b07      	ldr	r3, [pc, #28]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002196:	4a10      	ldr	r2, [pc, #64]	@ (80021d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002198:	4013      	ands	r3, r2
 800219a:	0019      	movs	r1, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1a      	ldr	r2, [r3, #32]
 80021a0:	4b03      	ldr	r3, [pc, #12]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80021a2:	430a      	orrs	r2, r1
 80021a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	0018      	movs	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	b006      	add	sp, #24
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	40021000 	.word	0x40021000
 80021b4:	40007000 	.word	0x40007000
 80021b8:	fffcffff 	.word	0xfffcffff
 80021bc:	fff7ffff 	.word	0xfff7ffff
 80021c0:	00001388 	.word	0x00001388
 80021c4:	ffcfffff 	.word	0xffcfffff
 80021c8:	efffffff 	.word	0xefffffff
 80021cc:	fffff3ff 	.word	0xfffff3ff
 80021d0:	ffffcfff 	.word	0xffffcfff
 80021d4:	fbffffff 	.word	0xfbffffff
 80021d8:	fff3ffff 	.word	0xfff3ffff

080021dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e032      	b.n	8002254 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2239      	movs	r2, #57	@ 0x39
 80021f2:	5c9b      	ldrb	r3, [r3, r2]
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d107      	bne.n	800220a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2238      	movs	r2, #56	@ 0x38
 80021fe:	2100      	movs	r1, #0
 8002200:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	0018      	movs	r0, r3
 8002206:	f7fe fc51 	bl	8000aac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2239      	movs	r2, #57	@ 0x39
 800220e:	2102      	movs	r1, #2
 8002210:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3304      	adds	r3, #4
 800221a:	0019      	movs	r1, r3
 800221c:	0010      	movs	r0, r2
 800221e:	f000 fa69 	bl	80026f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	223e      	movs	r2, #62	@ 0x3e
 8002226:	2101      	movs	r1, #1
 8002228:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	223a      	movs	r2, #58	@ 0x3a
 800222e:	2101      	movs	r1, #1
 8002230:	5499      	strb	r1, [r3, r2]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	223b      	movs	r2, #59	@ 0x3b
 8002236:	2101      	movs	r1, #1
 8002238:	5499      	strb	r1, [r3, r2]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	223c      	movs	r2, #60	@ 0x3c
 800223e:	2101      	movs	r1, #1
 8002240:	5499      	strb	r1, [r3, r2]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	223d      	movs	r2, #61	@ 0x3d
 8002246:	2101      	movs	r1, #1
 8002248:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2239      	movs	r2, #57	@ 0x39
 800224e:	2101      	movs	r1, #1
 8002250:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	0018      	movs	r0, r3
 8002256:	46bd      	mov	sp, r7
 8002258:	b002      	add	sp, #8
 800225a:	bd80      	pop	{r7, pc}

0800225c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2239      	movs	r2, #57	@ 0x39
 8002268:	5c9b      	ldrb	r3, [r3, r2]
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b01      	cmp	r3, #1
 800226e:	d001      	beq.n	8002274 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e033      	b.n	80022dc <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2239      	movs	r2, #57	@ 0x39
 8002278:	2102      	movs	r1, #2
 800227a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	2380      	movs	r3, #128	@ 0x80
 8002282:	05db      	lsls	r3, r3, #23
 8002284:	429a      	cmp	r2, r3
 8002286:	d00e      	beq.n	80022a6 <HAL_TIM_Base_Start+0x4a>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a15      	ldr	r2, [pc, #84]	@ (80022e4 <HAL_TIM_Base_Start+0x88>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d009      	beq.n	80022a6 <HAL_TIM_Base_Start+0x4a>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a14      	ldr	r2, [pc, #80]	@ (80022e8 <HAL_TIM_Base_Start+0x8c>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d004      	beq.n	80022a6 <HAL_TIM_Base_Start+0x4a>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a12      	ldr	r2, [pc, #72]	@ (80022ec <HAL_TIM_Base_Start+0x90>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d111      	bne.n	80022ca <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	2207      	movs	r2, #7
 80022ae:	4013      	ands	r3, r2
 80022b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2b06      	cmp	r3, #6
 80022b6:	d010      	beq.n	80022da <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2101      	movs	r1, #1
 80022c4:	430a      	orrs	r2, r1
 80022c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022c8:	e007      	b.n	80022da <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2101      	movs	r1, #1
 80022d6:	430a      	orrs	r2, r1
 80022d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022da:	2300      	movs	r3, #0
}
 80022dc:	0018      	movs	r0, r3
 80022de:	46bd      	mov	sp, r7
 80022e0:	b004      	add	sp, #16
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40000400 	.word	0x40000400
 80022e8:	40010800 	.word	0x40010800
 80022ec:	40011400 	.word	0x40011400

080022f0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002328 <HAL_TIM_Base_Stop+0x38>)
 8002300:	4013      	ands	r3, r2
 8002302:	d107      	bne.n	8002314 <HAL_TIM_Base_Stop+0x24>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2101      	movs	r1, #1
 8002310:	438a      	bics	r2, r1
 8002312:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2239      	movs	r2, #57	@ 0x39
 8002318:	2101      	movs	r1, #1
 800231a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	0018      	movs	r0, r3
 8002320:	46bd      	mov	sp, r7
 8002322:	b002      	add	sp, #8
 8002324:	bd80      	pop	{r7, pc}
 8002326:	46c0      	nop			@ (mov r8, r8)
 8002328:	00001111 	.word	0x00001111

0800232c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	2202      	movs	r2, #2
 800233c:	4013      	ands	r3, r2
 800233e:	2b02      	cmp	r3, #2
 8002340:	d124      	bne.n	800238c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	2202      	movs	r2, #2
 800234a:	4013      	ands	r3, r2
 800234c:	2b02      	cmp	r3, #2
 800234e:	d11d      	bne.n	800238c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2203      	movs	r2, #3
 8002356:	4252      	negs	r2, r2
 8002358:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	2203      	movs	r2, #3
 8002368:	4013      	ands	r3, r2
 800236a:	d004      	beq.n	8002376 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	0018      	movs	r0, r3
 8002370:	f000 f9a8 	bl	80026c4 <HAL_TIM_IC_CaptureCallback>
 8002374:	e007      	b.n	8002386 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	0018      	movs	r0, r3
 800237a:	f000 f99b 	bl	80026b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	0018      	movs	r0, r3
 8002382:	f000 f9a7 	bl	80026d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	2204      	movs	r2, #4
 8002394:	4013      	ands	r3, r2
 8002396:	2b04      	cmp	r3, #4
 8002398:	d125      	bne.n	80023e6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	2204      	movs	r2, #4
 80023a2:	4013      	ands	r3, r2
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d11e      	bne.n	80023e6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2205      	movs	r2, #5
 80023ae:	4252      	negs	r2, r2
 80023b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2202      	movs	r2, #2
 80023b6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	699a      	ldr	r2, [r3, #24]
 80023be:	23c0      	movs	r3, #192	@ 0xc0
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4013      	ands	r3, r2
 80023c4:	d004      	beq.n	80023d0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	0018      	movs	r0, r3
 80023ca:	f000 f97b 	bl	80026c4 <HAL_TIM_IC_CaptureCallback>
 80023ce:	e007      	b.n	80023e0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	0018      	movs	r0, r3
 80023d4:	f000 f96e 	bl	80026b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	0018      	movs	r0, r3
 80023dc:	f000 f97a 	bl	80026d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	2208      	movs	r2, #8
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b08      	cmp	r3, #8
 80023f2:	d124      	bne.n	800243e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	2208      	movs	r2, #8
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b08      	cmp	r3, #8
 8002400:	d11d      	bne.n	800243e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2209      	movs	r2, #9
 8002408:	4252      	negs	r2, r2
 800240a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2204      	movs	r2, #4
 8002410:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	2203      	movs	r2, #3
 800241a:	4013      	ands	r3, r2
 800241c:	d004      	beq.n	8002428 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	0018      	movs	r0, r3
 8002422:	f000 f94f 	bl	80026c4 <HAL_TIM_IC_CaptureCallback>
 8002426:	e007      	b.n	8002438 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	0018      	movs	r0, r3
 800242c:	f000 f942 	bl	80026b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	0018      	movs	r0, r3
 8002434:	f000 f94e 	bl	80026d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	2210      	movs	r2, #16
 8002446:	4013      	ands	r3, r2
 8002448:	2b10      	cmp	r3, #16
 800244a:	d125      	bne.n	8002498 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	2210      	movs	r2, #16
 8002454:	4013      	ands	r3, r2
 8002456:	2b10      	cmp	r3, #16
 8002458:	d11e      	bne.n	8002498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2211      	movs	r2, #17
 8002460:	4252      	negs	r2, r2
 8002462:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2208      	movs	r2, #8
 8002468:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	69da      	ldr	r2, [r3, #28]
 8002470:	23c0      	movs	r3, #192	@ 0xc0
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4013      	ands	r3, r2
 8002476:	d004      	beq.n	8002482 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	0018      	movs	r0, r3
 800247c:	f000 f922 	bl	80026c4 <HAL_TIM_IC_CaptureCallback>
 8002480:	e007      	b.n	8002492 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	0018      	movs	r0, r3
 8002486:	f000 f915 	bl	80026b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	0018      	movs	r0, r3
 800248e:	f000 f921 	bl	80026d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	2201      	movs	r2, #1
 80024a0:	4013      	ands	r3, r2
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d10f      	bne.n	80024c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	2201      	movs	r2, #1
 80024ae:	4013      	ands	r3, r2
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d108      	bne.n	80024c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2202      	movs	r2, #2
 80024ba:	4252      	negs	r2, r2
 80024bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	0018      	movs	r0, r3
 80024c2:	f000 f8ef 	bl	80026a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	2240      	movs	r2, #64	@ 0x40
 80024ce:	4013      	ands	r3, r2
 80024d0:	2b40      	cmp	r3, #64	@ 0x40
 80024d2:	d10f      	bne.n	80024f4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	2240      	movs	r2, #64	@ 0x40
 80024dc:	4013      	ands	r3, r2
 80024de:	2b40      	cmp	r3, #64	@ 0x40
 80024e0:	d108      	bne.n	80024f4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2241      	movs	r2, #65	@ 0x41
 80024e8:	4252      	negs	r2, r2
 80024ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	0018      	movs	r0, r3
 80024f0:	f000 f8f8 	bl	80026e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024f4:	46c0      	nop			@ (mov r8, r8)
 80024f6:	46bd      	mov	sp, r7
 80024f8:	b002      	add	sp, #8
 80024fa:	bd80      	pop	{r7, pc}

080024fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002506:	230f      	movs	r3, #15
 8002508:	18fb      	adds	r3, r7, r3
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2238      	movs	r2, #56	@ 0x38
 8002512:	5c9b      	ldrb	r3, [r3, r2]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d101      	bne.n	800251c <HAL_TIM_ConfigClockSource+0x20>
 8002518:	2302      	movs	r3, #2
 800251a:	e0bc      	b.n	8002696 <HAL_TIM_ConfigClockSource+0x19a>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2238      	movs	r2, #56	@ 0x38
 8002520:	2101      	movs	r1, #1
 8002522:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2239      	movs	r2, #57	@ 0x39
 8002528:	2102      	movs	r1, #2
 800252a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	2277      	movs	r2, #119	@ 0x77
 8002538:	4393      	bics	r3, r2
 800253a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	4a58      	ldr	r2, [pc, #352]	@ (80026a0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002540:	4013      	ands	r3, r2
 8002542:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2280      	movs	r2, #128	@ 0x80
 8002552:	0192      	lsls	r2, r2, #6
 8002554:	4293      	cmp	r3, r2
 8002556:	d040      	beq.n	80025da <HAL_TIM_ConfigClockSource+0xde>
 8002558:	2280      	movs	r2, #128	@ 0x80
 800255a:	0192      	lsls	r2, r2, #6
 800255c:	4293      	cmp	r3, r2
 800255e:	d900      	bls.n	8002562 <HAL_TIM_ConfigClockSource+0x66>
 8002560:	e088      	b.n	8002674 <HAL_TIM_ConfigClockSource+0x178>
 8002562:	2280      	movs	r2, #128	@ 0x80
 8002564:	0152      	lsls	r2, r2, #5
 8002566:	4293      	cmp	r3, r2
 8002568:	d100      	bne.n	800256c <HAL_TIM_ConfigClockSource+0x70>
 800256a:	e088      	b.n	800267e <HAL_TIM_ConfigClockSource+0x182>
 800256c:	2280      	movs	r2, #128	@ 0x80
 800256e:	0152      	lsls	r2, r2, #5
 8002570:	4293      	cmp	r3, r2
 8002572:	d900      	bls.n	8002576 <HAL_TIM_ConfigClockSource+0x7a>
 8002574:	e07e      	b.n	8002674 <HAL_TIM_ConfigClockSource+0x178>
 8002576:	2b70      	cmp	r3, #112	@ 0x70
 8002578:	d018      	beq.n	80025ac <HAL_TIM_ConfigClockSource+0xb0>
 800257a:	d900      	bls.n	800257e <HAL_TIM_ConfigClockSource+0x82>
 800257c:	e07a      	b.n	8002674 <HAL_TIM_ConfigClockSource+0x178>
 800257e:	2b60      	cmp	r3, #96	@ 0x60
 8002580:	d04f      	beq.n	8002622 <HAL_TIM_ConfigClockSource+0x126>
 8002582:	d900      	bls.n	8002586 <HAL_TIM_ConfigClockSource+0x8a>
 8002584:	e076      	b.n	8002674 <HAL_TIM_ConfigClockSource+0x178>
 8002586:	2b50      	cmp	r3, #80	@ 0x50
 8002588:	d03b      	beq.n	8002602 <HAL_TIM_ConfigClockSource+0x106>
 800258a:	d900      	bls.n	800258e <HAL_TIM_ConfigClockSource+0x92>
 800258c:	e072      	b.n	8002674 <HAL_TIM_ConfigClockSource+0x178>
 800258e:	2b40      	cmp	r3, #64	@ 0x40
 8002590:	d057      	beq.n	8002642 <HAL_TIM_ConfigClockSource+0x146>
 8002592:	d900      	bls.n	8002596 <HAL_TIM_ConfigClockSource+0x9a>
 8002594:	e06e      	b.n	8002674 <HAL_TIM_ConfigClockSource+0x178>
 8002596:	2b30      	cmp	r3, #48	@ 0x30
 8002598:	d063      	beq.n	8002662 <HAL_TIM_ConfigClockSource+0x166>
 800259a:	d86b      	bhi.n	8002674 <HAL_TIM_ConfigClockSource+0x178>
 800259c:	2b20      	cmp	r3, #32
 800259e:	d060      	beq.n	8002662 <HAL_TIM_ConfigClockSource+0x166>
 80025a0:	d868      	bhi.n	8002674 <HAL_TIM_ConfigClockSource+0x178>
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d05d      	beq.n	8002662 <HAL_TIM_ConfigClockSource+0x166>
 80025a6:	2b10      	cmp	r3, #16
 80025a8:	d05b      	beq.n	8002662 <HAL_TIM_ConfigClockSource+0x166>
 80025aa:	e063      	b.n	8002674 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80025bc:	f000 f972 	bl	80028a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2277      	movs	r2, #119	@ 0x77
 80025cc:	4313      	orrs	r3, r2
 80025ce:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	68ba      	ldr	r2, [r7, #8]
 80025d6:	609a      	str	r2, [r3, #8]
      break;
 80025d8:	e052      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80025ea:	f000 f95b 	bl	80028a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2180      	movs	r1, #128	@ 0x80
 80025fa:	01c9      	lsls	r1, r1, #7
 80025fc:	430a      	orrs	r2, r1
 80025fe:	609a      	str	r2, [r3, #8]
      break;
 8002600:	e03e      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800260e:	001a      	movs	r2, r3
 8002610:	f000 f8ce 	bl	80027b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2150      	movs	r1, #80	@ 0x50
 800261a:	0018      	movs	r0, r3
 800261c:	f000 f928 	bl	8002870 <TIM_ITRx_SetConfig>
      break;
 8002620:	e02e      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800262e:	001a      	movs	r2, r3
 8002630:	f000 f8ec 	bl	800280c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2160      	movs	r1, #96	@ 0x60
 800263a:	0018      	movs	r0, r3
 800263c:	f000 f918 	bl	8002870 <TIM_ITRx_SetConfig>
      break;
 8002640:	e01e      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800264e:	001a      	movs	r2, r3
 8002650:	f000 f8ae 	bl	80027b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2140      	movs	r1, #64	@ 0x40
 800265a:	0018      	movs	r0, r3
 800265c:	f000 f908 	bl	8002870 <TIM_ITRx_SetConfig>
      break;
 8002660:	e00e      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	0019      	movs	r1, r3
 800266c:	0010      	movs	r0, r2
 800266e:	f000 f8ff 	bl	8002870 <TIM_ITRx_SetConfig>
      break;
 8002672:	e005      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002674:	230f      	movs	r3, #15
 8002676:	18fb      	adds	r3, r7, r3
 8002678:	2201      	movs	r2, #1
 800267a:	701a      	strb	r2, [r3, #0]
      break;
 800267c:	e000      	b.n	8002680 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800267e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2239      	movs	r2, #57	@ 0x39
 8002684:	2101      	movs	r1, #1
 8002686:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2238      	movs	r2, #56	@ 0x38
 800268c:	2100      	movs	r1, #0
 800268e:	5499      	strb	r1, [r3, r2]

  return status;
 8002690:	230f      	movs	r3, #15
 8002692:	18fb      	adds	r3, r7, r3
 8002694:	781b      	ldrb	r3, [r3, #0]
}
 8002696:	0018      	movs	r0, r3
 8002698:	46bd      	mov	sp, r7
 800269a:	b004      	add	sp, #16
 800269c:	bd80      	pop	{r7, pc}
 800269e:	46c0      	nop			@ (mov r8, r8)
 80026a0:	ffff00ff 	.word	0xffff00ff

080026a4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80026ac:	46c0      	nop			@ (mov r8, r8)
 80026ae:	46bd      	mov	sp, r7
 80026b0:	b002      	add	sp, #8
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026bc:	46c0      	nop			@ (mov r8, r8)
 80026be:	46bd      	mov	sp, r7
 80026c0:	b002      	add	sp, #8
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026cc:	46c0      	nop			@ (mov r8, r8)
 80026ce:	46bd      	mov	sp, r7
 80026d0:	b002      	add	sp, #8
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026dc:	46c0      	nop			@ (mov r8, r8)
 80026de:	46bd      	mov	sp, r7
 80026e0:	b002      	add	sp, #8
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026ec:	46c0      	nop			@ (mov r8, r8)
 80026ee:	46bd      	mov	sp, r7
 80026f0:	b002      	add	sp, #8
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	2380      	movs	r3, #128	@ 0x80
 8002708:	05db      	lsls	r3, r3, #23
 800270a:	429a      	cmp	r2, r3
 800270c:	d00b      	beq.n	8002726 <TIM_Base_SetConfig+0x32>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a23      	ldr	r2, [pc, #140]	@ (80027a0 <TIM_Base_SetConfig+0xac>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d007      	beq.n	8002726 <TIM_Base_SetConfig+0x32>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a22      	ldr	r2, [pc, #136]	@ (80027a4 <TIM_Base_SetConfig+0xb0>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d003      	beq.n	8002726 <TIM_Base_SetConfig+0x32>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a21      	ldr	r2, [pc, #132]	@ (80027a8 <TIM_Base_SetConfig+0xb4>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d108      	bne.n	8002738 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2270      	movs	r2, #112	@ 0x70
 800272a:	4393      	bics	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	4313      	orrs	r3, r2
 8002736:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	2380      	movs	r3, #128	@ 0x80
 800273c:	05db      	lsls	r3, r3, #23
 800273e:	429a      	cmp	r2, r3
 8002740:	d00b      	beq.n	800275a <TIM_Base_SetConfig+0x66>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a16      	ldr	r2, [pc, #88]	@ (80027a0 <TIM_Base_SetConfig+0xac>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d007      	beq.n	800275a <TIM_Base_SetConfig+0x66>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a15      	ldr	r2, [pc, #84]	@ (80027a4 <TIM_Base_SetConfig+0xb0>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d003      	beq.n	800275a <TIM_Base_SetConfig+0x66>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a14      	ldr	r2, [pc, #80]	@ (80027a8 <TIM_Base_SetConfig+0xb4>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d108      	bne.n	800276c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	4a13      	ldr	r2, [pc, #76]	@ (80027ac <TIM_Base_SetConfig+0xb8>)
 800275e:	4013      	ands	r3, r2
 8002760:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	4313      	orrs	r3, r2
 800276a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2280      	movs	r2, #128	@ 0x80
 8002770:	4393      	bics	r3, r2
 8002772:	001a      	movs	r2, r3
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	4313      	orrs	r3, r2
 800277a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	689a      	ldr	r2, [r3, #8]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	615a      	str	r2, [r3, #20]
}
 8002798:	46c0      	nop			@ (mov r8, r8)
 800279a:	46bd      	mov	sp, r7
 800279c:	b004      	add	sp, #16
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40000400 	.word	0x40000400
 80027a4:	40010800 	.word	0x40010800
 80027a8:	40011400 	.word	0x40011400
 80027ac:	fffffcff 	.word	0xfffffcff

080027b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	2201      	movs	r2, #1
 80027c8:	4393      	bics	r3, r2
 80027ca:	001a      	movs	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	22f0      	movs	r2, #240	@ 0xf0
 80027da:	4393      	bics	r3, r2
 80027dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	011b      	lsls	r3, r3, #4
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	220a      	movs	r2, #10
 80027ec:	4393      	bics	r3, r2
 80027ee:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	621a      	str	r2, [r3, #32]
}
 8002804:	46c0      	nop			@ (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b006      	add	sp, #24
 800280a:	bd80      	pop	{r7, pc}

0800280c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6a1b      	ldr	r3, [r3, #32]
 800281c:	2210      	movs	r2, #16
 800281e:	4393      	bics	r3, r2
 8002820:	001a      	movs	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6a1b      	ldr	r3, [r3, #32]
 8002830:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	4a0d      	ldr	r2, [pc, #52]	@ (800286c <TIM_TI2_ConfigInputStage+0x60>)
 8002836:	4013      	ands	r3, r2
 8002838:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	031b      	lsls	r3, r3, #12
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	4313      	orrs	r3, r2
 8002842:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	22a0      	movs	r2, #160	@ 0xa0
 8002848:	4393      	bics	r3, r2
 800284a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	4313      	orrs	r3, r2
 8002854:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	621a      	str	r2, [r3, #32]
}
 8002862:	46c0      	nop			@ (mov r8, r8)
 8002864:	46bd      	mov	sp, r7
 8002866:	b006      	add	sp, #24
 8002868:	bd80      	pop	{r7, pc}
 800286a:	46c0      	nop			@ (mov r8, r8)
 800286c:	ffff0fff 	.word	0xffff0fff

08002870 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2270      	movs	r2, #112	@ 0x70
 8002884:	4393      	bics	r3, r2
 8002886:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4313      	orrs	r3, r2
 800288e:	2207      	movs	r2, #7
 8002890:	4313      	orrs	r3, r2
 8002892:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	609a      	str	r2, [r3, #8]
}
 800289a:	46c0      	nop			@ (mov r8, r8)
 800289c:	46bd      	mov	sp, r7
 800289e:	b004      	add	sp, #16
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
 80028b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	4a09      	ldr	r2, [pc, #36]	@ (80028e0 <TIM_ETR_SetConfig+0x3c>)
 80028bc:	4013      	ands	r3, r2
 80028be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	021a      	lsls	r2, r3, #8
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	431a      	orrs	r2, r3
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	609a      	str	r2, [r3, #8]
}
 80028d8:	46c0      	nop			@ (mov r8, r8)
 80028da:	46bd      	mov	sp, r7
 80028dc:	b006      	add	sp, #24
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	ffff00ff 	.word	0xffff00ff

080028e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2238      	movs	r2, #56	@ 0x38
 80028f2:	5c9b      	ldrb	r3, [r3, r2]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e047      	b.n	800298c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2238      	movs	r2, #56	@ 0x38
 8002900:	2101      	movs	r1, #1
 8002902:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2239      	movs	r2, #57	@ 0x39
 8002908:	2102      	movs	r1, #2
 800290a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2270      	movs	r2, #112	@ 0x70
 8002920:	4393      	bics	r3, r2
 8002922:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4313      	orrs	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	2380      	movs	r3, #128	@ 0x80
 800293c:	05db      	lsls	r3, r3, #23
 800293e:	429a      	cmp	r2, r3
 8002940:	d00e      	beq.n	8002960 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a13      	ldr	r2, [pc, #76]	@ (8002994 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d009      	beq.n	8002960 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a11      	ldr	r2, [pc, #68]	@ (8002998 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d004      	beq.n	8002960 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a10      	ldr	r2, [pc, #64]	@ (800299c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d10c      	bne.n	800297a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	2280      	movs	r2, #128	@ 0x80
 8002964:	4393      	bics	r3, r2
 8002966:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	68ba      	ldr	r2, [r7, #8]
 800296e:	4313      	orrs	r3, r2
 8002970:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2239      	movs	r2, #57	@ 0x39
 800297e:	2101      	movs	r1, #1
 8002980:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2238      	movs	r2, #56	@ 0x38
 8002986:	2100      	movs	r1, #0
 8002988:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	0018      	movs	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	b004      	add	sp, #16
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40000400 	.word	0x40000400
 8002998:	40010800 	.word	0x40010800
 800299c:	40011400 	.word	0x40011400

080029a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e044      	b.n	8002a3c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d107      	bne.n	80029ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2278      	movs	r2, #120	@ 0x78
 80029be:	2100      	movs	r1, #0
 80029c0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	0018      	movs	r0, r3
 80029c6:	f7fe f8bf 	bl	8000b48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2224      	movs	r2, #36	@ 0x24
 80029ce:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2101      	movs	r1, #1
 80029dc:	438a      	bics	r2, r1
 80029de:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	0018      	movs	r0, r3
 80029e4:	f000 f8d0 	bl	8002b88 <UART_SetConfig>
 80029e8:	0003      	movs	r3, r0
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d101      	bne.n	80029f2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e024      	b.n	8002a3c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d003      	beq.n	8002a02 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	0018      	movs	r0, r3
 80029fe:	f000 fb61 	bl	80030c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	490d      	ldr	r1, [pc, #52]	@ (8002a44 <HAL_UART_Init+0xa4>)
 8002a0e:	400a      	ands	r2, r1
 8002a10:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	212a      	movs	r1, #42	@ 0x2a
 8002a1e:	438a      	bics	r2, r1
 8002a20:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	0018      	movs	r0, r3
 8002a36:	f000 fbf9 	bl	800322c <UART_CheckIdleState>
 8002a3a:	0003      	movs	r3, r0
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	b002      	add	sp, #8
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	ffffb7ff 	.word	0xffffb7ff

08002a48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08a      	sub	sp, #40	@ 0x28
 8002a4c:	af02      	add	r7, sp, #8
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	603b      	str	r3, [r7, #0]
 8002a54:	1dbb      	adds	r3, r7, #6
 8002a56:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a5c:	2b20      	cmp	r3, #32
 8002a5e:	d000      	beq.n	8002a62 <HAL_UART_Transmit+0x1a>
 8002a60:	e08c      	b.n	8002b7c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d003      	beq.n	8002a70 <HAL_UART_Transmit+0x28>
 8002a68:	1dbb      	adds	r3, r7, #6
 8002a6a:	881b      	ldrh	r3, [r3, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d101      	bne.n	8002a74 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e084      	b.n	8002b7e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	2380      	movs	r3, #128	@ 0x80
 8002a7a:	015b      	lsls	r3, r3, #5
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d109      	bne.n	8002a94 <HAL_UART_Transmit+0x4c>
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d105      	bne.n	8002a94 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d001      	beq.n	8002a94 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e074      	b.n	8002b7e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2284      	movs	r2, #132	@ 0x84
 8002a98:	2100      	movs	r1, #0
 8002a9a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2221      	movs	r2, #33	@ 0x21
 8002aa0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002aa2:	f7fe f925 	bl	8000cf0 <HAL_GetTick>
 8002aa6:	0003      	movs	r3, r0
 8002aa8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	1dba      	adds	r2, r7, #6
 8002aae:	2150      	movs	r1, #80	@ 0x50
 8002ab0:	8812      	ldrh	r2, [r2, #0]
 8002ab2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	1dba      	adds	r2, r7, #6
 8002ab8:	2152      	movs	r1, #82	@ 0x52
 8002aba:	8812      	ldrh	r2, [r2, #0]
 8002abc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	2380      	movs	r3, #128	@ 0x80
 8002ac4:	015b      	lsls	r3, r3, #5
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d108      	bne.n	8002adc <HAL_UART_Transmit+0x94>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d104      	bne.n	8002adc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	61bb      	str	r3, [r7, #24]
 8002ada:	e003      	b.n	8002ae4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ae4:	e02f      	b.n	8002b46 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	0013      	movs	r3, r2
 8002af0:	2200      	movs	r2, #0
 8002af2:	2180      	movs	r1, #128	@ 0x80
 8002af4:	f000 fc42 	bl	800337c <UART_WaitOnFlagUntilTimeout>
 8002af8:	1e03      	subs	r3, r0, #0
 8002afa:	d004      	beq.n	8002b06 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2220      	movs	r2, #32
 8002b00:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e03b      	b.n	8002b7e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10b      	bne.n	8002b24 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	001a      	movs	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	05d2      	lsls	r2, r2, #23
 8002b18:	0dd2      	lsrs	r2, r2, #23
 8002b1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	3302      	adds	r3, #2
 8002b20:	61bb      	str	r3, [r7, #24]
 8002b22:	e007      	b.n	8002b34 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	781a      	ldrb	r2, [r3, #0]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	3301      	adds	r3, #1
 8002b32:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2252      	movs	r2, #82	@ 0x52
 8002b38:	5a9b      	ldrh	r3, [r3, r2]
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	b299      	uxth	r1, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2252      	movs	r2, #82	@ 0x52
 8002b44:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2252      	movs	r2, #82	@ 0x52
 8002b4a:	5a9b      	ldrh	r3, [r3, r2]
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1c9      	bne.n	8002ae6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	9300      	str	r3, [sp, #0]
 8002b5a:	0013      	movs	r3, r2
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2140      	movs	r1, #64	@ 0x40
 8002b60:	f000 fc0c 	bl	800337c <UART_WaitOnFlagUntilTimeout>
 8002b64:	1e03      	subs	r3, r0, #0
 8002b66:	d004      	beq.n	8002b72 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e005      	b.n	8002b7e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2220      	movs	r2, #32
 8002b76:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	e000      	b.n	8002b7e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002b7c:	2302      	movs	r3, #2
  }
}
 8002b7e:	0018      	movs	r0, r3
 8002b80:	46bd      	mov	sp, r7
 8002b82:	b008      	add	sp, #32
 8002b84:	bd80      	pop	{r7, pc}
	...

08002b88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b88:	b5b0      	push	{r4, r5, r7, lr}
 8002b8a:	b08e      	sub	sp, #56	@ 0x38
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b90:	231a      	movs	r3, #26
 8002b92:	2218      	movs	r2, #24
 8002b94:	189b      	adds	r3, r3, r2
 8002b96:	19db      	adds	r3, r3, r7
 8002b98:	2200      	movs	r2, #0
 8002b9a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	431a      	orrs	r2, r3
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	69db      	ldr	r3, [r3, #28]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4ac3      	ldr	r2, [pc, #780]	@ (8002ec8 <UART_SetConfig+0x340>)
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	0019      	movs	r1, r3
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	4abe      	ldr	r2, [pc, #760]	@ (8002ecc <UART_SetConfig+0x344>)
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	0019      	movs	r1, r3
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	430a      	orrs	r2, r1
 8002be0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4ab8      	ldr	r2, [pc, #736]	@ (8002ed0 <UART_SetConfig+0x348>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d004      	beq.n	8002bfc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	6a1b      	ldr	r3, [r3, #32]
 8002bf6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	4ab4      	ldr	r2, [pc, #720]	@ (8002ed4 <UART_SetConfig+0x34c>)
 8002c04:	4013      	ands	r3, r2
 8002c06:	0019      	movs	r1, r3
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4ab0      	ldr	r2, [pc, #704]	@ (8002ed8 <UART_SetConfig+0x350>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d131      	bne.n	8002c80 <UART_SetConfig+0xf8>
 8002c1c:	4baf      	ldr	r3, [pc, #700]	@ (8002edc <UART_SetConfig+0x354>)
 8002c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c20:	2203      	movs	r2, #3
 8002c22:	4013      	ands	r3, r2
 8002c24:	2b03      	cmp	r3, #3
 8002c26:	d01d      	beq.n	8002c64 <UART_SetConfig+0xdc>
 8002c28:	d823      	bhi.n	8002c72 <UART_SetConfig+0xea>
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d00c      	beq.n	8002c48 <UART_SetConfig+0xc0>
 8002c2e:	d820      	bhi.n	8002c72 <UART_SetConfig+0xea>
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d002      	beq.n	8002c3a <UART_SetConfig+0xb2>
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d00e      	beq.n	8002c56 <UART_SetConfig+0xce>
 8002c38:	e01b      	b.n	8002c72 <UART_SetConfig+0xea>
 8002c3a:	231b      	movs	r3, #27
 8002c3c:	2218      	movs	r2, #24
 8002c3e:	189b      	adds	r3, r3, r2
 8002c40:	19db      	adds	r3, r3, r7
 8002c42:	2201      	movs	r2, #1
 8002c44:	701a      	strb	r2, [r3, #0]
 8002c46:	e0b4      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002c48:	231b      	movs	r3, #27
 8002c4a:	2218      	movs	r2, #24
 8002c4c:	189b      	adds	r3, r3, r2
 8002c4e:	19db      	adds	r3, r3, r7
 8002c50:	2202      	movs	r2, #2
 8002c52:	701a      	strb	r2, [r3, #0]
 8002c54:	e0ad      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002c56:	231b      	movs	r3, #27
 8002c58:	2218      	movs	r2, #24
 8002c5a:	189b      	adds	r3, r3, r2
 8002c5c:	19db      	adds	r3, r3, r7
 8002c5e:	2204      	movs	r2, #4
 8002c60:	701a      	strb	r2, [r3, #0]
 8002c62:	e0a6      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002c64:	231b      	movs	r3, #27
 8002c66:	2218      	movs	r2, #24
 8002c68:	189b      	adds	r3, r3, r2
 8002c6a:	19db      	adds	r3, r3, r7
 8002c6c:	2208      	movs	r2, #8
 8002c6e:	701a      	strb	r2, [r3, #0]
 8002c70:	e09f      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002c72:	231b      	movs	r3, #27
 8002c74:	2218      	movs	r2, #24
 8002c76:	189b      	adds	r3, r3, r2
 8002c78:	19db      	adds	r3, r3, r7
 8002c7a:	2210      	movs	r2, #16
 8002c7c:	701a      	strb	r2, [r3, #0]
 8002c7e:	e098      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a96      	ldr	r2, [pc, #600]	@ (8002ee0 <UART_SetConfig+0x358>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d131      	bne.n	8002cee <UART_SetConfig+0x166>
 8002c8a:	4b94      	ldr	r3, [pc, #592]	@ (8002edc <UART_SetConfig+0x354>)
 8002c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c8e:	220c      	movs	r2, #12
 8002c90:	4013      	ands	r3, r2
 8002c92:	2b0c      	cmp	r3, #12
 8002c94:	d01d      	beq.n	8002cd2 <UART_SetConfig+0x14a>
 8002c96:	d823      	bhi.n	8002ce0 <UART_SetConfig+0x158>
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	d00c      	beq.n	8002cb6 <UART_SetConfig+0x12e>
 8002c9c:	d820      	bhi.n	8002ce0 <UART_SetConfig+0x158>
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <UART_SetConfig+0x120>
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	d00e      	beq.n	8002cc4 <UART_SetConfig+0x13c>
 8002ca6:	e01b      	b.n	8002ce0 <UART_SetConfig+0x158>
 8002ca8:	231b      	movs	r3, #27
 8002caa:	2218      	movs	r2, #24
 8002cac:	189b      	adds	r3, r3, r2
 8002cae:	19db      	adds	r3, r3, r7
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]
 8002cb4:	e07d      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002cb6:	231b      	movs	r3, #27
 8002cb8:	2218      	movs	r2, #24
 8002cba:	189b      	adds	r3, r3, r2
 8002cbc:	19db      	adds	r3, r3, r7
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	701a      	strb	r2, [r3, #0]
 8002cc2:	e076      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002cc4:	231b      	movs	r3, #27
 8002cc6:	2218      	movs	r2, #24
 8002cc8:	189b      	adds	r3, r3, r2
 8002cca:	19db      	adds	r3, r3, r7
 8002ccc:	2204      	movs	r2, #4
 8002cce:	701a      	strb	r2, [r3, #0]
 8002cd0:	e06f      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002cd2:	231b      	movs	r3, #27
 8002cd4:	2218      	movs	r2, #24
 8002cd6:	189b      	adds	r3, r3, r2
 8002cd8:	19db      	adds	r3, r3, r7
 8002cda:	2208      	movs	r2, #8
 8002cdc:	701a      	strb	r2, [r3, #0]
 8002cde:	e068      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002ce0:	231b      	movs	r3, #27
 8002ce2:	2218      	movs	r2, #24
 8002ce4:	189b      	adds	r3, r3, r2
 8002ce6:	19db      	adds	r3, r3, r7
 8002ce8:	2210      	movs	r2, #16
 8002cea:	701a      	strb	r2, [r3, #0]
 8002cec:	e061      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a7c      	ldr	r2, [pc, #496]	@ (8002ee4 <UART_SetConfig+0x35c>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d106      	bne.n	8002d06 <UART_SetConfig+0x17e>
 8002cf8:	231b      	movs	r3, #27
 8002cfa:	2218      	movs	r2, #24
 8002cfc:	189b      	adds	r3, r3, r2
 8002cfe:	19db      	adds	r3, r3, r7
 8002d00:	2200      	movs	r2, #0
 8002d02:	701a      	strb	r2, [r3, #0]
 8002d04:	e055      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a77      	ldr	r2, [pc, #476]	@ (8002ee8 <UART_SetConfig+0x360>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d106      	bne.n	8002d1e <UART_SetConfig+0x196>
 8002d10:	231b      	movs	r3, #27
 8002d12:	2218      	movs	r2, #24
 8002d14:	189b      	adds	r3, r3, r2
 8002d16:	19db      	adds	r3, r3, r7
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
 8002d1c:	e049      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a6b      	ldr	r2, [pc, #428]	@ (8002ed0 <UART_SetConfig+0x348>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d13e      	bne.n	8002da6 <UART_SetConfig+0x21e>
 8002d28:	4b6c      	ldr	r3, [pc, #432]	@ (8002edc <UART_SetConfig+0x354>)
 8002d2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d2c:	23c0      	movs	r3, #192	@ 0xc0
 8002d2e:	011b      	lsls	r3, r3, #4
 8002d30:	4013      	ands	r3, r2
 8002d32:	22c0      	movs	r2, #192	@ 0xc0
 8002d34:	0112      	lsls	r2, r2, #4
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d027      	beq.n	8002d8a <UART_SetConfig+0x202>
 8002d3a:	22c0      	movs	r2, #192	@ 0xc0
 8002d3c:	0112      	lsls	r2, r2, #4
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d82a      	bhi.n	8002d98 <UART_SetConfig+0x210>
 8002d42:	2280      	movs	r2, #128	@ 0x80
 8002d44:	0112      	lsls	r2, r2, #4
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d011      	beq.n	8002d6e <UART_SetConfig+0x1e6>
 8002d4a:	2280      	movs	r2, #128	@ 0x80
 8002d4c:	0112      	lsls	r2, r2, #4
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d822      	bhi.n	8002d98 <UART_SetConfig+0x210>
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d004      	beq.n	8002d60 <UART_SetConfig+0x1d8>
 8002d56:	2280      	movs	r2, #128	@ 0x80
 8002d58:	00d2      	lsls	r2, r2, #3
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d00e      	beq.n	8002d7c <UART_SetConfig+0x1f4>
 8002d5e:	e01b      	b.n	8002d98 <UART_SetConfig+0x210>
 8002d60:	231b      	movs	r3, #27
 8002d62:	2218      	movs	r2, #24
 8002d64:	189b      	adds	r3, r3, r2
 8002d66:	19db      	adds	r3, r3, r7
 8002d68:	2200      	movs	r2, #0
 8002d6a:	701a      	strb	r2, [r3, #0]
 8002d6c:	e021      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002d6e:	231b      	movs	r3, #27
 8002d70:	2218      	movs	r2, #24
 8002d72:	189b      	adds	r3, r3, r2
 8002d74:	19db      	adds	r3, r3, r7
 8002d76:	2202      	movs	r2, #2
 8002d78:	701a      	strb	r2, [r3, #0]
 8002d7a:	e01a      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002d7c:	231b      	movs	r3, #27
 8002d7e:	2218      	movs	r2, #24
 8002d80:	189b      	adds	r3, r3, r2
 8002d82:	19db      	adds	r3, r3, r7
 8002d84:	2204      	movs	r2, #4
 8002d86:	701a      	strb	r2, [r3, #0]
 8002d88:	e013      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002d8a:	231b      	movs	r3, #27
 8002d8c:	2218      	movs	r2, #24
 8002d8e:	189b      	adds	r3, r3, r2
 8002d90:	19db      	adds	r3, r3, r7
 8002d92:	2208      	movs	r2, #8
 8002d94:	701a      	strb	r2, [r3, #0]
 8002d96:	e00c      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002d98:	231b      	movs	r3, #27
 8002d9a:	2218      	movs	r2, #24
 8002d9c:	189b      	adds	r3, r3, r2
 8002d9e:	19db      	adds	r3, r3, r7
 8002da0:	2210      	movs	r2, #16
 8002da2:	701a      	strb	r2, [r3, #0]
 8002da4:	e005      	b.n	8002db2 <UART_SetConfig+0x22a>
 8002da6:	231b      	movs	r3, #27
 8002da8:	2218      	movs	r2, #24
 8002daa:	189b      	adds	r3, r3, r2
 8002dac:	19db      	adds	r3, r3, r7
 8002dae:	2210      	movs	r2, #16
 8002db0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a46      	ldr	r2, [pc, #280]	@ (8002ed0 <UART_SetConfig+0x348>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d000      	beq.n	8002dbe <UART_SetConfig+0x236>
 8002dbc:	e09a      	b.n	8002ef4 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002dbe:	231b      	movs	r3, #27
 8002dc0:	2218      	movs	r2, #24
 8002dc2:	189b      	adds	r3, r3, r2
 8002dc4:	19db      	adds	r3, r3, r7
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b08      	cmp	r3, #8
 8002dca:	d01d      	beq.n	8002e08 <UART_SetConfig+0x280>
 8002dcc:	dc20      	bgt.n	8002e10 <UART_SetConfig+0x288>
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d015      	beq.n	8002dfe <UART_SetConfig+0x276>
 8002dd2:	dc1d      	bgt.n	8002e10 <UART_SetConfig+0x288>
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d002      	beq.n	8002dde <UART_SetConfig+0x256>
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d005      	beq.n	8002de8 <UART_SetConfig+0x260>
 8002ddc:	e018      	b.n	8002e10 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dde:	f7ff f833 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002de2:	0003      	movs	r3, r0
 8002de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002de6:	e01c      	b.n	8002e22 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002de8:	4b3c      	ldr	r3, [pc, #240]	@ (8002edc <UART_SetConfig+0x354>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2210      	movs	r2, #16
 8002dee:	4013      	ands	r3, r2
 8002df0:	d002      	beq.n	8002df8 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002df2:	4b3e      	ldr	r3, [pc, #248]	@ (8002eec <UART_SetConfig+0x364>)
 8002df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002df6:	e014      	b.n	8002e22 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8002df8:	4b3d      	ldr	r3, [pc, #244]	@ (8002ef0 <UART_SetConfig+0x368>)
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002dfc:	e011      	b.n	8002e22 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dfe:	f7fe ff73 	bl	8001ce8 <HAL_RCC_GetSysClockFreq>
 8002e02:	0003      	movs	r3, r0
 8002e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002e06:	e00c      	b.n	8002e22 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e08:	2380      	movs	r3, #128	@ 0x80
 8002e0a:	021b      	lsls	r3, r3, #8
 8002e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002e0e:	e008      	b.n	8002e22 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8002e10:	2300      	movs	r3, #0
 8002e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002e14:	231a      	movs	r3, #26
 8002e16:	2218      	movs	r2, #24
 8002e18:	189b      	adds	r3, r3, r2
 8002e1a:	19db      	adds	r3, r3, r7
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	701a      	strb	r2, [r3, #0]
        break;
 8002e20:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d100      	bne.n	8002e2a <UART_SetConfig+0x2a2>
 8002e28:	e133      	b.n	8003092 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	685a      	ldr	r2, [r3, #4]
 8002e2e:	0013      	movs	r3, r2
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	189b      	adds	r3, r3, r2
 8002e34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d305      	bcc.n	8002e46 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002e40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d906      	bls.n	8002e54 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8002e46:	231a      	movs	r3, #26
 8002e48:	2218      	movs	r2, #24
 8002e4a:	189b      	adds	r3, r3, r2
 8002e4c:	19db      	adds	r3, r3, r7
 8002e4e:	2201      	movs	r2, #1
 8002e50:	701a      	strb	r2, [r3, #0]
 8002e52:	e11e      	b.n	8003092 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e56:	613b      	str	r3, [r7, #16]
 8002e58:	2300      	movs	r3, #0
 8002e5a:	617b      	str	r3, [r7, #20]
 8002e5c:	6939      	ldr	r1, [r7, #16]
 8002e5e:	697a      	ldr	r2, [r7, #20]
 8002e60:	000b      	movs	r3, r1
 8002e62:	0e1b      	lsrs	r3, r3, #24
 8002e64:	0010      	movs	r0, r2
 8002e66:	0205      	lsls	r5, r0, #8
 8002e68:	431d      	orrs	r5, r3
 8002e6a:	000b      	movs	r3, r1
 8002e6c:	021c      	lsls	r4, r3, #8
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	085b      	lsrs	r3, r3, #1
 8002e74:	60bb      	str	r3, [r7, #8]
 8002e76:	2300      	movs	r3, #0
 8002e78:	60fb      	str	r3, [r7, #12]
 8002e7a:	68b8      	ldr	r0, [r7, #8]
 8002e7c:	68f9      	ldr	r1, [r7, #12]
 8002e7e:	1900      	adds	r0, r0, r4
 8002e80:	4169      	adcs	r1, r5
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	603b      	str	r3, [r7, #0]
 8002e88:	2300      	movs	r3, #0
 8002e8a:	607b      	str	r3, [r7, #4]
 8002e8c:	683a      	ldr	r2, [r7, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f7fd f9d0 	bl	8000234 <__aeabi_uldivmod>
 8002e94:	0002      	movs	r2, r0
 8002e96:	000b      	movs	r3, r1
 8002e98:	0013      	movs	r3, r2
 8002e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002e9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e9e:	23c0      	movs	r3, #192	@ 0xc0
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d309      	bcc.n	8002eba <UART_SetConfig+0x332>
 8002ea6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ea8:	2380      	movs	r3, #128	@ 0x80
 8002eaa:	035b      	lsls	r3, r3, #13
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d204      	bcs.n	8002eba <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002eb6:	60da      	str	r2, [r3, #12]
 8002eb8:	e0eb      	b.n	8003092 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8002eba:	231a      	movs	r3, #26
 8002ebc:	2218      	movs	r2, #24
 8002ebe:	189b      	adds	r3, r3, r2
 8002ec0:	19db      	adds	r3, r3, r7
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	701a      	strb	r2, [r3, #0]
 8002ec6:	e0e4      	b.n	8003092 <UART_SetConfig+0x50a>
 8002ec8:	efff69f3 	.word	0xefff69f3
 8002ecc:	ffffcfff 	.word	0xffffcfff
 8002ed0:	40004800 	.word	0x40004800
 8002ed4:	fffff4ff 	.word	0xfffff4ff
 8002ed8:	40013800 	.word	0x40013800
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40004400 	.word	0x40004400
 8002ee4:	40004c00 	.word	0x40004c00
 8002ee8:	40005000 	.word	0x40005000
 8002eec:	003d0900 	.word	0x003d0900
 8002ef0:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	69da      	ldr	r2, [r3, #28]
 8002ef8:	2380      	movs	r3, #128	@ 0x80
 8002efa:	021b      	lsls	r3, r3, #8
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d000      	beq.n	8002f02 <UART_SetConfig+0x37a>
 8002f00:	e070      	b.n	8002fe4 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8002f02:	231b      	movs	r3, #27
 8002f04:	2218      	movs	r2, #24
 8002f06:	189b      	adds	r3, r3, r2
 8002f08:	19db      	adds	r3, r3, r7
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d822      	bhi.n	8002f56 <UART_SetConfig+0x3ce>
 8002f10:	009a      	lsls	r2, r3, #2
 8002f12:	4b67      	ldr	r3, [pc, #412]	@ (80030b0 <UART_SetConfig+0x528>)
 8002f14:	18d3      	adds	r3, r2, r3
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f1a:	f7fe ff95 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002f1e:	0003      	movs	r3, r0
 8002f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f22:	e021      	b.n	8002f68 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f24:	f7fe ffa6 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8002f28:	0003      	movs	r3, r0
 8002f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f2c:	e01c      	b.n	8002f68 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f2e:	4b61      	ldr	r3, [pc, #388]	@ (80030b4 <UART_SetConfig+0x52c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2210      	movs	r2, #16
 8002f34:	4013      	ands	r3, r2
 8002f36:	d002      	beq.n	8002f3e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002f38:	4b5f      	ldr	r3, [pc, #380]	@ (80030b8 <UART_SetConfig+0x530>)
 8002f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002f3c:	e014      	b.n	8002f68 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8002f3e:	4b5f      	ldr	r3, [pc, #380]	@ (80030bc <UART_SetConfig+0x534>)
 8002f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f42:	e011      	b.n	8002f68 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f44:	f7fe fed0 	bl	8001ce8 <HAL_RCC_GetSysClockFreq>
 8002f48:	0003      	movs	r3, r0
 8002f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f4c:	e00c      	b.n	8002f68 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f4e:	2380      	movs	r3, #128	@ 0x80
 8002f50:	021b      	lsls	r3, r3, #8
 8002f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f54:	e008      	b.n	8002f68 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8002f56:	2300      	movs	r3, #0
 8002f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002f5a:	231a      	movs	r3, #26
 8002f5c:	2218      	movs	r2, #24
 8002f5e:	189b      	adds	r3, r3, r2
 8002f60:	19db      	adds	r3, r3, r7
 8002f62:	2201      	movs	r2, #1
 8002f64:	701a      	strb	r2, [r3, #0]
        break;
 8002f66:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d100      	bne.n	8002f70 <UART_SetConfig+0x3e8>
 8002f6e:	e090      	b.n	8003092 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f72:	005a      	lsls	r2, r3, #1
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	085b      	lsrs	r3, r3, #1
 8002f7a:	18d2      	adds	r2, r2, r3
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	0019      	movs	r1, r3
 8002f82:	0010      	movs	r0, r2
 8002f84:	f7fd f8ca 	bl	800011c <__udivsi3>
 8002f88:	0003      	movs	r3, r0
 8002f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f8e:	2b0f      	cmp	r3, #15
 8002f90:	d921      	bls.n	8002fd6 <UART_SetConfig+0x44e>
 8002f92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f94:	2380      	movs	r3, #128	@ 0x80
 8002f96:	025b      	lsls	r3, r3, #9
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d21c      	bcs.n	8002fd6 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	200e      	movs	r0, #14
 8002fa2:	2418      	movs	r4, #24
 8002fa4:	1903      	adds	r3, r0, r4
 8002fa6:	19db      	adds	r3, r3, r7
 8002fa8:	210f      	movs	r1, #15
 8002faa:	438a      	bics	r2, r1
 8002fac:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb0:	085b      	lsrs	r3, r3, #1
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	2207      	movs	r2, #7
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	b299      	uxth	r1, r3
 8002fba:	1903      	adds	r3, r0, r4
 8002fbc:	19db      	adds	r3, r3, r7
 8002fbe:	1902      	adds	r2, r0, r4
 8002fc0:	19d2      	adds	r2, r2, r7
 8002fc2:	8812      	ldrh	r2, [r2, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	1902      	adds	r2, r0, r4
 8002fce:	19d2      	adds	r2, r2, r7
 8002fd0:	8812      	ldrh	r2, [r2, #0]
 8002fd2:	60da      	str	r2, [r3, #12]
 8002fd4:	e05d      	b.n	8003092 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8002fd6:	231a      	movs	r3, #26
 8002fd8:	2218      	movs	r2, #24
 8002fda:	189b      	adds	r3, r3, r2
 8002fdc:	19db      	adds	r3, r3, r7
 8002fde:	2201      	movs	r2, #1
 8002fe0:	701a      	strb	r2, [r3, #0]
 8002fe2:	e056      	b.n	8003092 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002fe4:	231b      	movs	r3, #27
 8002fe6:	2218      	movs	r2, #24
 8002fe8:	189b      	adds	r3, r3, r2
 8002fea:	19db      	adds	r3, r3, r7
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d822      	bhi.n	8003038 <UART_SetConfig+0x4b0>
 8002ff2:	009a      	lsls	r2, r3, #2
 8002ff4:	4b32      	ldr	r3, [pc, #200]	@ (80030c0 <UART_SetConfig+0x538>)
 8002ff6:	18d3      	adds	r3, r2, r3
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ffc:	f7fe ff24 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8003000:	0003      	movs	r3, r0
 8003002:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003004:	e021      	b.n	800304a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003006:	f7fe ff35 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 800300a:	0003      	movs	r3, r0
 800300c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800300e:	e01c      	b.n	800304a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003010:	4b28      	ldr	r3, [pc, #160]	@ (80030b4 <UART_SetConfig+0x52c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2210      	movs	r2, #16
 8003016:	4013      	ands	r3, r2
 8003018:	d002      	beq.n	8003020 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800301a:	4b27      	ldr	r3, [pc, #156]	@ (80030b8 <UART_SetConfig+0x530>)
 800301c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800301e:	e014      	b.n	800304a <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8003020:	4b26      	ldr	r3, [pc, #152]	@ (80030bc <UART_SetConfig+0x534>)
 8003022:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003024:	e011      	b.n	800304a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003026:	f7fe fe5f 	bl	8001ce8 <HAL_RCC_GetSysClockFreq>
 800302a:	0003      	movs	r3, r0
 800302c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800302e:	e00c      	b.n	800304a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003030:	2380      	movs	r3, #128	@ 0x80
 8003032:	021b      	lsls	r3, r3, #8
 8003034:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003036:	e008      	b.n	800304a <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800303c:	231a      	movs	r3, #26
 800303e:	2218      	movs	r2, #24
 8003040:	189b      	adds	r3, r3, r2
 8003042:	19db      	adds	r3, r3, r7
 8003044:	2201      	movs	r2, #1
 8003046:	701a      	strb	r2, [r3, #0]
        break;
 8003048:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800304a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304c:	2b00      	cmp	r3, #0
 800304e:	d020      	beq.n	8003092 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	085a      	lsrs	r2, r3, #1
 8003056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003058:	18d2      	adds	r2, r2, r3
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	0019      	movs	r1, r3
 8003060:	0010      	movs	r0, r2
 8003062:	f7fd f85b 	bl	800011c <__udivsi3>
 8003066:	0003      	movs	r3, r0
 8003068:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800306a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800306c:	2b0f      	cmp	r3, #15
 800306e:	d90a      	bls.n	8003086 <UART_SetConfig+0x4fe>
 8003070:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003072:	2380      	movs	r3, #128	@ 0x80
 8003074:	025b      	lsls	r3, r3, #9
 8003076:	429a      	cmp	r2, r3
 8003078:	d205      	bcs.n	8003086 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800307a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307c:	b29a      	uxth	r2, r3
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	60da      	str	r2, [r3, #12]
 8003084:	e005      	b.n	8003092 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8003086:	231a      	movs	r3, #26
 8003088:	2218      	movs	r2, #24
 800308a:	189b      	adds	r3, r3, r2
 800308c:	19db      	adds	r3, r3, r7
 800308e:	2201      	movs	r2, #1
 8003090:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	2200      	movs	r2, #0
 8003096:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	2200      	movs	r2, #0
 800309c:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800309e:	231a      	movs	r3, #26
 80030a0:	2218      	movs	r2, #24
 80030a2:	189b      	adds	r3, r3, r2
 80030a4:	19db      	adds	r3, r3, r7
 80030a6:	781b      	ldrb	r3, [r3, #0]
}
 80030a8:	0018      	movs	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b00e      	add	sp, #56	@ 0x38
 80030ae:	bdb0      	pop	{r4, r5, r7, pc}
 80030b0:	0800441c 	.word	0x0800441c
 80030b4:	40021000 	.word	0x40021000
 80030b8:	003d0900 	.word	0x003d0900
 80030bc:	00f42400 	.word	0x00f42400
 80030c0:	08004440 	.word	0x08004440

080030c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	2201      	movs	r2, #1
 80030d2:	4013      	ands	r3, r2
 80030d4:	d00b      	beq.n	80030ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	4a4a      	ldr	r2, [pc, #296]	@ (8003208 <UART_AdvFeatureConfig+0x144>)
 80030de:	4013      	ands	r3, r2
 80030e0:	0019      	movs	r1, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f2:	2202      	movs	r2, #2
 80030f4:	4013      	ands	r3, r2
 80030f6:	d00b      	beq.n	8003110 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	4a43      	ldr	r2, [pc, #268]	@ (800320c <UART_AdvFeatureConfig+0x148>)
 8003100:	4013      	ands	r3, r2
 8003102:	0019      	movs	r1, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003114:	2204      	movs	r2, #4
 8003116:	4013      	ands	r3, r2
 8003118:	d00b      	beq.n	8003132 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	4a3b      	ldr	r2, [pc, #236]	@ (8003210 <UART_AdvFeatureConfig+0x14c>)
 8003122:	4013      	ands	r3, r2
 8003124:	0019      	movs	r1, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003136:	2208      	movs	r2, #8
 8003138:	4013      	ands	r3, r2
 800313a:	d00b      	beq.n	8003154 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	4a34      	ldr	r2, [pc, #208]	@ (8003214 <UART_AdvFeatureConfig+0x150>)
 8003144:	4013      	ands	r3, r2
 8003146:	0019      	movs	r1, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	430a      	orrs	r2, r1
 8003152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003158:	2210      	movs	r2, #16
 800315a:	4013      	ands	r3, r2
 800315c:	d00b      	beq.n	8003176 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	4a2c      	ldr	r2, [pc, #176]	@ (8003218 <UART_AdvFeatureConfig+0x154>)
 8003166:	4013      	ands	r3, r2
 8003168:	0019      	movs	r1, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317a:	2220      	movs	r2, #32
 800317c:	4013      	ands	r3, r2
 800317e:	d00b      	beq.n	8003198 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	4a25      	ldr	r2, [pc, #148]	@ (800321c <UART_AdvFeatureConfig+0x158>)
 8003188:	4013      	ands	r3, r2
 800318a:	0019      	movs	r1, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	430a      	orrs	r2, r1
 8003196:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	2240      	movs	r2, #64	@ 0x40
 800319e:	4013      	ands	r3, r2
 80031a0:	d01d      	beq.n	80031de <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003220 <UART_AdvFeatureConfig+0x15c>)
 80031aa:	4013      	ands	r3, r2
 80031ac:	0019      	movs	r1, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031be:	2380      	movs	r3, #128	@ 0x80
 80031c0:	035b      	lsls	r3, r3, #13
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d10b      	bne.n	80031de <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	4a15      	ldr	r2, [pc, #84]	@ (8003224 <UART_AdvFeatureConfig+0x160>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	0019      	movs	r1, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	430a      	orrs	r2, r1
 80031dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e2:	2280      	movs	r2, #128	@ 0x80
 80031e4:	4013      	ands	r3, r2
 80031e6:	d00b      	beq.n	8003200 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003228 <UART_AdvFeatureConfig+0x164>)
 80031f0:	4013      	ands	r3, r2
 80031f2:	0019      	movs	r1, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	430a      	orrs	r2, r1
 80031fe:	605a      	str	r2, [r3, #4]
  }
}
 8003200:	46c0      	nop			@ (mov r8, r8)
 8003202:	46bd      	mov	sp, r7
 8003204:	b002      	add	sp, #8
 8003206:	bd80      	pop	{r7, pc}
 8003208:	fffdffff 	.word	0xfffdffff
 800320c:	fffeffff 	.word	0xfffeffff
 8003210:	fffbffff 	.word	0xfffbffff
 8003214:	ffff7fff 	.word	0xffff7fff
 8003218:	ffffefff 	.word	0xffffefff
 800321c:	ffffdfff 	.word	0xffffdfff
 8003220:	ffefffff 	.word	0xffefffff
 8003224:	ff9fffff 	.word	0xff9fffff
 8003228:	fff7ffff 	.word	0xfff7ffff

0800322c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b092      	sub	sp, #72	@ 0x48
 8003230:	af02      	add	r7, sp, #8
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2284      	movs	r2, #132	@ 0x84
 8003238:	2100      	movs	r1, #0
 800323a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800323c:	f7fd fd58 	bl	8000cf0 <HAL_GetTick>
 8003240:	0003      	movs	r3, r0
 8003242:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2208      	movs	r2, #8
 800324c:	4013      	ands	r3, r2
 800324e:	2b08      	cmp	r3, #8
 8003250:	d12c      	bne.n	80032ac <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003254:	2280      	movs	r2, #128	@ 0x80
 8003256:	0391      	lsls	r1, r2, #14
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	4a46      	ldr	r2, [pc, #280]	@ (8003374 <UART_CheckIdleState+0x148>)
 800325c:	9200      	str	r2, [sp, #0]
 800325e:	2200      	movs	r2, #0
 8003260:	f000 f88c 	bl	800337c <UART_WaitOnFlagUntilTimeout>
 8003264:	1e03      	subs	r3, r0, #0
 8003266:	d021      	beq.n	80032ac <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003268:	f3ef 8310 	mrs	r3, PRIMASK
 800326c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800326e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003270:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003272:	2301      	movs	r3, #1
 8003274:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003278:	f383 8810 	msr	PRIMASK, r3
}
 800327c:	46c0      	nop			@ (mov r8, r8)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2180      	movs	r1, #128	@ 0x80
 800328a:	438a      	bics	r2, r1
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003290:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003294:	f383 8810 	msr	PRIMASK, r3
}
 8003298:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2220      	movs	r2, #32
 800329e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2278      	movs	r2, #120	@ 0x78
 80032a4:	2100      	movs	r1, #0
 80032a6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e05f      	b.n	800336c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2204      	movs	r2, #4
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d146      	bne.n	8003348 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032bc:	2280      	movs	r2, #128	@ 0x80
 80032be:	03d1      	lsls	r1, r2, #15
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003374 <UART_CheckIdleState+0x148>)
 80032c4:	9200      	str	r2, [sp, #0]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f000 f858 	bl	800337c <UART_WaitOnFlagUntilTimeout>
 80032cc:	1e03      	subs	r3, r0, #0
 80032ce:	d03b      	beq.n	8003348 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032d0:	f3ef 8310 	mrs	r3, PRIMASK
 80032d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80032d6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80032da:	2301      	movs	r3, #1
 80032dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	f383 8810 	msr	PRIMASK, r3
}
 80032e4:	46c0      	nop			@ (mov r8, r8)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4921      	ldr	r1, [pc, #132]	@ (8003378 <UART_CheckIdleState+0x14c>)
 80032f2:	400a      	ands	r2, r1
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	f383 8810 	msr	PRIMASK, r3
}
 8003300:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003302:	f3ef 8310 	mrs	r3, PRIMASK
 8003306:	61bb      	str	r3, [r7, #24]
  return(result);
 8003308:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800330a:	633b      	str	r3, [r7, #48]	@ 0x30
 800330c:	2301      	movs	r3, #1
 800330e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	f383 8810 	msr	PRIMASK, r3
}
 8003316:	46c0      	nop			@ (mov r8, r8)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2101      	movs	r1, #1
 8003324:	438a      	bics	r2, r1
 8003326:	609a      	str	r2, [r3, #8]
 8003328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800332a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800332c:	6a3b      	ldr	r3, [r7, #32]
 800332e:	f383 8810 	msr	PRIMASK, r3
}
 8003332:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2280      	movs	r2, #128	@ 0x80
 8003338:	2120      	movs	r1, #32
 800333a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2278      	movs	r2, #120	@ 0x78
 8003340:	2100      	movs	r1, #0
 8003342:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003344:	2303      	movs	r3, #3
 8003346:	e011      	b.n	800336c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2220      	movs	r2, #32
 800334c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2280      	movs	r2, #128	@ 0x80
 8003352:	2120      	movs	r1, #32
 8003354:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2278      	movs	r2, #120	@ 0x78
 8003366:	2100      	movs	r1, #0
 8003368:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	0018      	movs	r0, r3
 800336e:	46bd      	mov	sp, r7
 8003370:	b010      	add	sp, #64	@ 0x40
 8003372:	bd80      	pop	{r7, pc}
 8003374:	01ffffff 	.word	0x01ffffff
 8003378:	fffffedf 	.word	0xfffffedf

0800337c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	603b      	str	r3, [r7, #0]
 8003388:	1dfb      	adds	r3, r7, #7
 800338a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800338c:	e04b      	b.n	8003426 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	3301      	adds	r3, #1
 8003392:	d048      	beq.n	8003426 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003394:	f7fd fcac 	bl	8000cf0 <HAL_GetTick>
 8003398:	0002      	movs	r2, r0
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d302      	bcc.n	80033aa <UART_WaitOnFlagUntilTimeout+0x2e>
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e04b      	b.n	8003446 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2204      	movs	r2, #4
 80033b6:	4013      	ands	r3, r2
 80033b8:	d035      	beq.n	8003426 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	2208      	movs	r2, #8
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	d111      	bne.n	80033ec <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2208      	movs	r2, #8
 80033ce:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	0018      	movs	r0, r3
 80033d4:	f000 f83c 	bl	8003450 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2284      	movs	r2, #132	@ 0x84
 80033dc:	2108      	movs	r1, #8
 80033de:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2278      	movs	r2, #120	@ 0x78
 80033e4:	2100      	movs	r1, #0
 80033e6:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e02c      	b.n	8003446 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	69da      	ldr	r2, [r3, #28]
 80033f2:	2380      	movs	r3, #128	@ 0x80
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	401a      	ands	r2, r3
 80033f8:	2380      	movs	r3, #128	@ 0x80
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d112      	bne.n	8003426 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2280      	movs	r2, #128	@ 0x80
 8003406:	0112      	lsls	r2, r2, #4
 8003408:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	0018      	movs	r0, r3
 800340e:	f000 f81f 	bl	8003450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2284      	movs	r2, #132	@ 0x84
 8003416:	2120      	movs	r1, #32
 8003418:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2278      	movs	r2, #120	@ 0x78
 800341e:	2100      	movs	r1, #0
 8003420:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e00f      	b.n	8003446 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	69db      	ldr	r3, [r3, #28]
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	4013      	ands	r3, r2
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	425a      	negs	r2, r3
 8003436:	4153      	adcs	r3, r2
 8003438:	b2db      	uxtb	r3, r3
 800343a:	001a      	movs	r2, r3
 800343c:	1dfb      	adds	r3, r7, #7
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	429a      	cmp	r2, r3
 8003442:	d0a4      	beq.n	800338e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	0018      	movs	r0, r3
 8003448:	46bd      	mov	sp, r7
 800344a:	b004      	add	sp, #16
 800344c:	bd80      	pop	{r7, pc}
	...

08003450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08e      	sub	sp, #56	@ 0x38
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003458:	f3ef 8310 	mrs	r3, PRIMASK
 800345c:	617b      	str	r3, [r7, #20]
  return(result);
 800345e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003460:	637b      	str	r3, [r7, #52]	@ 0x34
 8003462:	2301      	movs	r3, #1
 8003464:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	f383 8810 	msr	PRIMASK, r3
}
 800346c:	46c0      	nop			@ (mov r8, r8)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4926      	ldr	r1, [pc, #152]	@ (8003514 <UART_EndRxTransfer+0xc4>)
 800347a:	400a      	ands	r2, r1
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003480:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	f383 8810 	msr	PRIMASK, r3
}
 8003488:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800348a:	f3ef 8310 	mrs	r3, PRIMASK
 800348e:	623b      	str	r3, [r7, #32]
  return(result);
 8003490:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003492:	633b      	str	r3, [r7, #48]	@ 0x30
 8003494:	2301      	movs	r3, #1
 8003496:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349a:	f383 8810 	msr	PRIMASK, r3
}
 800349e:	46c0      	nop			@ (mov r8, r8)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2101      	movs	r1, #1
 80034ac:	438a      	bics	r2, r1
 80034ae:	609a      	str	r2, [r3, #8]
 80034b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034b6:	f383 8810 	msr	PRIMASK, r3
}
 80034ba:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d118      	bne.n	80034f6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034c4:	f3ef 8310 	mrs	r3, PRIMASK
 80034c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80034ca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034ce:	2301      	movs	r3, #1
 80034d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f383 8810 	msr	PRIMASK, r3
}
 80034d8:	46c0      	nop			@ (mov r8, r8)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2110      	movs	r1, #16
 80034e6:	438a      	bics	r2, r1
 80034e8:	601a      	str	r2, [r3, #0]
 80034ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	f383 8810 	msr	PRIMASK, r3
}
 80034f4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2280      	movs	r2, #128	@ 0x80
 80034fa:	2120      	movs	r1, #32
 80034fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800350a:	46c0      	nop			@ (mov r8, r8)
 800350c:	46bd      	mov	sp, r7
 800350e:	b00e      	add	sp, #56	@ 0x38
 8003510:	bd80      	pop	{r7, pc}
 8003512:	46c0      	nop			@ (mov r8, r8)
 8003514:	fffffedf 	.word	0xfffffedf

08003518 <std>:
 8003518:	2300      	movs	r3, #0
 800351a:	b510      	push	{r4, lr}
 800351c:	0004      	movs	r4, r0
 800351e:	6003      	str	r3, [r0, #0]
 8003520:	6043      	str	r3, [r0, #4]
 8003522:	6083      	str	r3, [r0, #8]
 8003524:	8181      	strh	r1, [r0, #12]
 8003526:	6643      	str	r3, [r0, #100]	@ 0x64
 8003528:	81c2      	strh	r2, [r0, #14]
 800352a:	6103      	str	r3, [r0, #16]
 800352c:	6143      	str	r3, [r0, #20]
 800352e:	6183      	str	r3, [r0, #24]
 8003530:	0019      	movs	r1, r3
 8003532:	2208      	movs	r2, #8
 8003534:	305c      	adds	r0, #92	@ 0x5c
 8003536:	f000 f8c3 	bl	80036c0 <memset>
 800353a:	4b0b      	ldr	r3, [pc, #44]	@ (8003568 <std+0x50>)
 800353c:	6224      	str	r4, [r4, #32]
 800353e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003540:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <std+0x54>)
 8003542:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003544:	4b0a      	ldr	r3, [pc, #40]	@ (8003570 <std+0x58>)
 8003546:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003548:	4b0a      	ldr	r3, [pc, #40]	@ (8003574 <std+0x5c>)
 800354a:	6323      	str	r3, [r4, #48]	@ 0x30
 800354c:	4b0a      	ldr	r3, [pc, #40]	@ (8003578 <std+0x60>)
 800354e:	429c      	cmp	r4, r3
 8003550:	d005      	beq.n	800355e <std+0x46>
 8003552:	4b0a      	ldr	r3, [pc, #40]	@ (800357c <std+0x64>)
 8003554:	429c      	cmp	r4, r3
 8003556:	d002      	beq.n	800355e <std+0x46>
 8003558:	4b09      	ldr	r3, [pc, #36]	@ (8003580 <std+0x68>)
 800355a:	429c      	cmp	r4, r3
 800355c:	d103      	bne.n	8003566 <std+0x4e>
 800355e:	0020      	movs	r0, r4
 8003560:	3058      	adds	r0, #88	@ 0x58
 8003562:	f000 f8df 	bl	8003724 <__retarget_lock_init_recursive>
 8003566:	bd10      	pop	{r4, pc}
 8003568:	08003f75 	.word	0x08003f75
 800356c:	08003f9d 	.word	0x08003f9d
 8003570:	08003fd5 	.word	0x08003fd5
 8003574:	08004001 	.word	0x08004001
 8003578:	20000158 	.word	0x20000158
 800357c:	200001c0 	.word	0x200001c0
 8003580:	20000228 	.word	0x20000228

08003584 <stdio_exit_handler>:
 8003584:	b510      	push	{r4, lr}
 8003586:	4a03      	ldr	r2, [pc, #12]	@ (8003594 <stdio_exit_handler+0x10>)
 8003588:	4903      	ldr	r1, [pc, #12]	@ (8003598 <stdio_exit_handler+0x14>)
 800358a:	4804      	ldr	r0, [pc, #16]	@ (800359c <stdio_exit_handler+0x18>)
 800358c:	f000 f86c 	bl	8003668 <_fwalk_sglue>
 8003590:	bd10      	pop	{r4, pc}
 8003592:	46c0      	nop			@ (mov r8, r8)
 8003594:	2000000c 	.word	0x2000000c
 8003598:	08003efd 	.word	0x08003efd
 800359c:	2000001c 	.word	0x2000001c

080035a0 <cleanup_stdio>:
 80035a0:	6841      	ldr	r1, [r0, #4]
 80035a2:	4b0b      	ldr	r3, [pc, #44]	@ (80035d0 <cleanup_stdio+0x30>)
 80035a4:	b510      	push	{r4, lr}
 80035a6:	0004      	movs	r4, r0
 80035a8:	4299      	cmp	r1, r3
 80035aa:	d001      	beq.n	80035b0 <cleanup_stdio+0x10>
 80035ac:	f000 fca6 	bl	8003efc <_fflush_r>
 80035b0:	68a1      	ldr	r1, [r4, #8]
 80035b2:	4b08      	ldr	r3, [pc, #32]	@ (80035d4 <cleanup_stdio+0x34>)
 80035b4:	4299      	cmp	r1, r3
 80035b6:	d002      	beq.n	80035be <cleanup_stdio+0x1e>
 80035b8:	0020      	movs	r0, r4
 80035ba:	f000 fc9f 	bl	8003efc <_fflush_r>
 80035be:	68e1      	ldr	r1, [r4, #12]
 80035c0:	4b05      	ldr	r3, [pc, #20]	@ (80035d8 <cleanup_stdio+0x38>)
 80035c2:	4299      	cmp	r1, r3
 80035c4:	d002      	beq.n	80035cc <cleanup_stdio+0x2c>
 80035c6:	0020      	movs	r0, r4
 80035c8:	f000 fc98 	bl	8003efc <_fflush_r>
 80035cc:	bd10      	pop	{r4, pc}
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	20000158 	.word	0x20000158
 80035d4:	200001c0 	.word	0x200001c0
 80035d8:	20000228 	.word	0x20000228

080035dc <global_stdio_init.part.0>:
 80035dc:	b510      	push	{r4, lr}
 80035de:	4b09      	ldr	r3, [pc, #36]	@ (8003604 <global_stdio_init.part.0+0x28>)
 80035e0:	4a09      	ldr	r2, [pc, #36]	@ (8003608 <global_stdio_init.part.0+0x2c>)
 80035e2:	2104      	movs	r1, #4
 80035e4:	601a      	str	r2, [r3, #0]
 80035e6:	4809      	ldr	r0, [pc, #36]	@ (800360c <global_stdio_init.part.0+0x30>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	f7ff ff95 	bl	8003518 <std>
 80035ee:	2201      	movs	r2, #1
 80035f0:	2109      	movs	r1, #9
 80035f2:	4807      	ldr	r0, [pc, #28]	@ (8003610 <global_stdio_init.part.0+0x34>)
 80035f4:	f7ff ff90 	bl	8003518 <std>
 80035f8:	2202      	movs	r2, #2
 80035fa:	2112      	movs	r1, #18
 80035fc:	4805      	ldr	r0, [pc, #20]	@ (8003614 <global_stdio_init.part.0+0x38>)
 80035fe:	f7ff ff8b 	bl	8003518 <std>
 8003602:	bd10      	pop	{r4, pc}
 8003604:	20000290 	.word	0x20000290
 8003608:	08003585 	.word	0x08003585
 800360c:	20000158 	.word	0x20000158
 8003610:	200001c0 	.word	0x200001c0
 8003614:	20000228 	.word	0x20000228

08003618 <__sfp_lock_acquire>:
 8003618:	b510      	push	{r4, lr}
 800361a:	4802      	ldr	r0, [pc, #8]	@ (8003624 <__sfp_lock_acquire+0xc>)
 800361c:	f000 f883 	bl	8003726 <__retarget_lock_acquire_recursive>
 8003620:	bd10      	pop	{r4, pc}
 8003622:	46c0      	nop			@ (mov r8, r8)
 8003624:	20000295 	.word	0x20000295

08003628 <__sfp_lock_release>:
 8003628:	b510      	push	{r4, lr}
 800362a:	4802      	ldr	r0, [pc, #8]	@ (8003634 <__sfp_lock_release+0xc>)
 800362c:	f000 f87c 	bl	8003728 <__retarget_lock_release_recursive>
 8003630:	bd10      	pop	{r4, pc}
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	20000295 	.word	0x20000295

08003638 <__sinit>:
 8003638:	b510      	push	{r4, lr}
 800363a:	0004      	movs	r4, r0
 800363c:	f7ff ffec 	bl	8003618 <__sfp_lock_acquire>
 8003640:	6a23      	ldr	r3, [r4, #32]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d002      	beq.n	800364c <__sinit+0x14>
 8003646:	f7ff ffef 	bl	8003628 <__sfp_lock_release>
 800364a:	bd10      	pop	{r4, pc}
 800364c:	4b04      	ldr	r3, [pc, #16]	@ (8003660 <__sinit+0x28>)
 800364e:	6223      	str	r3, [r4, #32]
 8003650:	4b04      	ldr	r3, [pc, #16]	@ (8003664 <__sinit+0x2c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1f6      	bne.n	8003646 <__sinit+0xe>
 8003658:	f7ff ffc0 	bl	80035dc <global_stdio_init.part.0>
 800365c:	e7f3      	b.n	8003646 <__sinit+0xe>
 800365e:	46c0      	nop			@ (mov r8, r8)
 8003660:	080035a1 	.word	0x080035a1
 8003664:	20000290 	.word	0x20000290

08003668 <_fwalk_sglue>:
 8003668:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800366a:	0014      	movs	r4, r2
 800366c:	2600      	movs	r6, #0
 800366e:	9000      	str	r0, [sp, #0]
 8003670:	9101      	str	r1, [sp, #4]
 8003672:	68a5      	ldr	r5, [r4, #8]
 8003674:	6867      	ldr	r7, [r4, #4]
 8003676:	3f01      	subs	r7, #1
 8003678:	d504      	bpl.n	8003684 <_fwalk_sglue+0x1c>
 800367a:	6824      	ldr	r4, [r4, #0]
 800367c:	2c00      	cmp	r4, #0
 800367e:	d1f8      	bne.n	8003672 <_fwalk_sglue+0xa>
 8003680:	0030      	movs	r0, r6
 8003682:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003684:	89ab      	ldrh	r3, [r5, #12]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d908      	bls.n	800369c <_fwalk_sglue+0x34>
 800368a:	220e      	movs	r2, #14
 800368c:	5eab      	ldrsh	r3, [r5, r2]
 800368e:	3301      	adds	r3, #1
 8003690:	d004      	beq.n	800369c <_fwalk_sglue+0x34>
 8003692:	0029      	movs	r1, r5
 8003694:	9800      	ldr	r0, [sp, #0]
 8003696:	9b01      	ldr	r3, [sp, #4]
 8003698:	4798      	blx	r3
 800369a:	4306      	orrs	r6, r0
 800369c:	3568      	adds	r5, #104	@ 0x68
 800369e:	e7ea      	b.n	8003676 <_fwalk_sglue+0xe>

080036a0 <iprintf>:
 80036a0:	b40f      	push	{r0, r1, r2, r3}
 80036a2:	b507      	push	{r0, r1, r2, lr}
 80036a4:	4905      	ldr	r1, [pc, #20]	@ (80036bc <iprintf+0x1c>)
 80036a6:	ab04      	add	r3, sp, #16
 80036a8:	6808      	ldr	r0, [r1, #0]
 80036aa:	cb04      	ldmia	r3!, {r2}
 80036ac:	6881      	ldr	r1, [r0, #8]
 80036ae:	9301      	str	r3, [sp, #4]
 80036b0:	f000 f862 	bl	8003778 <_vfiprintf_r>
 80036b4:	b003      	add	sp, #12
 80036b6:	bc08      	pop	{r3}
 80036b8:	b004      	add	sp, #16
 80036ba:	4718      	bx	r3
 80036bc:	20000018 	.word	0x20000018

080036c0 <memset>:
 80036c0:	0003      	movs	r3, r0
 80036c2:	1882      	adds	r2, r0, r2
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d100      	bne.n	80036ca <memset+0xa>
 80036c8:	4770      	bx	lr
 80036ca:	7019      	strb	r1, [r3, #0]
 80036cc:	3301      	adds	r3, #1
 80036ce:	e7f9      	b.n	80036c4 <memset+0x4>

080036d0 <__errno>:
 80036d0:	4b01      	ldr	r3, [pc, #4]	@ (80036d8 <__errno+0x8>)
 80036d2:	6818      	ldr	r0, [r3, #0]
 80036d4:	4770      	bx	lr
 80036d6:	46c0      	nop			@ (mov r8, r8)
 80036d8:	20000018 	.word	0x20000018

080036dc <__libc_init_array>:
 80036dc:	b570      	push	{r4, r5, r6, lr}
 80036de:	2600      	movs	r6, #0
 80036e0:	4c0c      	ldr	r4, [pc, #48]	@ (8003714 <__libc_init_array+0x38>)
 80036e2:	4d0d      	ldr	r5, [pc, #52]	@ (8003718 <__libc_init_array+0x3c>)
 80036e4:	1b64      	subs	r4, r4, r5
 80036e6:	10a4      	asrs	r4, r4, #2
 80036e8:	42a6      	cmp	r6, r4
 80036ea:	d109      	bne.n	8003700 <__libc_init_array+0x24>
 80036ec:	2600      	movs	r6, #0
 80036ee:	f000 fe73 	bl	80043d8 <_init>
 80036f2:	4c0a      	ldr	r4, [pc, #40]	@ (800371c <__libc_init_array+0x40>)
 80036f4:	4d0a      	ldr	r5, [pc, #40]	@ (8003720 <__libc_init_array+0x44>)
 80036f6:	1b64      	subs	r4, r4, r5
 80036f8:	10a4      	asrs	r4, r4, #2
 80036fa:	42a6      	cmp	r6, r4
 80036fc:	d105      	bne.n	800370a <__libc_init_array+0x2e>
 80036fe:	bd70      	pop	{r4, r5, r6, pc}
 8003700:	00b3      	lsls	r3, r6, #2
 8003702:	58eb      	ldr	r3, [r5, r3]
 8003704:	4798      	blx	r3
 8003706:	3601      	adds	r6, #1
 8003708:	e7ee      	b.n	80036e8 <__libc_init_array+0xc>
 800370a:	00b3      	lsls	r3, r6, #2
 800370c:	58eb      	ldr	r3, [r5, r3]
 800370e:	4798      	blx	r3
 8003710:	3601      	adds	r6, #1
 8003712:	e7f2      	b.n	80036fa <__libc_init_array+0x1e>
 8003714:	080044a0 	.word	0x080044a0
 8003718:	080044a0 	.word	0x080044a0
 800371c:	080044a4 	.word	0x080044a4
 8003720:	080044a0 	.word	0x080044a0

08003724 <__retarget_lock_init_recursive>:
 8003724:	4770      	bx	lr

08003726 <__retarget_lock_acquire_recursive>:
 8003726:	4770      	bx	lr

08003728 <__retarget_lock_release_recursive>:
 8003728:	4770      	bx	lr

0800372a <__sfputc_r>:
 800372a:	6893      	ldr	r3, [r2, #8]
 800372c:	b510      	push	{r4, lr}
 800372e:	3b01      	subs	r3, #1
 8003730:	6093      	str	r3, [r2, #8]
 8003732:	2b00      	cmp	r3, #0
 8003734:	da04      	bge.n	8003740 <__sfputc_r+0x16>
 8003736:	6994      	ldr	r4, [r2, #24]
 8003738:	42a3      	cmp	r3, r4
 800373a:	db07      	blt.n	800374c <__sfputc_r+0x22>
 800373c:	290a      	cmp	r1, #10
 800373e:	d005      	beq.n	800374c <__sfputc_r+0x22>
 8003740:	6813      	ldr	r3, [r2, #0]
 8003742:	1c58      	adds	r0, r3, #1
 8003744:	6010      	str	r0, [r2, #0]
 8003746:	7019      	strb	r1, [r3, #0]
 8003748:	0008      	movs	r0, r1
 800374a:	bd10      	pop	{r4, pc}
 800374c:	f000 fc5e 	bl	800400c <__swbuf_r>
 8003750:	0001      	movs	r1, r0
 8003752:	e7f9      	b.n	8003748 <__sfputc_r+0x1e>

08003754 <__sfputs_r>:
 8003754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003756:	0006      	movs	r6, r0
 8003758:	000f      	movs	r7, r1
 800375a:	0014      	movs	r4, r2
 800375c:	18d5      	adds	r5, r2, r3
 800375e:	42ac      	cmp	r4, r5
 8003760:	d101      	bne.n	8003766 <__sfputs_r+0x12>
 8003762:	2000      	movs	r0, #0
 8003764:	e007      	b.n	8003776 <__sfputs_r+0x22>
 8003766:	7821      	ldrb	r1, [r4, #0]
 8003768:	003a      	movs	r2, r7
 800376a:	0030      	movs	r0, r6
 800376c:	f7ff ffdd 	bl	800372a <__sfputc_r>
 8003770:	3401      	adds	r4, #1
 8003772:	1c43      	adds	r3, r0, #1
 8003774:	d1f3      	bne.n	800375e <__sfputs_r+0xa>
 8003776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003778 <_vfiprintf_r>:
 8003778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800377a:	b0a1      	sub	sp, #132	@ 0x84
 800377c:	000f      	movs	r7, r1
 800377e:	0015      	movs	r5, r2
 8003780:	001e      	movs	r6, r3
 8003782:	9003      	str	r0, [sp, #12]
 8003784:	2800      	cmp	r0, #0
 8003786:	d004      	beq.n	8003792 <_vfiprintf_r+0x1a>
 8003788:	6a03      	ldr	r3, [r0, #32]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <_vfiprintf_r+0x1a>
 800378e:	f7ff ff53 	bl	8003638 <__sinit>
 8003792:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003794:	07db      	lsls	r3, r3, #31
 8003796:	d405      	bmi.n	80037a4 <_vfiprintf_r+0x2c>
 8003798:	89bb      	ldrh	r3, [r7, #12]
 800379a:	059b      	lsls	r3, r3, #22
 800379c:	d402      	bmi.n	80037a4 <_vfiprintf_r+0x2c>
 800379e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80037a0:	f7ff ffc1 	bl	8003726 <__retarget_lock_acquire_recursive>
 80037a4:	89bb      	ldrh	r3, [r7, #12]
 80037a6:	071b      	lsls	r3, r3, #28
 80037a8:	d502      	bpl.n	80037b0 <_vfiprintf_r+0x38>
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d113      	bne.n	80037d8 <_vfiprintf_r+0x60>
 80037b0:	0039      	movs	r1, r7
 80037b2:	9803      	ldr	r0, [sp, #12]
 80037b4:	f000 fc6c 	bl	8004090 <__swsetup_r>
 80037b8:	2800      	cmp	r0, #0
 80037ba:	d00d      	beq.n	80037d8 <_vfiprintf_r+0x60>
 80037bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037be:	07db      	lsls	r3, r3, #31
 80037c0:	d503      	bpl.n	80037ca <_vfiprintf_r+0x52>
 80037c2:	2001      	movs	r0, #1
 80037c4:	4240      	negs	r0, r0
 80037c6:	b021      	add	sp, #132	@ 0x84
 80037c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037ca:	89bb      	ldrh	r3, [r7, #12]
 80037cc:	059b      	lsls	r3, r3, #22
 80037ce:	d4f8      	bmi.n	80037c2 <_vfiprintf_r+0x4a>
 80037d0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80037d2:	f7ff ffa9 	bl	8003728 <__retarget_lock_release_recursive>
 80037d6:	e7f4      	b.n	80037c2 <_vfiprintf_r+0x4a>
 80037d8:	2300      	movs	r3, #0
 80037da:	ac08      	add	r4, sp, #32
 80037dc:	6163      	str	r3, [r4, #20]
 80037de:	3320      	adds	r3, #32
 80037e0:	7663      	strb	r3, [r4, #25]
 80037e2:	3310      	adds	r3, #16
 80037e4:	76a3      	strb	r3, [r4, #26]
 80037e6:	9607      	str	r6, [sp, #28]
 80037e8:	002e      	movs	r6, r5
 80037ea:	7833      	ldrb	r3, [r6, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <_vfiprintf_r+0x7c>
 80037f0:	2b25      	cmp	r3, #37	@ 0x25
 80037f2:	d148      	bne.n	8003886 <_vfiprintf_r+0x10e>
 80037f4:	1b73      	subs	r3, r6, r5
 80037f6:	9305      	str	r3, [sp, #20]
 80037f8:	42ae      	cmp	r6, r5
 80037fa:	d00b      	beq.n	8003814 <_vfiprintf_r+0x9c>
 80037fc:	002a      	movs	r2, r5
 80037fe:	0039      	movs	r1, r7
 8003800:	9803      	ldr	r0, [sp, #12]
 8003802:	f7ff ffa7 	bl	8003754 <__sfputs_r>
 8003806:	3001      	adds	r0, #1
 8003808:	d100      	bne.n	800380c <_vfiprintf_r+0x94>
 800380a:	e0ae      	b.n	800396a <_vfiprintf_r+0x1f2>
 800380c:	6963      	ldr	r3, [r4, #20]
 800380e:	9a05      	ldr	r2, [sp, #20]
 8003810:	189b      	adds	r3, r3, r2
 8003812:	6163      	str	r3, [r4, #20]
 8003814:	7833      	ldrb	r3, [r6, #0]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d100      	bne.n	800381c <_vfiprintf_r+0xa4>
 800381a:	e0a6      	b.n	800396a <_vfiprintf_r+0x1f2>
 800381c:	2201      	movs	r2, #1
 800381e:	2300      	movs	r3, #0
 8003820:	4252      	negs	r2, r2
 8003822:	6062      	str	r2, [r4, #4]
 8003824:	a904      	add	r1, sp, #16
 8003826:	3254      	adds	r2, #84	@ 0x54
 8003828:	1852      	adds	r2, r2, r1
 800382a:	1c75      	adds	r5, r6, #1
 800382c:	6023      	str	r3, [r4, #0]
 800382e:	60e3      	str	r3, [r4, #12]
 8003830:	60a3      	str	r3, [r4, #8]
 8003832:	7013      	strb	r3, [r2, #0]
 8003834:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003836:	4b59      	ldr	r3, [pc, #356]	@ (800399c <_vfiprintf_r+0x224>)
 8003838:	2205      	movs	r2, #5
 800383a:	0018      	movs	r0, r3
 800383c:	7829      	ldrb	r1, [r5, #0]
 800383e:	9305      	str	r3, [sp, #20]
 8003840:	f000 fd74 	bl	800432c <memchr>
 8003844:	1c6e      	adds	r6, r5, #1
 8003846:	2800      	cmp	r0, #0
 8003848:	d11f      	bne.n	800388a <_vfiprintf_r+0x112>
 800384a:	6822      	ldr	r2, [r4, #0]
 800384c:	06d3      	lsls	r3, r2, #27
 800384e:	d504      	bpl.n	800385a <_vfiprintf_r+0xe2>
 8003850:	2353      	movs	r3, #83	@ 0x53
 8003852:	a904      	add	r1, sp, #16
 8003854:	185b      	adds	r3, r3, r1
 8003856:	2120      	movs	r1, #32
 8003858:	7019      	strb	r1, [r3, #0]
 800385a:	0713      	lsls	r3, r2, #28
 800385c:	d504      	bpl.n	8003868 <_vfiprintf_r+0xf0>
 800385e:	2353      	movs	r3, #83	@ 0x53
 8003860:	a904      	add	r1, sp, #16
 8003862:	185b      	adds	r3, r3, r1
 8003864:	212b      	movs	r1, #43	@ 0x2b
 8003866:	7019      	strb	r1, [r3, #0]
 8003868:	782b      	ldrb	r3, [r5, #0]
 800386a:	2b2a      	cmp	r3, #42	@ 0x2a
 800386c:	d016      	beq.n	800389c <_vfiprintf_r+0x124>
 800386e:	002e      	movs	r6, r5
 8003870:	2100      	movs	r1, #0
 8003872:	200a      	movs	r0, #10
 8003874:	68e3      	ldr	r3, [r4, #12]
 8003876:	7832      	ldrb	r2, [r6, #0]
 8003878:	1c75      	adds	r5, r6, #1
 800387a:	3a30      	subs	r2, #48	@ 0x30
 800387c:	2a09      	cmp	r2, #9
 800387e:	d950      	bls.n	8003922 <_vfiprintf_r+0x1aa>
 8003880:	2900      	cmp	r1, #0
 8003882:	d111      	bne.n	80038a8 <_vfiprintf_r+0x130>
 8003884:	e017      	b.n	80038b6 <_vfiprintf_r+0x13e>
 8003886:	3601      	adds	r6, #1
 8003888:	e7af      	b.n	80037ea <_vfiprintf_r+0x72>
 800388a:	9b05      	ldr	r3, [sp, #20]
 800388c:	6822      	ldr	r2, [r4, #0]
 800388e:	1ac0      	subs	r0, r0, r3
 8003890:	2301      	movs	r3, #1
 8003892:	4083      	lsls	r3, r0
 8003894:	4313      	orrs	r3, r2
 8003896:	0035      	movs	r5, r6
 8003898:	6023      	str	r3, [r4, #0]
 800389a:	e7cc      	b.n	8003836 <_vfiprintf_r+0xbe>
 800389c:	9b07      	ldr	r3, [sp, #28]
 800389e:	1d19      	adds	r1, r3, #4
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	9107      	str	r1, [sp, #28]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	db01      	blt.n	80038ac <_vfiprintf_r+0x134>
 80038a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80038aa:	e004      	b.n	80038b6 <_vfiprintf_r+0x13e>
 80038ac:	425b      	negs	r3, r3
 80038ae:	60e3      	str	r3, [r4, #12]
 80038b0:	2302      	movs	r3, #2
 80038b2:	4313      	orrs	r3, r2
 80038b4:	6023      	str	r3, [r4, #0]
 80038b6:	7833      	ldrb	r3, [r6, #0]
 80038b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80038ba:	d10c      	bne.n	80038d6 <_vfiprintf_r+0x15e>
 80038bc:	7873      	ldrb	r3, [r6, #1]
 80038be:	2b2a      	cmp	r3, #42	@ 0x2a
 80038c0:	d134      	bne.n	800392c <_vfiprintf_r+0x1b4>
 80038c2:	9b07      	ldr	r3, [sp, #28]
 80038c4:	3602      	adds	r6, #2
 80038c6:	1d1a      	adds	r2, r3, #4
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	9207      	str	r2, [sp, #28]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	da01      	bge.n	80038d4 <_vfiprintf_r+0x15c>
 80038d0:	2301      	movs	r3, #1
 80038d2:	425b      	negs	r3, r3
 80038d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80038d6:	4d32      	ldr	r5, [pc, #200]	@ (80039a0 <_vfiprintf_r+0x228>)
 80038d8:	2203      	movs	r2, #3
 80038da:	0028      	movs	r0, r5
 80038dc:	7831      	ldrb	r1, [r6, #0]
 80038de:	f000 fd25 	bl	800432c <memchr>
 80038e2:	2800      	cmp	r0, #0
 80038e4:	d006      	beq.n	80038f4 <_vfiprintf_r+0x17c>
 80038e6:	2340      	movs	r3, #64	@ 0x40
 80038e8:	1b40      	subs	r0, r0, r5
 80038ea:	4083      	lsls	r3, r0
 80038ec:	6822      	ldr	r2, [r4, #0]
 80038ee:	3601      	adds	r6, #1
 80038f0:	4313      	orrs	r3, r2
 80038f2:	6023      	str	r3, [r4, #0]
 80038f4:	7831      	ldrb	r1, [r6, #0]
 80038f6:	2206      	movs	r2, #6
 80038f8:	482a      	ldr	r0, [pc, #168]	@ (80039a4 <_vfiprintf_r+0x22c>)
 80038fa:	1c75      	adds	r5, r6, #1
 80038fc:	7621      	strb	r1, [r4, #24]
 80038fe:	f000 fd15 	bl	800432c <memchr>
 8003902:	2800      	cmp	r0, #0
 8003904:	d040      	beq.n	8003988 <_vfiprintf_r+0x210>
 8003906:	4b28      	ldr	r3, [pc, #160]	@ (80039a8 <_vfiprintf_r+0x230>)
 8003908:	2b00      	cmp	r3, #0
 800390a:	d122      	bne.n	8003952 <_vfiprintf_r+0x1da>
 800390c:	2207      	movs	r2, #7
 800390e:	9b07      	ldr	r3, [sp, #28]
 8003910:	3307      	adds	r3, #7
 8003912:	4393      	bics	r3, r2
 8003914:	3308      	adds	r3, #8
 8003916:	9307      	str	r3, [sp, #28]
 8003918:	6963      	ldr	r3, [r4, #20]
 800391a:	9a04      	ldr	r2, [sp, #16]
 800391c:	189b      	adds	r3, r3, r2
 800391e:	6163      	str	r3, [r4, #20]
 8003920:	e762      	b.n	80037e8 <_vfiprintf_r+0x70>
 8003922:	4343      	muls	r3, r0
 8003924:	002e      	movs	r6, r5
 8003926:	2101      	movs	r1, #1
 8003928:	189b      	adds	r3, r3, r2
 800392a:	e7a4      	b.n	8003876 <_vfiprintf_r+0xfe>
 800392c:	2300      	movs	r3, #0
 800392e:	200a      	movs	r0, #10
 8003930:	0019      	movs	r1, r3
 8003932:	3601      	adds	r6, #1
 8003934:	6063      	str	r3, [r4, #4]
 8003936:	7832      	ldrb	r2, [r6, #0]
 8003938:	1c75      	adds	r5, r6, #1
 800393a:	3a30      	subs	r2, #48	@ 0x30
 800393c:	2a09      	cmp	r2, #9
 800393e:	d903      	bls.n	8003948 <_vfiprintf_r+0x1d0>
 8003940:	2b00      	cmp	r3, #0
 8003942:	d0c8      	beq.n	80038d6 <_vfiprintf_r+0x15e>
 8003944:	9109      	str	r1, [sp, #36]	@ 0x24
 8003946:	e7c6      	b.n	80038d6 <_vfiprintf_r+0x15e>
 8003948:	4341      	muls	r1, r0
 800394a:	002e      	movs	r6, r5
 800394c:	2301      	movs	r3, #1
 800394e:	1889      	adds	r1, r1, r2
 8003950:	e7f1      	b.n	8003936 <_vfiprintf_r+0x1be>
 8003952:	aa07      	add	r2, sp, #28
 8003954:	9200      	str	r2, [sp, #0]
 8003956:	0021      	movs	r1, r4
 8003958:	003a      	movs	r2, r7
 800395a:	4b14      	ldr	r3, [pc, #80]	@ (80039ac <_vfiprintf_r+0x234>)
 800395c:	9803      	ldr	r0, [sp, #12]
 800395e:	e000      	b.n	8003962 <_vfiprintf_r+0x1ea>
 8003960:	bf00      	nop
 8003962:	9004      	str	r0, [sp, #16]
 8003964:	9b04      	ldr	r3, [sp, #16]
 8003966:	3301      	adds	r3, #1
 8003968:	d1d6      	bne.n	8003918 <_vfiprintf_r+0x1a0>
 800396a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800396c:	07db      	lsls	r3, r3, #31
 800396e:	d405      	bmi.n	800397c <_vfiprintf_r+0x204>
 8003970:	89bb      	ldrh	r3, [r7, #12]
 8003972:	059b      	lsls	r3, r3, #22
 8003974:	d402      	bmi.n	800397c <_vfiprintf_r+0x204>
 8003976:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003978:	f7ff fed6 	bl	8003728 <__retarget_lock_release_recursive>
 800397c:	89bb      	ldrh	r3, [r7, #12]
 800397e:	065b      	lsls	r3, r3, #25
 8003980:	d500      	bpl.n	8003984 <_vfiprintf_r+0x20c>
 8003982:	e71e      	b.n	80037c2 <_vfiprintf_r+0x4a>
 8003984:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003986:	e71e      	b.n	80037c6 <_vfiprintf_r+0x4e>
 8003988:	aa07      	add	r2, sp, #28
 800398a:	9200      	str	r2, [sp, #0]
 800398c:	0021      	movs	r1, r4
 800398e:	003a      	movs	r2, r7
 8003990:	4b06      	ldr	r3, [pc, #24]	@ (80039ac <_vfiprintf_r+0x234>)
 8003992:	9803      	ldr	r0, [sp, #12]
 8003994:	f000 f91e 	bl	8003bd4 <_printf_i>
 8003998:	e7e3      	b.n	8003962 <_vfiprintf_r+0x1ea>
 800399a:	46c0      	nop			@ (mov r8, r8)
 800399c:	08004464 	.word	0x08004464
 80039a0:	0800446a 	.word	0x0800446a
 80039a4:	0800446e 	.word	0x0800446e
 80039a8:	00000000 	.word	0x00000000
 80039ac:	08003755 	.word	0x08003755

080039b0 <sbrk_aligned>:
 80039b0:	b570      	push	{r4, r5, r6, lr}
 80039b2:	4e0f      	ldr	r6, [pc, #60]	@ (80039f0 <sbrk_aligned+0x40>)
 80039b4:	000d      	movs	r5, r1
 80039b6:	6831      	ldr	r1, [r6, #0]
 80039b8:	0004      	movs	r4, r0
 80039ba:	2900      	cmp	r1, #0
 80039bc:	d102      	bne.n	80039c4 <sbrk_aligned+0x14>
 80039be:	f000 fc8f 	bl	80042e0 <_sbrk_r>
 80039c2:	6030      	str	r0, [r6, #0]
 80039c4:	0029      	movs	r1, r5
 80039c6:	0020      	movs	r0, r4
 80039c8:	f000 fc8a 	bl	80042e0 <_sbrk_r>
 80039cc:	1c43      	adds	r3, r0, #1
 80039ce:	d103      	bne.n	80039d8 <sbrk_aligned+0x28>
 80039d0:	2501      	movs	r5, #1
 80039d2:	426d      	negs	r5, r5
 80039d4:	0028      	movs	r0, r5
 80039d6:	bd70      	pop	{r4, r5, r6, pc}
 80039d8:	2303      	movs	r3, #3
 80039da:	1cc5      	adds	r5, r0, #3
 80039dc:	439d      	bics	r5, r3
 80039de:	42a8      	cmp	r0, r5
 80039e0:	d0f8      	beq.n	80039d4 <sbrk_aligned+0x24>
 80039e2:	1a29      	subs	r1, r5, r0
 80039e4:	0020      	movs	r0, r4
 80039e6:	f000 fc7b 	bl	80042e0 <_sbrk_r>
 80039ea:	3001      	adds	r0, #1
 80039ec:	d1f2      	bne.n	80039d4 <sbrk_aligned+0x24>
 80039ee:	e7ef      	b.n	80039d0 <sbrk_aligned+0x20>
 80039f0:	20000298 	.word	0x20000298

080039f4 <_malloc_r>:
 80039f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039f6:	2203      	movs	r2, #3
 80039f8:	1ccb      	adds	r3, r1, #3
 80039fa:	4393      	bics	r3, r2
 80039fc:	3308      	adds	r3, #8
 80039fe:	0005      	movs	r5, r0
 8003a00:	001f      	movs	r7, r3
 8003a02:	2b0c      	cmp	r3, #12
 8003a04:	d234      	bcs.n	8003a70 <_malloc_r+0x7c>
 8003a06:	270c      	movs	r7, #12
 8003a08:	42b9      	cmp	r1, r7
 8003a0a:	d833      	bhi.n	8003a74 <_malloc_r+0x80>
 8003a0c:	0028      	movs	r0, r5
 8003a0e:	f000 faa1 	bl	8003f54 <__malloc_lock>
 8003a12:	4e37      	ldr	r6, [pc, #220]	@ (8003af0 <_malloc_r+0xfc>)
 8003a14:	6833      	ldr	r3, [r6, #0]
 8003a16:	001c      	movs	r4, r3
 8003a18:	2c00      	cmp	r4, #0
 8003a1a:	d12f      	bne.n	8003a7c <_malloc_r+0x88>
 8003a1c:	0039      	movs	r1, r7
 8003a1e:	0028      	movs	r0, r5
 8003a20:	f7ff ffc6 	bl	80039b0 <sbrk_aligned>
 8003a24:	0004      	movs	r4, r0
 8003a26:	1c43      	adds	r3, r0, #1
 8003a28:	d15f      	bne.n	8003aea <_malloc_r+0xf6>
 8003a2a:	6834      	ldr	r4, [r6, #0]
 8003a2c:	9400      	str	r4, [sp, #0]
 8003a2e:	9b00      	ldr	r3, [sp, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d14a      	bne.n	8003aca <_malloc_r+0xd6>
 8003a34:	2c00      	cmp	r4, #0
 8003a36:	d052      	beq.n	8003ade <_malloc_r+0xea>
 8003a38:	6823      	ldr	r3, [r4, #0]
 8003a3a:	0028      	movs	r0, r5
 8003a3c:	18e3      	adds	r3, r4, r3
 8003a3e:	9900      	ldr	r1, [sp, #0]
 8003a40:	9301      	str	r3, [sp, #4]
 8003a42:	f000 fc4d 	bl	80042e0 <_sbrk_r>
 8003a46:	9b01      	ldr	r3, [sp, #4]
 8003a48:	4283      	cmp	r3, r0
 8003a4a:	d148      	bne.n	8003ade <_malloc_r+0xea>
 8003a4c:	6823      	ldr	r3, [r4, #0]
 8003a4e:	0028      	movs	r0, r5
 8003a50:	1aff      	subs	r7, r7, r3
 8003a52:	0039      	movs	r1, r7
 8003a54:	f7ff ffac 	bl	80039b0 <sbrk_aligned>
 8003a58:	3001      	adds	r0, #1
 8003a5a:	d040      	beq.n	8003ade <_malloc_r+0xea>
 8003a5c:	6823      	ldr	r3, [r4, #0]
 8003a5e:	19db      	adds	r3, r3, r7
 8003a60:	6023      	str	r3, [r4, #0]
 8003a62:	6833      	ldr	r3, [r6, #0]
 8003a64:	685a      	ldr	r2, [r3, #4]
 8003a66:	2a00      	cmp	r2, #0
 8003a68:	d133      	bne.n	8003ad2 <_malloc_r+0xde>
 8003a6a:	9b00      	ldr	r3, [sp, #0]
 8003a6c:	6033      	str	r3, [r6, #0]
 8003a6e:	e019      	b.n	8003aa4 <_malloc_r+0xb0>
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	dac9      	bge.n	8003a08 <_malloc_r+0x14>
 8003a74:	230c      	movs	r3, #12
 8003a76:	602b      	str	r3, [r5, #0]
 8003a78:	2000      	movs	r0, #0
 8003a7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a7c:	6821      	ldr	r1, [r4, #0]
 8003a7e:	1bc9      	subs	r1, r1, r7
 8003a80:	d420      	bmi.n	8003ac4 <_malloc_r+0xd0>
 8003a82:	290b      	cmp	r1, #11
 8003a84:	d90a      	bls.n	8003a9c <_malloc_r+0xa8>
 8003a86:	19e2      	adds	r2, r4, r7
 8003a88:	6027      	str	r7, [r4, #0]
 8003a8a:	42a3      	cmp	r3, r4
 8003a8c:	d104      	bne.n	8003a98 <_malloc_r+0xa4>
 8003a8e:	6032      	str	r2, [r6, #0]
 8003a90:	6863      	ldr	r3, [r4, #4]
 8003a92:	6011      	str	r1, [r2, #0]
 8003a94:	6053      	str	r3, [r2, #4]
 8003a96:	e005      	b.n	8003aa4 <_malloc_r+0xb0>
 8003a98:	605a      	str	r2, [r3, #4]
 8003a9a:	e7f9      	b.n	8003a90 <_malloc_r+0x9c>
 8003a9c:	6862      	ldr	r2, [r4, #4]
 8003a9e:	42a3      	cmp	r3, r4
 8003aa0:	d10e      	bne.n	8003ac0 <_malloc_r+0xcc>
 8003aa2:	6032      	str	r2, [r6, #0]
 8003aa4:	0028      	movs	r0, r5
 8003aa6:	f000 fa5d 	bl	8003f64 <__malloc_unlock>
 8003aaa:	0020      	movs	r0, r4
 8003aac:	2207      	movs	r2, #7
 8003aae:	300b      	adds	r0, #11
 8003ab0:	1d23      	adds	r3, r4, #4
 8003ab2:	4390      	bics	r0, r2
 8003ab4:	1ac2      	subs	r2, r0, r3
 8003ab6:	4298      	cmp	r0, r3
 8003ab8:	d0df      	beq.n	8003a7a <_malloc_r+0x86>
 8003aba:	1a1b      	subs	r3, r3, r0
 8003abc:	50a3      	str	r3, [r4, r2]
 8003abe:	e7dc      	b.n	8003a7a <_malloc_r+0x86>
 8003ac0:	605a      	str	r2, [r3, #4]
 8003ac2:	e7ef      	b.n	8003aa4 <_malloc_r+0xb0>
 8003ac4:	0023      	movs	r3, r4
 8003ac6:	6864      	ldr	r4, [r4, #4]
 8003ac8:	e7a6      	b.n	8003a18 <_malloc_r+0x24>
 8003aca:	9c00      	ldr	r4, [sp, #0]
 8003acc:	6863      	ldr	r3, [r4, #4]
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	e7ad      	b.n	8003a2e <_malloc_r+0x3a>
 8003ad2:	001a      	movs	r2, r3
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	42a3      	cmp	r3, r4
 8003ad8:	d1fb      	bne.n	8003ad2 <_malloc_r+0xde>
 8003ada:	2300      	movs	r3, #0
 8003adc:	e7da      	b.n	8003a94 <_malloc_r+0xa0>
 8003ade:	230c      	movs	r3, #12
 8003ae0:	0028      	movs	r0, r5
 8003ae2:	602b      	str	r3, [r5, #0]
 8003ae4:	f000 fa3e 	bl	8003f64 <__malloc_unlock>
 8003ae8:	e7c6      	b.n	8003a78 <_malloc_r+0x84>
 8003aea:	6007      	str	r7, [r0, #0]
 8003aec:	e7da      	b.n	8003aa4 <_malloc_r+0xb0>
 8003aee:	46c0      	nop			@ (mov r8, r8)
 8003af0:	2000029c 	.word	0x2000029c

08003af4 <_printf_common>:
 8003af4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003af6:	0016      	movs	r6, r2
 8003af8:	9301      	str	r3, [sp, #4]
 8003afa:	688a      	ldr	r2, [r1, #8]
 8003afc:	690b      	ldr	r3, [r1, #16]
 8003afe:	000c      	movs	r4, r1
 8003b00:	9000      	str	r0, [sp, #0]
 8003b02:	4293      	cmp	r3, r2
 8003b04:	da00      	bge.n	8003b08 <_printf_common+0x14>
 8003b06:	0013      	movs	r3, r2
 8003b08:	0022      	movs	r2, r4
 8003b0a:	6033      	str	r3, [r6, #0]
 8003b0c:	3243      	adds	r2, #67	@ 0x43
 8003b0e:	7812      	ldrb	r2, [r2, #0]
 8003b10:	2a00      	cmp	r2, #0
 8003b12:	d001      	beq.n	8003b18 <_printf_common+0x24>
 8003b14:	3301      	adds	r3, #1
 8003b16:	6033      	str	r3, [r6, #0]
 8003b18:	6823      	ldr	r3, [r4, #0]
 8003b1a:	069b      	lsls	r3, r3, #26
 8003b1c:	d502      	bpl.n	8003b24 <_printf_common+0x30>
 8003b1e:	6833      	ldr	r3, [r6, #0]
 8003b20:	3302      	adds	r3, #2
 8003b22:	6033      	str	r3, [r6, #0]
 8003b24:	6822      	ldr	r2, [r4, #0]
 8003b26:	2306      	movs	r3, #6
 8003b28:	0015      	movs	r5, r2
 8003b2a:	401d      	ands	r5, r3
 8003b2c:	421a      	tst	r2, r3
 8003b2e:	d027      	beq.n	8003b80 <_printf_common+0x8c>
 8003b30:	0023      	movs	r3, r4
 8003b32:	3343      	adds	r3, #67	@ 0x43
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	1e5a      	subs	r2, r3, #1
 8003b38:	4193      	sbcs	r3, r2
 8003b3a:	6822      	ldr	r2, [r4, #0]
 8003b3c:	0692      	lsls	r2, r2, #26
 8003b3e:	d430      	bmi.n	8003ba2 <_printf_common+0xae>
 8003b40:	0022      	movs	r2, r4
 8003b42:	9901      	ldr	r1, [sp, #4]
 8003b44:	9800      	ldr	r0, [sp, #0]
 8003b46:	9d08      	ldr	r5, [sp, #32]
 8003b48:	3243      	adds	r2, #67	@ 0x43
 8003b4a:	47a8      	blx	r5
 8003b4c:	3001      	adds	r0, #1
 8003b4e:	d025      	beq.n	8003b9c <_printf_common+0xa8>
 8003b50:	2206      	movs	r2, #6
 8003b52:	6823      	ldr	r3, [r4, #0]
 8003b54:	2500      	movs	r5, #0
 8003b56:	4013      	ands	r3, r2
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d105      	bne.n	8003b68 <_printf_common+0x74>
 8003b5c:	6833      	ldr	r3, [r6, #0]
 8003b5e:	68e5      	ldr	r5, [r4, #12]
 8003b60:	1aed      	subs	r5, r5, r3
 8003b62:	43eb      	mvns	r3, r5
 8003b64:	17db      	asrs	r3, r3, #31
 8003b66:	401d      	ands	r5, r3
 8003b68:	68a3      	ldr	r3, [r4, #8]
 8003b6a:	6922      	ldr	r2, [r4, #16]
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	dd01      	ble.n	8003b74 <_printf_common+0x80>
 8003b70:	1a9b      	subs	r3, r3, r2
 8003b72:	18ed      	adds	r5, r5, r3
 8003b74:	2600      	movs	r6, #0
 8003b76:	42b5      	cmp	r5, r6
 8003b78:	d120      	bne.n	8003bbc <_printf_common+0xc8>
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	e010      	b.n	8003ba0 <_printf_common+0xac>
 8003b7e:	3501      	adds	r5, #1
 8003b80:	68e3      	ldr	r3, [r4, #12]
 8003b82:	6832      	ldr	r2, [r6, #0]
 8003b84:	1a9b      	subs	r3, r3, r2
 8003b86:	42ab      	cmp	r3, r5
 8003b88:	ddd2      	ble.n	8003b30 <_printf_common+0x3c>
 8003b8a:	0022      	movs	r2, r4
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	9901      	ldr	r1, [sp, #4]
 8003b90:	9800      	ldr	r0, [sp, #0]
 8003b92:	9f08      	ldr	r7, [sp, #32]
 8003b94:	3219      	adds	r2, #25
 8003b96:	47b8      	blx	r7
 8003b98:	3001      	adds	r0, #1
 8003b9a:	d1f0      	bne.n	8003b7e <_printf_common+0x8a>
 8003b9c:	2001      	movs	r0, #1
 8003b9e:	4240      	negs	r0, r0
 8003ba0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ba2:	2030      	movs	r0, #48	@ 0x30
 8003ba4:	18e1      	adds	r1, r4, r3
 8003ba6:	3143      	adds	r1, #67	@ 0x43
 8003ba8:	7008      	strb	r0, [r1, #0]
 8003baa:	0021      	movs	r1, r4
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	3145      	adds	r1, #69	@ 0x45
 8003bb0:	7809      	ldrb	r1, [r1, #0]
 8003bb2:	18a2      	adds	r2, r4, r2
 8003bb4:	3243      	adds	r2, #67	@ 0x43
 8003bb6:	3302      	adds	r3, #2
 8003bb8:	7011      	strb	r1, [r2, #0]
 8003bba:	e7c1      	b.n	8003b40 <_printf_common+0x4c>
 8003bbc:	0022      	movs	r2, r4
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	9901      	ldr	r1, [sp, #4]
 8003bc2:	9800      	ldr	r0, [sp, #0]
 8003bc4:	9f08      	ldr	r7, [sp, #32]
 8003bc6:	321a      	adds	r2, #26
 8003bc8:	47b8      	blx	r7
 8003bca:	3001      	adds	r0, #1
 8003bcc:	d0e6      	beq.n	8003b9c <_printf_common+0xa8>
 8003bce:	3601      	adds	r6, #1
 8003bd0:	e7d1      	b.n	8003b76 <_printf_common+0x82>
	...

08003bd4 <_printf_i>:
 8003bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bd6:	b08b      	sub	sp, #44	@ 0x2c
 8003bd8:	9206      	str	r2, [sp, #24]
 8003bda:	000a      	movs	r2, r1
 8003bdc:	3243      	adds	r2, #67	@ 0x43
 8003bde:	9307      	str	r3, [sp, #28]
 8003be0:	9005      	str	r0, [sp, #20]
 8003be2:	9203      	str	r2, [sp, #12]
 8003be4:	7e0a      	ldrb	r2, [r1, #24]
 8003be6:	000c      	movs	r4, r1
 8003be8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003bea:	2a78      	cmp	r2, #120	@ 0x78
 8003bec:	d809      	bhi.n	8003c02 <_printf_i+0x2e>
 8003bee:	2a62      	cmp	r2, #98	@ 0x62
 8003bf0:	d80b      	bhi.n	8003c0a <_printf_i+0x36>
 8003bf2:	2a00      	cmp	r2, #0
 8003bf4:	d100      	bne.n	8003bf8 <_printf_i+0x24>
 8003bf6:	e0bc      	b.n	8003d72 <_printf_i+0x19e>
 8003bf8:	497b      	ldr	r1, [pc, #492]	@ (8003de8 <_printf_i+0x214>)
 8003bfa:	9104      	str	r1, [sp, #16]
 8003bfc:	2a58      	cmp	r2, #88	@ 0x58
 8003bfe:	d100      	bne.n	8003c02 <_printf_i+0x2e>
 8003c00:	e090      	b.n	8003d24 <_printf_i+0x150>
 8003c02:	0025      	movs	r5, r4
 8003c04:	3542      	adds	r5, #66	@ 0x42
 8003c06:	702a      	strb	r2, [r5, #0]
 8003c08:	e022      	b.n	8003c50 <_printf_i+0x7c>
 8003c0a:	0010      	movs	r0, r2
 8003c0c:	3863      	subs	r0, #99	@ 0x63
 8003c0e:	2815      	cmp	r0, #21
 8003c10:	d8f7      	bhi.n	8003c02 <_printf_i+0x2e>
 8003c12:	f7fc fa79 	bl	8000108 <__gnu_thumb1_case_shi>
 8003c16:	0016      	.short	0x0016
 8003c18:	fff6001f 	.word	0xfff6001f
 8003c1c:	fff6fff6 	.word	0xfff6fff6
 8003c20:	001ffff6 	.word	0x001ffff6
 8003c24:	fff6fff6 	.word	0xfff6fff6
 8003c28:	fff6fff6 	.word	0xfff6fff6
 8003c2c:	003600a1 	.word	0x003600a1
 8003c30:	fff60080 	.word	0xfff60080
 8003c34:	00b2fff6 	.word	0x00b2fff6
 8003c38:	0036fff6 	.word	0x0036fff6
 8003c3c:	fff6fff6 	.word	0xfff6fff6
 8003c40:	0084      	.short	0x0084
 8003c42:	0025      	movs	r5, r4
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	3542      	adds	r5, #66	@ 0x42
 8003c48:	1d11      	adds	r1, r2, #4
 8003c4a:	6019      	str	r1, [r3, #0]
 8003c4c:	6813      	ldr	r3, [r2, #0]
 8003c4e:	702b      	strb	r3, [r5, #0]
 8003c50:	2301      	movs	r3, #1
 8003c52:	e0a0      	b.n	8003d96 <_printf_i+0x1c2>
 8003c54:	6818      	ldr	r0, [r3, #0]
 8003c56:	6809      	ldr	r1, [r1, #0]
 8003c58:	1d02      	adds	r2, r0, #4
 8003c5a:	060d      	lsls	r5, r1, #24
 8003c5c:	d50b      	bpl.n	8003c76 <_printf_i+0xa2>
 8003c5e:	6806      	ldr	r6, [r0, #0]
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	2e00      	cmp	r6, #0
 8003c64:	da03      	bge.n	8003c6e <_printf_i+0x9a>
 8003c66:	232d      	movs	r3, #45	@ 0x2d
 8003c68:	9a03      	ldr	r2, [sp, #12]
 8003c6a:	4276      	negs	r6, r6
 8003c6c:	7013      	strb	r3, [r2, #0]
 8003c6e:	4b5e      	ldr	r3, [pc, #376]	@ (8003de8 <_printf_i+0x214>)
 8003c70:	270a      	movs	r7, #10
 8003c72:	9304      	str	r3, [sp, #16]
 8003c74:	e018      	b.n	8003ca8 <_printf_i+0xd4>
 8003c76:	6806      	ldr	r6, [r0, #0]
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	0649      	lsls	r1, r1, #25
 8003c7c:	d5f1      	bpl.n	8003c62 <_printf_i+0x8e>
 8003c7e:	b236      	sxth	r6, r6
 8003c80:	e7ef      	b.n	8003c62 <_printf_i+0x8e>
 8003c82:	6808      	ldr	r0, [r1, #0]
 8003c84:	6819      	ldr	r1, [r3, #0]
 8003c86:	c940      	ldmia	r1!, {r6}
 8003c88:	0605      	lsls	r5, r0, #24
 8003c8a:	d402      	bmi.n	8003c92 <_printf_i+0xbe>
 8003c8c:	0640      	lsls	r0, r0, #25
 8003c8e:	d500      	bpl.n	8003c92 <_printf_i+0xbe>
 8003c90:	b2b6      	uxth	r6, r6
 8003c92:	6019      	str	r1, [r3, #0]
 8003c94:	4b54      	ldr	r3, [pc, #336]	@ (8003de8 <_printf_i+0x214>)
 8003c96:	270a      	movs	r7, #10
 8003c98:	9304      	str	r3, [sp, #16]
 8003c9a:	2a6f      	cmp	r2, #111	@ 0x6f
 8003c9c:	d100      	bne.n	8003ca0 <_printf_i+0xcc>
 8003c9e:	3f02      	subs	r7, #2
 8003ca0:	0023      	movs	r3, r4
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	3343      	adds	r3, #67	@ 0x43
 8003ca6:	701a      	strb	r2, [r3, #0]
 8003ca8:	6863      	ldr	r3, [r4, #4]
 8003caa:	60a3      	str	r3, [r4, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	db03      	blt.n	8003cb8 <_printf_i+0xe4>
 8003cb0:	2104      	movs	r1, #4
 8003cb2:	6822      	ldr	r2, [r4, #0]
 8003cb4:	438a      	bics	r2, r1
 8003cb6:	6022      	str	r2, [r4, #0]
 8003cb8:	2e00      	cmp	r6, #0
 8003cba:	d102      	bne.n	8003cc2 <_printf_i+0xee>
 8003cbc:	9d03      	ldr	r5, [sp, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00c      	beq.n	8003cdc <_printf_i+0x108>
 8003cc2:	9d03      	ldr	r5, [sp, #12]
 8003cc4:	0030      	movs	r0, r6
 8003cc6:	0039      	movs	r1, r7
 8003cc8:	f7fc faae 	bl	8000228 <__aeabi_uidivmod>
 8003ccc:	9b04      	ldr	r3, [sp, #16]
 8003cce:	3d01      	subs	r5, #1
 8003cd0:	5c5b      	ldrb	r3, [r3, r1]
 8003cd2:	702b      	strb	r3, [r5, #0]
 8003cd4:	0033      	movs	r3, r6
 8003cd6:	0006      	movs	r6, r0
 8003cd8:	429f      	cmp	r7, r3
 8003cda:	d9f3      	bls.n	8003cc4 <_printf_i+0xf0>
 8003cdc:	2f08      	cmp	r7, #8
 8003cde:	d109      	bne.n	8003cf4 <_printf_i+0x120>
 8003ce0:	6823      	ldr	r3, [r4, #0]
 8003ce2:	07db      	lsls	r3, r3, #31
 8003ce4:	d506      	bpl.n	8003cf4 <_printf_i+0x120>
 8003ce6:	6862      	ldr	r2, [r4, #4]
 8003ce8:	6923      	ldr	r3, [r4, #16]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	dc02      	bgt.n	8003cf4 <_printf_i+0x120>
 8003cee:	2330      	movs	r3, #48	@ 0x30
 8003cf0:	3d01      	subs	r5, #1
 8003cf2:	702b      	strb	r3, [r5, #0]
 8003cf4:	9b03      	ldr	r3, [sp, #12]
 8003cf6:	1b5b      	subs	r3, r3, r5
 8003cf8:	6123      	str	r3, [r4, #16]
 8003cfa:	9b07      	ldr	r3, [sp, #28]
 8003cfc:	0021      	movs	r1, r4
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	9805      	ldr	r0, [sp, #20]
 8003d02:	9b06      	ldr	r3, [sp, #24]
 8003d04:	aa09      	add	r2, sp, #36	@ 0x24
 8003d06:	f7ff fef5 	bl	8003af4 <_printf_common>
 8003d0a:	3001      	adds	r0, #1
 8003d0c:	d148      	bne.n	8003da0 <_printf_i+0x1cc>
 8003d0e:	2001      	movs	r0, #1
 8003d10:	4240      	negs	r0, r0
 8003d12:	b00b      	add	sp, #44	@ 0x2c
 8003d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d16:	2220      	movs	r2, #32
 8003d18:	6809      	ldr	r1, [r1, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	6022      	str	r2, [r4, #0]
 8003d1e:	2278      	movs	r2, #120	@ 0x78
 8003d20:	4932      	ldr	r1, [pc, #200]	@ (8003dec <_printf_i+0x218>)
 8003d22:	9104      	str	r1, [sp, #16]
 8003d24:	0021      	movs	r1, r4
 8003d26:	3145      	adds	r1, #69	@ 0x45
 8003d28:	700a      	strb	r2, [r1, #0]
 8003d2a:	6819      	ldr	r1, [r3, #0]
 8003d2c:	6822      	ldr	r2, [r4, #0]
 8003d2e:	c940      	ldmia	r1!, {r6}
 8003d30:	0610      	lsls	r0, r2, #24
 8003d32:	d402      	bmi.n	8003d3a <_printf_i+0x166>
 8003d34:	0650      	lsls	r0, r2, #25
 8003d36:	d500      	bpl.n	8003d3a <_printf_i+0x166>
 8003d38:	b2b6      	uxth	r6, r6
 8003d3a:	6019      	str	r1, [r3, #0]
 8003d3c:	07d3      	lsls	r3, r2, #31
 8003d3e:	d502      	bpl.n	8003d46 <_printf_i+0x172>
 8003d40:	2320      	movs	r3, #32
 8003d42:	4313      	orrs	r3, r2
 8003d44:	6023      	str	r3, [r4, #0]
 8003d46:	2e00      	cmp	r6, #0
 8003d48:	d001      	beq.n	8003d4e <_printf_i+0x17a>
 8003d4a:	2710      	movs	r7, #16
 8003d4c:	e7a8      	b.n	8003ca0 <_printf_i+0xcc>
 8003d4e:	2220      	movs	r2, #32
 8003d50:	6823      	ldr	r3, [r4, #0]
 8003d52:	4393      	bics	r3, r2
 8003d54:	6023      	str	r3, [r4, #0]
 8003d56:	e7f8      	b.n	8003d4a <_printf_i+0x176>
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	680d      	ldr	r5, [r1, #0]
 8003d5c:	1d10      	adds	r0, r2, #4
 8003d5e:	6949      	ldr	r1, [r1, #20]
 8003d60:	6018      	str	r0, [r3, #0]
 8003d62:	6813      	ldr	r3, [r2, #0]
 8003d64:	062e      	lsls	r6, r5, #24
 8003d66:	d501      	bpl.n	8003d6c <_printf_i+0x198>
 8003d68:	6019      	str	r1, [r3, #0]
 8003d6a:	e002      	b.n	8003d72 <_printf_i+0x19e>
 8003d6c:	066d      	lsls	r5, r5, #25
 8003d6e:	d5fb      	bpl.n	8003d68 <_printf_i+0x194>
 8003d70:	8019      	strh	r1, [r3, #0]
 8003d72:	2300      	movs	r3, #0
 8003d74:	9d03      	ldr	r5, [sp, #12]
 8003d76:	6123      	str	r3, [r4, #16]
 8003d78:	e7bf      	b.n	8003cfa <_printf_i+0x126>
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	1d11      	adds	r1, r2, #4
 8003d7e:	6019      	str	r1, [r3, #0]
 8003d80:	6815      	ldr	r5, [r2, #0]
 8003d82:	2100      	movs	r1, #0
 8003d84:	0028      	movs	r0, r5
 8003d86:	6862      	ldr	r2, [r4, #4]
 8003d88:	f000 fad0 	bl	800432c <memchr>
 8003d8c:	2800      	cmp	r0, #0
 8003d8e:	d001      	beq.n	8003d94 <_printf_i+0x1c0>
 8003d90:	1b40      	subs	r0, r0, r5
 8003d92:	6060      	str	r0, [r4, #4]
 8003d94:	6863      	ldr	r3, [r4, #4]
 8003d96:	6123      	str	r3, [r4, #16]
 8003d98:	2300      	movs	r3, #0
 8003d9a:	9a03      	ldr	r2, [sp, #12]
 8003d9c:	7013      	strb	r3, [r2, #0]
 8003d9e:	e7ac      	b.n	8003cfa <_printf_i+0x126>
 8003da0:	002a      	movs	r2, r5
 8003da2:	6923      	ldr	r3, [r4, #16]
 8003da4:	9906      	ldr	r1, [sp, #24]
 8003da6:	9805      	ldr	r0, [sp, #20]
 8003da8:	9d07      	ldr	r5, [sp, #28]
 8003daa:	47a8      	blx	r5
 8003dac:	3001      	adds	r0, #1
 8003dae:	d0ae      	beq.n	8003d0e <_printf_i+0x13a>
 8003db0:	6823      	ldr	r3, [r4, #0]
 8003db2:	079b      	lsls	r3, r3, #30
 8003db4:	d415      	bmi.n	8003de2 <_printf_i+0x20e>
 8003db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003db8:	68e0      	ldr	r0, [r4, #12]
 8003dba:	4298      	cmp	r0, r3
 8003dbc:	daa9      	bge.n	8003d12 <_printf_i+0x13e>
 8003dbe:	0018      	movs	r0, r3
 8003dc0:	e7a7      	b.n	8003d12 <_printf_i+0x13e>
 8003dc2:	0022      	movs	r2, r4
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	9906      	ldr	r1, [sp, #24]
 8003dc8:	9805      	ldr	r0, [sp, #20]
 8003dca:	9e07      	ldr	r6, [sp, #28]
 8003dcc:	3219      	adds	r2, #25
 8003dce:	47b0      	blx	r6
 8003dd0:	3001      	adds	r0, #1
 8003dd2:	d09c      	beq.n	8003d0e <_printf_i+0x13a>
 8003dd4:	3501      	adds	r5, #1
 8003dd6:	68e3      	ldr	r3, [r4, #12]
 8003dd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003dda:	1a9b      	subs	r3, r3, r2
 8003ddc:	42ab      	cmp	r3, r5
 8003dde:	dcf0      	bgt.n	8003dc2 <_printf_i+0x1ee>
 8003de0:	e7e9      	b.n	8003db6 <_printf_i+0x1e2>
 8003de2:	2500      	movs	r5, #0
 8003de4:	e7f7      	b.n	8003dd6 <_printf_i+0x202>
 8003de6:	46c0      	nop			@ (mov r8, r8)
 8003de8:	08004475 	.word	0x08004475
 8003dec:	08004486 	.word	0x08004486

08003df0 <__sflush_r>:
 8003df0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003df2:	220c      	movs	r2, #12
 8003df4:	5e8b      	ldrsh	r3, [r1, r2]
 8003df6:	0005      	movs	r5, r0
 8003df8:	000c      	movs	r4, r1
 8003dfa:	071a      	lsls	r2, r3, #28
 8003dfc:	d456      	bmi.n	8003eac <__sflush_r+0xbc>
 8003dfe:	684a      	ldr	r2, [r1, #4]
 8003e00:	2a00      	cmp	r2, #0
 8003e02:	dc02      	bgt.n	8003e0a <__sflush_r+0x1a>
 8003e04:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8003e06:	2a00      	cmp	r2, #0
 8003e08:	dd4e      	ble.n	8003ea8 <__sflush_r+0xb8>
 8003e0a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003e0c:	2f00      	cmp	r7, #0
 8003e0e:	d04b      	beq.n	8003ea8 <__sflush_r+0xb8>
 8003e10:	2200      	movs	r2, #0
 8003e12:	2080      	movs	r0, #128	@ 0x80
 8003e14:	682e      	ldr	r6, [r5, #0]
 8003e16:	602a      	str	r2, [r5, #0]
 8003e18:	001a      	movs	r2, r3
 8003e1a:	0140      	lsls	r0, r0, #5
 8003e1c:	6a21      	ldr	r1, [r4, #32]
 8003e1e:	4002      	ands	r2, r0
 8003e20:	4203      	tst	r3, r0
 8003e22:	d033      	beq.n	8003e8c <__sflush_r+0x9c>
 8003e24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003e26:	89a3      	ldrh	r3, [r4, #12]
 8003e28:	075b      	lsls	r3, r3, #29
 8003e2a:	d506      	bpl.n	8003e3a <__sflush_r+0x4a>
 8003e2c:	6863      	ldr	r3, [r4, #4]
 8003e2e:	1ad2      	subs	r2, r2, r3
 8003e30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d001      	beq.n	8003e3a <__sflush_r+0x4a>
 8003e36:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003e38:	1ad2      	subs	r2, r2, r3
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	0028      	movs	r0, r5
 8003e3e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003e40:	6a21      	ldr	r1, [r4, #32]
 8003e42:	47b8      	blx	r7
 8003e44:	89a2      	ldrh	r2, [r4, #12]
 8003e46:	1c43      	adds	r3, r0, #1
 8003e48:	d106      	bne.n	8003e58 <__sflush_r+0x68>
 8003e4a:	6829      	ldr	r1, [r5, #0]
 8003e4c:	291d      	cmp	r1, #29
 8003e4e:	d846      	bhi.n	8003ede <__sflush_r+0xee>
 8003e50:	4b29      	ldr	r3, [pc, #164]	@ (8003ef8 <__sflush_r+0x108>)
 8003e52:	410b      	asrs	r3, r1
 8003e54:	07db      	lsls	r3, r3, #31
 8003e56:	d442      	bmi.n	8003ede <__sflush_r+0xee>
 8003e58:	2300      	movs	r3, #0
 8003e5a:	6063      	str	r3, [r4, #4]
 8003e5c:	6923      	ldr	r3, [r4, #16]
 8003e5e:	6023      	str	r3, [r4, #0]
 8003e60:	04d2      	lsls	r2, r2, #19
 8003e62:	d505      	bpl.n	8003e70 <__sflush_r+0x80>
 8003e64:	1c43      	adds	r3, r0, #1
 8003e66:	d102      	bne.n	8003e6e <__sflush_r+0x7e>
 8003e68:	682b      	ldr	r3, [r5, #0]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d100      	bne.n	8003e70 <__sflush_r+0x80>
 8003e6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003e70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e72:	602e      	str	r6, [r5, #0]
 8003e74:	2900      	cmp	r1, #0
 8003e76:	d017      	beq.n	8003ea8 <__sflush_r+0xb8>
 8003e78:	0023      	movs	r3, r4
 8003e7a:	3344      	adds	r3, #68	@ 0x44
 8003e7c:	4299      	cmp	r1, r3
 8003e7e:	d002      	beq.n	8003e86 <__sflush_r+0x96>
 8003e80:	0028      	movs	r0, r5
 8003e82:	f000 fa5f 	bl	8004344 <_free_r>
 8003e86:	2300      	movs	r3, #0
 8003e88:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e8a:	e00d      	b.n	8003ea8 <__sflush_r+0xb8>
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	0028      	movs	r0, r5
 8003e90:	47b8      	blx	r7
 8003e92:	0002      	movs	r2, r0
 8003e94:	1c43      	adds	r3, r0, #1
 8003e96:	d1c6      	bne.n	8003e26 <__sflush_r+0x36>
 8003e98:	682b      	ldr	r3, [r5, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0c3      	beq.n	8003e26 <__sflush_r+0x36>
 8003e9e:	2b1d      	cmp	r3, #29
 8003ea0:	d001      	beq.n	8003ea6 <__sflush_r+0xb6>
 8003ea2:	2b16      	cmp	r3, #22
 8003ea4:	d11a      	bne.n	8003edc <__sflush_r+0xec>
 8003ea6:	602e      	str	r6, [r5, #0]
 8003ea8:	2000      	movs	r0, #0
 8003eaa:	e01e      	b.n	8003eea <__sflush_r+0xfa>
 8003eac:	690e      	ldr	r6, [r1, #16]
 8003eae:	2e00      	cmp	r6, #0
 8003eb0:	d0fa      	beq.n	8003ea8 <__sflush_r+0xb8>
 8003eb2:	680f      	ldr	r7, [r1, #0]
 8003eb4:	600e      	str	r6, [r1, #0]
 8003eb6:	1bba      	subs	r2, r7, r6
 8003eb8:	9201      	str	r2, [sp, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	079b      	lsls	r3, r3, #30
 8003ebe:	d100      	bne.n	8003ec2 <__sflush_r+0xd2>
 8003ec0:	694a      	ldr	r2, [r1, #20]
 8003ec2:	60a2      	str	r2, [r4, #8]
 8003ec4:	9b01      	ldr	r3, [sp, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	ddee      	ble.n	8003ea8 <__sflush_r+0xb8>
 8003eca:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003ecc:	0032      	movs	r2, r6
 8003ece:	001f      	movs	r7, r3
 8003ed0:	0028      	movs	r0, r5
 8003ed2:	9b01      	ldr	r3, [sp, #4]
 8003ed4:	6a21      	ldr	r1, [r4, #32]
 8003ed6:	47b8      	blx	r7
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	dc07      	bgt.n	8003eec <__sflush_r+0xfc>
 8003edc:	89a2      	ldrh	r2, [r4, #12]
 8003ede:	2340      	movs	r3, #64	@ 0x40
 8003ee0:	2001      	movs	r0, #1
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	b21b      	sxth	r3, r3
 8003ee6:	81a3      	strh	r3, [r4, #12]
 8003ee8:	4240      	negs	r0, r0
 8003eea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003eec:	9b01      	ldr	r3, [sp, #4]
 8003eee:	1836      	adds	r6, r6, r0
 8003ef0:	1a1b      	subs	r3, r3, r0
 8003ef2:	9301      	str	r3, [sp, #4]
 8003ef4:	e7e6      	b.n	8003ec4 <__sflush_r+0xd4>
 8003ef6:	46c0      	nop			@ (mov r8, r8)
 8003ef8:	dfbffffe 	.word	0xdfbffffe

08003efc <_fflush_r>:
 8003efc:	690b      	ldr	r3, [r1, #16]
 8003efe:	b570      	push	{r4, r5, r6, lr}
 8003f00:	0005      	movs	r5, r0
 8003f02:	000c      	movs	r4, r1
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d102      	bne.n	8003f0e <_fflush_r+0x12>
 8003f08:	2500      	movs	r5, #0
 8003f0a:	0028      	movs	r0, r5
 8003f0c:	bd70      	pop	{r4, r5, r6, pc}
 8003f0e:	2800      	cmp	r0, #0
 8003f10:	d004      	beq.n	8003f1c <_fflush_r+0x20>
 8003f12:	6a03      	ldr	r3, [r0, #32]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d101      	bne.n	8003f1c <_fflush_r+0x20>
 8003f18:	f7ff fb8e 	bl	8003638 <__sinit>
 8003f1c:	220c      	movs	r2, #12
 8003f1e:	5ea3      	ldrsh	r3, [r4, r2]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0f1      	beq.n	8003f08 <_fflush_r+0xc>
 8003f24:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003f26:	07d2      	lsls	r2, r2, #31
 8003f28:	d404      	bmi.n	8003f34 <_fflush_r+0x38>
 8003f2a:	059b      	lsls	r3, r3, #22
 8003f2c:	d402      	bmi.n	8003f34 <_fflush_r+0x38>
 8003f2e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f30:	f7ff fbf9 	bl	8003726 <__retarget_lock_acquire_recursive>
 8003f34:	0028      	movs	r0, r5
 8003f36:	0021      	movs	r1, r4
 8003f38:	f7ff ff5a 	bl	8003df0 <__sflush_r>
 8003f3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f3e:	0005      	movs	r5, r0
 8003f40:	07db      	lsls	r3, r3, #31
 8003f42:	d4e2      	bmi.n	8003f0a <_fflush_r+0xe>
 8003f44:	89a3      	ldrh	r3, [r4, #12]
 8003f46:	059b      	lsls	r3, r3, #22
 8003f48:	d4df      	bmi.n	8003f0a <_fflush_r+0xe>
 8003f4a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f4c:	f7ff fbec 	bl	8003728 <__retarget_lock_release_recursive>
 8003f50:	e7db      	b.n	8003f0a <_fflush_r+0xe>
	...

08003f54 <__malloc_lock>:
 8003f54:	b510      	push	{r4, lr}
 8003f56:	4802      	ldr	r0, [pc, #8]	@ (8003f60 <__malloc_lock+0xc>)
 8003f58:	f7ff fbe5 	bl	8003726 <__retarget_lock_acquire_recursive>
 8003f5c:	bd10      	pop	{r4, pc}
 8003f5e:	46c0      	nop			@ (mov r8, r8)
 8003f60:	20000294 	.word	0x20000294

08003f64 <__malloc_unlock>:
 8003f64:	b510      	push	{r4, lr}
 8003f66:	4802      	ldr	r0, [pc, #8]	@ (8003f70 <__malloc_unlock+0xc>)
 8003f68:	f7ff fbde 	bl	8003728 <__retarget_lock_release_recursive>
 8003f6c:	bd10      	pop	{r4, pc}
 8003f6e:	46c0      	nop			@ (mov r8, r8)
 8003f70:	20000294 	.word	0x20000294

08003f74 <__sread>:
 8003f74:	b570      	push	{r4, r5, r6, lr}
 8003f76:	000c      	movs	r4, r1
 8003f78:	250e      	movs	r5, #14
 8003f7a:	5f49      	ldrsh	r1, [r1, r5]
 8003f7c:	f000 f99c 	bl	80042b8 <_read_r>
 8003f80:	2800      	cmp	r0, #0
 8003f82:	db03      	blt.n	8003f8c <__sread+0x18>
 8003f84:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003f86:	181b      	adds	r3, r3, r0
 8003f88:	6563      	str	r3, [r4, #84]	@ 0x54
 8003f8a:	bd70      	pop	{r4, r5, r6, pc}
 8003f8c:	89a3      	ldrh	r3, [r4, #12]
 8003f8e:	4a02      	ldr	r2, [pc, #8]	@ (8003f98 <__sread+0x24>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	81a3      	strh	r3, [r4, #12]
 8003f94:	e7f9      	b.n	8003f8a <__sread+0x16>
 8003f96:	46c0      	nop			@ (mov r8, r8)
 8003f98:	ffffefff 	.word	0xffffefff

08003f9c <__swrite>:
 8003f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f9e:	001f      	movs	r7, r3
 8003fa0:	898b      	ldrh	r3, [r1, #12]
 8003fa2:	0005      	movs	r5, r0
 8003fa4:	000c      	movs	r4, r1
 8003fa6:	0016      	movs	r6, r2
 8003fa8:	05db      	lsls	r3, r3, #23
 8003faa:	d505      	bpl.n	8003fb8 <__swrite+0x1c>
 8003fac:	230e      	movs	r3, #14
 8003fae:	5ec9      	ldrsh	r1, [r1, r3]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	2302      	movs	r3, #2
 8003fb4:	f000 f96c 	bl	8004290 <_lseek_r>
 8003fb8:	89a3      	ldrh	r3, [r4, #12]
 8003fba:	4a05      	ldr	r2, [pc, #20]	@ (8003fd0 <__swrite+0x34>)
 8003fbc:	0028      	movs	r0, r5
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	81a3      	strh	r3, [r4, #12]
 8003fc2:	0032      	movs	r2, r6
 8003fc4:	230e      	movs	r3, #14
 8003fc6:	5ee1      	ldrsh	r1, [r4, r3]
 8003fc8:	003b      	movs	r3, r7
 8003fca:	f000 f99b 	bl	8004304 <_write_r>
 8003fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fd0:	ffffefff 	.word	0xffffefff

08003fd4 <__sseek>:
 8003fd4:	b570      	push	{r4, r5, r6, lr}
 8003fd6:	000c      	movs	r4, r1
 8003fd8:	250e      	movs	r5, #14
 8003fda:	5f49      	ldrsh	r1, [r1, r5]
 8003fdc:	f000 f958 	bl	8004290 <_lseek_r>
 8003fe0:	89a3      	ldrh	r3, [r4, #12]
 8003fe2:	1c42      	adds	r2, r0, #1
 8003fe4:	d103      	bne.n	8003fee <__sseek+0x1a>
 8003fe6:	4a05      	ldr	r2, [pc, #20]	@ (8003ffc <__sseek+0x28>)
 8003fe8:	4013      	ands	r3, r2
 8003fea:	81a3      	strh	r3, [r4, #12]
 8003fec:	bd70      	pop	{r4, r5, r6, pc}
 8003fee:	2280      	movs	r2, #128	@ 0x80
 8003ff0:	0152      	lsls	r2, r2, #5
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	81a3      	strh	r3, [r4, #12]
 8003ff6:	6560      	str	r0, [r4, #84]	@ 0x54
 8003ff8:	e7f8      	b.n	8003fec <__sseek+0x18>
 8003ffa:	46c0      	nop			@ (mov r8, r8)
 8003ffc:	ffffefff 	.word	0xffffefff

08004000 <__sclose>:
 8004000:	b510      	push	{r4, lr}
 8004002:	230e      	movs	r3, #14
 8004004:	5ec9      	ldrsh	r1, [r1, r3]
 8004006:	f000 f90d 	bl	8004224 <_close_r>
 800400a:	bd10      	pop	{r4, pc}

0800400c <__swbuf_r>:
 800400c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800400e:	0006      	movs	r6, r0
 8004010:	000d      	movs	r5, r1
 8004012:	0014      	movs	r4, r2
 8004014:	2800      	cmp	r0, #0
 8004016:	d004      	beq.n	8004022 <__swbuf_r+0x16>
 8004018:	6a03      	ldr	r3, [r0, #32]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d101      	bne.n	8004022 <__swbuf_r+0x16>
 800401e:	f7ff fb0b 	bl	8003638 <__sinit>
 8004022:	69a3      	ldr	r3, [r4, #24]
 8004024:	60a3      	str	r3, [r4, #8]
 8004026:	89a3      	ldrh	r3, [r4, #12]
 8004028:	071b      	lsls	r3, r3, #28
 800402a:	d502      	bpl.n	8004032 <__swbuf_r+0x26>
 800402c:	6923      	ldr	r3, [r4, #16]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d109      	bne.n	8004046 <__swbuf_r+0x3a>
 8004032:	0021      	movs	r1, r4
 8004034:	0030      	movs	r0, r6
 8004036:	f000 f82b 	bl	8004090 <__swsetup_r>
 800403a:	2800      	cmp	r0, #0
 800403c:	d003      	beq.n	8004046 <__swbuf_r+0x3a>
 800403e:	2501      	movs	r5, #1
 8004040:	426d      	negs	r5, r5
 8004042:	0028      	movs	r0, r5
 8004044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004046:	6923      	ldr	r3, [r4, #16]
 8004048:	6820      	ldr	r0, [r4, #0]
 800404a:	b2ef      	uxtb	r7, r5
 800404c:	1ac0      	subs	r0, r0, r3
 800404e:	6963      	ldr	r3, [r4, #20]
 8004050:	b2ed      	uxtb	r5, r5
 8004052:	4283      	cmp	r3, r0
 8004054:	dc05      	bgt.n	8004062 <__swbuf_r+0x56>
 8004056:	0021      	movs	r1, r4
 8004058:	0030      	movs	r0, r6
 800405a:	f7ff ff4f 	bl	8003efc <_fflush_r>
 800405e:	2800      	cmp	r0, #0
 8004060:	d1ed      	bne.n	800403e <__swbuf_r+0x32>
 8004062:	68a3      	ldr	r3, [r4, #8]
 8004064:	3001      	adds	r0, #1
 8004066:	3b01      	subs	r3, #1
 8004068:	60a3      	str	r3, [r4, #8]
 800406a:	6823      	ldr	r3, [r4, #0]
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	6022      	str	r2, [r4, #0]
 8004070:	701f      	strb	r7, [r3, #0]
 8004072:	6963      	ldr	r3, [r4, #20]
 8004074:	4283      	cmp	r3, r0
 8004076:	d004      	beq.n	8004082 <__swbuf_r+0x76>
 8004078:	89a3      	ldrh	r3, [r4, #12]
 800407a:	07db      	lsls	r3, r3, #31
 800407c:	d5e1      	bpl.n	8004042 <__swbuf_r+0x36>
 800407e:	2d0a      	cmp	r5, #10
 8004080:	d1df      	bne.n	8004042 <__swbuf_r+0x36>
 8004082:	0021      	movs	r1, r4
 8004084:	0030      	movs	r0, r6
 8004086:	f7ff ff39 	bl	8003efc <_fflush_r>
 800408a:	2800      	cmp	r0, #0
 800408c:	d0d9      	beq.n	8004042 <__swbuf_r+0x36>
 800408e:	e7d6      	b.n	800403e <__swbuf_r+0x32>

08004090 <__swsetup_r>:
 8004090:	4b2d      	ldr	r3, [pc, #180]	@ (8004148 <__swsetup_r+0xb8>)
 8004092:	b570      	push	{r4, r5, r6, lr}
 8004094:	0005      	movs	r5, r0
 8004096:	6818      	ldr	r0, [r3, #0]
 8004098:	000c      	movs	r4, r1
 800409a:	2800      	cmp	r0, #0
 800409c:	d004      	beq.n	80040a8 <__swsetup_r+0x18>
 800409e:	6a03      	ldr	r3, [r0, #32]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d101      	bne.n	80040a8 <__swsetup_r+0x18>
 80040a4:	f7ff fac8 	bl	8003638 <__sinit>
 80040a8:	230c      	movs	r3, #12
 80040aa:	5ee2      	ldrsh	r2, [r4, r3]
 80040ac:	0713      	lsls	r3, r2, #28
 80040ae:	d423      	bmi.n	80040f8 <__swsetup_r+0x68>
 80040b0:	06d3      	lsls	r3, r2, #27
 80040b2:	d407      	bmi.n	80040c4 <__swsetup_r+0x34>
 80040b4:	2309      	movs	r3, #9
 80040b6:	602b      	str	r3, [r5, #0]
 80040b8:	2340      	movs	r3, #64	@ 0x40
 80040ba:	2001      	movs	r0, #1
 80040bc:	4313      	orrs	r3, r2
 80040be:	81a3      	strh	r3, [r4, #12]
 80040c0:	4240      	negs	r0, r0
 80040c2:	e03a      	b.n	800413a <__swsetup_r+0xaa>
 80040c4:	0752      	lsls	r2, r2, #29
 80040c6:	d513      	bpl.n	80040f0 <__swsetup_r+0x60>
 80040c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040ca:	2900      	cmp	r1, #0
 80040cc:	d008      	beq.n	80040e0 <__swsetup_r+0x50>
 80040ce:	0023      	movs	r3, r4
 80040d0:	3344      	adds	r3, #68	@ 0x44
 80040d2:	4299      	cmp	r1, r3
 80040d4:	d002      	beq.n	80040dc <__swsetup_r+0x4c>
 80040d6:	0028      	movs	r0, r5
 80040d8:	f000 f934 	bl	8004344 <_free_r>
 80040dc:	2300      	movs	r3, #0
 80040de:	6363      	str	r3, [r4, #52]	@ 0x34
 80040e0:	2224      	movs	r2, #36	@ 0x24
 80040e2:	89a3      	ldrh	r3, [r4, #12]
 80040e4:	4393      	bics	r3, r2
 80040e6:	81a3      	strh	r3, [r4, #12]
 80040e8:	2300      	movs	r3, #0
 80040ea:	6063      	str	r3, [r4, #4]
 80040ec:	6923      	ldr	r3, [r4, #16]
 80040ee:	6023      	str	r3, [r4, #0]
 80040f0:	2308      	movs	r3, #8
 80040f2:	89a2      	ldrh	r2, [r4, #12]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	81a3      	strh	r3, [r4, #12]
 80040f8:	6923      	ldr	r3, [r4, #16]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10b      	bne.n	8004116 <__swsetup_r+0x86>
 80040fe:	21a0      	movs	r1, #160	@ 0xa0
 8004100:	2280      	movs	r2, #128	@ 0x80
 8004102:	89a3      	ldrh	r3, [r4, #12]
 8004104:	0089      	lsls	r1, r1, #2
 8004106:	0092      	lsls	r2, r2, #2
 8004108:	400b      	ands	r3, r1
 800410a:	4293      	cmp	r3, r2
 800410c:	d003      	beq.n	8004116 <__swsetup_r+0x86>
 800410e:	0021      	movs	r1, r4
 8004110:	0028      	movs	r0, r5
 8004112:	f000 f845 	bl	80041a0 <__smakebuf_r>
 8004116:	230c      	movs	r3, #12
 8004118:	5ee2      	ldrsh	r2, [r4, r3]
 800411a:	2101      	movs	r1, #1
 800411c:	0013      	movs	r3, r2
 800411e:	400b      	ands	r3, r1
 8004120:	420a      	tst	r2, r1
 8004122:	d00b      	beq.n	800413c <__swsetup_r+0xac>
 8004124:	2300      	movs	r3, #0
 8004126:	60a3      	str	r3, [r4, #8]
 8004128:	6963      	ldr	r3, [r4, #20]
 800412a:	425b      	negs	r3, r3
 800412c:	61a3      	str	r3, [r4, #24]
 800412e:	2000      	movs	r0, #0
 8004130:	6923      	ldr	r3, [r4, #16]
 8004132:	4283      	cmp	r3, r0
 8004134:	d101      	bne.n	800413a <__swsetup_r+0xaa>
 8004136:	0613      	lsls	r3, r2, #24
 8004138:	d4be      	bmi.n	80040b8 <__swsetup_r+0x28>
 800413a:	bd70      	pop	{r4, r5, r6, pc}
 800413c:	0791      	lsls	r1, r2, #30
 800413e:	d400      	bmi.n	8004142 <__swsetup_r+0xb2>
 8004140:	6963      	ldr	r3, [r4, #20]
 8004142:	60a3      	str	r3, [r4, #8]
 8004144:	e7f3      	b.n	800412e <__swsetup_r+0x9e>
 8004146:	46c0      	nop			@ (mov r8, r8)
 8004148:	20000018 	.word	0x20000018

0800414c <__swhatbuf_r>:
 800414c:	b570      	push	{r4, r5, r6, lr}
 800414e:	000e      	movs	r6, r1
 8004150:	001d      	movs	r5, r3
 8004152:	230e      	movs	r3, #14
 8004154:	5ec9      	ldrsh	r1, [r1, r3]
 8004156:	0014      	movs	r4, r2
 8004158:	b096      	sub	sp, #88	@ 0x58
 800415a:	2900      	cmp	r1, #0
 800415c:	da0c      	bge.n	8004178 <__swhatbuf_r+0x2c>
 800415e:	89b2      	ldrh	r2, [r6, #12]
 8004160:	2380      	movs	r3, #128	@ 0x80
 8004162:	0011      	movs	r1, r2
 8004164:	4019      	ands	r1, r3
 8004166:	421a      	tst	r2, r3
 8004168:	d114      	bne.n	8004194 <__swhatbuf_r+0x48>
 800416a:	2380      	movs	r3, #128	@ 0x80
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	2000      	movs	r0, #0
 8004170:	6029      	str	r1, [r5, #0]
 8004172:	6023      	str	r3, [r4, #0]
 8004174:	b016      	add	sp, #88	@ 0x58
 8004176:	bd70      	pop	{r4, r5, r6, pc}
 8004178:	466a      	mov	r2, sp
 800417a:	f000 f865 	bl	8004248 <_fstat_r>
 800417e:	2800      	cmp	r0, #0
 8004180:	dbed      	blt.n	800415e <__swhatbuf_r+0x12>
 8004182:	23f0      	movs	r3, #240	@ 0xf0
 8004184:	9901      	ldr	r1, [sp, #4]
 8004186:	021b      	lsls	r3, r3, #8
 8004188:	4019      	ands	r1, r3
 800418a:	4b04      	ldr	r3, [pc, #16]	@ (800419c <__swhatbuf_r+0x50>)
 800418c:	18c9      	adds	r1, r1, r3
 800418e:	424b      	negs	r3, r1
 8004190:	4159      	adcs	r1, r3
 8004192:	e7ea      	b.n	800416a <__swhatbuf_r+0x1e>
 8004194:	2100      	movs	r1, #0
 8004196:	2340      	movs	r3, #64	@ 0x40
 8004198:	e7e9      	b.n	800416e <__swhatbuf_r+0x22>
 800419a:	46c0      	nop			@ (mov r8, r8)
 800419c:	ffffe000 	.word	0xffffe000

080041a0 <__smakebuf_r>:
 80041a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041a2:	2602      	movs	r6, #2
 80041a4:	898b      	ldrh	r3, [r1, #12]
 80041a6:	0005      	movs	r5, r0
 80041a8:	000c      	movs	r4, r1
 80041aa:	b085      	sub	sp, #20
 80041ac:	4233      	tst	r3, r6
 80041ae:	d007      	beq.n	80041c0 <__smakebuf_r+0x20>
 80041b0:	0023      	movs	r3, r4
 80041b2:	3347      	adds	r3, #71	@ 0x47
 80041b4:	6023      	str	r3, [r4, #0]
 80041b6:	6123      	str	r3, [r4, #16]
 80041b8:	2301      	movs	r3, #1
 80041ba:	6163      	str	r3, [r4, #20]
 80041bc:	b005      	add	sp, #20
 80041be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041c0:	ab03      	add	r3, sp, #12
 80041c2:	aa02      	add	r2, sp, #8
 80041c4:	f7ff ffc2 	bl	800414c <__swhatbuf_r>
 80041c8:	9f02      	ldr	r7, [sp, #8]
 80041ca:	9001      	str	r0, [sp, #4]
 80041cc:	0039      	movs	r1, r7
 80041ce:	0028      	movs	r0, r5
 80041d0:	f7ff fc10 	bl	80039f4 <_malloc_r>
 80041d4:	2800      	cmp	r0, #0
 80041d6:	d108      	bne.n	80041ea <__smakebuf_r+0x4a>
 80041d8:	220c      	movs	r2, #12
 80041da:	5ea3      	ldrsh	r3, [r4, r2]
 80041dc:	059a      	lsls	r2, r3, #22
 80041de:	d4ed      	bmi.n	80041bc <__smakebuf_r+0x1c>
 80041e0:	2203      	movs	r2, #3
 80041e2:	4393      	bics	r3, r2
 80041e4:	431e      	orrs	r6, r3
 80041e6:	81a6      	strh	r6, [r4, #12]
 80041e8:	e7e2      	b.n	80041b0 <__smakebuf_r+0x10>
 80041ea:	2380      	movs	r3, #128	@ 0x80
 80041ec:	89a2      	ldrh	r2, [r4, #12]
 80041ee:	6020      	str	r0, [r4, #0]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	81a3      	strh	r3, [r4, #12]
 80041f4:	9b03      	ldr	r3, [sp, #12]
 80041f6:	6120      	str	r0, [r4, #16]
 80041f8:	6167      	str	r7, [r4, #20]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00c      	beq.n	8004218 <__smakebuf_r+0x78>
 80041fe:	0028      	movs	r0, r5
 8004200:	230e      	movs	r3, #14
 8004202:	5ee1      	ldrsh	r1, [r4, r3]
 8004204:	f000 f832 	bl	800426c <_isatty_r>
 8004208:	2800      	cmp	r0, #0
 800420a:	d005      	beq.n	8004218 <__smakebuf_r+0x78>
 800420c:	2303      	movs	r3, #3
 800420e:	89a2      	ldrh	r2, [r4, #12]
 8004210:	439a      	bics	r2, r3
 8004212:	3b02      	subs	r3, #2
 8004214:	4313      	orrs	r3, r2
 8004216:	81a3      	strh	r3, [r4, #12]
 8004218:	89a3      	ldrh	r3, [r4, #12]
 800421a:	9a01      	ldr	r2, [sp, #4]
 800421c:	4313      	orrs	r3, r2
 800421e:	81a3      	strh	r3, [r4, #12]
 8004220:	e7cc      	b.n	80041bc <__smakebuf_r+0x1c>
	...

08004224 <_close_r>:
 8004224:	2300      	movs	r3, #0
 8004226:	b570      	push	{r4, r5, r6, lr}
 8004228:	4d06      	ldr	r5, [pc, #24]	@ (8004244 <_close_r+0x20>)
 800422a:	0004      	movs	r4, r0
 800422c:	0008      	movs	r0, r1
 800422e:	602b      	str	r3, [r5, #0]
 8004230:	f7fc fb7d 	bl	800092e <_close>
 8004234:	1c43      	adds	r3, r0, #1
 8004236:	d103      	bne.n	8004240 <_close_r+0x1c>
 8004238:	682b      	ldr	r3, [r5, #0]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d000      	beq.n	8004240 <_close_r+0x1c>
 800423e:	6023      	str	r3, [r4, #0]
 8004240:	bd70      	pop	{r4, r5, r6, pc}
 8004242:	46c0      	nop			@ (mov r8, r8)
 8004244:	200002a0 	.word	0x200002a0

08004248 <_fstat_r>:
 8004248:	2300      	movs	r3, #0
 800424a:	b570      	push	{r4, r5, r6, lr}
 800424c:	4d06      	ldr	r5, [pc, #24]	@ (8004268 <_fstat_r+0x20>)
 800424e:	0004      	movs	r4, r0
 8004250:	0008      	movs	r0, r1
 8004252:	0011      	movs	r1, r2
 8004254:	602b      	str	r3, [r5, #0]
 8004256:	f7fc fb74 	bl	8000942 <_fstat>
 800425a:	1c43      	adds	r3, r0, #1
 800425c:	d103      	bne.n	8004266 <_fstat_r+0x1e>
 800425e:	682b      	ldr	r3, [r5, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d000      	beq.n	8004266 <_fstat_r+0x1e>
 8004264:	6023      	str	r3, [r4, #0]
 8004266:	bd70      	pop	{r4, r5, r6, pc}
 8004268:	200002a0 	.word	0x200002a0

0800426c <_isatty_r>:
 800426c:	2300      	movs	r3, #0
 800426e:	b570      	push	{r4, r5, r6, lr}
 8004270:	4d06      	ldr	r5, [pc, #24]	@ (800428c <_isatty_r+0x20>)
 8004272:	0004      	movs	r4, r0
 8004274:	0008      	movs	r0, r1
 8004276:	602b      	str	r3, [r5, #0]
 8004278:	f7fc fb71 	bl	800095e <_isatty>
 800427c:	1c43      	adds	r3, r0, #1
 800427e:	d103      	bne.n	8004288 <_isatty_r+0x1c>
 8004280:	682b      	ldr	r3, [r5, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d000      	beq.n	8004288 <_isatty_r+0x1c>
 8004286:	6023      	str	r3, [r4, #0]
 8004288:	bd70      	pop	{r4, r5, r6, pc}
 800428a:	46c0      	nop			@ (mov r8, r8)
 800428c:	200002a0 	.word	0x200002a0

08004290 <_lseek_r>:
 8004290:	b570      	push	{r4, r5, r6, lr}
 8004292:	0004      	movs	r4, r0
 8004294:	0008      	movs	r0, r1
 8004296:	0011      	movs	r1, r2
 8004298:	001a      	movs	r2, r3
 800429a:	2300      	movs	r3, #0
 800429c:	4d05      	ldr	r5, [pc, #20]	@ (80042b4 <_lseek_r+0x24>)
 800429e:	602b      	str	r3, [r5, #0]
 80042a0:	f7fc fb66 	bl	8000970 <_lseek>
 80042a4:	1c43      	adds	r3, r0, #1
 80042a6:	d103      	bne.n	80042b0 <_lseek_r+0x20>
 80042a8:	682b      	ldr	r3, [r5, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d000      	beq.n	80042b0 <_lseek_r+0x20>
 80042ae:	6023      	str	r3, [r4, #0]
 80042b0:	bd70      	pop	{r4, r5, r6, pc}
 80042b2:	46c0      	nop			@ (mov r8, r8)
 80042b4:	200002a0 	.word	0x200002a0

080042b8 <_read_r>:
 80042b8:	b570      	push	{r4, r5, r6, lr}
 80042ba:	0004      	movs	r4, r0
 80042bc:	0008      	movs	r0, r1
 80042be:	0011      	movs	r1, r2
 80042c0:	001a      	movs	r2, r3
 80042c2:	2300      	movs	r3, #0
 80042c4:	4d05      	ldr	r5, [pc, #20]	@ (80042dc <_read_r+0x24>)
 80042c6:	602b      	str	r3, [r5, #0]
 80042c8:	f7fc faf8 	bl	80008bc <_read>
 80042cc:	1c43      	adds	r3, r0, #1
 80042ce:	d103      	bne.n	80042d8 <_read_r+0x20>
 80042d0:	682b      	ldr	r3, [r5, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d000      	beq.n	80042d8 <_read_r+0x20>
 80042d6:	6023      	str	r3, [r4, #0]
 80042d8:	bd70      	pop	{r4, r5, r6, pc}
 80042da:	46c0      	nop			@ (mov r8, r8)
 80042dc:	200002a0 	.word	0x200002a0

080042e0 <_sbrk_r>:
 80042e0:	2300      	movs	r3, #0
 80042e2:	b570      	push	{r4, r5, r6, lr}
 80042e4:	4d06      	ldr	r5, [pc, #24]	@ (8004300 <_sbrk_r+0x20>)
 80042e6:	0004      	movs	r4, r0
 80042e8:	0008      	movs	r0, r1
 80042ea:	602b      	str	r3, [r5, #0]
 80042ec:	f7fc fb4c 	bl	8000988 <_sbrk>
 80042f0:	1c43      	adds	r3, r0, #1
 80042f2:	d103      	bne.n	80042fc <_sbrk_r+0x1c>
 80042f4:	682b      	ldr	r3, [r5, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d000      	beq.n	80042fc <_sbrk_r+0x1c>
 80042fa:	6023      	str	r3, [r4, #0]
 80042fc:	bd70      	pop	{r4, r5, r6, pc}
 80042fe:	46c0      	nop			@ (mov r8, r8)
 8004300:	200002a0 	.word	0x200002a0

08004304 <_write_r>:
 8004304:	b570      	push	{r4, r5, r6, lr}
 8004306:	0004      	movs	r4, r0
 8004308:	0008      	movs	r0, r1
 800430a:	0011      	movs	r1, r2
 800430c:	001a      	movs	r2, r3
 800430e:	2300      	movs	r3, #0
 8004310:	4d05      	ldr	r5, [pc, #20]	@ (8004328 <_write_r+0x24>)
 8004312:	602b      	str	r3, [r5, #0]
 8004314:	f7fc faef 	bl	80008f6 <_write>
 8004318:	1c43      	adds	r3, r0, #1
 800431a:	d103      	bne.n	8004324 <_write_r+0x20>
 800431c:	682b      	ldr	r3, [r5, #0]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d000      	beq.n	8004324 <_write_r+0x20>
 8004322:	6023      	str	r3, [r4, #0]
 8004324:	bd70      	pop	{r4, r5, r6, pc}
 8004326:	46c0      	nop			@ (mov r8, r8)
 8004328:	200002a0 	.word	0x200002a0

0800432c <memchr>:
 800432c:	b2c9      	uxtb	r1, r1
 800432e:	1882      	adds	r2, r0, r2
 8004330:	4290      	cmp	r0, r2
 8004332:	d101      	bne.n	8004338 <memchr+0xc>
 8004334:	2000      	movs	r0, #0
 8004336:	4770      	bx	lr
 8004338:	7803      	ldrb	r3, [r0, #0]
 800433a:	428b      	cmp	r3, r1
 800433c:	d0fb      	beq.n	8004336 <memchr+0xa>
 800433e:	3001      	adds	r0, #1
 8004340:	e7f6      	b.n	8004330 <memchr+0x4>
	...

08004344 <_free_r>:
 8004344:	b570      	push	{r4, r5, r6, lr}
 8004346:	0005      	movs	r5, r0
 8004348:	1e0c      	subs	r4, r1, #0
 800434a:	d010      	beq.n	800436e <_free_r+0x2a>
 800434c:	3c04      	subs	r4, #4
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	da00      	bge.n	8004356 <_free_r+0x12>
 8004354:	18e4      	adds	r4, r4, r3
 8004356:	0028      	movs	r0, r5
 8004358:	f7ff fdfc 	bl	8003f54 <__malloc_lock>
 800435c:	4a1d      	ldr	r2, [pc, #116]	@ (80043d4 <_free_r+0x90>)
 800435e:	6813      	ldr	r3, [r2, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d105      	bne.n	8004370 <_free_r+0x2c>
 8004364:	6063      	str	r3, [r4, #4]
 8004366:	6014      	str	r4, [r2, #0]
 8004368:	0028      	movs	r0, r5
 800436a:	f7ff fdfb 	bl	8003f64 <__malloc_unlock>
 800436e:	bd70      	pop	{r4, r5, r6, pc}
 8004370:	42a3      	cmp	r3, r4
 8004372:	d908      	bls.n	8004386 <_free_r+0x42>
 8004374:	6820      	ldr	r0, [r4, #0]
 8004376:	1821      	adds	r1, r4, r0
 8004378:	428b      	cmp	r3, r1
 800437a:	d1f3      	bne.n	8004364 <_free_r+0x20>
 800437c:	6819      	ldr	r1, [r3, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	1809      	adds	r1, r1, r0
 8004382:	6021      	str	r1, [r4, #0]
 8004384:	e7ee      	b.n	8004364 <_free_r+0x20>
 8004386:	001a      	movs	r2, r3
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <_free_r+0x4e>
 800438e:	42a3      	cmp	r3, r4
 8004390:	d9f9      	bls.n	8004386 <_free_r+0x42>
 8004392:	6811      	ldr	r1, [r2, #0]
 8004394:	1850      	adds	r0, r2, r1
 8004396:	42a0      	cmp	r0, r4
 8004398:	d10b      	bne.n	80043b2 <_free_r+0x6e>
 800439a:	6820      	ldr	r0, [r4, #0]
 800439c:	1809      	adds	r1, r1, r0
 800439e:	1850      	adds	r0, r2, r1
 80043a0:	6011      	str	r1, [r2, #0]
 80043a2:	4283      	cmp	r3, r0
 80043a4:	d1e0      	bne.n	8004368 <_free_r+0x24>
 80043a6:	6818      	ldr	r0, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	1841      	adds	r1, r0, r1
 80043ac:	6011      	str	r1, [r2, #0]
 80043ae:	6053      	str	r3, [r2, #4]
 80043b0:	e7da      	b.n	8004368 <_free_r+0x24>
 80043b2:	42a0      	cmp	r0, r4
 80043b4:	d902      	bls.n	80043bc <_free_r+0x78>
 80043b6:	230c      	movs	r3, #12
 80043b8:	602b      	str	r3, [r5, #0]
 80043ba:	e7d5      	b.n	8004368 <_free_r+0x24>
 80043bc:	6820      	ldr	r0, [r4, #0]
 80043be:	1821      	adds	r1, r4, r0
 80043c0:	428b      	cmp	r3, r1
 80043c2:	d103      	bne.n	80043cc <_free_r+0x88>
 80043c4:	6819      	ldr	r1, [r3, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	1809      	adds	r1, r1, r0
 80043ca:	6021      	str	r1, [r4, #0]
 80043cc:	6063      	str	r3, [r4, #4]
 80043ce:	6054      	str	r4, [r2, #4]
 80043d0:	e7ca      	b.n	8004368 <_free_r+0x24>
 80043d2:	46c0      	nop			@ (mov r8, r8)
 80043d4:	2000029c 	.word	0x2000029c

080043d8 <_init>:
 80043d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043da:	46c0      	nop			@ (mov r8, r8)
 80043dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043de:	bc08      	pop	{r3}
 80043e0:	469e      	mov	lr, r3
 80043e2:	4770      	bx	lr

080043e4 <_fini>:
 80043e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e6:	46c0      	nop			@ (mov r8, r8)
 80043e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043ea:	bc08      	pop	{r3}
 80043ec:	469e      	mov	lr, r3
 80043ee:	4770      	bx	lr
