// Seed: 1078903919
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout id_9;
  inout id_8;
  output id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  assign id_5[((""))] = id_8 ? 1 : 1'b0;
  logic id_9 = id_3;
  always @(posedge 1) id_2 = id_9;
  logic id_10;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  assign id_6 = 1;
endmodule
