//
//  riscv-opcodes.h
//

#include "riscv-opcodes.h"

const riscv_opcode_metadata riscv_instructions[] = {
	{ "unknown",          riscv_inst_type_unknown        },
	{ "lui",              riscv_inst_type_u              },
	{ "auipc",            riscv_inst_type_u              },
	{ "jal",              riscv_inst_type_uj             },
	{ "jalr",             riscv_inst_type_i              },
	{ "beq",              riscv_inst_type_sb             },
	{ "bne",              riscv_inst_type_sb             },
	{ "blt",              riscv_inst_type_sb             },
	{ "bge",              riscv_inst_type_sb             },
	{ "bltu",             riscv_inst_type_sb             },
	{ "bgeu",             riscv_inst_type_sb             },
	{ "lb",               riscv_inst_type_i_l            },
	{ "lh",               riscv_inst_type_i_l            },
	{ "lw",               riscv_inst_type_i_l            },
	{ "lbu",              riscv_inst_type_i_l            },
	{ "lhu",              riscv_inst_type_i_l            },
	{ "sb",               riscv_inst_type_s              },
	{ "sh",               riscv_inst_type_s              },
	{ "sw",               riscv_inst_type_s              },
	{ "addi",             riscv_inst_type_i              },
	{ "slti",             riscv_inst_type_i              },
	{ "sltiu",            riscv_inst_type_i              },
	{ "xori",             riscv_inst_type_i              },
	{ "ori",              riscv_inst_type_i              },
	{ "andi",             riscv_inst_type_i              },
	{ "slli",             riscv_inst_type_i_sh5          },
	{ "srli",             riscv_inst_type_i_sh5          },
	{ "srai",             riscv_inst_type_i_sh5          },
	{ "add",              riscv_inst_type_r              },
	{ "sub",              riscv_inst_type_r              },
	{ "sll",              riscv_inst_type_r              },
	{ "slt",              riscv_inst_type_r              },
	{ "sltu",             riscv_inst_type_r              },
	{ "xor",              riscv_inst_type_r              },
	{ "srl",              riscv_inst_type_r              },
	{ "sra",              riscv_inst_type_r              },
	{ "or",               riscv_inst_type_r              },
	{ "and",              riscv_inst_type_r              },
	{ "fence",            riscv_inst_type_i_none         },
	{ "fence.i",          riscv_inst_type_i_none         },
	{ "lwu",              riscv_inst_type_i_l            },
	{ "ld",               riscv_inst_type_i_l            },
	{ "sd",               riscv_inst_type_s              },
	{ "slli",             riscv_inst_type_i_sh6          },
	{ "srli",             riscv_inst_type_i_sh6          },
	{ "srai",             riscv_inst_type_i_sh6          },
	{ "addiw",            riscv_inst_type_i              },
	{ "slliw",            riscv_inst_type_i_sh5          },
	{ "srliw",            riscv_inst_type_i_sh5          },
	{ "sraiw",            riscv_inst_type_i_sh5          },
	{ "addw",             riscv_inst_type_r              },
	{ "subw",             riscv_inst_type_r              },
	{ "sllw",             riscv_inst_type_r              },
	{ "srlw",             riscv_inst_type_r              },
	{ "sraw",             riscv_inst_type_r              },
	{ "mul",              riscv_inst_type_r              },
	{ "mulh",             riscv_inst_type_r              },
	{ "mulhsu",           riscv_inst_type_r              },
	{ "mulhu",            riscv_inst_type_r              },
	{ "div",              riscv_inst_type_r              },
	{ "divu",             riscv_inst_type_r              },
	{ "rem",              riscv_inst_type_r              },
	{ "remu",             riscv_inst_type_r              },
	{ "mulw",             riscv_inst_type_r              },
	{ "divw",             riscv_inst_type_r              },
	{ "divuw",            riscv_inst_type_r              },
	{ "remw",             riscv_inst_type_r              },
	{ "remuw",            riscv_inst_type_r              },
	{ "lr.w",             riscv_inst_type_r_l            },
	{ "sc.w",             riscv_inst_type_r_a            },
	{ "amoswap.w",        riscv_inst_type_r_a            },
	{ "amoadd.w",         riscv_inst_type_r_a            },
	{ "amoxor.w",         riscv_inst_type_r_a            },
	{ "amoor.w",          riscv_inst_type_r_a            },
	{ "amoand.w",         riscv_inst_type_r_a            },
	{ "amomin.w",         riscv_inst_type_r_a            },
	{ "amomax.w",         riscv_inst_type_r_a            },
	{ "amominu.w",        riscv_inst_type_r_a            },
	{ "amomaxu.w",        riscv_inst_type_r_a            },
	{ "lr.d",             riscv_inst_type_r_l            },
	{ "sc.d",             riscv_inst_type_r_a            },
	{ "amoswap.d",        riscv_inst_type_r_a            },
	{ "amoadd.d",         riscv_inst_type_r_a            },
	{ "amoxor.d",         riscv_inst_type_r_a            },
	{ "amoor.d",          riscv_inst_type_r_a            },
	{ "amoand.d",         riscv_inst_type_r_a            },
	{ "amomin.d",         riscv_inst_type_r_a            },
	{ "amomax.d",         riscv_inst_type_r_a            },
	{ "amominu.d",        riscv_inst_type_r_a            },
	{ "amomaxu.d",        riscv_inst_type_r_a            },
	{ "scall",            riscv_inst_type_i_none         },
	{ "sbreak",           riscv_inst_type_i_none         },
	{ "sret",             riscv_inst_type_i_none         },
	{ "sfence.vm",        riscv_inst_type_i_none         },
	{ "wfi",              riscv_inst_type_i_none         },
	{ "mrth",             riscv_inst_type_i_none         },
	{ "mrts",             riscv_inst_type_i_none         },
	{ "hrts",             riscv_inst_type_i_none         },
	{ "rdcycle",          riscv_inst_type_i_csr          },
	{ "rdtime",           riscv_inst_type_i_csr          },
	{ "rdinstret",        riscv_inst_type_i_csr          },
	{ "rdcycleh",         riscv_inst_type_i_csr          },
	{ "rdtimeh",          riscv_inst_type_i_csr          },
	{ "rdinstreth",       riscv_inst_type_i_csr          },
	{ "csrrw",            riscv_inst_type_i_csr          },
	{ "csrrs",            riscv_inst_type_i_csr          },
	{ "csrrc",            riscv_inst_type_i_csr          },
	{ "csrrwi",           riscv_inst_type_i_csri         },
	{ "csrrsi",           riscv_inst_type_i_csri         },
	{ "csrrci",           riscv_inst_type_i_csri         },
	{ "flw",              riscv_inst_type_i_lf           },
	{ "fsw",              riscv_inst_type_s_f            },
	{ "fmadd.s",          riscv_inst_type_r_4f           },
	{ "fmsub.s",          riscv_inst_type_r_4f           },
	{ "fnmsub.s",         riscv_inst_type_r_4f           },
	{ "fnmadd.s",         riscv_inst_type_r_4f           },
	{ "fadd.s",           riscv_inst_type_r_3f           },
	{ "fsub.s",           riscv_inst_type_r_3f           },
	{ "fmul.s",           riscv_inst_type_r_3f           },
	{ "fdiv.s",           riscv_inst_type_r_3f           },
	{ "fsgnj.s",          riscv_inst_type_r_3f           },
	{ "fsgnjn.s",         riscv_inst_type_r_3f           },
	{ "fsgnjx.s",         riscv_inst_type_r_3f           },
	{ "fmin.s",           riscv_inst_type_r_3f           },
	{ "fmax.s",           riscv_inst_type_r_3f           },
	{ "fsqrt.s",          riscv_inst_type_r_3f           },
	{ "fle.s",            riscv_inst_type_r_rff          },
	{ "flt.s",            riscv_inst_type_r_rff          },
	{ "feq.s",            riscv_inst_type_r_rff          },
	{ "fcvt.w.s",         riscv_inst_type_r_rf           },
	{ "fcvt.wu.s",        riscv_inst_type_r_rf           },
	{ "fcvt.s.w",         riscv_inst_type_r_fr           },
	{ "fcvt.s.wu",        riscv_inst_type_r_fr           },
	{ "fmv.x.s",          riscv_inst_type_r_rf           },
	{ "fclass.s",         riscv_inst_type_r_rf           },
	{ "fmv.s.x",          riscv_inst_type_r_fr           },
	{ "fcvt.l.s",         riscv_inst_type_r_rf           },
	{ "fcvt.lu.s",        riscv_inst_type_r_rf           },
	{ "fcvt.s.l",         riscv_inst_type_r_fr           },
	{ "fcvt.s.lu",        riscv_inst_type_r_fr           },
	{ "fld",              riscv_inst_type_i_lf           },
	{ "fsd",              riscv_inst_type_s_f            },
	{ "fmadd.d",          riscv_inst_type_r_4f           },
	{ "fmsub.d",          riscv_inst_type_r_4f           },
	{ "fnmsub.d",         riscv_inst_type_r_4f           },
	{ "fnmadd.d",         riscv_inst_type_r_4f           },
	{ "fadd.d",           riscv_inst_type_r_3f           },
	{ "fsub.d",           riscv_inst_type_r_3f           },
	{ "fmul.d",           riscv_inst_type_r_3f           },
	{ "fdiv.d",           riscv_inst_type_r_3f           },
	{ "fsgnj.d",          riscv_inst_type_r_3f           },
	{ "fsgnjn.d",         riscv_inst_type_r_3f           },
	{ "fsgnjx.d",         riscv_inst_type_r_3f           },
	{ "fmin.d",           riscv_inst_type_r_3f           },
	{ "fmax.d",           riscv_inst_type_r_3f           },
	{ "fcvt.s.d",         riscv_inst_type_r_ff           },
	{ "fcvt.d.s",         riscv_inst_type_r_ff           },
	{ "fsqrt.d",          riscv_inst_type_r_ff           },
	{ "fle.d",            riscv_inst_type_r_rff          },
	{ "flt.d",            riscv_inst_type_r_rff          },
	{ "feq.d",            riscv_inst_type_r_rff          },
	{ "fcvt.w.d",         riscv_inst_type_r_rf           },
	{ "fcvt.wu.d",        riscv_inst_type_r_rf           },
	{ "fcvt.d.w",         riscv_inst_type_r_fr           },
	{ "fcvt.d.wu",        riscv_inst_type_r_fr           },
	{ "fmv.x.d",          riscv_inst_type_r_rf           },
	{ "fclass.d",         riscv_inst_type_r_rf           },
	{ "fmv.d.x",          riscv_inst_type_r_fr           },
	{ "fcvt.l.d",         riscv_inst_type_r_rf           },
	{ "fcvt.lu.d",        riscv_inst_type_r_rf           },
	{ "fcvt.d.l",         riscv_inst_type_r_fr           },
	{ "fcvt.d.lu",        riscv_inst_type_r_fr           },
	{ "frcsr",            riscv_inst_type_i_csr          },
	{ "frrm",             riscv_inst_type_i_csr          },
	{ "frflags",          riscv_inst_type_i_csr          },
	{ "fscsr",            riscv_inst_type_i_csr          },
	{ "fsrm",             riscv_inst_type_i_csr          },
	{ "fsflags",          riscv_inst_type_i_csr          },
	{ "fsrmi",            riscv_inst_type_i_csri         },
	{ "fsflagsi",         riscv_inst_type_i_csri         },
	{ "c.addi4spn",       riscv_inst_type_ciw_4spn       },
	{ "c.fld",            riscv_inst_type_cl_fld         },
	{ "c.lw",             riscv_inst_type_cl_lw          },
	{ "c.flw",            riscv_inst_type_cl_flw         },
	{ "c.fsd",            riscv_inst_type_cs_fsd         },
	{ "c.sw",             riscv_inst_type_cs_sw          },
	{ "c.fsw",            riscv_inst_type_cs_fsw         },
	{ "c.nop",            riscv_inst_type_c_none         },
	{ "c.addi",           riscv_inst_type_ci             },
	{ "c.jal",            riscv_inst_type_cj             },
	{ "c.li",             riscv_inst_type_ci_li          },
	{ "c.lui",            riscv_inst_type_ci_lui         },
	{ "c.addi16sp",       riscv_inst_type_ci_16sp        },
	{ "c.srli",           riscv_inst_type_cb             },
	{ "c.srai",           riscv_inst_type_cb             },
	{ "c.andi",           riscv_inst_type_cb             },
	{ "c.sub",            riscv_inst_type_cs             },
	{ "c.xor",            riscv_inst_type_cs             },
	{ "c.or",             riscv_inst_type_cs             },
	{ "c.and",            riscv_inst_type_cs             },
	{ "c.subw",           riscv_inst_type_cs             },
	{ "c.addw",           riscv_inst_type_cs             },
	{ "c.j",              riscv_inst_type_cj             },
	{ "c.beqz",           riscv_inst_type_cb             },
	{ "c.bnez",           riscv_inst_type_cb             },
	{ "c.slli",           riscv_inst_type_ci             },
	{ "c.fldsp",          riscv_inst_type_ci_fldsp       },
	{ "c.lwsp",           riscv_inst_type_ci_lwsp        },
	{ "c.flwsp",          riscv_inst_type_ci_flwsp       },
	{ "c.jr",             riscv_inst_type_cr_jr          },
	{ "c.mv",             riscv_inst_type_cr             },
	{ "c.ebreak",         riscv_inst_type_c_none         },
	{ "c.jalr",           riscv_inst_type_cr_jalr        },
	{ "c.add",            riscv_inst_type_cr             },
	{ "c.fsdsp",          riscv_inst_type_css_fsdsp      },
	{ "c.swsp",           riscv_inst_type_css_swsp       },
	{ "c.fswsp",          riscv_inst_type_css_fswsp      },
	{ "c.ld",             riscv_inst_type_cl_ld          },
	{ "c.sd",             riscv_inst_type_cs_sd          },
	{ "c.addiw",          riscv_inst_type_ci             },
	{ "c.ldsp",           riscv_inst_type_ci_ldsp        },
	{ "c.sdsp",           riscv_inst_type_css_sdsp       }
};
