-series GW1NR
-device GW1NR-9C
-package QFN88P
-part_number GW1NR-LV9QN88PC6/I5


-mod_name blk_mem_gen_4
-file_name blk_mem_gen_4
-path C:/Users/matt/Documents/FPGA/TRS-IO/src/gowin_dpb/
-type RAM_DP
-file_type vlg
-bram_b true
-dev_type GW1NR-9C
-depth_0 16384
-depth_1 16384
-width_0 6
-width_1 6
-read_mode_0 pipeline
-read_mode_1 pipeline
-write_mode_0 normal
-write_mode_1 normal
-speed false
-reset_mode sync
-init_file C:\Users\matt\Documents\FPGA\TRS-IO\src\splash_le18.mi
-init_match port_A