library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity generic_register is
	generic (
		DATASIZE : integer := 8
	);
	port (
		clk_i	: in std_logic;
		rst_i	: in std_logic;
		d_i	: in std_logic_vector(DATASIZE-1 downto 0);
		load_i	: in std_logic;
		q_o	: in std_logic_vector(DATASIZE-1 downto 0)
	);
end generic_register;

architecture behavorial of generic_register is
	process(clk_i, rst_i)
	begin
		if (rst_i='1') then
		q_o <= '0';
		elsif rising_edge(clk_i) then
			if (load = '1') then
				q_o <= d_i;
			end if;
		end if;
	end process;
end behavorial;
