{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 20:59:06 2021 " "Info: Processing started: Thu Jun 10 20:59:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fp_xs -c fp_xs " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fp_xs -c fp_xs" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "fp_xs EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design fp_xs" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "Warning: No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk2 " "Info: Pin clk2 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk2 } } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 5 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register count0\[0\] register count0\[31\] -2.151 ns " "Info: Slack time is -2.151 ns between source register \"count0\[0\]\" and destination register \"count0\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 33 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns count0\[31\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 33 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns count0\[31\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 33 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns count0\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 33 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns count0\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.967 ns - Longest register register " "Info: - Longest register to register delay is 2.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count0\[0\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.350 ns) 0.855 ns Add0~2 2 COMB Unassigned 2 " "Info: 2: + IC(0.505 ns) + CELL(0.350 ns) = 0.855 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { count0[0] Add0~2 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.890 ns Add0~6 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.890 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.925 ns Add0~10 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.925 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.960 ns Add0~14 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.960 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.995 ns Add0~18 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.995 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.030 ns Add0~22 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.030 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.065 ns Add0~26 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.065 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.100 ns Add0~30 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.100 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.196 ns Add0~34 10 COMB Unassigned 2 " "Info: 10: + IC(0.061 ns) + CELL(0.035 ns) = 1.196 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.231 ns Add0~38 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.231 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.266 ns Add0~42 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.266 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.301 ns Add0~46 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.301 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.336 ns Add0~50 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.336 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.371 ns Add0~54 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.371 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.406 ns Add0~58 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.406 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.441 ns Add0~62 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.441 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~58 Add0~62 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 1.641 ns Add0~66 18 COMB Unassigned 2 " "Info: 18: + IC(0.165 ns) + CELL(0.035 ns) = 1.641 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add0~62 Add0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.676 ns Add0~70 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.676 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~66 Add0~70 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.711 ns Add0~74 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.711 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~70 Add0~74 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.746 ns Add0~78 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.746 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~78'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~74 Add0~78 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.781 ns Add0~82 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.781 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~78 Add0~82 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.816 ns Add0~86 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.816 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~82 Add0~86 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.851 ns Add0~90 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.851 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~90'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~86 Add0~90 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.886 ns Add0~94 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 1.886 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~94'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~90 Add0~94 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.982 ns Add0~98 26 COMB Unassigned 2 " "Info: 26: + IC(0.061 ns) + CELL(0.035 ns) = 1.982 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~98'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~94 Add0~98 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.017 ns Add0~102 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.017 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~102'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~98 Add0~102 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.052 ns Add0~106 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.052 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~102 Add0~106 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.087 ns Add0~110 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.087 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~106 Add0~110 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.122 ns Add0~114 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.122 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~114'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~110 Add0~114 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.157 ns Add0~118 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.157 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~118'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~114 Add0~118 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.192 ns Add0~122 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 2.192 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add0~122'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~118 Add0~122 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.317 ns Add0~125 33 COMB Unassigned 1 " "Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 2.317 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add0~125'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~122 Add0~125 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 2.812 ns count0~66 34 COMB Unassigned 1 " "Info: 34: + IC(0.138 ns) + CELL(0.357 ns) = 2.812 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'count0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Add0~125 count0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.967 ns count0\[31\] 35 REG Unassigned 3 " "Info: 35: + IC(0.000 ns) + CELL(0.155 ns) = 2.967 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count0~66 count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 68.66 % ) " "Info: Total cell delay = 2.037 ns ( 68.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.930 ns ( 31.34 % ) " "Info: Total interconnect delay = 0.930 ns ( 31.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { count0[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 count0~66 count0[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { count0[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 count0~66 count0[31] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.967 ns register register " "Info: Estimated most critical path is register to register delay of 2.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count0\[0\] 1 REG LAB_X10_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y2; Fanout = 3; REG Node = 'count0\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { count0[0] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.350 ns) 0.855 ns Add0~2 2 COMB LAB_X9_Y3 2 " "Info: 2: + IC(0.505 ns) + CELL(0.350 ns) = 0.855 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { count0[0] Add0~2 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.890 ns Add0~6 3 COMB LAB_X9_Y3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.890 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.925 ns Add0~10 4 COMB LAB_X9_Y3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.925 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.960 ns Add0~14 5 COMB LAB_X9_Y3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.960 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.995 ns Add0~18 6 COMB LAB_X9_Y3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.995 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.030 ns Add0~22 7 COMB LAB_X9_Y3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.030 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.065 ns Add0~26 8 COMB LAB_X9_Y3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.065 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.100 ns Add0~30 9 COMB LAB_X9_Y3 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.100 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.196 ns Add0~34 10 COMB LAB_X9_Y3 2 " "Info: 10: + IC(0.061 ns) + CELL(0.035 ns) = 1.196 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.231 ns Add0~38 11 COMB LAB_X9_Y3 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.231 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.266 ns Add0~42 12 COMB LAB_X9_Y3 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.266 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.301 ns Add0~46 13 COMB LAB_X9_Y3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.301 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.336 ns Add0~50 14 COMB LAB_X9_Y3 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.336 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.371 ns Add0~54 15 COMB LAB_X9_Y3 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.371 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.406 ns Add0~58 16 COMB LAB_X9_Y3 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.406 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.441 ns Add0~62 17 COMB LAB_X9_Y3 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.441 ns; Loc. = LAB_X9_Y3; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~58 Add0~62 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 1.641 ns Add0~66 18 COMB LAB_X9_Y2 2 " "Info: 18: + IC(0.165 ns) + CELL(0.035 ns) = 1.641 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add0~62 Add0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.676 ns Add0~70 19 COMB LAB_X9_Y2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.676 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~66 Add0~70 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.711 ns Add0~74 20 COMB LAB_X9_Y2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.711 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~70 Add0~74 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.746 ns Add0~78 21 COMB LAB_X9_Y2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.746 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~78'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~74 Add0~78 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.781 ns Add0~82 22 COMB LAB_X9_Y2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.781 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~78 Add0~82 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.816 ns Add0~86 23 COMB LAB_X9_Y2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.816 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~86'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~82 Add0~86 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.851 ns Add0~90 24 COMB LAB_X9_Y2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.851 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~90'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~86 Add0~90 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.886 ns Add0~94 25 COMB LAB_X9_Y2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 1.886 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~94'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~90 Add0~94 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 1.982 ns Add0~98 26 COMB LAB_X9_Y2 2 " "Info: 26: + IC(0.061 ns) + CELL(0.035 ns) = 1.982 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~98'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~94 Add0~98 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.017 ns Add0~102 27 COMB LAB_X9_Y2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.017 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~102'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~98 Add0~102 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.052 ns Add0~106 28 COMB LAB_X9_Y2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.052 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~106'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~102 Add0~106 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.087 ns Add0~110 29 COMB LAB_X9_Y2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.087 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~106 Add0~110 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.122 ns Add0~114 30 COMB LAB_X9_Y2 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.122 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~114'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~110 Add0~114 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.157 ns Add0~118 31 COMB LAB_X9_Y2 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.157 ns; Loc. = LAB_X9_Y2; Fanout = 2; COMB Node = 'Add0~118'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~114 Add0~118 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.192 ns Add0~122 32 COMB LAB_X9_Y2 1 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 2.192 ns; Loc. = LAB_X9_Y2; Fanout = 1; COMB Node = 'Add0~122'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~118 Add0~122 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.317 ns Add0~125 33 COMB LAB_X9_Y2 1 " "Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 2.317 ns; Loc. = LAB_X9_Y2; Fanout = 1; COMB Node = 'Add0~125'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~122 Add0~125 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 2.812 ns count0~66 34 COMB LAB_X10_Y2 1 " "Info: 34: + IC(0.138 ns) + CELL(0.357 ns) = 2.812 ns; Loc. = LAB_X10_Y2; Fanout = 1; COMB Node = 'count0~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Add0~125 count0~66 } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.967 ns count0\[31\] 35 REG LAB_X10_Y2 3 " "Info: 35: + IC(0.000 ns) + CELL(0.155 ns) = 2.967 ns; Loc. = LAB_X10_Y2; Fanout = 3; REG Node = 'count0\[31\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { count0~66 count0[31] } "NODE_NAME" } } { "fp_xs.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/时钟刷新/fp_xs.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 68.66 % ) " "Info: Total cell delay = 2.037 ns ( 68.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.930 ns ( 31.34 % ) " "Info: Total interconnect delay = 0.930 ns ( 31.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { count0[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~98 Add0~102 Add0~106 Add0~110 Add0~114 Add0~118 Add0~122 Add0~125 count0~66 count0[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk2 0 " "Info: Pin \"clk2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 20:59:09 2021 " "Info: Processing ended: Thu Jun 10 20:59:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
