
Loading design for application trce from file wallpanel_fpga_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 12:25:56 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o WallPanel_FPGA_impl1.twr -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 18.369ns (weighted slack = -36.738ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_i1  (from MDM/offsetLatchClockOrd +)
   Destination:    FF         Data in        MD/brightness[1]_161  (to LOGIC_CLOCK -)

   Delay:               8.107ns  (27.0% logic, 73.0% route), 5 logic levels.

 Constraint Details:

      8.107ns physical path delay MDM/SLICE_719 to MD/SLICE_2541 exceeds
      3.529ns delay constraint less
     13.533ns skew and
      0.000ns feedback compensation and
      0.258ns M_SET requirement (totaling -10.262ns) by 18.369ns

 Physical Path Details:

      Data path MDM/SLICE_719 to MD/SLICE_2541:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C10A.CLK to     R20C10A.Q1 MDM/SLICE_719 (from MDM/offsetLatchClockOrd)
ROUTE         2     1.233     R20C10A.Q1 to     R21C18D.D1 MDM/xOffset[1]
CTOF_DEL    ---     0.408     R21C18D.D1 to     R21C18D.F1 MDM/SLICE_2905
ROUTE         1     1.786     R21C18D.F1 to     R26C30D.C1 n4614
CTOOFX_DEL  ---     0.601     R26C30D.C1 to   R26C30D.OFX0 MDM/mux_1196_i2/SLICE_2229
ROUTE         1     0.999   R26C30D.OFX0 to     R25C27D.C1 MDM/BUS_DATA_INTERNAL[1]
CTOF_DEL    ---     0.408     R25C27D.C1 to     R25C27D.F1 MDM/SLICE_2777
ROUTE         1     0.741     R25C27D.F1 to     R27C28D.D1 MDM_data[1]
CTOF_DEL    ---     0.408     R27C28D.D1 to     R27C28D.F1 SLICE_1351
ROUTE        47     1.156     R27C28D.F1 to     R27C30D.M1 BUS_data[1] (to LOGIC_CLOCK)
                  --------
                    8.107   (27.0% logic, 73.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_719:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.367    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     5.587     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.408     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     3.758     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.408     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     2.973     R19C25B.F0 to    R20C10A.CLK MDM/offsetLatchClockOrd
                  --------
                   17.102   (13.5% logic, 86.5% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_2541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.564     LPLL.CLKOP to    R27C30D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 17.798ns (weighted slack = -35.596ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_i2  (from MDM/offsetLatchClockOrd +)
   Destination:    FF         Data in        MD/brightness[2]_160  (to LOGIC_CLOCK -)

   Delay:               7.536ns  (29.1% logic, 70.9% route), 5 logic levels.

 Constraint Details:

      7.536ns physical path delay MDM/SLICE_718 to MD/SLICE_2542 exceeds
      3.529ns delay constraint less
     13.533ns skew and
      0.000ns feedback compensation and
      0.258ns M_SET requirement (totaling -10.262ns) by 17.798ns

 Physical Path Details:

      Data path MDM/SLICE_718 to MD/SLICE_2542:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C10B.CLK to     R20C10B.Q0 MDM/SLICE_718 (from MDM/offsetLatchClockOrd)
ROUTE         2     1.233     R20C10B.Q0 to     R21C18D.D0 MDM/xOffset[2]
CTOF_DEL    ---     0.408     R21C18D.D0 to     R21C18D.F0 MDM/SLICE_2905
ROUTE         1     1.135     R21C18D.F0 to     R25C17D.D1 n4613
CTOOFX_DEL  ---     0.601     R25C17D.D1 to   R25C17D.OFX0 MDM/mux_1196_i3/SLICE_2228
ROUTE         1     0.999   R25C17D.OFX0 to     R27C20D.C0 BUS_DATA_INTERNAL[2]
CTOF_DEL    ---     0.408     R27C20D.C0 to     R27C20D.F0 SLICE_2564
ROUTE         1     0.890     R27C20D.F0 to     R27C27D.D0 n4_adj_4510
CTOF_DEL    ---     0.408     R27C27D.D0 to     R27C27D.F0 SLICE_1352
ROUTE        47     1.087     R27C27D.F0 to     R25C26D.M0 BUS_data[2] (to LOGIC_CLOCK)
                  --------
                    7.536   (29.1% logic, 70.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_718:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.367    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     5.587     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.408     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     3.758     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.408     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     2.973     R19C25B.F0 to    R20C10B.CLK MDM/offsetLatchClockOrd
                  --------
                   17.102   (13.5% logic, 86.5% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_2542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.564     LPLL.CLKOP to    R25C26D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 17.247ns (weighted slack = -34.494ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/yOffset_i1  (from MDM/offsetLatchClockOrd +)
   Destination:    FF         Data in        MD/brightness[1]_161  (to LOGIC_CLOCK -)

   Delay:               8.027ns  (27.3% logic, 72.7% route), 5 logic levels.

 Constraint Details:

      8.027ns physical path delay SLICE_2787 to MD/SLICE_2541 exceeds
      3.529ns delay constraint less
     12.491ns skew and
      0.000ns feedback compensation and
      0.258ns M_SET requirement (totaling -9.220ns) by 17.247ns

 Physical Path Details:

      Data path SLICE_2787 to MD/SLICE_2541:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C16C.CLK to     R20C16C.Q1 SLICE_2787 (from MDM/offsetLatchClockOrd)
ROUTE         2     1.153     R20C16C.Q1 to     R21C18D.B1 MDM/yOffset[1]
CTOF_DEL    ---     0.408     R21C18D.B1 to     R21C18D.F1 MDM/SLICE_2905
ROUTE         1     1.786     R21C18D.F1 to     R26C30D.C1 n4614
CTOOFX_DEL  ---     0.601     R26C30D.C1 to   R26C30D.OFX0 MDM/mux_1196_i2/SLICE_2229
ROUTE         1     0.999   R26C30D.OFX0 to     R25C27D.C1 MDM/BUS_DATA_INTERNAL[1]
CTOF_DEL    ---     0.408     R25C27D.C1 to     R25C27D.F1 MDM/SLICE_2777
ROUTE         1     0.741     R25C27D.F1 to     R27C28D.D1 MDM_data[1]
CTOF_DEL    ---     0.408     R27C28D.D1 to     R27C28D.F1 SLICE_1351
ROUTE        47     1.156     R27C28D.F1 to     R27C30D.M1 BUS_data[1] (to LOGIC_CLOCK)
                  --------
                    8.027   (27.3% logic, 72.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2787:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.367    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     5.587     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.408     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     3.758     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.408     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     1.931     R19C25B.F0 to    R20C16C.CLK MDM/offsetLatchClockOrd
                  --------
                   16.060   (14.4% logic, 85.6% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_2541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.564     LPLL.CLKOP to    R27C30D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 17.083ns (weighted slack = -34.166ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_i3  (from MDM/offsetLatchClockOrd +)
   Destination:    FF         Data in        MD/brightness[3]_159  (to LOGIC_CLOCK -)

   Delay:               6.821ns  (32.1% logic, 67.9% route), 5 logic levels.

 Constraint Details:

      6.821ns physical path delay MDM/SLICE_718 to MD/SLICE_2542 exceeds
      3.529ns delay constraint less
     13.533ns skew and
      0.000ns feedback compensation and
      0.258ns M_SET requirement (totaling -10.262ns) by 17.083ns

 Physical Path Details:

      Data path MDM/SLICE_718 to MD/SLICE_2542:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C10B.CLK to     R20C10B.Q1 MDM/SLICE_718 (from MDM/offsetLatchClockOrd)
ROUTE         2     1.005     R20C10B.Q1 to     R20C18A.C0 MDM/xOffset[3]
CTOF_DEL    ---     0.408     R20C18A.C0 to     R20C18A.F0 MDM/SLICE_2904
ROUTE         1     1.402     R20C18A.F0 to     R26C25D.C1 n4612
CTOOFX_DEL  ---     0.601     R26C25D.C1 to   R26C25D.OFX0 MDM/mux_1196_i4/SLICE_2227
ROUTE         1     0.610   R26C25D.OFX0 to     R27C25D.C0 MDM/BUS_DATA_INTERNAL[3]
CTOF_DEL    ---     0.408     R27C25D.C0 to     R27C25D.F0 MDM/SLICE_2776
ROUTE         1     0.501     R27C25D.F0 to     R27C27D.D1 MDM_data[3]
CTOF_DEL    ---     0.408     R27C27D.D1 to     R27C27D.F1 SLICE_1352
ROUTE        47     1.111     R27C27D.F1 to     R25C26D.M1 BUS_data[3] (to LOGIC_CLOCK)
                  --------
                    6.821   (32.1% logic, 67.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_718:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.367    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     5.587     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.408     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     3.758     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.408     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     2.973     R19C25B.F0 to    R20C10B.CLK MDM/offsetLatchClockOrd
                  --------
                   17.102   (13.5% logic, 86.5% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_2542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.564     LPLL.CLKOP to    R25C26D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 16.793ns (weighted slack = -33.586ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_i0  (from MDM/offsetLatchClockOrd +)
   Destination:    FF         Data in        MD/brightness[0]_162  (to LOGIC_CLOCK -)

   Delay:               6.531ns  (33.6% logic, 66.4% route), 5 logic levels.

 Constraint Details:

      6.531ns physical path delay MDM/SLICE_719 to MD/SLICE_2541 exceeds
      3.529ns delay constraint less
     13.533ns skew and
      0.000ns feedback compensation and
      0.258ns M_SET requirement (totaling -10.262ns) by 16.793ns

 Physical Path Details:

      Data path MDM/SLICE_719 to MD/SLICE_2541:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R20C10A.CLK to     R20C10A.Q0 MDM/SLICE_719 (from MDM/offsetLatchClockOrd)
ROUTE         4     1.015     R20C10A.Q0 to     R20C18A.C1 MDM/xOffset[0]
CTOF_DEL    ---     0.408     R20C18A.C1 to     R20C18A.F1 MDM/SLICE_2904
ROUTE         1     1.286     R20C18A.F1 to     R27C24D.D1 n4615
CTOOFX_DEL  ---     0.601     R27C24D.D1 to   R27C24D.OFX0 MDM/mux_1196_i1/SLICE_2230
ROUTE         1     0.479   R27C24D.OFX0 to     R27C25D.D1 MDM/BUS_DATA_INTERNAL[0]
CTOF_DEL    ---     0.408     R27C25D.D1 to     R27C25D.F1 MDM/SLICE_2776
ROUTE         1     1.045     R27C25D.F1 to     R27C28D.B0 MDM_data[0]
CTOF_DEL    ---     0.408     R27C28D.B0 to     R27C28D.F0 SLICE_1351
ROUTE        47     0.514     R27C28D.F0 to     R27C30D.M0 BUS_data[0] (to LOGIC_CLOCK)
                  --------
                    6.531   (33.6% logic, 66.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_719:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.367    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     5.587     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.408     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     3.758     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.408     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     2.973     R19C25B.F0 to    R20C10A.CLK MDM/offsetLatchClockOrd
                  --------
                   17.102   (13.5% logic, 86.5% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_2541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.564     LPLL.CLKOP to    R27C30D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 16.595ns (weighted slack = -33.190ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i1  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/yOffset_pre_i0_i7  (to LOGIC_CLOCK +)

   Delay:              19.899ns  (17.8% logic, 82.2% route), 9 logic levels.

 Constraint Details:

     19.899ns physical path delay SLICE_1286 to SLICE_46 exceeds
      3.530ns delay constraint less
     -0.032ns skew and
      0.258ns M_SET requirement (totaling 3.304ns) by 16.595ns

 Physical Path Details:

      Data path SLICE_1286 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C13A.CLK to     R24C13A.Q1 SLICE_1286 (from LOGIC_CLOCK)
ROUTE       350     0.665     R24C13A.Q1 to     R24C13B.C1 BUS_currGrantID[0]
CTOF_DEL    ---     0.408     R24C13B.C1 to     R24C13B.F1 SLICE_2405
ROUTE        19     3.871     R24C13B.F1 to     R27C32D.B0 n31177
CTOF_DEL    ---     0.408     R27C32D.B0 to     R27C32D.F0 SLICE_2406
ROUTE         6     2.699     R27C32D.F0 to     R25C18B.A1 Sprite_pointers_N_1058
CTOF_DEL    ---     0.408     R25C18B.A1 to     R25C18B.F1 SLICE_2565
ROUTE         1     1.274     R25C18B.F1 to      R26C9D.D0 MDM/n40
CTOF_DEL    ---     0.408      R26C9D.D0 to      R26C9D.F0 MDM/SLICE_2586
ROUTE         1     1.274      R26C9D.F0 to     R26C23D.D1 MDM/n42
CTOF_DEL    ---     0.408     R26C23D.D1 to     R26C23D.F1 SLICE_2570
ROUTE         9     1.195     R26C23D.F1 to     R27C17C.M0 MDM/n3380
MTOOFX_DEL  ---     0.313     R27C17C.M0 to   R27C17C.OFX0 MDM/mux_1196_i8/SLICE_2223
ROUTE         1     0.781   R27C17C.OFX0 to     R27C19D.A1 MDM/BUS_DATA_INTERNAL[7]
CTOF_DEL    ---     0.408     R27C19D.A1 to     R27C19D.F1 MDM/SLICE_2772
ROUTE         1     1.599     R27C19D.F1 to     R24C27B.D1 MDM_data[7]
CTOF_DEL    ---     0.408     R24C27B.D1 to     R24C27B.F1 SLICE_1354
ROUTE        44     3.005     R24C27B.F1 to     R16C11A.M1 BUS_data[7] (to LOGIC_CLOCK)
                  --------
                   19.899   (17.8% logic, 82.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.564     LPLL.CLKOP to    R24C13A.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.596     LPLL.CLKOP to    R16C11A.CLK LOGIC_CLOCK
                  --------
                    1.596   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.506ns (weighted slack = -33.012ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i2  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/yOffset_pre_i0_i7  (to LOGIC_CLOCK +)

   Delay:              19.810ns  (17.8% logic, 82.2% route), 9 logic levels.

 Constraint Details:

     19.810ns physical path delay SLICE_1286 to SLICE_46 exceeds
      3.530ns delay constraint less
     -0.032ns skew and
      0.258ns M_SET requirement (totaling 3.304ns) by 16.506ns

 Physical Path Details:

      Data path SLICE_1286 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C13A.CLK to     R24C13A.Q0 SLICE_1286 (from LOGIC_CLOCK)
ROUTE       351     0.576     R24C13A.Q0 to     R24C13B.D1 BUS_currGrantID[1]
CTOF_DEL    ---     0.408     R24C13B.D1 to     R24C13B.F1 SLICE_2405
ROUTE        19     3.871     R24C13B.F1 to     R27C32D.B0 n31177
CTOF_DEL    ---     0.408     R27C32D.B0 to     R27C32D.F0 SLICE_2406
ROUTE         6     2.699     R27C32D.F0 to     R25C18B.A1 Sprite_pointers_N_1058
CTOF_DEL    ---     0.408     R25C18B.A1 to     R25C18B.F1 SLICE_2565
ROUTE         1     1.274     R25C18B.F1 to      R26C9D.D0 MDM/n40
CTOF_DEL    ---     0.408      R26C9D.D0 to      R26C9D.F0 MDM/SLICE_2586
ROUTE         1     1.274      R26C9D.F0 to     R26C23D.D1 MDM/n42
CTOF_DEL    ---     0.408     R26C23D.D1 to     R26C23D.F1 SLICE_2570
ROUTE         9     1.195     R26C23D.F1 to     R27C17C.M0 MDM/n3380
MTOOFX_DEL  ---     0.313     R27C17C.M0 to   R27C17C.OFX0 MDM/mux_1196_i8/SLICE_2223
ROUTE         1     0.781   R27C17C.OFX0 to     R27C19D.A1 MDM/BUS_DATA_INTERNAL[7]
CTOF_DEL    ---     0.408     R27C19D.A1 to     R27C19D.F1 MDM/SLICE_2772
ROUTE         1     1.599     R27C19D.F1 to     R24C27B.D1 MDM_data[7]
CTOF_DEL    ---     0.408     R24C27B.D1 to     R24C27B.F1 SLICE_1354
ROUTE        44     3.005     R24C27B.F1 to     R16C11A.M1 BUS_data[7] (to LOGIC_CLOCK)
                  --------
                   19.810   (17.8% logic, 82.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.564     LPLL.CLKOP to    R24C13A.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.596     LPLL.CLKOP to    R16C11A.CLK LOGIC_CLOCK
                  --------
                    1.596   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.401ns (weighted slack = -32.802ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i1  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        PIC_BUS_INTERFACE/rModDataRead_i0_i7  (to LOGIC_CLOCK +)

   Delay:              19.673ns  (18.0% logic, 82.0% route), 9 logic levels.

 Constraint Details:

     19.673ns physical path delay SLICE_1286 to PIC_BUS_INTERFACE/SLICE_112 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.258ns M_SET requirement (totaling 3.272ns) by 16.401ns

 Physical Path Details:

      Data path SLICE_1286 to PIC_BUS_INTERFACE/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C13A.CLK to     R24C13A.Q1 SLICE_1286 (from LOGIC_CLOCK)
ROUTE       350     0.665     R24C13A.Q1 to     R24C13B.C1 BUS_currGrantID[0]
CTOF_DEL    ---     0.408     R24C13B.C1 to     R24C13B.F1 SLICE_2405
ROUTE        19     3.871     R24C13B.F1 to     R27C32D.B0 n31177
CTOF_DEL    ---     0.408     R27C32D.B0 to     R27C32D.F0 SLICE_2406
ROUTE         6     2.699     R27C32D.F0 to     R25C18B.A1 Sprite_pointers_N_1058
CTOF_DEL    ---     0.408     R25C18B.A1 to     R25C18B.F1 SLICE_2565
ROUTE         1     1.274     R25C18B.F1 to      R26C9D.D0 MDM/n40
CTOF_DEL    ---     0.408      R26C9D.D0 to      R26C9D.F0 MDM/SLICE_2586
ROUTE         1     1.274      R26C9D.F0 to     R26C23D.D1 MDM/n42
CTOF_DEL    ---     0.408     R26C23D.D1 to     R26C23D.F1 SLICE_2570
ROUTE         9     1.195     R26C23D.F1 to     R27C17C.M0 MDM/n3380
MTOOFX_DEL  ---     0.313     R27C17C.M0 to   R27C17C.OFX0 MDM/mux_1196_i8/SLICE_2223
ROUTE         1     0.781   R27C17C.OFX0 to     R27C19D.A1 MDM/BUS_DATA_INTERNAL[7]
CTOF_DEL    ---     0.408     R27C19D.A1 to     R27C19D.F1 MDM/SLICE_2772
ROUTE         1     1.599     R27C19D.F1 to     R24C27B.D1 MDM_data[7]
CTOF_DEL    ---     0.408     R24C27B.D1 to     R24C27B.F1 SLICE_1354
ROUTE        44     2.779     R24C27B.F1 to     R14C14C.M1 BUS_data[7] (to LOGIC_CLOCK)
                  --------
                   19.673   (18.0% logic, 82.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.564     LPLL.CLKOP to    R24C13A.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to PIC_BUS_INTERFACE/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.564     LPLL.CLKOP to    R14C14C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.312ns (weighted slack = -32.624ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i2  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        PIC_BUS_INTERFACE/rModDataRead_i0_i7  (to LOGIC_CLOCK +)

   Delay:              19.584ns  (18.1% logic, 81.9% route), 9 logic levels.

 Constraint Details:

     19.584ns physical path delay SLICE_1286 to PIC_BUS_INTERFACE/SLICE_112 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.258ns M_SET requirement (totaling 3.272ns) by 16.312ns

 Physical Path Details:

      Data path SLICE_1286 to PIC_BUS_INTERFACE/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C13A.CLK to     R24C13A.Q0 SLICE_1286 (from LOGIC_CLOCK)
ROUTE       351     0.576     R24C13A.Q0 to     R24C13B.D1 BUS_currGrantID[1]
CTOF_DEL    ---     0.408     R24C13B.D1 to     R24C13B.F1 SLICE_2405
ROUTE        19     3.871     R24C13B.F1 to     R27C32D.B0 n31177
CTOF_DEL    ---     0.408     R27C32D.B0 to     R27C32D.F0 SLICE_2406
ROUTE         6     2.699     R27C32D.F0 to     R25C18B.A1 Sprite_pointers_N_1058
CTOF_DEL    ---     0.408     R25C18B.A1 to     R25C18B.F1 SLICE_2565
ROUTE         1     1.274     R25C18B.F1 to      R26C9D.D0 MDM/n40
CTOF_DEL    ---     0.408      R26C9D.D0 to      R26C9D.F0 MDM/SLICE_2586
ROUTE         1     1.274      R26C9D.F0 to     R26C23D.D1 MDM/n42
CTOF_DEL    ---     0.408     R26C23D.D1 to     R26C23D.F1 SLICE_2570
ROUTE         9     1.195     R26C23D.F1 to     R27C17C.M0 MDM/n3380
MTOOFX_DEL  ---     0.313     R27C17C.M0 to   R27C17C.OFX0 MDM/mux_1196_i8/SLICE_2223
ROUTE         1     0.781   R27C17C.OFX0 to     R27C19D.A1 MDM/BUS_DATA_INTERNAL[7]
CTOF_DEL    ---     0.408     R27C19D.A1 to     R27C19D.F1 MDM/SLICE_2772
ROUTE         1     1.599     R27C19D.F1 to     R24C27B.D1 MDM_data[7]
CTOF_DEL    ---     0.408     R24C27B.D1 to     R24C27B.F1 SLICE_1354
ROUTE        44     2.779     R24C27B.F1 to     R14C14C.M1 BUS_data[7] (to LOGIC_CLOCK)
                  --------
                   19.584   (18.1% logic, 81.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.564     LPLL.CLKOP to    R24C13A.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to PIC_BUS_INTERFACE/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.564     LPLL.CLKOP to    R14C14C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.205ns (weighted slack = -32.410ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i1  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        PIC_BUS_INTERFACE/transferMode_i0_i0  (to LOGIC_CLOCK +)

   Delay:              19.509ns  (18.1% logic, 81.9% route), 9 logic levels.

 Constraint Details:

     19.509ns physical path delay SLICE_1286 to SLICE_2670 exceeds
      3.530ns delay constraint less
     -0.032ns skew and
      0.258ns M_SET requirement (totaling 3.304ns) by 16.205ns

 Physical Path Details:

      Data path SLICE_1286 to SLICE_2670:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C13A.CLK to     R24C13A.Q1 SLICE_1286 (from LOGIC_CLOCK)
ROUTE       350     0.665     R24C13A.Q1 to     R24C13B.C1 BUS_currGrantID[0]
CTOF_DEL    ---     0.408     R24C13B.C1 to     R24C13B.F1 SLICE_2405
ROUTE        19     3.871     R24C13B.F1 to     R27C32D.B0 n31177
CTOF_DEL    ---     0.408     R27C32D.B0 to     R27C32D.F0 SLICE_2406
ROUTE         6     2.699     R27C32D.F0 to     R25C18B.A1 Sprite_pointers_N_1058
CTOF_DEL    ---     0.408     R25C18B.A1 to     R25C18B.F1 SLICE_2565
ROUTE         1     1.274     R25C18B.F1 to      R26C9D.D0 MDM/n40
CTOF_DEL    ---     0.408      R26C9D.D0 to      R26C9D.F0 MDM/SLICE_2586
ROUTE         1     1.274      R26C9D.F0 to     R26C23D.D1 MDM/n42
CTOF_DEL    ---     0.408     R26C23D.D1 to     R26C23D.F1 SLICE_2570
ROUTE         9     0.754     R26C23D.F1 to     R27C24D.M0 MDM/n3380
MTOOFX_DEL  ---     0.313     R27C24D.M0 to   R27C24D.OFX0 MDM/mux_1196_i1/SLICE_2230
ROUTE         1     0.479   R27C24D.OFX0 to     R27C25D.D1 MDM/BUS_DATA_INTERNAL[0]
CTOF_DEL    ---     0.408     R27C25D.D1 to     R27C25D.F1 MDM/SLICE_2776
ROUTE         1     1.045     R27C25D.F1 to     R27C28D.B0 MDM_data[0]
CTOF_DEL    ---     0.408     R27C28D.B0 to     R27C28D.F0 SLICE_1351
ROUTE        47     3.912     R27C28D.F0 to     R18C14C.M0 BUS_data[0] (to LOGIC_CLOCK)
                  --------
                   19.509   (18.1% logic, 81.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.564     LPLL.CLKOP to    R24C13A.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to SLICE_2670:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       797     1.596     LPLL.CLKOP to    R18C14C.CLK LOGIC_CLOCK
                  --------
                    1.596   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  22.833MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;
            1384 items scored, 277 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.409ns (weighted slack = -19.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[0]_162  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i9  (to PIXEL_CLOCK -)

   Delay:               5.805ns  (23.7% logic, 76.3% route), 3 logic levels.

 Constraint Details:

      5.805ns physical path delay MD/SLICE_2541 to MD/SLICE_1305 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 2.409ns

 Physical Path Details:

      Data path MD/SLICE_2541 to MD/SLICE_1305:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R27C30D.CLK to     R27C30D.Q0 MD/SLICE_2541 (from LOGIC_CLOCK)
ROUTE         9     3.477     R27C30D.Q0 to     R25C36D.C1 PWMArray[0][9]
CTOF_DEL    ---     0.408     R25C36D.C1 to     R25C36D.F1 MD/SLICE_1565
ROUTE         1     0.952     R25C36D.F1 to     R26C34D.C0 MD/n31269
CTOOFX_DEL  ---     0.601     R26C34D.C0 to   R26C34D.OFX0 MD/SLICE_1305
ROUTE         1     0.000   R26C34D.OFX0 to    R26C34D.DI0 MD/currPWMVal_15__N_205[9] (to PIXEL_CLOCK)
                  --------
                    5.805   (23.7% logic, 76.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_2541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.564     LPLL.CLKOP to    R27C30D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1305:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R26C34D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.360ns (weighted slack = -18.880ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[3]_159  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i6  (to PIXEL_CLOCK -)

   Delay:               5.756ns  (27.6% logic, 72.4% route), 4 logic levels.

 Constraint Details:

      5.756ns physical path delay MD/SLICE_2542 to MD/SLICE_1303 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 2.360ns

 Physical Path Details:

      Data path MD/SLICE_2542 to MD/SLICE_1303:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R25C26D.CLK to     R25C26D.Q1 MD/SLICE_2542 (from LOGIC_CLOCK)
ROUTE         8     1.985     R25C26D.Q1 to     R27C35D.B0 PWMArray[0][12]
CTOF_DEL    ---     0.408     R27C35D.B0 to     R27C35D.F0 MD/SLICE_2386
ROUTE         3     1.592     R27C35D.F0 to     R27C41D.B0 MD/n31289
CTOF_DEL    ---     0.408     R27C41D.B0 to     R27C41D.F0 MD/SLICE_2540
ROUTE         1     0.588     R27C41D.F0 to     R26C41D.C0 MD/n6_adj_4150
CTOF_DEL    ---     0.408     R26C41D.C0 to     R26C41D.F0 MD/SLICE_1303
ROUTE         1     0.000     R26C41D.F0 to    R26C41D.DI0 MD/currPWMVal_15__N_205[6] (to PIXEL_CLOCK)
                  --------
                    5.756   (27.6% logic, 72.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_2542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.564     LPLL.CLKOP to    R25C26D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1303:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R26C41D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.340ns (weighted slack = -18.720ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[1]_161  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i6  (to PIXEL_CLOCK -)

   Delay:               5.736ns  (27.7% logic, 72.3% route), 4 logic levels.

 Constraint Details:

      5.736ns physical path delay MD/SLICE_2541 to MD/SLICE_1303 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 2.340ns

 Physical Path Details:

      Data path MD/SLICE_2541 to MD/SLICE_1303:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R27C30D.CLK to     R27C30D.Q1 MD/SLICE_2541 (from LOGIC_CLOCK)
ROUTE         7     3.191     R27C30D.Q1 to     R27C41D.A1 PWMArray[0][10]
CTOF_DEL    ---     0.408     R27C41D.A1 to     R27C41D.F1 MD/SLICE_2540
ROUTE         3     0.366     R27C41D.F1 to     R27C41D.C0 MD/n31312
CTOF_DEL    ---     0.408     R27C41D.C0 to     R27C41D.F0 MD/SLICE_2540
ROUTE         1     0.588     R27C41D.F0 to     R26C41D.C0 MD/n6_adj_4150
CTOF_DEL    ---     0.408     R26C41D.C0 to     R26C41D.F0 MD/SLICE_1303
ROUTE         1     0.000     R26C41D.F0 to    R26C41D.DI0 MD/currPWMVal_15__N_205[6] (to PIXEL_CLOCK)
                  --------
                    5.736   (27.7% logic, 72.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_2541:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.564     LPLL.CLKOP to    R27C30D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1303:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R26C41D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.601ns (weighted slack = -18.404ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPWMCount_i8  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i4  (to PIXEL_CLOCK +)
                   FF                        MD/currPixel_1991__i3

   Delay:              11.404ns  (33.3% logic, 66.7% route), 10 logic levels.

 Constraint Details:

     11.404ns physical path delay MD/SLICE_1572 to MD/SLICE_282 exceeds
      7.058ns delay constraint less
      0.032ns skew and
      0.000ns feedback compensation and
      0.223ns LSR_SET requirement (totaling 6.803ns) by 4.601ns

 Physical Path Details:

      Data path MD/SLICE_1572 to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R21C33B.CLK to     R21C33B.Q0 MD/SLICE_1572 (from LOGIC_CLOCK)
ROUTE         4     2.812     R21C33B.Q0 to     R21C41A.A1 currPWMCount[8]
C1TOFCO_DE  ---     0.684     R21C41A.A1 to    R21C41A.FCO SLICE_303
ROUTE         1     0.000    R21C41A.FCO to    R21C41B.FCI n25390
FCITOFCO_D  ---     0.130    R21C41B.FCI to    R21C41B.FCO SLICE_302
ROUTE         1     0.000    R21C41B.FCO to    R21C41C.FCI n25391
FCITOFCO_D  ---     0.130    R21C41C.FCI to    R21C41C.FCO SLICE_301
ROUTE         1     0.000    R21C41C.FCO to    R21C41D.FCI n25392
FCITOF0_DE  ---     0.450    R21C41D.FCI to     R21C41D.F0 SLICE_300
ROUTE         1     1.536     R21C41D.F0 to     R19C33D.B1 n5408
CTOF_DEL    ---     0.408     R19C33D.B1 to     R19C33D.F1 MD/SLICE_1574
ROUTE        21     0.534     R19C33D.F1 to     R19C31D.D1 n31063
CTOF_DEL    ---     0.408     R19C31D.D1 to     R19C31D.F1 SLICE_1298
ROUTE         1     1.011     R19C31D.F1 to     R11C31D.C1 n10124
CTOF_DEL    ---     0.408     R11C31D.C1 to     R11C31D.F1 MD/SLICE_2536
ROUTE         4     0.359     R11C31D.F1 to     R11C31D.C0 MD/n10250
CTOF_DEL    ---     0.408     R11C31D.C0 to     R11C31D.F0 MD/SLICE_2536
ROUTE         1     0.501     R11C31D.F0 to     R11C33C.D1 MD/n4
CTOF_DEL    ---     0.408     R11C33C.D1 to     R11C33C.F1 MD/SLICE_2525
ROUTE         3     0.850     R11C33C.F1 to    R13C33C.LSR MD/n14533 (to PIXEL_CLOCK)
                  --------
                   11.404   (33.3% logic, 66.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_1572:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R21C33B.CLK LOGIC_CLOCK
                  --------
                    3.601   (31.4% logic, 68.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R13C33C.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.601ns (weighted slack = -18.404ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPWMCount_i8  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i2  (to PIXEL_CLOCK +)

   Delay:              11.404ns  (33.3% logic, 66.7% route), 10 logic levels.

 Constraint Details:

     11.404ns physical path delay MD/SLICE_1572 to MD/SLICE_283 exceeds
      7.058ns delay constraint less
      0.032ns skew and
      0.000ns feedback compensation and
      0.223ns LSR_SET requirement (totaling 6.803ns) by 4.601ns

 Physical Path Details:

      Data path MD/SLICE_1572 to MD/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R21C33B.CLK to     R21C33B.Q0 MD/SLICE_1572 (from LOGIC_CLOCK)
ROUTE         4     2.812     R21C33B.Q0 to     R21C41A.A1 currPWMCount[8]
C1TOFCO_DE  ---     0.684     R21C41A.A1 to    R21C41A.FCO SLICE_303
ROUTE         1     0.000    R21C41A.FCO to    R21C41B.FCI n25390
FCITOFCO_D  ---     0.130    R21C41B.FCI to    R21C41B.FCO SLICE_302
ROUTE         1     0.000    R21C41B.FCO to    R21C41C.FCI n25391
FCITOFCO_D  ---     0.130    R21C41C.FCI to    R21C41C.FCO SLICE_301
ROUTE         1     0.000    R21C41C.FCO to    R21C41D.FCI n25392
FCITOF0_DE  ---     0.450    R21C41D.FCI to     R21C41D.F0 SLICE_300
ROUTE         1     1.536     R21C41D.F0 to     R19C33D.B1 n5408
CTOF_DEL    ---     0.408     R19C33D.B1 to     R19C33D.F1 MD/SLICE_1574
ROUTE        21     0.534     R19C33D.F1 to     R19C31D.D1 n31063
CTOF_DEL    ---     0.408     R19C31D.D1 to     R19C31D.F1 SLICE_1298
ROUTE         1     1.011     R19C31D.F1 to     R11C31D.C1 n10124
CTOF_DEL    ---     0.408     R11C31D.C1 to     R11C31D.F1 MD/SLICE_2536
ROUTE         4     0.359     R11C31D.F1 to     R11C31D.C0 MD/n10250
CTOF_DEL    ---     0.408     R11C31D.C0 to     R11C31D.F0 MD/SLICE_2536
ROUTE         1     0.501     R11C31D.F0 to     R11C33C.D1 MD/n4
CTOF_DEL    ---     0.408     R11C33C.D1 to     R11C33C.F1 MD/SLICE_2525
ROUTE         3     0.850     R11C33C.F1 to    R13C33B.LSR MD/n14533 (to PIXEL_CLOCK)
                  --------
                   11.404   (33.3% logic, 66.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_1572:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R21C33B.CLK LOGIC_CLOCK
                  --------
                    3.601   (31.4% logic, 68.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R13C33B.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.601ns (weighted slack = -18.404ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPWMCount_i8  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i6  (to PIXEL_CLOCK +)
                   FF                        MD/currPixel_1991__i5

   Delay:              11.404ns  (33.3% logic, 66.7% route), 10 logic levels.

 Constraint Details:

     11.404ns physical path delay MD/SLICE_1572 to MD/SLICE_281 exceeds
      7.058ns delay constraint less
      0.032ns skew and
      0.000ns feedback compensation and
      0.223ns LSR_SET requirement (totaling 6.803ns) by 4.601ns

 Physical Path Details:

      Data path MD/SLICE_1572 to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R21C33B.CLK to     R21C33B.Q0 MD/SLICE_1572 (from LOGIC_CLOCK)
ROUTE         4     2.812     R21C33B.Q0 to     R21C41A.A1 currPWMCount[8]
C1TOFCO_DE  ---     0.684     R21C41A.A1 to    R21C41A.FCO SLICE_303
ROUTE         1     0.000    R21C41A.FCO to    R21C41B.FCI n25390
FCITOFCO_D  ---     0.130    R21C41B.FCI to    R21C41B.FCO SLICE_302
ROUTE         1     0.000    R21C41B.FCO to    R21C41C.FCI n25391
FCITOFCO_D  ---     0.130    R21C41C.FCI to    R21C41C.FCO SLICE_301
ROUTE         1     0.000    R21C41C.FCO to    R21C41D.FCI n25392
FCITOF0_DE  ---     0.450    R21C41D.FCI to     R21C41D.F0 SLICE_300
ROUTE         1     1.536     R21C41D.F0 to     R19C33D.B1 n5408
CTOF_DEL    ---     0.408     R19C33D.B1 to     R19C33D.F1 MD/SLICE_1574
ROUTE        21     0.534     R19C33D.F1 to     R19C31D.D1 n31063
CTOF_DEL    ---     0.408     R19C31D.D1 to     R19C31D.F1 SLICE_1298
ROUTE         1     1.011     R19C31D.F1 to     R11C31D.C1 n10124
CTOF_DEL    ---     0.408     R11C31D.C1 to     R11C31D.F1 MD/SLICE_2536
ROUTE         4     0.359     R11C31D.F1 to     R11C31D.C0 MD/n10250
CTOF_DEL    ---     0.408     R11C31D.C0 to     R11C31D.F0 MD/SLICE_2536
ROUTE         1     0.501     R11C31D.F0 to     R11C33C.D1 MD/n4
CTOF_DEL    ---     0.408     R11C33C.D1 to     R11C33C.F1 MD/SLICE_2525
ROUTE         3     0.850     R11C33C.F1 to    R13C33D.LSR MD/n14533 (to PIXEL_CLOCK)
                  --------
                   11.404   (33.3% logic, 66.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_1572:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R21C33B.CLK LOGIC_CLOCK
                  --------
                    3.601   (31.4% logic, 68.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R13C33D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.525ns (weighted slack = -18.100ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPWMCount_i11  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i6  (to PIXEL_CLOCK +)
                   FF                        MD/currPixel_1991__i5

   Delay:              11.328ns  (32.2% logic, 67.8% route), 8 logic levels.

 Constraint Details:

     11.328ns physical path delay MD/SLICE_1573 to MD/SLICE_281 exceeds
      7.058ns delay constraint less
      0.032ns skew and
      0.000ns feedback compensation and
      0.223ns LSR_SET requirement (totaling 6.803ns) by 4.525ns

 Physical Path Details:

      Data path MD/SLICE_1573 to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R21C33A.CLK to     R21C33A.Q1 MD/SLICE_1573 (from LOGIC_CLOCK)
ROUTE         4     2.893     R21C33A.Q1 to     R21C41C.A0 currPWMCount[11]
C0TOFCO_DE  ---     0.787     R21C41C.A0 to    R21C41C.FCO SLICE_301
ROUTE         1     0.000    R21C41C.FCO to    R21C41D.FCI n25392
FCITOF0_DE  ---     0.450    R21C41D.FCI to     R21C41D.F0 SLICE_300
ROUTE         1     1.536     R21C41D.F0 to     R19C33D.B1 n5408
CTOF_DEL    ---     0.408     R19C33D.B1 to     R19C33D.F1 MD/SLICE_1574
ROUTE        21     0.534     R19C33D.F1 to     R19C31D.D1 n31063
CTOF_DEL    ---     0.408     R19C31D.D1 to     R19C31D.F1 SLICE_1298
ROUTE         1     1.011     R19C31D.F1 to     R11C31D.C1 n10124
CTOF_DEL    ---     0.408     R11C31D.C1 to     R11C31D.F1 MD/SLICE_2536
ROUTE         4     0.359     R11C31D.F1 to     R11C31D.C0 MD/n10250
CTOF_DEL    ---     0.408     R11C31D.C0 to     R11C31D.F0 MD/SLICE_2536
ROUTE         1     0.501     R11C31D.F0 to     R11C33C.D1 MD/n4
CTOF_DEL    ---     0.408     R11C33C.D1 to     R11C33C.F1 MD/SLICE_2525
ROUTE         3     0.850     R11C33C.F1 to    R13C33D.LSR MD/n14533 (to PIXEL_CLOCK)
                  --------
                   11.328   (32.2% logic, 67.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_1573:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R21C33A.CLK LOGIC_CLOCK
                  --------
                    3.601   (31.4% logic, 68.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R13C33D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.525ns (weighted slack = -18.100ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPWMCount_i11  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i2  (to PIXEL_CLOCK +)

   Delay:              11.328ns  (32.2% logic, 67.8% route), 8 logic levels.

 Constraint Details:

     11.328ns physical path delay MD/SLICE_1573 to MD/SLICE_283 exceeds
      7.058ns delay constraint less
      0.032ns skew and
      0.000ns feedback compensation and
      0.223ns LSR_SET requirement (totaling 6.803ns) by 4.525ns

 Physical Path Details:

      Data path MD/SLICE_1573 to MD/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R21C33A.CLK to     R21C33A.Q1 MD/SLICE_1573 (from LOGIC_CLOCK)
ROUTE         4     2.893     R21C33A.Q1 to     R21C41C.A0 currPWMCount[11]
C0TOFCO_DE  ---     0.787     R21C41C.A0 to    R21C41C.FCO SLICE_301
ROUTE         1     0.000    R21C41C.FCO to    R21C41D.FCI n25392
FCITOF0_DE  ---     0.450    R21C41D.FCI to     R21C41D.F0 SLICE_300
ROUTE         1     1.536     R21C41D.F0 to     R19C33D.B1 n5408
CTOF_DEL    ---     0.408     R19C33D.B1 to     R19C33D.F1 MD/SLICE_1574
ROUTE        21     0.534     R19C33D.F1 to     R19C31D.D1 n31063
CTOF_DEL    ---     0.408     R19C31D.D1 to     R19C31D.F1 SLICE_1298
ROUTE         1     1.011     R19C31D.F1 to     R11C31D.C1 n10124
CTOF_DEL    ---     0.408     R11C31D.C1 to     R11C31D.F1 MD/SLICE_2536
ROUTE         4     0.359     R11C31D.F1 to     R11C31D.C0 MD/n10250
CTOF_DEL    ---     0.408     R11C31D.C0 to     R11C31D.F0 MD/SLICE_2536
ROUTE         1     0.501     R11C31D.F0 to     R11C33C.D1 MD/n4
CTOF_DEL    ---     0.408     R11C33C.D1 to     R11C33C.F1 MD/SLICE_2525
ROUTE         3     0.850     R11C33C.F1 to    R13C33B.LSR MD/n14533 (to PIXEL_CLOCK)
                  --------
                   11.328   (32.2% logic, 67.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_1573:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R21C33A.CLK LOGIC_CLOCK
                  --------
                    3.601   (31.4% logic, 68.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R13C33B.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.525ns (weighted slack = -18.100ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPWMCount_i11  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i4  (to PIXEL_CLOCK +)
                   FF                        MD/currPixel_1991__i3

   Delay:              11.328ns  (32.2% logic, 67.8% route), 8 logic levels.

 Constraint Details:

     11.328ns physical path delay MD/SLICE_1573 to MD/SLICE_282 exceeds
      7.058ns delay constraint less
      0.032ns skew and
      0.000ns feedback compensation and
      0.223ns LSR_SET requirement (totaling 6.803ns) by 4.525ns

 Physical Path Details:

      Data path MD/SLICE_1573 to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R21C33A.CLK to     R21C33A.Q1 MD/SLICE_1573 (from LOGIC_CLOCK)
ROUTE         4     2.893     R21C33A.Q1 to     R21C41C.A0 currPWMCount[11]
C0TOFCO_DE  ---     0.787     R21C41C.A0 to    R21C41C.FCO SLICE_301
ROUTE         1     0.000    R21C41C.FCO to    R21C41D.FCI n25392
FCITOF0_DE  ---     0.450    R21C41D.FCI to     R21C41D.F0 SLICE_300
ROUTE         1     1.536     R21C41D.F0 to     R19C33D.B1 n5408
CTOF_DEL    ---     0.408     R19C33D.B1 to     R19C33D.F1 MD/SLICE_1574
ROUTE        21     0.534     R19C33D.F1 to     R19C31D.D1 n31063
CTOF_DEL    ---     0.408     R19C31D.D1 to     R19C31D.F1 SLICE_1298
ROUTE         1     1.011     R19C31D.F1 to     R11C31D.C1 n10124
CTOF_DEL    ---     0.408     R11C31D.C1 to     R11C31D.F1 MD/SLICE_2536
ROUTE         4     0.359     R11C31D.F1 to     R11C31D.C0 MD/n10250
CTOF_DEL    ---     0.408     R11C31D.C0 to     R11C31D.F0 MD/SLICE_2536
ROUTE         1     0.501     R11C31D.F0 to     R11C33C.D1 MD/n4
CTOF_DEL    ---     0.408     R11C33C.D1 to     R11C33C.F1 MD/SLICE_2525
ROUTE         3     0.850     R11C33C.F1 to    R13C33C.LSR MD/n14533 (to PIXEL_CLOCK)
                  --------
                   11.328   (32.2% logic, 67.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_1573:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.596     LPLL.CLKOP to    R21C33A.CLK LOGIC_CLOCK
                  --------
                    3.601   (31.4% logic, 68.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R13C33C.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.252ns (weighted slack = -18.016ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[2]_160  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i6  (to PIXEL_CLOCK -)

   Delay:               5.648ns  (28.2% logic, 71.8% route), 4 logic levels.

 Constraint Details:

      5.648ns physical path delay MD/SLICE_2542 to MD/SLICE_1303 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 2.252ns

 Physical Path Details:

      Data path MD/SLICE_2542 to MD/SLICE_1303:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R25C26D.CLK to     R25C26D.Q0 MD/SLICE_2542 (from LOGIC_CLOCK)
ROUTE         7     1.877     R25C26D.Q0 to     R27C35D.A0 PWMArray[0][11]
CTOF_DEL    ---     0.408     R27C35D.A0 to     R27C35D.F0 MD/SLICE_2386
ROUTE         3     1.592     R27C35D.F0 to     R27C41D.B0 MD/n31289
CTOF_DEL    ---     0.408     R27C41D.B0 to     R27C41D.F0 MD/SLICE_2540
ROUTE         1     0.588     R27C41D.F0 to     R26C41D.C0 MD/n6_adj_4150
CTOF_DEL    ---     0.408     R26C41D.C0 to     R26C41D.F0 MD/SLICE_1303
ROUTE         1     0.000     R26C41D.F0 to    R26C41D.DI0 MD/currPWMVal_15__N_205[6] (to PIXEL_CLOCK)
                  --------
                    5.648   (28.2% logic, 71.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_2542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.564     LPLL.CLKOP to    R25C26D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1303:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        51     1.564     LPLL.CLKOS to    R26C41D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  21.049MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLK_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LOGIC_CLOCK" 141.666667  |             |             |
MHz ;                                   |  141.667 MHz|   22.833 MHz|   5 *
                                        |             |             |
FREQUENCY NET "PIXEL_CLOCK" 35.416667   |             |             |
MHz ;                                   |   35.417 MHz|   21.049 MHz|   3 *
                                        |             |             |
FREQUENCY NET "CLK_c" 25.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
BUS_currGrantID[0]                      |     350|    2624|     60.00%
                                        |        |        |
MDM/n40                                 |       1|    2080|     47.56%
                                        |        |        |
MDM/n3380                               |       9|    2080|     47.56%
                                        |        |        |
MDM/n42                                 |       1|    2080|     47.56%
                                        |        |        |
Sprite_pointers_N_1058                  |       6|    1968|     45.00%
                                        |        |        |
BUS_currGrantID[1]                      |     351|    1383|     31.63%
                                        |        |        |
n31177                                  |      19|     886|     20.26%
                                        |        |        |
MDM/n31034                              |       8|     736|     16.83%
                                        |        |        |
MDM/n28025                              |       2|     728|     16.65%
                                        |        |        |
n10321                                  |      11|     728|     16.65%
                                        |        |        |
BUS_data[0]                             |      47|     691|     15.80%
                                        |        |        |
n32455                                  |       6|     614|     14.04%
                                        |        |        |
n31033                                  |       6|     600|     13.72%
                                        |        |        |
MDM/n25668                              |       1|     556|     12.71%
                                        |        |        |
MDM/n25669                              |       1|     556|     12.71%
                                        |        |        |
MDM/n25670                              |       1|     556|     12.71%
                                        |        |        |
MDM/n25671                              |       1|     556|     12.71%
                                        |        |        |
MDM/n25672                              |       1|     556|     12.71%
                                        |        |        |
MDM/n25673                              |       1|     556|     12.71%
                                        |        |        |
MDM/n25674                              |       1|     556|     12.71%
                                        |        |        |
MDM/n25675                              |       1|     556|     12.71%
                                        |        |        |
MDM/n31042                              |      23|     556|     12.71%
                                        |        |        |
n4244                                   |       4|     556|     12.71%
                                        |        |        |
MDM/n25667                              |       1|     552|     12.62%
                                        |        |        |
MDM/n25663                              |       1|     509|     11.64%
                                        |        |        |
MDM/n25664                              |       1|     509|     11.64%
                                        |        |        |
MDM/n25665                              |       1|     509|     11.64%
                                        |        |        |
MDM/n25666                              |       1|     509|     11.64%
                                        |        |        |
MDM/n25661                              |       1|     507|     11.59%
                                        |        |        |
MDM/n25662                              |       1|     507|     11.59%
                                        |        |        |
n31240                                  |       8|     503|     11.50%
                                        |        |        |
MDM/n25660                              |       1|     493|     11.27%
                                        |        |        |
n31334                                  |     161|     489|     11.18%
                                        |        |        |
PIC_BUS_INTERFACE/n31041                |      16|     454|     10.38%
                                        |        |        |
BUS_data[7]                             |      44|     438|     10.02%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 45 clocks:

Clock Domain: reveal_ist_101_N   Source: MDM/SLICE_2087.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 348
   No transfer within this clock domain is found

Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1551.Q0   Loads: 17
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1260   Source: RAM/SLICE_2672.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1259   Source: RAM/SLICE_2691.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1258   Source: RAM/SLICE_2690.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1257   Source: RAM/SLICE_2689.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1256   Source: RAM/SLICE_2688.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1255   Source: RAM/SLICE_2687.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1254   Source: RAM/SLICE_2686.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1253   Source: RAM/SLICE_2685.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1252   Source: RAM/SLICE_2684.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1251   Source: RAM/SLICE_2683.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1250   Source: RAM/SLICE_2682.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1249   Source: RAM/SLICE_2681.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1248   Source: RAM/SLICE_2680.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1247   Source: RAM/SLICE_2679.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1246   Source: RAM/SLICE_2668.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1245   Source: RAM/SLICE_2666.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1244   Source: RAM/SLICE_2669.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1243   Source: RAM/SLICE_2671.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2667.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2665.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1240   Source: SLICE_2664.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1239   Source: SLICE_2573.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2676.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2677.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2734.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1235   Source: SLICE_2678.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1234   Source: SLICE_2894.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1233   Source: SLICE_2675.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1232   Source: SLICE_2674.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1231   Source: SLICE_2673.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2663.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1229   Source: SLICE_2670.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS   Loads: 51
   Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;   Transfers: 20

Clock Domain: PIC_BUS_INTERFACE/BUS_DIRECTION_INTERNAL_N_1467   Source: PIC_BUS_INTERFACE/SLICE_2708.F1   Loads: 19
   No transfer within this clock domain is found

Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2601.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 16

Clock Domain: MDM/Sprite_writeClk   Source: MDM/SLICE_737.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2632.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1326.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2627.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1314.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP   Loads: 797
   Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1551.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 30

   Clock Domain: RAM/lastAddress_31__N_1260   Source: RAM/SLICE_2672.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1259   Source: RAM/SLICE_2691.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1258   Source: RAM/SLICE_2690.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1257   Source: RAM/SLICE_2689.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1256   Source: RAM/SLICE_2688.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1255   Source: RAM/SLICE_2687.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1254   Source: RAM/SLICE_2686.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1253   Source: RAM/SLICE_2685.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1252   Source: RAM/SLICE_2684.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1251   Source: RAM/SLICE_2683.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1250   Source: RAM/SLICE_2682.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1249   Source: RAM/SLICE_2681.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1248   Source: RAM/SLICE_2680.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1247   Source: RAM/SLICE_2679.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1246   Source: RAM/SLICE_2668.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1245   Source: RAM/SLICE_2666.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1244   Source: RAM/SLICE_2669.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1243   Source: RAM/SLICE_2671.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2667.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2665.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1240   Source: SLICE_2664.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1239   Source: SLICE_2573.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2676.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2677.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2734.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1235   Source: SLICE_2678.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1234   Source: SLICE_2894.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1233   Source: SLICE_2675.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1232   Source: SLICE_2674.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1231   Source: SLICE_2673.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2663.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1229   Source: SLICE_2670.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 19

   Clock Domain: PIC_BUS_INTERFACE/BUS_DIRECTION_INTERNAL_N_1467   Source: PIC_BUS_INTERFACE/SLICE_2708.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2601.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 24

   Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2632.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 3

   Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1326.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 52

   Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2627.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 36

   Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1314.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 10

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 4373  Score: 114536360
Cumulative negative slack: 58953514

Constraints cover 10492338 paths, 5 nets, and 22065 connections (90.55% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 12:25:56 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o WallPanel_FPGA_impl1.twr -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;
            4096 items scored, 16 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.086ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i1  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i1  (to MDM/offsetLatchClockOrd +)

   Delay:               0.711ns  (18.7% logic, 81.3% route), 1 logic levels.

 Constraint Details:

      0.711ns physical path delay MDM/SLICE_332 to MDM/SLICE_719 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.816ns skew less
      0.000ns feedback compensation requirement (totaling 5.797ns) by 5.086ns

 Physical Path Details:

      Data path MDM/SLICE_332 to MDM/SLICE_719:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C19A.CLK to     R24C19A.Q1 MDM/SLICE_332 (from LOGIC_CLOCK)
ROUTE         1     0.578     R24C19A.Q1 to     R20C10A.M1 MDM/xOffset_pre[1] (to MDM/offsetLatchClockOrd)
                  --------
                    0.711   (18.7% logic, 81.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.804     LPLL.CLKOP to    R24C19A.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_719:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     1.301     R19C25B.F0 to    R20C10A.CLK MDM/offsetLatchClockOrd
                  --------
                    7.434   (12.9% logic, 87.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.946ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i4  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i4  (to MDM/offsetLatchClockOrd +)

   Delay:               0.851ns  (15.6% logic, 84.4% route), 1 logic levels.

 Constraint Details:

      0.851ns physical path delay MDM/SLICE_705 to MDM/SLICE_480 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.816ns skew less
      0.000ns feedback compensation requirement (totaling 5.797ns) by 4.946ns

 Physical Path Details:

      Data path MDM/SLICE_705 to MDM/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C19C.CLK to     R24C19C.Q0 MDM/SLICE_705 (from LOGIC_CLOCK)
ROUTE         1     0.718     R24C19C.Q0 to     R20C10C.M0 MDM/xOffset_pre[4] (to MDM/offsetLatchClockOrd)
                  --------
                    0.851   (15.6% logic, 84.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.804     LPLL.CLKOP to    R24C19C.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     1.301     R19C25B.F0 to    R20C10C.CLK MDM/offsetLatchClockOrd
                  --------
                    7.434   (12.9% logic, 87.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.939ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i0  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i0  (to MDM/offsetLatchClockOrd +)

   Delay:               0.858ns  (15.5% logic, 84.5% route), 1 logic levels.

 Constraint Details:

      0.858ns physical path delay MDM/SLICE_332 to MDM/SLICE_719 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.816ns skew less
      0.000ns feedback compensation requirement (totaling 5.797ns) by 4.939ns

 Physical Path Details:

      Data path MDM/SLICE_332 to MDM/SLICE_719:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C19A.CLK to     R24C19A.Q0 MDM/SLICE_332 (from LOGIC_CLOCK)
ROUTE         1     0.725     R24C19A.Q0 to     R20C10A.M0 MDM/xOffset_pre[0] (to MDM/offsetLatchClockOrd)
                  --------
                    0.858   (15.5% logic, 84.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.804     LPLL.CLKOP to    R24C19A.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_719:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     1.301     R19C25B.F0 to    R20C10A.CLK MDM/offsetLatchClockOrd
                  --------
                    7.434   (12.9% logic, 87.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.915ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i7  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i7  (to MDM/offsetLatchClockOrd +)

   Delay:               0.882ns  (15.1% logic, 84.9% route), 1 logic levels.

 Constraint Details:

      0.882ns physical path delay MDM/SLICE_687 to MDM/SLICE_397 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.816ns skew less
      0.000ns feedback compensation requirement (totaling 5.797ns) by 4.915ns

 Physical Path Details:

      Data path MDM/SLICE_687 to MDM/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C19D.CLK to     R24C19D.Q1 MDM/SLICE_687 (from LOGIC_CLOCK)
ROUTE         1     0.749     R24C19D.Q1 to     R20C10D.M1 MDM/xOffset_pre[7] (to MDM/offsetLatchClockOrd)
                  --------
                    0.882   (15.1% logic, 84.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_687:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.804     LPLL.CLKOP to    R24C19D.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     1.301     R19C25B.F0 to    R20C10D.CLK MDM/offsetLatchClockOrd
                  --------
                    7.434   (12.9% logic, 87.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.799ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i6  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i6  (to MDM/offsetLatchClockOrd +)

   Delay:               0.998ns  (13.3% logic, 86.7% route), 1 logic levels.

 Constraint Details:

      0.998ns physical path delay MDM/SLICE_687 to MDM/SLICE_397 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.816ns skew less
      0.000ns feedback compensation requirement (totaling 5.797ns) by 4.799ns

 Physical Path Details:

      Data path MDM/SLICE_687 to MDM/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C19D.CLK to     R24C19D.Q0 MDM/SLICE_687 (from LOGIC_CLOCK)
ROUTE         1     0.865     R24C19D.Q0 to     R20C10D.M0 MDM/xOffset_pre[6] (to MDM/offsetLatchClockOrd)
                  --------
                    0.998   (13.3% logic, 86.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_687:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.804     LPLL.CLKOP to    R24C19D.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     1.301     R19C25B.F0 to    R20C10D.CLK MDM/offsetLatchClockOrd
                  --------
                    7.434   (12.9% logic, 87.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.791ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i5  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i5  (to MDM/offsetLatchClockOrd +)

   Delay:               1.006ns  (13.2% logic, 86.8% route), 1 logic levels.

 Constraint Details:

      1.006ns physical path delay MDM/SLICE_705 to MDM/SLICE_480 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.816ns skew less
      0.000ns feedback compensation requirement (totaling 5.797ns) by 4.791ns

 Physical Path Details:

      Data path MDM/SLICE_705 to MDM/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C19C.CLK to     R24C19C.Q1 MDM/SLICE_705 (from LOGIC_CLOCK)
ROUTE         1     0.873     R24C19C.Q1 to     R20C10C.M1 MDM/xOffset_pre[5] (to MDM/offsetLatchClockOrd)
                  --------
                    1.006   (13.2% logic, 86.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.804     LPLL.CLKOP to    R24C19C.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     1.301     R19C25B.F0 to    R20C10C.CLK MDM/offsetLatchClockOrd
                  --------
                    7.434   (12.9% logic, 87.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.667ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/yOffset_pre_i0_i6  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/yOffset_i6  (to MDM/offsetLatchClockOrd +)

   Delay:               0.525ns  (25.3% logic, 74.7% route), 1 logic levels.

 Constraint Details:

      0.525ns physical path delay SLICE_46 to SLICE_2794 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.211ns skew less
      0.000ns feedback compensation requirement (totaling 5.192ns) by 4.667ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_2794:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C11A.CLK to     R16C11A.Q0 SLICE_46 (from LOGIC_CLOCK)
ROUTE         1     0.392     R16C11A.Q0 to     R14C17C.M0 MDM/yOffset_pre[6] (to MDM/offsetLatchClockOrd)
                  --------
                    0.525   (25.3% logic, 74.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R16C11A.CLK LOGIC_CLOCK
                  --------
                    1.638   (27.4% logic, 72.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to SLICE_2794:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     0.716     R19C25B.F0 to    R14C17C.CLK MDM/offsetLatchClockOrd
                  --------
                    6.849   (14.0% logic, 86.0% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i3  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i3  (to MDM/offsetLatchClockOrd +)

   Delay:               1.240ns  (10.7% logic, 89.3% route), 1 logic levels.

 Constraint Details:

      1.240ns physical path delay MDM/SLICE_321 to MDM/SLICE_718 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.816ns skew less
      0.000ns feedback compensation requirement (totaling 5.797ns) by 4.557ns

 Physical Path Details:

      Data path MDM/SLICE_321 to MDM/SLICE_718:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C19B.CLK to     R24C19B.Q1 MDM/SLICE_321 (from LOGIC_CLOCK)
ROUTE         1     1.107     R24C19B.Q1 to     R20C10B.M1 MDM/xOffset_pre[3] (to MDM/offsetLatchClockOrd)
                  --------
                    1.240   (10.7% logic, 89.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.804     LPLL.CLKOP to    R24C19B.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_718:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     1.301     R19C25B.F0 to    R20C10B.CLK MDM/offsetLatchClockOrd
                  --------
                    7.434   (12.9% logic, 87.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.512ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/yOffset_pre_i0_i7  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/yOffset_i7  (to MDM/offsetLatchClockOrd +)

   Delay:               0.680ns  (19.6% logic, 80.4% route), 1 logic levels.

 Constraint Details:

      0.680ns physical path delay SLICE_46 to SLICE_2794 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.211ns skew less
      0.000ns feedback compensation requirement (totaling 5.192ns) by 4.512ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_2794:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C11A.CLK to     R16C11A.Q1 SLICE_46 (from LOGIC_CLOCK)
ROUTE         1     0.547     R16C11A.Q1 to     R14C17C.M1 MDM/yOffset_pre[7] (to MDM/offsetLatchClockOrd)
                  --------
                    0.680   (19.6% logic, 80.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R16C11A.CLK LOGIC_CLOCK
                  --------
                    1.638   (27.4% logic, 72.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to SLICE_2794:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     0.716     R19C25B.F0 to    R14C17C.CLK MDM/offsetLatchClockOrd
                  --------
                    6.849   (14.0% logic, 86.0% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 4.473ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i2  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i2  (to MDM/offsetLatchClockOrd +)

   Delay:               1.324ns  (10.0% logic, 90.0% route), 1 logic levels.

 Constraint Details:

      1.324ns physical path delay MDM/SLICE_321 to MDM/SLICE_718 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -5.816ns skew less
      0.000ns feedback compensation requirement (totaling 5.797ns) by 4.473ns

 Physical Path Details:

      Data path MDM/SLICE_321 to MDM/SLICE_718:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C19B.CLK to     R24C19B.Q0 MDM/SLICE_321 (from LOGIC_CLOCK)
ROUTE         1     1.191     R24C19B.Q0 to     R20C10B.M0 MDM/xOffset_pre[2] (to MDM/offsetLatchClockOrd)
                  --------
                    1.324   (10.0% logic, 90.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.804     LPLL.CLKOP to    R24C19B.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_718:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.824     LPLL.CLKOP to    R18C44C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R18C44C.CLK to     R18C44C.Q0 MDM/SLICE_549
ROUTE         3     2.412     R18C44C.Q0 to     R25C10A.A1 latchMode[0]
CTOF_DEL    ---     0.177     R25C10A.A1 to     R25C10A.F1 SLICE_2141
ROUTE         1     1.575     R25C10A.F1 to     R19C25B.A0 MDM/n26396
CTOF_DEL    ---     0.177     R19C25B.A0 to     R19C25B.F0 MDM/SLICE_2601
ROUTE         8     1.301     R19C25B.F0 to    R20C10B.CLK MDM/offsetLatchClockOrd
                  --------
                    7.434   (12.9% logic, 87.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       797     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;
            1384 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1991__i3  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i3  (to PIXEL_CLOCK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay MD/SLICE_282 to MD/SLICE_282 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path MD/SLICE_282 to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C33C.CLK to     R13C33C.Q0 MD/SLICE_282 (from PIXEL_CLOCK)
ROUTE        20     0.133     R13C33C.Q0 to     R13C33C.A0 MD/currPixel[3]
CTOF_DEL    ---     0.101     R13C33C.A0 to     R13C33C.F0 MD/SLICE_282
ROUTE         1     0.000     R13C33C.F0 to    R13C33C.DI0 MD/n42 (to PIXEL_CLOCK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1991__i5  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i5  (to PIXEL_CLOCK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay MD/SLICE_281 to MD/SLICE_281 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path MD/SLICE_281 to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C33D.CLK to     R13C33D.Q0 MD/SLICE_281 (from PIXEL_CLOCK)
ROUTE        19     0.134     R13C33D.Q0 to     R13C33D.A0 MD/currPixel[5]
CTOF_DEL    ---     0.101     R13C33D.A0 to     R13C33D.F0 MD/SLICE_281
ROUTE         1     0.000     R13C33D.F0 to    R13C33D.DI0 MD/n40 (to PIXEL_CLOCK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currBit_1992__i0  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currBit_1992__i0  (to PIXEL_CLOCK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay MD/SLICE_1295 to MD/SLICE_1295 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path MD/SLICE_1295 to MD/SLICE_1295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C35A.CLK to     R21C35A.Q0 MD/SLICE_1295 (from PIXEL_CLOCK)
ROUTE        92     0.134     R21C35A.Q0 to     R21C35A.A0 MD/currBit[0]
CTOF_DEL    ---     0.101     R21C35A.A0 to     R21C35A.F0 MD/SLICE_1295
ROUTE         1     0.000     R21C35A.F0 to    R21C35A.DI0 MD/n31268 (to PIXEL_CLOCK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1295:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R21C35A.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1295:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R21C35A.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currRow_i0_i0  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currRow_i0_i0  (to PIXEL_CLOCK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay MD/SLICE_1291 to MD/SLICE_1291 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path MD/SLICE_1291 to MD/SLICE_1291:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29C.CLK to     R17C29C.Q0 MD/SLICE_1291 (from PIXEL_CLOCK)
ROUTE        10     0.134     R17C29C.Q0 to     R17C29C.A0 MD/MATRIX_CURRROW[0]
CTOF_DEL    ---     0.101     R17C29C.A0 to     R17C29C.F0 MD/SLICE_1291
ROUTE         1     0.000     R17C29C.F0 to    R17C29C.DI0 MD/n10 (to PIXEL_CLOCK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R17C29C.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R17C29C.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currBit_1992__i1  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currBit_1992__i1  (to PIXEL_CLOCK +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay MD/SLICE_1295 to MD/SLICE_1295 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path MD/SLICE_1295 to MD/SLICE_1295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C35A.CLK to     R21C35A.Q1 MD/SLICE_1295 (from PIXEL_CLOCK)
ROUTE        51     0.133     R21C35A.Q1 to     R21C35A.A1 MD/currBit[1]
CTOF_DEL    ---     0.101     R21C35A.A1 to     R21C35A.F1 MD/SLICE_1295
ROUTE         2     0.002     R21C35A.F1 to    R21C35A.DI1 MD/n3 (to PIXEL_CLOCK)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1295:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R21C35A.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1295:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R21C35A.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1991__i2  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i2  (to PIXEL_CLOCK +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay MD/SLICE_283 to MD/SLICE_283 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path MD/SLICE_283 to MD/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C33B.CLK to     R13C33B.Q1 MD/SLICE_283 (from PIXEL_CLOCK)
ROUTE        20     0.135     R13C33B.Q1 to     R13C33B.A1 MD/currPixel[2]
CTOF_DEL    ---     0.101     R13C33B.A1 to     R13C33B.F1 MD/SLICE_283
ROUTE         1     0.000     R13C33B.F1 to    R13C33B.DI1 MD/n43 (to PIXEL_CLOCK)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33B.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33B.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1991__i4  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i4  (to PIXEL_CLOCK +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay MD/SLICE_282 to MD/SLICE_282 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path MD/SLICE_282 to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C33C.CLK to     R13C33C.Q1 MD/SLICE_282 (from PIXEL_CLOCK)
ROUTE        19     0.135     R13C33C.Q1 to     R13C33C.A1 MD/currPixel[4]
CTOF_DEL    ---     0.101     R13C33C.A1 to     R13C33C.F1 MD/SLICE_282
ROUTE         1     0.000     R13C33C.F1 to    R13C33C.DI1 MD/n41 (to PIXEL_CLOCK)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1991__i6  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1991__i6  (to PIXEL_CLOCK +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay MD/SLICE_281 to MD/SLICE_281 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path MD/SLICE_281 to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C33D.CLK to     R13C33D.Q1 MD/SLICE_281 (from PIXEL_CLOCK)
ROUTE        19     0.135     R13C33D.Q1 to     R13C33D.A1 MD/currPixel[6]
CTOF_DEL    ---     0.101     R13C33D.A1 to     R13C33D.F1 MD/SLICE_281
ROUTE         1     0.000     R13C33D.F1 to    R13C33D.DI1 MD/n39 (to PIXEL_CLOCK)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.804     LPLL.CLKOS to    R13C33D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currRow_i0_i4  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currRow_i0_i4  (to PIXEL_CLOCK +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay MD/SLICE_1293 to MD/SLICE_1293 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      Data path MD/SLICE_1293 to MD/SLICE_1293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C21D.CLK to     R17C21D.Q1 MD/SLICE_1293 (from PIXEL_CLOCK)
ROUTE         2     0.132     R17C21D.Q1 to     R17C21D.A1 MD/MATRIX_CURRROW[4]
CTOF_DEL    ---     0.101     R17C21D.A1 to     R17C21D.F1 MD/SLICE_1293
ROUTE         9     0.004     R17C21D.F1 to    R17C21D.DI1 reveal_ist_261_N (to PIXEL_CLOCK)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R17C21D.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R17C21D.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currBit_1992__i2  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currBit_1992__i2  (to PIXEL_CLOCK +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay MD/SLICE_1296 to MD/SLICE_1296 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      Data path MD/SLICE_1296 to MD/SLICE_1296:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C43C.CLK to     R20C43C.Q0 MD/SLICE_1296 (from PIXEL_CLOCK)
ROUTE        39     0.134     R20C43C.Q0 to     R20C43C.A0 MD/currBit[2]
CTOF_DEL    ---     0.101     R20C43C.A0 to     R20C43C.F0 MD/SLICE_1296
ROUTE         2     0.002     R20C43C.F0 to    R20C43C.DI0 MD/n7_adj_4139 (to PIXEL_CLOCK)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R20C43C.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        51     0.824     LPLL.CLKOS to    R20C43C.CLK PIXEL_CLOCK
                  --------
                    0.824   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "CLK_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LOGIC_CLOCK" 141.666667  |             |             |
MHz ;                                   |     0.000 ns|    -5.086 ns|   1 *
                                        |             |             |
FREQUENCY NET "PIXEL_CLOCK" 35.416667   |             |             |
MHz ;                                   |     0.000 ns|     0.380 ns|   2  
                                        |             |             |
FREQUENCY NET "CLK_c" 25.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


Clock Domains Analysis
------------------------

Found 45 clocks:

Clock Domain: reveal_ist_101_N   Source: MDM/SLICE_2087.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 348
   No transfer within this clock domain is found

Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1551.Q0   Loads: 17
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1260   Source: RAM/SLICE_2672.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1259   Source: RAM/SLICE_2691.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1258   Source: RAM/SLICE_2690.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1257   Source: RAM/SLICE_2689.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1256   Source: RAM/SLICE_2688.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1255   Source: RAM/SLICE_2687.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1254   Source: RAM/SLICE_2686.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1253   Source: RAM/SLICE_2685.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1252   Source: RAM/SLICE_2684.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1251   Source: RAM/SLICE_2683.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1250   Source: RAM/SLICE_2682.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1249   Source: RAM/SLICE_2681.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1248   Source: RAM/SLICE_2680.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1247   Source: RAM/SLICE_2679.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1246   Source: RAM/SLICE_2668.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1245   Source: RAM/SLICE_2666.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1244   Source: RAM/SLICE_2669.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1243   Source: RAM/SLICE_2671.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2667.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2665.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1240   Source: SLICE_2664.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1239   Source: SLICE_2573.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2676.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2677.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2734.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1235   Source: SLICE_2678.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1234   Source: SLICE_2894.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1233   Source: SLICE_2675.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1232   Source: SLICE_2674.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1231   Source: SLICE_2673.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2663.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1229   Source: SLICE_2670.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS   Loads: 51
   Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;   Transfers: 20

Clock Domain: PIC_BUS_INTERFACE/BUS_DIRECTION_INTERNAL_N_1467   Source: PIC_BUS_INTERFACE/SLICE_2708.F1   Loads: 19
   No transfer within this clock domain is found

Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2601.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 16

Clock Domain: MDM/Sprite_writeClk   Source: MDM/SLICE_737.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2632.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1326.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2627.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1314.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP   Loads: 797
   Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1551.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 30

   Clock Domain: RAM/lastAddress_31__N_1260   Source: RAM/SLICE_2672.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1259   Source: RAM/SLICE_2691.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1258   Source: RAM/SLICE_2690.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1257   Source: RAM/SLICE_2689.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1256   Source: RAM/SLICE_2688.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1255   Source: RAM/SLICE_2687.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1254   Source: RAM/SLICE_2686.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1253   Source: RAM/SLICE_2685.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1252   Source: RAM/SLICE_2684.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1251   Source: RAM/SLICE_2683.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1250   Source: RAM/SLICE_2682.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1249   Source: RAM/SLICE_2681.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1248   Source: RAM/SLICE_2680.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1247   Source: RAM/SLICE_2679.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1246   Source: RAM/SLICE_2668.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1245   Source: RAM/SLICE_2666.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1244   Source: RAM/SLICE_2669.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1243   Source: RAM/SLICE_2671.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2667.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2665.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1240   Source: SLICE_2664.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1239   Source: SLICE_2573.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2676.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2677.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2734.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1235   Source: SLICE_2678.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1234   Source: SLICE_2894.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1233   Source: SLICE_2675.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1232   Source: SLICE_2674.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1231   Source: SLICE_2673.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2663.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1229   Source: SLICE_2670.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 19

   Clock Domain: PIC_BUS_INTERFACE/BUS_DIRECTION_INTERNAL_N_1467   Source: PIC_BUS_INTERFACE/SLICE_2708.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2601.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 24

   Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2632.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 3

   Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1326.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 52

   Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2627.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 36

   Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1314.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 10

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 16  Score: 72680
Cumulative negative slack: 72680

Constraints cover 10492338 paths, 5 nets, and 22065 connections (90.55% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4373 (setup), 16 (hold)
Score: 114536360 (setup), 72680 (hold)
Cumulative negative slack: 59026194 (58953514+72680)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

