git clone --depth 1 --no-tags https://github.com/MilesLucas14/DSD_Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682672765
git clone --depth 1 --no-tags https://github.com/puravbhatt/BPSK-Demodulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682767071
git clone --depth 1 --no-tags https://github.com/aaryanshar/FPGA-VisPro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683040362
git clone --depth 1 --no-tags https://github.com/Kamleshk22/GCD-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683109745
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-29-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683111103
git clone --depth 1 --no-tags https://github.com/agrawalrahul5260/RISC-V-Single-Cycle-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682762939
git clone --depth 1 --no-tags https://github.com/sagarb0919/Verilog-project_MIPS32_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682765186
git clone --depth 1 --no-tags https://github.com/OjasPatkar/DSD-Assignment-21EL023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682706896
git clone --depth 1 --no-tags https://github.com/vaishnavks98/AUTOMATED-WASHING-MACHINE-CONTROL-SYSTEM-IN-VERILOG-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683097164
git clone --depth 1 --no-tags https://github.com/onkarsm22/HDLBITs_soln.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683141520
git clone --depth 1 --no-tags https://github.com/Tushars-97/Automatic-Washing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683150693
git clone --depth 1 --no-tags https://github.com/GHub23Deep/Full-Adder-Implementation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683126928
git clone --depth 1 --no-tags https://github.com/mansik22/8BIT_PROCESSOR_MANSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683135522
git clone --depth 1 --no-tags https://github.com/yosri227/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683487468
git clone --depth 1 --no-tags https://github.com/mohos455/Client-Queue-With-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683521519
git clone --depth 1 --no-tags https://github.com/JoJo1811/DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682692337
git clone --depth 1 --no-tags https://github.com/Digital-EDA/Digital-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682378449
git clone --depth 1 --no-tags https://github.com/amadeusjustinn/team-pipt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684416453
git clone --depth 1 --no-tags https://github.com/aep227/Verilog_coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684168883
git clone --depth 1 --no-tags https://github.com/ESP32DE/R128S2_tmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684342473
git clone --depth 1 --no-tags https://github.com/Danny0204/SOC_Final_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684448634
git clone --depth 1 --no-tags https://github.com/sec-int/tmvp_vliw_simd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684454946
git clone --depth 1 --no-tags https://github.com/pabloromogz/Tank_Mayhem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684641836
git clone --depth 1 --no-tags https://github.com/OmarMahmoudElsherif/APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684279157
git clone --depth 1 --no-tags https://github.com/nourhussin/learn_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684750846
git clone --depth 1 --no-tags https://github.com/478133329/descriptor_distance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682928686
git clone --depth 1 --no-tags https://github.com/gunavant-s/ROM-Day-025.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677897688
git clone --depth 1 --no-tags https://github.com/Anirudh-Ravi123/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678016268
git clone --depth 1 --no-tags https://github.com/Kunnu1998/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678092321
git clone --depth 1 --no-tags https://github.com/m7md5303/Gray_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679487668
git clone --depth 1 --no-tags https://github.com/baliyanshantanu/Dadda_and_Wallace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678758828
git clone --depth 1 --no-tags https://github.com/manav4code/MIPS-Single-Cycle-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678741243
git clone --depth 1 --no-tags https://github.com/PranshuMandal/Digital_Alarm_Clock_using_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678923887
git clone --depth 1 --no-tags https://github.com/gavaskark/open-eFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679173150
git clone --depth 1 --no-tags https://github.com/chanhuirobot/rh_plus_2_axis_manipulator_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679038892
git clone --depth 1 --no-tags https://github.com/aakashreddyrv/DSD-lab-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678891724
git clone --depth 1 --no-tags https://github.com/silimate/designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679062337
git clone --depth 1 --no-tags https://github.com/Grusjaponensis/BUAA-CO-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684193589
git clone --depth 1 --no-tags https://github.com/yosri227/ALU_16_bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683475771
git clone --depth 1 --no-tags https://github.com/sumit200697/RAM_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683410539
git clone --depth 1 --no-tags https://github.com/dip-0011/verilog_simple_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683382147
git clone --depth 1 --no-tags https://github.com/samrudhBMSCE/synthosphere.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682964318
git clone --depth 1 --no-tags https://github.com/JheelMak/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683054874
git clone --depth 1 --no-tags https://github.com/nvchuyen/DCT-64points.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682959670
git clone --depth 1 --no-tags https://github.com/krishnaps22/Automated-Washing-Machine-Control-System-Design-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682429870
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/Music-Synthesizer---Karplus-Strong-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682458743
git clone --depth 1 --no-tags https://github.com/Vishwa533/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677996175
git clone --depth 1 --no-tags https://github.com/Roy-Ayalon/m-ff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678463909
git clone --depth 1 --no-tags https://github.com/Nibs75/MoreWrk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682744008
git clone --depth 1 --no-tags https://github.com/usc-chips/ee599-tut3-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682705392
git clone --depth 1 --no-tags https://github.com/nxxlxsh/PWM-Generator-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682649045
git clone --depth 1 --no-tags https://github.com/ArshTheGreat/FIFO-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682726367
git clone --depth 1 --no-tags https://github.com/nikhilg2121/CSE-Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681584633
git clone --depth 1 --no-tags https://github.com/TonyHo722/xvlog_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681918081
git clone --depth 1 --no-tags https://github.com/harshil0802/FPGA-TECH-CHALLENGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682310419
git clone --depth 1 --no-tags https://github.com/KDBoy9/ADVD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683638592
git clone --depth 1 --no-tags https://github.com/sikeclown/My_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683672987
git clone --depth 1 --no-tags https://github.com/radic2682/Multi_Function_mini_Robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683742497
git clone --depth 1 --no-tags https://github.com/jagdishthakur904/samsung-pd-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679578392
git clone --depth 1 --no-tags https://github.com/cp024s/5-Stage-Pipelined-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682644269
git clone --depth 1 --no-tags https://github.com/SantiagoSolanoP/Informes_de_electronica_digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681752129
git clone --depth 1 --no-tags https://github.com/madhumadhu1318/PES_ASIC_CLASS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680537931
git clone --depth 1 --no-tags https://github.com/yeokm1/tt4-pwm-audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680671332
git clone --depth 1 --no-tags https://github.com/amitpadey/Booth_Multiplier_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680695115
git clone --depth 1 --no-tags https://github.com/SourabhiDunung/VLSI_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680572507
git clone --depth 1 --no-tags https://github.com/yikoulian2001/ahci_sata_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680544910
git clone --depth 1 --no-tags https://github.com/DulhacNinja/amd-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680609381
git clone --depth 1 --no-tags https://github.com/Spirithead/MatrixDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680609048
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680631163
git clone --depth 1 --no-tags https://github.com/mariamsendiony/AES-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680635794
git clone --depth 1 --no-tags https://github.com/Dhruvithakar0913/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680790988
git clone --depth 1 --no-tags https://github.com/chetan1107/Dual-Clock-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680027445
git clone --depth 1 --no-tags https://github.com/FuryDark/QuaternionMul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680143732
git clone --depth 1 --no-tags https://github.com/punnavamshi/implementation-of-UART-using-veriloghdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679567374
git clone --depth 1 --no-tags https://github.com/Foolock/OpenTimer_modified_tbb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679810344
git clone --depth 1 --no-tags https://github.com/NivedK-S/RAM-Modeling-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680276800
git clone --depth 1 --no-tags https://github.com/sanjugouda/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678811743
git clone --depth 1 --no-tags https://github.com/Mohammed-Mairajuddin-Musharraf/Synchronous-and-Asynchronous-FIFO-LIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678835303
git clone --depth 1 --no-tags https://github.com/STOCKFISh07/Verilog_Image_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678808103
git clone --depth 1 --no-tags https://github.com/Randomguywithamoustache/Dadda_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679443734
git clone --depth 1 --no-tags https://github.com/amymainyc/fpga-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679601252
git clone --depth 1 --no-tags https://github.com/Saurava69/RSA-Implementation-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681291543
git clone --depth 1 --no-tags https://github.com/theHDLguy/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680835270
git clone --depth 1 --no-tags https://github.com/Jagadeesh908/8_bit_multiplier_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680906002
git clone --depth 1 --no-tags https://github.com/Malak-Mokhtar/SPI-Slave-with-Single-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681235250
git clone --depth 1 --no-tags https://github.com/Abrahamhossainrahat/DSD_LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681252382
git clone --depth 1 --no-tags https://github.com/larisajurj/Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681191183
git clone --depth 1 --no-tags https://github.com/TonyHo722/xvlog_2022.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681512406
git clone --depth 1 --no-tags https://github.com/Hrocha1109/UFOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682844092
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/uart-dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679553996
git clone --depth 1 --no-tags https://github.com/Khan1832/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679950641
git clone --depth 1 --no-tags https://github.com/gautamarora04/Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680514464
git clone --depth 1 --no-tags https://github.com/Spirithead/JitterFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680606244
git clone --depth 1 --no-tags https://github.com/roman012285/riscv_pipe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680805765
git clone --depth 1 --no-tags https://github.com/yaminisiripuram97/8_bit_micro_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681006045
