// Seed: 3961672811
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8 = 1;
  id_9(
      id_5
  );
  assign module_1.type_3 = 0;
  module_2 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_1,
      id_5,
      id_2,
      id_7,
      id_2,
      id_4,
      id_1,
      id_5
  );
endmodule
module module_1 (
    input uwire id_0
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12, id_13;
  wire id_14, id_15, id_16, id_17, id_18;
endmodule
