def main() -> S32 {
    def var0 : S8 = expect!S16(7); // S16->S8
    //def err0 : S8 = expect!S16(128);
    def var1 : U16 = expect!S16(7); // S16->U16
    //def err1 : U16 = expect!S16(-1); // S16->U16
    def var2 : U8 = expect!S16(7); // S16->U16->U8
    //def err2 : U8 = expect!S16(256); // S16->U16->U8
    //def var : S8 = expect!S16(0-128); // Compiles because of VRP
    //def var2 : S8 = expect!S16(0-129); // Does not compile

    var0
}
