<?xml version="1.0" encoding="UTF-8"?>
<TEI xml:space="preserve" xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 https://raw.githubusercontent.com/kermitt2/grobid/master/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">A Normally-Off GaN MIS-HEMT Fabricated Using Atomic Layer Etching to Improve Device Performance Uniformity for High Power Applications</title>
				<funder ref="#_ZaFQxra #_5EDyxvz">
					<orgName type="full">unknown</orgName>
				</funder>
				<funder ref="#_Q6kxDeN">
					<orgName type="full">Ministry of Education (MOE) in Taiwan</orgName>
				</funder>
				<funder ref="#_jgNcc8R">
					<orgName type="full">Ministry of Science and Technology, Taiwan</orgName>
				</funder>
				<funder ref="#_WHDjywn">
					<orgName type="full">National Chung-Shan Institute of Science and Technology</orgName>
				</funder>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability  status="unknown">
					<licence/>
				</availability>
				<date type="published" when="2022-09-27">27 September 2022</date>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<author>
							<persName><forename type="first">Tsung-Ying</forename><surname>Yan</surname></persName>
							<idno type="ORCID">0000-0002-5358-5984</idno>
						</author>
						<author>
							<persName><forename type="first">Huuan-Yao</forename><surname>Huang</surname></persName>
						</author>
						<author>
							<persName><roleName>Graduate Studen Member, IEEE</roleName><forename type="first">Yan-Kui</forename><surname>Liang</surname></persName>
							<idno type="ORCID">0000-0002-7753-5690</idno>
						</author>
						<author>
							<persName><forename type="first">Jui-Sheng</forename><surname>Wu</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Mei-Yan</forename><surname>Kuo</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Kuan-Pang</forename><surname>Cha</surname></persName>
							<idno type="ORCID">0000-0003-1616-5240</idno>
						</author>
						<author>
							<persName><roleName>Senior Member, IEEE</roleName><forename type="first">Heng-Tung</forename><surname>Hsu</surname></persName>
						</author>
						<author>
							<persName><roleName>Life Fellow, IEEE</roleName><forename type="first">Edward-Yi</forename><forename type="middle">Y</forename><surname>Chang</surname></persName>
							<idno type="ORCID">0000-0003-1616-5240</idno>
						</author>
						<author>
							<persName><forename type="first">Ying</forename><surname>Yang</surname></persName>
						</author>
						<author>
							<persName><forename type="first">]</forename><forename type="middle">K J</forename><surname>Chen</surname></persName>
						</author>
						<author>
							<persName><forename type="first">O</forename><surname>Häberlen</surname></persName>
						</author>
						<author>
							<persName><forename type="first">A</forename><surname>Lidow</surname></persName>
						</author>
						<author>
							<persName><forename type="first">C</forename><forename type="middle">L</forename><surname>Tsai</surname></persName>
						</author>
						<author>
							<persName><forename type="first">T</forename><surname>Ueda</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Y</forename><surname>Uemoto</surname></persName>
						</author>
						<author>
							<persName><forename type="first">U</forename><forename type="middle">K</forename><surname>Mishra</surname></persName>
						</author>
						<author>
							<persName><forename type="first">P</forename><surname>Parikh</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Y.-F</forename><surname>Wu</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Algan</forename><forename type="middle">/</forename><surname>Gan</surname></persName>
						</author>
						<author>
							<persName><forename type="first">M</forename><surname>Hikita</surname></persName>
						</author>
						<author>
							<persName><forename type="first">H</forename><surname>Ueno</surname></persName>
						</author>
						<author>
							<persName><forename type="first">H</forename><surname>Matsuo</surname></persName>
						</author>
						<author>
							<persName><forename type="first">H</forename><surname>Ishida</surname></persName>
						</author>
						<author>
							<persName><forename type="first">M</forename><surname>Yanagi- 223 Hara</surname></persName>
						</author>
						<author>
							<persName><forename type="first">T</forename><surname>Tanaka</surname></persName>
						</author>
						<author>
							<persName><forename type="first">D</forename><surname>Ueda</surname></persName>
						</author>
						<author>
							<persName><forename type="first">H</forename><surname>Okita</surname></persName>
						</author>
						<author>
							<persName><forename type="first">A</forename><surname>Nishio</surname></persName>
						</author>
						<author>
							<persName><forename type="first">T</forename><surname>Sato</surname></persName>
						</author>
						<author>
							<persName><forename type="first">K</forename><surname>Matsunaga</surname></persName>
						</author>
						<author>
							<persName><forename type="first">M</forename><surname>Mannoh</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Q</forename><surname>Zhou</surname></persName>
						</author>
						<author>
							<persName><forename type="first">B</forename><surname>Chen</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Y</forename><surname>Jin</surname></persName>
						</author>
						<author>
							<persName><forename type="first">S</forename><surname>Huang</surname></persName>
						</author>
						<author>
							<persName><forename type="first">K</forename><surname>Wei</surname></persName>
						</author>
						<author>
							<persName><forename type="first">X</forename><surname>Liu</surname></persName>
						</author>
						<author>
							<persName><forename type="first">X</forename><surname>Bao</surname></persName>
						</author>
						<author>
							<persName><forename type="first">J</forename><surname>Mou</surname></persName>
						</author>
						<author>
							<persName><forename type="first">B</forename><surname>Zhang</surname></persName>
						</author>
						<author>
							<persName><forename type="first">C</forename><surname>Wu</surname></persName>
						</author>
						<author>
							<persName><forename type="first">P.-C</forename><surname>Han</surname></persName>
						</author>
						<author>
							<persName><forename type="first">S.-C</forename><surname>Liu</surname></persName>
						</author>
						<author>
							<persName><forename type="first">T.-E</forename><surname>Hsieh</surname></persName>
						</author>
						<author>
							<persName><forename type="first">F</forename><forename type="middle">J</forename><surname>Lumbantoruan</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Y.-H</forename><surname>Ho</surname></persName>
						</author>
						<author>
							<persName><forename type="first">J.-Y</forename><surname>Chen</surname></persName>
						</author>
						<author>
							<persName><forename type="first">K.-S</forename><surname>Yang</surname></persName>
						</author>
						<author>
							<persName><forename type="first">H.-C</forename><surname>Wang</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Y.-K</forename><surname>Lin</surname></persName>
						</author>
						<author>
							<persName><forename type="first">P.-C</forename><surname>Chang</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Q</forename><forename type="middle">H</forename><surname>Luc</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Y.-C</forename><surname>Lin</surname></persName>
						</author>
						<author>
							<persName><forename type="first">H</forename><surname>Wu</surname></persName>
						</author>
						<author>
							<persName><forename type="first">C.-K</forename><surname>Huang</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Y.-C</forename><surname>Chiu</surname></persName>
						</author>
						<author>
							<persName><forename type="first">C.-A</forename><surname>Lin</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Y.-K</forename><surname>Lin</surname></persName>
						</author>
						<author>
							<persName><forename type="first">C.-Y</forename><surname>Chang</surname></persName>
						</author>
						<author>
							<persName><forename type="first">C</forename><surname>Hu</surname></persName>
						</author>
						<author>
							<persName><forename type="first">H</forename><surname>Iwai</surname></persName>
						</author>
						<author>
							<persName><forename type="first">H</forename><surname>Cho</surname></persName>
						</author>
						<author>
							<persName><forename type="first">C</forename><forename type="middle">B</forename><surname>Vartuli</surname></persName>
						</author>
						<author>
							<persName><forename type="first">C</forename><forename type="middle">R</forename><surname>Abernathy</surname></persName>
						</author>
						<author>
							<persName><forename type="first">S</forename><forename type="middle">M</forename><surname>Donovan</surname></persName>
						</author>
						<author>
							<persName><forename type="first">S</forename><forename type="middle">J</forename><surname>Pearton</surname></persName>
						</author>
						<author>
							<affiliation key="aff0">
								<orgName type="department">International College of Semiconductor Technology</orgName>
								<orgName type="institution">National Yang Ming Chiao Tung University (NYCU)</orgName>
								<address>
									<addrLine>Hsinchu 300</addrLine>
									<country key="TW">Taiwan</country>
								</address>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff1">
								<orgName type="department">Department of Materials Science and Engi- neering</orgName>
								<orgName type="institution">National Yang Ming Chiao Tung University</orgName>
								<address>
									<addrLine>Hsinchu 300</addrLine>
								</address>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff2">
								<orgName type="department">Department of Materials Science and Engineering</orgName>
								<orgName type="institution" key="instit1">Taiwan. Mei-Yan Kuo and Kuan-Pang Chang are with the Graduate Program for Nanotechnology</orgName>
								<orgName type="institution" key="instit2">National Yang Ming Chiao Tung University</orgName>
								<address>
									<addrLine>Hsinchu 300</addrLine>
									<country key="TW">Taiwan</country>
								</address>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff3">
								<orgName type="department" key="dep1">Department of Materials Science and Engineering</orgName>
								<orgName type="department" key="dep2">International College of Semiconductor Technology</orgName>
								<orgName type="institution">National Yang Ming Chiao Tung University</orgName>
								<address>
									<postCode>300</postCode>
									<settlement>Hsinchu</settlement>
									<country key="TW">Taiwan</country>
								</address>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff4">
								<orgName type="laboratory">IEEE 30th Int. Symp. Power Semiconductor Devices ICs (ISPSD)</orgName>
								<orgName type="institution">Eindhoven University of Technology</orgName>
								<address>
									<postCode>249</postCode>
								</address>
							</affiliation>
						</author>
						<title level="a" type="main">A Normally-Off GaN MIS-HEMT Fabricated Using Atomic Layer Etching to Improve Device Performance Uniformity for High Power Applications</title>
					</analytic>
					<monogr>
						<imprint>
							<date type="published" when="2022-09-27">27 September 2022</date>
						</imprint>
					</monogr>
					<idno type="MD5">D643E099A173CBEA6F4C297839C88895</idno>
					<idno type="DOI">10.1109/LED.2022.3201900</idno>
					<note type="submission">received 8 July 2022; revised 27 July 2022 and 16 August 2022; accepted 19 August 2022. Date of publication 26 August 2022</note>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<encodingDesc>
			<appInfo>
				<application version="0.8.3-SNAPSHOT" ident="GROBID" when="2025-08-13T11:09+0000">
					<desc>GROBID - A machine learning software for extracting information from scholarly documents</desc>
					<label type="revision">0.8.2-11-gf6b522b3f</label>
					<label type="parameters">startPage=-1, endPage=-1, consolidateCitations=0, consolidateHeader=0, consolidateFunders=0, includeRawAffiliations=false, includeRawCitations=false, includeRawCopyrights=false, generateTeiIds=false, generateTeiCoordinates=[], flavor=null</label>
					<ref target="https://github.com/kermitt2/grobid"/>
				</application>
			</appInfo>
		</encodingDesc>
		<profileDesc>
			<abstract>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>Normally-off ferroelectric charge trap gate</head><p>1 stack GaN high electron mobility transistor (FEG-HEMT) 2 was fabricated with atomic layer etching (ALE) to precisely 3 control the device parameters including V th of the device. 4 The ALE process consists of cyclic Cl 2 adsorption mod-5 ification steps and the Ar ion removal steps. The ALE 6 process achieved etch-per-cycle (EPC) of 0.347 nm/cycle 7 and superior etching morphology with RMS = 0.281 nm. 8 The fabricated GaN HEMT using the ALE process exhibited 9 a high threshold voltage (V th ) of 5.06 V, high maximum 10 drain current (I D,MAX ) of 772 mA/mm with low on-resistance 11 (R on ) of 8.57 • mm and high breakdown voltage (BV) 12 of 888 V, the device also showed good V th uniformity. 13 Finally, the contact resistance (R c ) was reduced from 14 0.46 • mm to 0.15 • mm by the ALE process, and the 15 dynamic on-resistance (dyn-R on ) was improved at the same 16 time. 17 Index Terms-Atomic layer etching, AlGaN/GaN, 18 enhancement-mode, charge trap gate stack, threshold 19 voltage uniformity.</p></div>
			</abstract>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
		<body>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>I. INTRODUCTION</head><p>A LGAN/GAN high-electron-mobility transistors (HEMTs)   are promising for high power applications due to the superior electrical properties [1], <ref type="bibr">[2]</ref>. For power applications, normally off or enhancement-mode (E-mode) device operation mode is preferred to simplify the design of the circuits and to diminish the power loss during switching and for safety reasons. To date, the E-mode GaN HEMT has been achieved by p-GaN [3], [4], [5], gate-recessed process [6], <ref type="bibr">[7]</ref>, and cascode approaches [8], <ref type="bibr">[9]</ref>. Recently, gate recessed with hybrid ferroelectric charge trap gate stack has been demonstrated with high threshold voltage and high current due to the polarization effect of the ferroelectric layer [10], <ref type="bibr">[11]</ref>, <ref type="bibr">[12]</ref>. In this study, the atomic layer etching process was implemented on the FEG-HEMT process to further increase the V th value of the E-mode device and the uniformity of the V th value across the wafer.</p><p>In the GaN device fabrication, GaN and AlGaN materials etching process was performed by inductively coupled plasma (ICP) etching system for both gate recess and ohmic recess processes [13], <ref type="bibr">[14]</ref>. The drawback of the plasma etching techniques is that the radicals, ions, and UV light included due to plasma discharges can cause lattice damages of the etched surface <ref type="bibr" target="#b0">[15]</ref>. ALE is a self-limiting chemical etching process consisting of cyclic surface modification and removal steps, these steps have extremely low etching damage during the process. Thus, the ALE method is a good candidate for device process due to the excellent quality of the interface after etching <ref type="bibr" target="#b2">[16]</ref>, <ref type="bibr" target="#b3">[17]</ref>, <ref type="bibr" target="#b4">[18]</ref>, <ref type="bibr" target="#b5">[19]</ref>, <ref type="bibr" target="#b6">[20]</ref>, <ref type="bibr" target="#b8">[21]</ref>, <ref type="bibr" target="#b10">[22]</ref>. In the past research, most of the ALE studies on GaN focused on the etching mechanisms of the materials, studies of ALE etching with different processing conditions for GaN HEMT power devices are still lacking in the literature <ref type="bibr" target="#b12">[23]</ref>, <ref type="bibr" target="#b13">[24]</ref>.</p><p>In this work, we fabricated the GaN HEMT with the ALE process and made a systematic comparison between ALE and traditional Cl 2 plasma etching (Cl 2 etch) for the GaN device. The ALE process precisely controlled the etch depth and resulted in better surface morphology with RMS = 0.281 nm. The fabricated GaN HEMT by ALE process exhibited a high threshold voltage (V th ) of 5.06 V, high maximum drain current (I D, MAX ) of 772 mA/mm with low on-resistance (R on ) of 8.57 •mm, high breakdown voltage (BV) of 888 V, and the uniformity of V th across the whole sample was also improved.  68 HEMT. The epitaxial structure includes 4 μm GaN buffer 69 layer/25nm buffer layer with aluminum concentration of 70 23%/2 nm GaN cap layer. The devices process started 71 with mesa isolation using Cl 2 -based dry etching by ICP 72 to define the active area. Ohmic recess was etched by the 73 ALE process and Ti/Al/Ni/Au was deposited as source/drain 74 metals, followed by annealing at 800 • for 60 seconds. A 75 50 nm SiN x film was deposited as the passivation layer by 76 plasma-enhanced chemical vapor deposition (PECVD), a pre-77 treatment with in-situ nitrogen plasma was carried out 78 the passivation layer was deposited [25]. 79 Gate recess was performed by etching the passi-80 vation layer with CF 4 and then etching the AlGaN 81 with the ALE Ferroelectric charge trap gate stack 82 was deposited atomic layer deposition (ALD) system. The 83 gate stacks were deposited with 10 nm Al 2 O 3 tunnel oxide 84 layer, 6 nm HfON charge trapping layer, where the ratio O to N is 1:1, and 28 nm Al 2 O 3 /HfZrO/Al 2 O 3 blocking oxide 86 layer, the gate stack structure is as shown in Fig. 1(b). After 87 the deposition of the gate stacks, post-deposition annealing at 88 400 o C in N 2 atmosphere was performed. Ni/Au was deposited 89 as the gate metal. The gate length, gate-source spacing, and 90 gate-drain spacing of the fabricated GaN HEMT were 3 μm, 91 2 μm, and 15 μm, respectively. 92 III. RESULT AND DISCUSSION 93 The ALE process in this study was performed using ICP 94 tool. Fig. 2 shows the steps of the ALE process. A full ALE 95 cycle consists of two half-reactions. The first half-reaction 96 is the modification step, in which the binding energy of the 97 surface atoms is modified by the chlorination reaction. In this 98 step, chlorine is introduced into the chamber and the top ICP 99 power of 300W and down RF power of 0 W was turned 100 on to react with the surface atoms, where the reaction time 101 is 10 seconds. Followed by argon purge and evacuation to 102 ensure that no residual chlorine remains in the chamber to 103 affect the next half-reaction. The second half-reaction is the 104 removal step, which removes the chlorinated surface in the 105 modification step by bombarding the surface of the sample 106 with top ICP power of 100W and down RF power of 15W 107 low-energy argon ions for 10 seconds. 109 cycles, the EPC equals to 0.347 nm/cycle. Fig. 3(b) shows 110 Fig. 2. AlGaN/GaN one atomic layer etching cycle process. Modification Step and Removal Step are included. the etch depth if two steps were performed individually for 30 111 cycle. For the modification step, the chlorine reacts chemically 112 with the atoms in contact with the surface to form compounds 113 with lower binding energy, and the EPC for this step was 114 0 nm/cycle. In contrast, the EPC of Ar removal step was 115 0.054 nm/cycle, causing physical etching about 1.62 nm. 116 Based on the comparison of Cl 2 modification step and Ar 117 removal step, the results indicated AlGaN could not be etched 118 by any single reaction step. However, the EPC for ALE process 119 was 0.347 nm/cycle. It is clarifying that AlGaN could be 120 only etched by sequential modification step and removal step, 121 attributed to the self-limiting reactions of ALE process.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>122</head><p>The surface roughness obtained by MOCVD before etching 123 shows the RMS of 0.379 nm as shown in Fig. <ref type="figure" target="#fig_4">3(c</ref>). However, 124 the surface RMS of 0.515 nm was obtained after the ICP 125 Cl 2 plasma etching with a significant increase in roughness. 126 Fig. <ref type="figure" target="#fig_4">3(e)</ref> shows the surface RMS of 0.281 nm after the ALE 127 process, which is better than the ICP Cl 2 plasma etching and 128 the pristine condition after MOCVD growth. The surface was 129 examined by the AFM. This demonstrates, the ALE process 130 used in this study is a promising way to achieve a smooth 131 surface.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>132</head><p>In this work, the gate region of the device was etched 133 by the ALE process with a residual AlGaN thickness of 134 5 nm after etching, and then a ferroelectric gate dielectric 135 layer was deposited on top to achieve a normally-off GaN 136 HEMT. Before testing the devices, an initialization process 137 (V G = 16 V, V D = 0 V for 1 ms) for the FEG-HEMT is 138 required. The I D -V G characteristics are shown in Fig. <ref type="figure" target="#fig_6">4(a)</ref>. 139 The V th shifted from -1.65 V to 5.06 V due to the application 140 of ferroelectric gate stack. In Fig. <ref type="figure" target="#fig_5">4</ref>(b), we also measured the 141 threshold voltages of the devices with the ALE process and 142 the devices with the ICP Cl 2 plasma etch process separately 143 with a sample size of 25 devices, the results show that the 144 devices processed with ALE have good control of etch depth 145 and etch uniformity and average etch depths are smaller than 146 the ICP Cl 2 plasma etch process. 148 devices, etched with ALE process and Cl 2 plasma etching 149 respectively. The device using ALE shows a I D, MAX 150 of 772 mA/mm at V G = 16 V, and an excellent R on of 151 8.57 • mm. The device using Cl 2 plasma etching shows 152 a I D,MAX of 714 mA/mm at V G = 16 V, and a high R on of 153 10.15 • mm. 154 To further evaluate the effect of the ALE process on 155 the contact resistance, Fig. 4(d) shows the contact resistance 156 versus the etch cycle. The contact resistance was reduced 157 when the ohmic metal is close to the 2DEG interface, due 158 to the reduction of barrier height [26], [27]. The red column 159 represents the data obtained using the ALE process, the contact 160 resistance gradually decreased from 0.37 •mm for the sample 161 etched with 11 cycles to 0.15 •mm for the sample etched with 162 29 cycles. For the devices with 29 etch cycles, the etch depth 163 was about 10 nm. We also etched the device with the same 164 depth using ICP Cl 2 plasma etching and obtained a contact 165 resistance of 0.46 • mm, which is shown in the blue column. 166 The off-state leakage current of the two devices is shown in 167 Fig. 4(e). The ALE device exhibits a high breakdown voltage 168 of 888 V at drain current of 1 μA/mm, while the Cl 2 plasma 169 etching device also exhibits a breakdown voltage of 876 V. 170 And the hard breakdown of the two devices are 1272 V and 171 1188V. The gate breakdown voltage of the two devices are 172 21.84 V and 21.48 V shown in Fig. 4(f). TABLE I THE MEASUREMENT RESULTS OF EACH DATA OF THE CL 2 PLASMA ETCH AND THE ALE PROCESS</p><p>and V G = +16 V for PBS tests and V G = -16 V for 176 NBS tests at room temperature (RT) for 0 s to 1,000 s. The 177 V th shifts after PBS and NBS were +1.18 V and -2.85 V 178 (Not shown here). Therefore, the issue of reliability should be 179 further improved in the future work.</p><p>180</p><p>The other important feature for the GaN HEMTs is the 181 dynamic on-resistance (dyn-R on ) <ref type="bibr" target="#b17">[28]</ref>, <ref type="bibr" target="#b18">[29]</ref>. The dyn-R on can 182 be attributed to the decrease in 2DEG concentration due to the 183 trapping of electrons in the different areas of the device, such 184 as the interface or in the buffer layer [30], [31]. To investigate 185 the device quality improvement by using the ALE process, 186 a stress test was performed to evaluate the switching loss. 187 The test conditions are shown in Fig. <ref type="figure" target="#fig_8">5</ref>(a), the gate voltage 188 was switched from OFF-state (V G = 0 V) to ON-state 189 (V G = 16 V) and the drain voltage from 0 V to 500 V.  The GaN HEMT fabricated with the ALE process exhibited 204 a high V th of 5.06 V, I D, MAX of 772 mA/mm with low R on 205 of 8.57 • mm and high BV of 888 V. Finally, the contact 206 resistance was reduced from 0.46 • mm to 0.15 • mm, and 207 the dynamic R on of the device was also improved by the ALE 208 process. Thus, this work demonstrates that the ALE process 209 can be applied to the FEG-HEMT fabrication with improved 210 device parameter uniformity and overall device performance. 211</p></div><figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_0"><head>Fig. 1 .</head><label>1</label><figDesc>Fig. 1. (a) Cross section schematic of the GaN FEG-HEMTs grown on (111) Si substrate. (b) Ferroelectric gate stack structure.</figDesc><graphic coords="2,337.55,58.37,199.10,97.10" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_1"><head>63</head><figDesc>Finally, the contact resistance was reduced from 0.46 • mm 64 to 0.15 • mm, and the dynamic on-resistance (dyn-R on ) of 65 the devices was also improved by the ALE process.</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_2"><figDesc>Fig. 1(a) shows the cross-section of the AlGaN/GaN FEG-</figDesc><graphic coords="2,336.23,185.21,201.98,153.62" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_3"><head>108Fig. 3</head><label>3</label><figDesc>Fig.3(a) shows the etch depth of ALE at different etch</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_4"><head>Fig. 3 .</head><label>3</label><figDesc>Fig. 3. (a) Etching depth of the ALE process. (b) Etching level for each step and ALE process. (c) Roughness image of MOCVD reference, (d) Cl 2 plasma etching, and (e) ALE.</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_5"><head>Fig. 4 .</head><label>4</label><figDesc>Fig. 4. (a) I D -V G before and after the initialization process. (b) V th error bar for both processes. (c) I D -V D characteristics between two processes. (d) Compare the contact resistance of the two processes at the same etch depth. (e) Off-state leakage and breakdown voltage. (f) Gate breakdown voltage.</figDesc><graphic coords="3,72.83,58.13,203.42,243.98" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_6"><head>147Fig. 4</head><label>4</label><figDesc>Fig. 4(c) shows the I D -V D output characteristics of two</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_7"><head>173</head><figDesc>Fig. 5. (a) Dynamic R on measurement setting condition. (b) Dynamic R on ratio comparison of two processes.</figDesc><graphic coords="3,337.55,58.61,199.58,85.94" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_8"><head>190Fig. 5</head><label>5</label><figDesc>Fig. 5(b) shows the dyn-R on results of the two devices. 191 Compared to the ICP Cl 2 plasma etch process, the ALE 192 process demonstrates a 16.2% reduction in dynamic R on 193 when stressed V D = 500 V at OFF-state, indicating that the 194 ALE process can effectively reduce the trapping states at the 195 interface. The device performance of the GaN HEMT using 196 ALE process is summarized in TableI.</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_9"><figDesc>off hybrid FEG-HEMT was fabricated using the 199 ALE process for ohmic and gate recess. The ALE process 200 consists of cyclic Cl 2 adsorption modification steps and Ar ion 201 removal steps which results in an etch rate of 0.347 nm/cycle, 202 and with a superior etching morphology of RMS = 0.281 nm. 203</figDesc></figure>
			<note xmlns="http://www.tei-c.org/ns/1.0" place="foot" xml:id="foot_0"><p>Authorized licensed use limited to: Eindhoven University of Technology. Downloaded on July 18,2025 at 11:48:27 UTC from IEEE Xplore. Restrictions apply.</p></note>
		</body>
		<back>

			<div type="funding">
<div><p>. This work was financially supported by the "Center for the Semiconductor Technology Research" from The <rs type="programName">Featured Areas Research Center Program</rs> within the framework of the Higher Education Sprout Project by the <rs type="funder">Ministry of Education (MOE) in Taiwan</rs>. Also supported in part by the <rs type="funder">Ministry of Science and Technology, Taiwan</rs>, under Grant No. <rs type="grantNumber">NSTC-110-2622-8-A49-008-SB, NSTC-111-2622-8-A49-018-SB</rs> and <rs type="grantNumber">NSTC-111-2634-F-A49-008</rs> as well as <rs type="funder">National Chung-Shan Institute of Science and Technology</rs> <rs type="grantNumber">NCSIST-404-V407</rs>(<rs type="grantNumber">111</rs>). The review of this letter was arranged by <rs type="person">Editor H. G. G. Xing</rs>.</p></div>
			</div>
			<listOrg type="funding">
				<org type="funding" xml:id="_Q6kxDeN">
					<orgName type="program" subtype="full">Featured Areas Research Center Program</orgName>
				</org>
				<org type="funding" xml:id="_jgNcc8R">
					<idno type="grant-number">NSTC-110-2622-8-A49-008-SB, NSTC-111-2622-8-A49-018-SB</idno>
				</org>
				<org type="funding" xml:id="_WHDjywn">
					<idno type="grant-number">NSTC-111-2634-F-A49-008</idno>
				</org>
				<org type="funding" xml:id="_ZaFQxra">
					<idno type="grant-number">NCSIST-404-V407</idno>
				</org>
				<org type="funding" xml:id="_5EDyxvz">
					<idno type="grant-number">111</idno>
				</org>
			</listOrg>
			<div type="references">

				<listBibl>

<biblStruct xml:id="b0">
	<monogr>
		<title level="m" type="main">Analysis of GaN damage induced by Cl 2 /SiCl 4 /Ar plasma</title>
		<author>
			<persName><forename type="first">M</forename><surname>Minami</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Tomiya</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Ishikawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Matsumoto</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Fukasawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Uesawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Sekine</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Hori</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Tatsumi</surname></persName>
		</author>
		<idno>Jpn. 278</idno>
		<imprint>
			<biblScope unit="volume">277</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b1">
	<analytic>
		<title/>
		<idno type="DOI">10.7567/JJAP.50.08JE03</idno>
	</analytic>
	<monogr>
		<title level="j">J. Appl. Phys</title>
		<imprint>
			<biblScope unit="volume">50</biblScope>
			<biblScope unit="issue">8S1</biblScope>
			<date type="published" when="2011-08">Aug. 2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b2">
	<analytic>
		<title level="a" type="main">Atomic layer etching: 281 Rethinking the art of etch</title>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">J</forename><surname>Kanarik</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Tan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">A</forename><surname>Gottscho</surname></persName>
		</author>
		<idno type="DOI">10.1021/acs.jpclett.8b00997</idno>
	</analytic>
	<monogr>
		<title level="j">J. Phys. Chem. Lett</title>
		<imprint>
			<biblScope unit="volume">9</biblScope>
			<biblScope unit="issue">16</biblScope>
			<biblScope unit="page" from="4814" to="4821" />
			<date type="published" when="2018-08">Aug. 2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b3">
	<analytic>
		<title level="a" type="main">Thermal atomic layer etching: 284 Mechanism, materials and prospects</title>
		<author>
			<persName><forename type="first">C</forename><surname>Fang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Cao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Li</surname></persName>
		</author>
		<idno type="DOI">10.1016/j.pnsc.2018.11.003</idno>
	</analytic>
	<monogr>
		<title level="j">Prog. Natural Sci., Mater. Int</title>
		<imprint>
			<biblScope unit="volume">28</biblScope>
			<biblScope unit="issue">6</biblScope>
			<biblScope unit="page" from="667" to="675" />
			<date type="published" when="2018-12">Dec. 2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b4">
	<analytic>
		<title level="a" type="main">Prospects for thermal atomic layer etching 288 using sequential, self-limiting fluorination and ligand-exchange reac-289 tions</title>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">M</forename><surname>George</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lee</surname></persName>
		</author>
		<idno type="DOI">10.1021/acsnano.6b02991</idno>
	</analytic>
	<monogr>
		<title level="j">ACS Nano</title>
		<imprint>
			<biblScope unit="volume">10</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page" from="4889" to="4894" />
			<date type="published" when="2016-05">May 2016</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b5">
	<analytic>
		<title level="a" type="main">Atomic layer etching: What can we learn from atomic layer deposi-293 tion?</title>
		<author>
			<persName><forename type="first">T</forename><surname>Faraz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Roozeboom</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><forename type="middle">C M</forename><surname>Knoops</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">M M</forename><surname>Kessels</surname></persName>
		</author>
		<idno type="DOI">10.1149/2.0051506jss</idno>
	</analytic>
	<monogr>
		<title level="j">ECS J. Solid State Sci. Technol</title>
		<imprint>
			<biblScope unit="volume">292</biblScope>
			<biblScope unit="issue">6</biblScope>
			<biblScope unit="page">2015</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b6">
	<analytic>
		<title level="a" type="main">Atomic 296 layer etching of GaN and AlGaN using directional plasma-enhanced 297 approach</title>
		<author>
			<persName><forename type="first">T</forename><surname>Ohba</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Tan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">J</forename><surname>Kanarik</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Nojiri</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Jpn. J. Appl. Phys</title>
		<imprint>
			<biblScope unit="volume">56</biblScope>
			<biblScope unit="issue">6S2</biblScope>
			<biblScope unit="page">298</biblScope>
			<date type="published" when="2017-06">Jun. 2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b7">
	<monogr>
		<title/>
		<idno type="DOI">10.7567/JJAP.56.06HB06</idno>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b8">
	<analytic>
		<title level="a" type="main">Comparative 301 study of two atomic layer etching processes for GaN</title>
		<author>
			<persName><forename type="first">C</forename><surname>Mannequin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Vallée</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Akimoto</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Chevolleau</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Durand</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Dussarrat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Teramoto</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Gheeraert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Mariette</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">J. Vac. Sci</title>
		<imprint>
			<biblScope unit="volume">302</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b9">
	<analytic>
		<title/>
		<author>
			<persName><forename type="middle">A</forename><surname>Technol</surname></persName>
		</author>
		<author>
			<persName><surname>Vac</surname></persName>
		</author>
		<idno type="DOI">10.1116/1.5134130</idno>
	</analytic>
	<monogr>
		<title level="j">Surf. Films</title>
		<imprint>
			<biblScope unit="volume">38</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page">303</biblScope>
			<date type="published" when="2020-05">May 2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b10">
	<analytic>
		<title level="a" type="main">Atomic layer etching of gallium 306 nitride (0001)</title>
		<author>
			<persName><forename type="first">C</forename><surname>Kauppinen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">A</forename><surname>Khan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Sundqvist</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">B</forename><surname>Suyatin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Suihkonen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">I</forename><surname>Kauppinen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Sopanen</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">J. Vac. Sci. Technol. A, Vac., Surf., Films</title>
		<imprint>
			<biblScope unit="volume">35</biblScope>
			<biblScope unit="issue">6</biblScope>
			<biblScope unit="page">307</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b11">
	<monogr>
		<title/>
		<idno type="DOI">10.1116/1.4993996</idno>
		<imprint>
			<date type="published" when="2017-11">Nov. 2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b12">
	<analytic>
		<title level="a" type="main">Channel engineering 309 of normally-OFF AlGaN/GaN MOS-HEMTs by atomic layer etching 310 and high-κ dielectric</title>
		<author>
			<persName><forename type="first">Q</forename><surname>Hu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wu</surname></persName>
		</author>
		<idno type="DOI">10.1109/LED.2018.2856934</idno>
	</analytic>
	<monogr>
		<title level="j">IEEE Electron Device Lett</title>
		<imprint>
			<biblScope unit="volume">39</biblScope>
			<biblScope unit="issue">9</biblScope>
			<biblScope unit="page">312</biblScope>
			<date type="published" when="2018-09">Sep. 2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b13">
	<analytic>
		<title level="a" type="main">Millimeter-wave AlGaN/GaN 314 HEMTs with 43.6% power-added-efficiency at 40 GHz fabricated 315 by atomic layer etching gate recess</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Wei</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Liu</surname></persName>
		</author>
		<idno type="DOI">10.1109/LED.2020.2984663</idno>
	</analytic>
	<monogr>
		<title level="j">IEEE Electron Device Lett</title>
		<imprint>
			<biblScope unit="volume">316</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page" from="701" to="704" />
			<date type="published" when="2020-05">May 2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b14">
	<analytic>
		<title level="a" type="main">GaN MIS-HEMTs with nitrogen passivation for power 320 device applications</title>
		<author>
			<persName><forename type="first">S.-C</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B.-Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-C</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T.-E</forename><surname>Hsieh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-C</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">Y</forename><surname>Chang</surname></persName>
		</author>
		<idno type="DOI">10.1109/LED.2014.2345130</idno>
	</analytic>
	<monogr>
		<title level="j">IEEE Electron Device Lett</title>
		<imprint>
			<biblScope unit="volume">35</biblScope>
			<biblScope unit="issue">10</biblScope>
			<biblScope unit="page" from="1001" to="1003" />
			<date type="published" when="2014-10">Oct. 2014</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b15">
	<analytic>
		<title level="a" type="main">Direct contact mechanism of 323 Ohmic metallization to AlGaN/GaN heterostructures via Ohmic area 324 recess etching</title>
		<author>
			<persName><forename type="first">L</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D.-H</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Adesida</surname></persName>
		</author>
		<idno type="DOI">10.1063/1.3255014</idno>
	</analytic>
	<monogr>
		<title level="j">Appl. Phys. Lett</title>
		<imprint>
			<biblScope unit="volume">95</biblScope>
			<biblScope unit="issue">17</biblScope>
			<biblScope unit="page">325</biblScope>
			<date type="published" when="2009">2009. 172107</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b16">
	<analytic>
		<title level="a" type="main">A versatile 328 low-resistance ohmic contact process with ohmic recess and low-329 temperature annealing for GaN HEMTs</title>
		<author>
			<persName><forename type="first">Y.-K</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Bergsten</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Leong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Malmros</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-T</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D.-Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Kordina</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Zirath</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">Y</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Rorsman</surname></persName>
		</author>
		<idno type="DOI">10.1088/1361-6641/aad7a8</idno>
	</analytic>
	<monogr>
		<title level="j">Semicond. Sci. Technol</title>
		<imprint>
			<biblScope unit="volume">330</biblScope>
			<biblScope unit="issue">9</biblScope>
			<biblScope unit="page">95019</biblScope>
			<date type="published" when="2018-09">Sep. 2018</date>
			<pubPlace>Art</pubPlace>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b17">
	<analytic>
		<title level="a" type="main">Dynamic on-resistance in GaN-333 on-Si HEMTs: Origins, dependencies, and future characterization frame-334 works</title>
		<author>
			<persName><forename type="first">G</forename><surname>Zulauf</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Guacci</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">W</forename><surname>Kolar</surname></persName>
		</author>
		<idno type="DOI">10.1109/TPEL.2019.2955656</idno>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Power Electron</title>
		<imprint>
			<biblScope unit="volume">35</biblScope>
			<biblScope unit="issue">6</biblScope>
			<biblScope unit="page" from="5581" to="5588" />
			<date type="published" when="2020-06">335 Jun. 2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b18">
	<analytic>
		<title level="a" type="main">Mechanisms responsible for dynamic 337 ON-resistance in GaN high-voltage HEMTs</title>
		<author>
			<persName><forename type="first">D</forename><surname>Jin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">A</forename><surname>Del Alamo</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISPSD.2012.6229089</idno>
	</analytic>
	<monogr>
		<title level="m">Proc. 24th Int. Symp. 338 Power Semiconductor Devices ICs</title>
		<meeting>24th Int. Symp. 338 Power Semiconductor Devices ICs</meeting>
		<imprint>
			<date type="published" when="2012-06">Jun. 2012</date>
			<biblScope unit="page" from="333" to="336" />
		</imprint>
	</monogr>
</biblStruct>

				</listBibl>
			</div>
		</back>
	</text>
</TEI>
