// Generated by CIRCT unknown git version
module design_1(	// file.cleaned.mlir:2:3
  inout  [14:0] DDR_addr,	// file.cleaned.mlir:2:29
  inout  [2:0]  DDR_ba,	// file.cleaned.mlir:2:52
  inout         DDR_cas_n,	// file.cleaned.mlir:2:72
                DDR_ck_n,	// file.cleaned.mlir:2:95
                DDR_ck_p,	// file.cleaned.mlir:2:117
                DDR_cke,	// file.cleaned.mlir:2:139
                DDR_cs_n,	// file.cleaned.mlir:2:160
  inout  [3:0]  DDR_dm,	// file.cleaned.mlir:2:182
  inout  [31:0] DDR_dq,	// file.cleaned.mlir:2:202
  inout  [3:0]  DDR_dqs_n,	// file.cleaned.mlir:2:223
                DDR_dqs_p,	// file.cleaned.mlir:2:246
  inout         DDR_odt,	// file.cleaned.mlir:2:269
                DDR_ras_n,	// file.cleaned.mlir:2:290
                DDR_reset_n,	// file.cleaned.mlir:2:313
                DDR_we_n,	// file.cleaned.mlir:2:338
                FIXED_IO_ddr_vrn,	// file.cleaned.mlir:2:360
                FIXED_IO_ddr_vrp,	// file.cleaned.mlir:2:390
  inout  [53:0] FIXED_IO_mio,	// file.cleaned.mlir:2:420
  inout         FIXED_IO_ps_clk,	// file.cleaned.mlir:2:447
                FIXED_IO_ps_porb,	// file.cleaned.mlir:2:476
                FIXED_IO_ps_srstb,	// file.cleaned.mlir:2:506
  input         m_axi4l_peri_arready,	// file.cleaned.mlir:2:534
                m_axi4l_peri_awready,	// file.cleaned.mlir:2:565
  input  [1:0]  m_axi4l_peri_bresp,	// file.cleaned.mlir:2:596
  input         m_axi4l_peri_bvalid,	// file.cleaned.mlir:2:625
  input  [31:0] m_axi4l_peri_rdata,	// file.cleaned.mlir:2:655
  input  [1:0]  m_axi4l_peri_rresp,	// file.cleaned.mlir:2:685
  input         m_axi4l_peri_rvalid,	// file.cleaned.mlir:2:714
                m_axi4l_peri_wready,	// file.cleaned.mlir:2:744
  input  [31:0] s_axi4_mem0_araddr,	// file.cleaned.mlir:2:774
  input  [1:0]  s_axi4_mem0_arburst,	// file.cleaned.mlir:2:804
  input  [3:0]  s_axi4_mem0_arcache,	// file.cleaned.mlir:2:834
  input  [5:0]  s_axi4_mem0_arid,	// file.cleaned.mlir:2:864
  input  [7:0]  s_axi4_mem0_arlen,	// file.cleaned.mlir:2:891
  input         s_axi4_mem0_arlock,	// file.cleaned.mlir:2:919
  input  [2:0]  s_axi4_mem0_arprot,	// file.cleaned.mlir:2:948
  input  [3:0]  s_axi4_mem0_arqos,	// file.cleaned.mlir:2:977
  input  [2:0]  s_axi4_mem0_arsize,	// file.cleaned.mlir:2:1005
  input         s_axi4_mem0_arvalid,	// file.cleaned.mlir:2:1034
  input  [31:0] s_axi4_mem0_awaddr,	// file.cleaned.mlir:2:1064
  input  [1:0]  s_axi4_mem0_awburst,	// file.cleaned.mlir:2:1094
  input  [3:0]  s_axi4_mem0_awcache,	// file.cleaned.mlir:2:1124
  input  [5:0]  s_axi4_mem0_awid,	// file.cleaned.mlir:2:1154
  input  [7:0]  s_axi4_mem0_awlen,	// file.cleaned.mlir:2:1181
  input         s_axi4_mem0_awlock,	// file.cleaned.mlir:2:1209
  input  [2:0]  s_axi4_mem0_awprot,	// file.cleaned.mlir:2:1238
  input  [3:0]  s_axi4_mem0_awqos,	// file.cleaned.mlir:2:1267
  input  [2:0]  s_axi4_mem0_awsize,	// file.cleaned.mlir:2:1295
  input         s_axi4_mem0_awvalid,	// file.cleaned.mlir:2:1324
                s_axi4_mem0_bready,	// file.cleaned.mlir:2:1354
                s_axi4_mem0_rready,	// file.cleaned.mlir:2:1383
  input  [63:0] s_axi4_mem0_wdata,	// file.cleaned.mlir:2:1412
  input         s_axi4_mem0_wlast,	// file.cleaned.mlir:2:1441
  input  [7:0]  s_axi4_mem0_wstrb,	// file.cleaned.mlir:2:1469
  input         s_axi4_mem0_wvalid,	// file.cleaned.mlir:2:1497
                in_clk125,	// file.cleaned.mlir:2:1526
                in_reset,	// file.cleaned.mlir:2:1546
  output        m_axi4l_peri_aclk,	// file.cleaned.mlir:2:1566
  output [31:0] m_axi4l_peri_araddr,	// file.cleaned.mlir:2:1594
  output        m_axi4l_peri_aresetn,	// file.cleaned.mlir:2:1625
  output [2:0]  m_axi4l_peri_arprot,	// file.cleaned.mlir:2:1656
  output        m_axi4l_peri_arvalid,	// file.cleaned.mlir:2:1686
  output [31:0] m_axi4l_peri_awaddr,	// file.cleaned.mlir:2:1717
  output [2:0]  m_axi4l_peri_awprot,	// file.cleaned.mlir:2:1748
  output        m_axi4l_peri_awvalid,	// file.cleaned.mlir:2:1778
                m_axi4l_peri_bready,	// file.cleaned.mlir:2:1809
                m_axi4l_peri_rready,	// file.cleaned.mlir:2:1839
  output [31:0] m_axi4l_peri_wdata,	// file.cleaned.mlir:2:1869
  output [3:0]  m_axi4l_peri_wstrb,	// file.cleaned.mlir:2:1899
  output        m_axi4l_peri_wvalid,	// file.cleaned.mlir:2:1928
                out_clk100,	// file.cleaned.mlir:2:1958
                out_clk125,	// file.cleaned.mlir:2:1979
                out_clk200,	// file.cleaned.mlir:2:2000
                out_clk250,	// file.cleaned.mlir:2:2021
                out_reset,	// file.cleaned.mlir:2:2042
                core_clk,	// file.cleaned.mlir:2:2062
                core_reset,	// file.cleaned.mlir:2:2081
                s_axi4_mem0_arready,	// file.cleaned.mlir:2:2102
                s_axi4_mem0_awready,	// file.cleaned.mlir:2:2132
  output [5:0]  s_axi4_mem0_bid,	// file.cleaned.mlir:2:2162
  output [1:0]  s_axi4_mem0_bresp,	// file.cleaned.mlir:2:2188
  output        s_axi4_mem0_bvalid,	// file.cleaned.mlir:2:2216
  output [63:0] s_axi4_mem0_rdata,	// file.cleaned.mlir:2:2245
  output [5:0]  s_axi4_mem0_rid,	// file.cleaned.mlir:2:2274
  output        s_axi4_mem0_rlast,	// file.cleaned.mlir:2:2300
  output [1:0]  s_axi4_mem0_rresp,	// file.cleaned.mlir:2:2328
  output        s_axi4_mem0_rvalid,	// file.cleaned.mlir:2:2356
                s_axi4_mem0_wready,	// file.cleaned.mlir:2:2385
                s_axi4_mem_aclk,	// file.cleaned.mlir:2:2414
                s_axi4_mem_aresetn	// file.cleaned.mlir:2:2440
);

  assign m_axi4l_peri_aclk = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign m_axi4l_peri_araddr = 32'h0;	// file.cleaned.mlir:9:15, :11:5
  assign m_axi4l_peri_aresetn = 1'h1;	// file.cleaned.mlir:10:13, :11:5
  assign m_axi4l_peri_arprot = 3'h0;	// file.cleaned.mlir:8:14, :11:5
  assign m_axi4l_peri_arvalid = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign m_axi4l_peri_awaddr = 32'h0;	// file.cleaned.mlir:9:15, :11:5
  assign m_axi4l_peri_awprot = 3'h0;	// file.cleaned.mlir:8:14, :11:5
  assign m_axi4l_peri_awvalid = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign m_axi4l_peri_bready = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign m_axi4l_peri_rready = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign m_axi4l_peri_wdata = 32'h0;	// file.cleaned.mlir:9:15, :11:5
  assign m_axi4l_peri_wstrb = 4'h0;	// file.cleaned.mlir:6:14, :11:5
  assign m_axi4l_peri_wvalid = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign out_clk100 = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign out_clk125 = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign out_clk200 = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign out_clk250 = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign out_reset = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign core_clk = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign core_reset = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign s_axi4_mem0_arready = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign s_axi4_mem0_awready = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign s_axi4_mem0_bid = 6'h0;	// file.cleaned.mlir:5:14, :11:5
  assign s_axi4_mem0_bresp = 2'h0;	// file.cleaned.mlir:4:14, :11:5
  assign s_axi4_mem0_bvalid = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign s_axi4_mem0_rdata = 64'h0;	// file.cleaned.mlir:3:15, :11:5
  assign s_axi4_mem0_rid = 6'h0;	// file.cleaned.mlir:5:14, :11:5
  assign s_axi4_mem0_rlast = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign s_axi4_mem0_rresp = 2'h0;	// file.cleaned.mlir:4:14, :11:5
  assign s_axi4_mem0_rvalid = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign s_axi4_mem0_wready = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign s_axi4_mem_aclk = 1'h0;	// file.cleaned.mlir:7:14, :11:5
  assign s_axi4_mem_aresetn = 1'h1;	// file.cleaned.mlir:10:13, :11:5
endmodule

