
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nm_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c60 <.init>:
  401c60:	stp	x29, x30, [sp, #-16]!
  401c64:	mov	x29, sp
  401c68:	bl	4026b0 <ferror@plt+0x4c0>
  401c6c:	ldp	x29, x30, [sp], #16
  401c70:	ret

Disassembly of section .plt:

0000000000401c80 <memcpy@plt-0x20>:
  401c80:	stp	x16, x30, [sp, #-16]!
  401c84:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401c88:	ldr	x17, [x16, #4088]
  401c8c:	add	x16, x16, #0xff8
  401c90:	br	x17
  401c94:	nop
  401c98:	nop
  401c9c:	nop

0000000000401ca0 <memcpy@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ca4:	ldr	x17, [x16]
  401ca8:	add	x16, x16, #0x0
  401cac:	br	x17

0000000000401cb0 <memmove@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cb4:	ldr	x17, [x16, #8]
  401cb8:	add	x16, x16, #0x8
  401cbc:	br	x17

0000000000401cc0 <mkstemps@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cc4:	ldr	x17, [x16, #16]
  401cc8:	add	x16, x16, #0x10
  401ccc:	br	x17

0000000000401cd0 <cplus_demangle_name_to_style@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cd4:	ldr	x17, [x16, #24]
  401cd8:	add	x16, x16, #0x18
  401cdc:	br	x17

0000000000401ce0 <strlen@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ce4:	ldr	x17, [x16, #32]
  401ce8:	add	x16, x16, #0x20
  401cec:	br	x17

0000000000401cf0 <fputs@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cf4:	ldr	x17, [x16, #40]
  401cf8:	add	x16, x16, #0x28
  401cfc:	br	x17

0000000000401d00 <bfd_scan_vma@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d04:	ldr	x17, [x16, #48]
  401d08:	add	x16, x16, #0x30
  401d0c:	br	x17

0000000000401d10 <exit@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d14:	ldr	x17, [x16, #56]
  401d18:	add	x16, x16, #0x38
  401d1c:	br	x17

0000000000401d20 <bfd_plugin_set_plugin@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d24:	ldr	x17, [x16, #64]
  401d28:	add	x16, x16, #0x40
  401d2c:	br	x17

0000000000401d30 <bfd_arch_list@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d34:	ldr	x17, [x16, #72]
  401d38:	add	x16, x16, #0x48
  401d3c:	br	x17

0000000000401d40 <bfd_set_default_target@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d44:	ldr	x17, [x16, #80]
  401d48:	add	x16, x16, #0x50
  401d4c:	br	x17

0000000000401d50 <bfd_is_undefined_symclass@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d54:	ldr	x17, [x16, #88]
  401d58:	add	x16, x16, #0x58
  401d5c:	br	x17

0000000000401d60 <ftell@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d64:	ldr	x17, [x16, #96]
  401d68:	add	x16, x16, #0x60
  401d6c:	br	x17

0000000000401d70 <sprintf@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d74:	ldr	x17, [x16, #104]
  401d78:	add	x16, x16, #0x68
  401d7c:	br	x17

0000000000401d80 <putc@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d84:	ldr	x17, [x16, #112]
  401d88:	add	x16, x16, #0x70
  401d8c:	br	x17

0000000000401d90 <fputc@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d94:	ldr	x17, [x16, #120]
  401d98:	add	x16, x16, #0x78
  401d9c:	br	x17

0000000000401da0 <cplus_demangle_set_style@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401da4:	ldr	x17, [x16, #128]
  401da8:	add	x16, x16, #0x80
  401dac:	br	x17

0000000000401db0 <qsort@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401db4:	ldr	x17, [x16, #136]
  401db8:	add	x16, x16, #0x88
  401dbc:	br	x17

0000000000401dc0 <ctime@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401dc4:	ldr	x17, [x16, #144]
  401dc8:	add	x16, x16, #0x90
  401dcc:	br	x17

0000000000401dd0 <asprintf@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401dd4:	ldr	x17, [x16, #152]
  401dd8:	add	x16, x16, #0x98
  401ddc:	br	x17

0000000000401de0 <bfd_openr@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401de4:	ldr	x17, [x16, #160]
  401de8:	add	x16, x16, #0xa0
  401dec:	br	x17

0000000000401df0 <fclose@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401df4:	ldr	x17, [x16, #168]
  401df8:	add	x16, x16, #0xa8
  401dfc:	br	x17

0000000000401e00 <fopen@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e04:	ldr	x17, [x16, #176]
  401e08:	add	x16, x16, #0xb0
  401e0c:	br	x17

0000000000401e10 <xrealloc@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e14:	ldr	x17, [x16, #184]
  401e18:	add	x16, x16, #0xb8
  401e1c:	br	x17

0000000000401e20 <concat@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e24:	ldr	x17, [x16, #192]
  401e28:	add	x16, x16, #0xc0
  401e2c:	br	x17

0000000000401e30 <bindtextdomain@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e34:	ldr	x17, [x16, #200]
  401e38:	add	x16, x16, #0xc8
  401e3c:	br	x17

0000000000401e40 <bfd_target_list@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e44:	ldr	x17, [x16, #208]
  401e48:	add	x16, x16, #0xd0
  401e4c:	br	x17

0000000000401e50 <__libc_start_main@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e54:	ldr	x17, [x16, #216]
  401e58:	add	x16, x16, #0xd8
  401e5c:	br	x17

0000000000401e60 <bfd_get_error@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e64:	ldr	x17, [x16, #224]
  401e68:	add	x16, x16, #0xe0
  401e6c:	br	x17

0000000000401e70 <memset@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e74:	ldr	x17, [x16, #232]
  401e78:	add	x16, x16, #0xe8
  401e7c:	br	x17

0000000000401e80 <xmalloc@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e84:	ldr	x17, [x16, #240]
  401e88:	add	x16, x16, #0xf0
  401e8c:	br	x17

0000000000401e90 <xmalloc_set_program_name@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e94:	ldr	x17, [x16, #248]
  401e98:	add	x16, x16, #0xf8
  401e9c:	br	x17

0000000000401ea0 <xstrdup@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ea4:	ldr	x17, [x16, #256]
  401ea8:	add	x16, x16, #0x100
  401eac:	br	x17

0000000000401eb0 <bfd_get_arch_size@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401eb4:	ldr	x17, [x16, #264]
  401eb8:	add	x16, x16, #0x108
  401ebc:	br	x17

0000000000401ec0 <bfd_init@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ec4:	ldr	x17, [x16, #272]
  401ec8:	add	x16, x16, #0x110
  401ecc:	br	x17

0000000000401ed0 <strerror@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ed4:	ldr	x17, [x16, #280]
  401ed8:	add	x16, x16, #0x118
  401edc:	br	x17

0000000000401ee0 <close@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ee4:	ldr	x17, [x16, #288]
  401ee8:	add	x16, x16, #0x120
  401eec:	br	x17

0000000000401ef0 <strrchr@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ef4:	ldr	x17, [x16, #296]
  401ef8:	add	x16, x16, #0x128
  401efc:	br	x17

0000000000401f00 <__gmon_start__@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f04:	ldr	x17, [x16, #304]
  401f08:	add	x16, x16, #0x130
  401f0c:	br	x17

0000000000401f10 <bfd_set_format@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f14:	ldr	x17, [x16, #312]
  401f18:	add	x16, x16, #0x138
  401f1c:	br	x17

0000000000401f20 <mkdtemp@plt>:
  401f20:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f24:	ldr	x17, [x16, #320]
  401f28:	add	x16, x16, #0x140
  401f2c:	br	x17

0000000000401f30 <fseek@plt>:
  401f30:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f34:	ldr	x17, [x16, #328]
  401f38:	add	x16, x16, #0x148
  401f3c:	br	x17

0000000000401f40 <abort@plt>:
  401f40:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f44:	ldr	x17, [x16, #336]
  401f48:	add	x16, x16, #0x150
  401f4c:	br	x17

0000000000401f50 <access@plt>:
  401f50:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f54:	ldr	x17, [x16, #344]
  401f58:	add	x16, x16, #0x158
  401f5c:	br	x17

0000000000401f60 <bfd_close_all_done@plt>:
  401f60:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f64:	ldr	x17, [x16, #352]
  401f68:	add	x16, x16, #0x160
  401f6c:	br	x17

0000000000401f70 <bfd_plugin_set_program_name@plt>:
  401f70:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f74:	ldr	x17, [x16, #360]
  401f78:	add	x16, x16, #0x168
  401f7c:	br	x17

0000000000401f80 <textdomain@plt>:
  401f80:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f84:	ldr	x17, [x16, #368]
  401f88:	add	x16, x16, #0x170
  401f8c:	br	x17

0000000000401f90 <getopt_long@plt>:
  401f90:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f94:	ldr	x17, [x16, #376]
  401f98:	add	x16, x16, #0x178
  401f9c:	br	x17

0000000000401fa0 <strcmp@plt>:
  401fa0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fa4:	ldr	x17, [x16, #384]
  401fa8:	add	x16, x16, #0x180
  401fac:	br	x17

0000000000401fb0 <bfd_printable_arch_mach@plt>:
  401fb0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fb4:	ldr	x17, [x16, #392]
  401fb8:	add	x16, x16, #0x188
  401fbc:	br	x17

0000000000401fc0 <strtol@plt>:
  401fc0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fc4:	ldr	x17, [x16, #400]
  401fc8:	add	x16, x16, #0x190
  401fcc:	br	x17

0000000000401fd0 <fread@plt>:
  401fd0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fd4:	ldr	x17, [x16, #408]
  401fd8:	add	x16, x16, #0x198
  401fdc:	br	x17

0000000000401fe0 <bfd_iterate_over_targets@plt>:
  401fe0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fe4:	ldr	x17, [x16, #416]
  401fe8:	add	x16, x16, #0x1a0
  401fec:	br	x17

0000000000401ff0 <free@plt>:
  401ff0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ff4:	ldr	x17, [x16, #424]
  401ff8:	add	x16, x16, #0x1a8
  401ffc:	br	x17

0000000000402000 <bfd_openw@plt>:
  402000:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402004:	ldr	x17, [x16, #432]
  402008:	add	x16, x16, #0x1b0
  40200c:	br	x17

0000000000402010 <fwrite@plt>:
  402010:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402014:	ldr	x17, [x16, #440]
  402018:	add	x16, x16, #0x1b8
  40201c:	br	x17

0000000000402020 <bfd_set_error_program_name@plt>:
  402020:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402024:	ldr	x17, [x16, #448]
  402028:	add	x16, x16, #0x1c0
  40202c:	br	x17

0000000000402030 <bfd_demangle@plt>:
  402030:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402034:	ldr	x17, [x16, #456]
  402038:	add	x16, x16, #0x1c8
  40203c:	br	x17

0000000000402040 <fflush@plt>:
  402040:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402044:	ldr	x17, [x16, #464]
  402048:	add	x16, x16, #0x1d0
  40204c:	br	x17

0000000000402050 <strcpy@plt>:
  402050:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402054:	ldr	x17, [x16, #472]
  402058:	add	x16, x16, #0x1d8
  40205c:	br	x17

0000000000402060 <xstrerror@plt>:
  402060:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402064:	ldr	x17, [x16, #480]
  402068:	add	x16, x16, #0x1e0
  40206c:	br	x17

0000000000402070 <mkstemp@plt>:
  402070:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402074:	ldr	x17, [x16, #488]
  402078:	add	x16, x16, #0x1e8
  40207c:	br	x17

0000000000402080 <xexit@plt>:
  402080:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402084:	ldr	x17, [x16, #496]
  402088:	add	x16, x16, #0x1f0
  40208c:	br	x17

0000000000402090 <bfd_close@plt>:
  402090:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402094:	ldr	x17, [x16, #504]
  402098:	add	x16, x16, #0x1f8
  40209c:	br	x17

00000000004020a0 <bfd_check_format_matches@plt>:
  4020a0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020a4:	ldr	x17, [x16, #512]
  4020a8:	add	x16, x16, #0x200
  4020ac:	br	x17

00000000004020b0 <strstr@plt>:
  4020b0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020b4:	ldr	x17, [x16, #520]
  4020b8:	add	x16, x16, #0x208
  4020bc:	br	x17

00000000004020c0 <bfd_errmsg@plt>:
  4020c0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020c4:	ldr	x17, [x16, #528]
  4020c8:	add	x16, x16, #0x210
  4020cc:	br	x17

00000000004020d0 <bfd_canonicalize_reloc@plt>:
  4020d0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020d4:	ldr	x17, [x16, #536]
  4020d8:	add	x16, x16, #0x218
  4020dc:	br	x17

00000000004020e0 <dcgettext@plt>:
  4020e0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020e4:	ldr	x17, [x16, #544]
  4020e8:	add	x16, x16, #0x220
  4020ec:	br	x17

00000000004020f0 <strcoll@plt>:
  4020f0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020f4:	ldr	x17, [x16, #552]
  4020f8:	add	x16, x16, #0x228
  4020fc:	br	x17

0000000000402100 <bfd_check_format@plt>:
  402100:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402104:	ldr	x17, [x16, #560]
  402108:	add	x16, x16, #0x230
  40210c:	br	x17

0000000000402110 <bfd_openr_next_archived_file@plt>:
  402110:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402114:	ldr	x17, [x16, #568]
  402118:	add	x16, x16, #0x238
  40211c:	br	x17

0000000000402120 <bfd_get_reloc_upper_bound@plt>:
  402120:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402124:	ldr	x17, [x16, #576]
  402128:	add	x16, x16, #0x240
  40212c:	br	x17

0000000000402130 <vfprintf@plt>:
  402130:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402134:	ldr	x17, [x16, #584]
  402138:	add	x16, x16, #0x248
  40213c:	br	x17

0000000000402140 <printf@plt>:
  402140:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402144:	ldr	x17, [x16, #592]
  402148:	add	x16, x16, #0x250
  40214c:	br	x17

0000000000402150 <bfd_map_over_sections@plt>:
  402150:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402154:	ldr	x17, [x16, #600]
  402158:	add	x16, x16, #0x258
  40215c:	br	x17

0000000000402160 <__assert_fail@plt>:
  402160:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402164:	ldr	x17, [x16, #608]
  402168:	add	x16, x16, #0x260
  40216c:	br	x17

0000000000402170 <__errno_location@plt>:
  402170:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402174:	ldr	x17, [x16, #616]
  402178:	add	x16, x16, #0x268
  40217c:	br	x17

0000000000402180 <getenv@plt>:
  402180:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402184:	ldr	x17, [x16, #624]
  402188:	add	x16, x16, #0x270
  40218c:	br	x17

0000000000402190 <putchar@plt>:
  402190:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402194:	ldr	x17, [x16, #632]
  402198:	add	x16, x16, #0x278
  40219c:	br	x17

00000000004021a0 <__xstat@plt>:
  4021a0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021a4:	ldr	x17, [x16, #640]
  4021a8:	add	x16, x16, #0x280
  4021ac:	br	x17

00000000004021b0 <unlink@plt>:
  4021b0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021b4:	ldr	x17, [x16, #648]
  4021b8:	add	x16, x16, #0x288
  4021bc:	br	x17

00000000004021c0 <fprintf@plt>:
  4021c0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021c4:	ldr	x17, [x16, #656]
  4021c8:	add	x16, x16, #0x290
  4021cc:	br	x17

00000000004021d0 <bfd_get_next_mapent@plt>:
  4021d0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021d4:	ldr	x17, [x16, #664]
  4021d8:	add	x16, x16, #0x298
  4021dc:	br	x17

00000000004021e0 <setlocale@plt>:
  4021e0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021e4:	ldr	x17, [x16, #672]
  4021e8:	add	x16, x16, #0x2a0
  4021ec:	br	x17

00000000004021f0 <ferror@plt>:
  4021f0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021f4:	ldr	x17, [x16, #680]
  4021f8:	add	x16, x16, #0x2a8
  4021fc:	br	x17

Disassembly of section .text:

0000000000402200 <.text>:
  402200:	stp	x29, x30, [sp, #-80]!
  402204:	mov	w2, w0
  402208:	mov	w0, #0x5                   	// #5
  40220c:	mov	x29, sp
  402210:	stp	x19, x20, [sp, #16]
  402214:	adrp	x19, 407000 <ferror@plt+0x4e10>
  402218:	add	x19, x19, #0x218
  40221c:	stp	x21, x22, [sp, #32]
  402220:	stp	x23, x24, [sp, #48]
  402224:	str	x1, [sp, #64]
  402228:	mov	x1, x19
  40222c:	str	w2, [sp, #76]
  402230:	bl	4021e0 <setlocale@plt>
  402234:	mov	x1, x19
  402238:	mov	w0, #0x0                   	// #0
  40223c:	bl	4021e0 <setlocale@plt>
  402240:	mov	x1, x19
  402244:	mov	w0, #0x3                   	// #3
  402248:	bl	4021e0 <setlocale@plt>
  40224c:	adrp	x19, 407000 <ferror@plt+0x4e10>
  402250:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402254:	add	x1, x1, #0x3b8
  402258:	add	x19, x19, #0x3d0
  40225c:	mov	x0, x19
  402260:	bl	401e30 <bindtextdomain@plt>
  402264:	mov	x0, x19
  402268:	bl	401f80 <textdomain@plt>
  40226c:	ldr	x0, [sp, #64]
  402270:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402274:	ldr	x0, [x0]
  402278:	str	x0, [x19, #3256]
  40227c:	bl	401e90 <xmalloc_set_program_name@plt>
  402280:	ldr	x0, [x19, #3256]
  402284:	bl	402020 <bfd_set_error_program_name@plt>
  402288:	ldr	x0, [x19, #3256]
  40228c:	bl	401f70 <bfd_plugin_set_program_name@plt>
  402290:	add	x1, sp, #0x40
  402294:	add	x0, sp, #0x4c
  402298:	bl	405f30 <ferror@plt+0x3d40>
  40229c:	bl	401ec0 <bfd_init@plt>
  4022a0:	cmp	w0, #0x118
  4022a4:	b.ne	40262c <ferror@plt+0x43c>  // b.any
  4022a8:	adrp	x23, 41a000 <ferror@plt+0x17e10>
  4022ac:	add	x23, x23, #0x2c0
  4022b0:	adrp	x20, 407000 <ferror@plt+0x4e10>
  4022b4:	adrp	x19, 407000 <ferror@plt+0x4e10>
  4022b8:	adrp	x22, 41a000 <ferror@plt+0x17e10>
  4022bc:	add	x21, x23, #0xa0
  4022c0:	add	x20, x20, #0x478
  4022c4:	add	x19, x19, #0x738
  4022c8:	add	x22, x22, #0xbc8
  4022cc:	bl	404e18 <ferror@plt+0x2c28>
  4022d0:	ldr	w0, [sp, #76]
  4022d4:	mov	x3, x21
  4022d8:	ldr	x1, [sp, #64]
  4022dc:	mov	x2, x20
  4022e0:	mov	x4, #0x0                   	// #0
  4022e4:	bl	401f90 <getopt_long@plt>
  4022e8:	cmn	w0, #0x1
  4022ec:	b.eq	402338 <ferror@plt+0x148>  // b.none
  4022f0:	cmp	w0, #0xcc
  4022f4:	b.hi	4025c4 <ferror@plt+0x3d4>  // b.pmore
  4022f8:	ldrh	w0, [x19, w0, uxtw #1]
  4022fc:	adr	x1, 402308 <ferror@plt+0x118>
  402300:	add	x0, x1, w0, sxth #2
  402304:	br	x0
  402308:	ldr	w0, [x23]
  40230c:	mov	x3, x21
  402310:	ldr	x1, [sp, #64]
  402314:	orr	w0, w0, #0x40000
  402318:	str	w0, [x23]
  40231c:	mov	x2, x20
  402320:	ldr	w0, [sp, #76]
  402324:	mov	x4, #0x0                   	// #0
  402328:	bl	401f90 <getopt_long@plt>
  40232c:	cmn	w0, #0x1
  402330:	b.ne	4022f0 <ferror@plt+0x100>  // b.any
  402334:	nop
  402338:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  40233c:	add	x19, x19, #0xbc8
  402340:	ldr	w0, [x19, #208]
  402344:	cbnz	w0, 4025a4 <ferror@plt+0x3b4>
  402348:	ldr	w0, [x19, #148]
  40234c:	cbnz	w0, 402564 <ferror@plt+0x374>
  402350:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402354:	ldr	w0, [sp, #76]
  402358:	ldr	w1, [x1, #1872]
  40235c:	cmp	w1, w0
  402360:	b.ne	4025d4 <ferror@plt+0x3e4>  // b.any
  402364:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402368:	add	x0, x0, #0x520
  40236c:	bl	403c60 <ferror@plt+0x1a70>
  402370:	cmp	w0, #0x0
  402374:	cset	w0, eq  // eq = none
  402378:	ldp	x19, x20, [sp, #16]
  40237c:	ldp	x21, x22, [sp, #32]
  402380:	ldp	x23, x24, [sp, #48]
  402384:	ldp	x29, x30, [sp], #80
  402388:	ret
  40238c:	ldr	w0, [x23]
  402390:	and	w0, w0, #0xfffbffff
  402394:	str	w0, [x23]
  402398:	b	4022d0 <ferror@plt+0xe0>
  40239c:	mov	w0, #0x1                   	// #1
  4023a0:	str	w0, [x22, #148]
  4023a4:	str	wzr, [x22, #156]
  4023a8:	str	wzr, [x22, #164]
  4023ac:	b	4022d0 <ferror@plt+0xe0>
  4023b0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4023b4:	ldr	x0, [x0, #1864]
  4023b8:	bl	401d20 <bfd_plugin_set_plugin@plt>
  4023bc:	b	4022d0 <ferror@plt+0xe0>
  4023c0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4023c4:	ldr	x0, [x0, #1864]
  4023c8:	str	x0, [x22, #176]
  4023cc:	b	4022d0 <ferror@plt+0xe0>
  4023d0:	mov	w0, #0x1                   	// #1
  4023d4:	str	w0, [x22, #136]
  4023d8:	b	4022d0 <ferror@plt+0xe0>
  4023dc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4023e0:	ldr	x24, [x0, #1864]
  4023e4:	ldrb	w0, [x24]
  4023e8:	cmp	w0, #0x6f
  4023ec:	b.eq	40254c <ferror@plt+0x35c>  // b.none
  4023f0:	cmp	w0, #0x78
  4023f4:	b.ne	402528 <ferror@plt+0x338>  // b.any
  4023f8:	mov	w1, #0x10                  	// #16
  4023fc:	str	w1, [x23, #4]
  402400:	strb	w0, [x23, #147]
  402404:	strb	w0, [x23, #155]
  402408:	b	4022d0 <ferror@plt+0xe0>
  40240c:	mov	w0, #0x1                   	// #1
  402410:	str	w0, [x22, #184]
  402414:	b	4022d0 <ferror@plt+0xe0>
  402418:	mov	w0, #0x1                   	// #1
  40241c:	str	w0, [x22, #160]
  402420:	b	4022d0 <ferror@plt+0xe0>
  402424:	mov	w0, #0x1                   	// #1
  402428:	str	wzr, [x22, #148]
  40242c:	str	w0, [x22, #156]
  402430:	str	wzr, [x22, #164]
  402434:	b	4022d0 <ferror@plt+0xe0>
  402438:	mov	w0, #0x1                   	// #1
  40243c:	str	wzr, [x22, #148]
  402440:	str	wzr, [x22, #156]
  402444:	str	w0, [x22, #164]
  402448:	b	4022d0 <ferror@plt+0xe0>
  40244c:	mov	w0, #0x1                   	// #1
  402450:	str	w0, [x22, #68]
  402454:	b	4022d0 <ferror@plt+0xe0>
  402458:	mov	w0, #0x1                   	// #1
  40245c:	str	w0, [x22, #140]
  402460:	b	4022d0 <ferror@plt+0xe0>
  402464:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402468:	ldr	x0, [x0, #1864]
  40246c:	bl	403fb8 <ferror@plt+0x1dc8>
  402470:	b	4022d0 <ferror@plt+0xe0>
  402474:	mov	w0, #0x1                   	// #1
  402478:	str	w0, [x22, #144]
  40247c:	b	4022d0 <ferror@plt+0xe0>
  402480:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402484:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402488:	add	x1, x1, #0x450
  40248c:	ldr	x0, [x0, #1864]
  402490:	bl	401fa0 <strcmp@plt>
  402494:	cbz	w0, 4022d0 <ferror@plt+0xe0>
  402498:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40249c:	add	x1, x1, #0x458
  4024a0:	mov	w2, #0x5                   	// #5
  4024a4:	mov	x0, #0x0                   	// #0
  4024a8:	bl	4020e0 <dcgettext@plt>
  4024ac:	bl	404d28 <ferror@plt+0x2b38>
  4024b0:	mov	w0, #0x1                   	// #1
  4024b4:	str	w0, [x22, #208]
  4024b8:	b	4022d0 <ferror@plt+0xe0>
  4024bc:	mov	w0, #0x1                   	// #1
  4024c0:	str	w0, [x22, #188]
  4024c4:	b	4022d0 <ferror@plt+0xe0>
  4024c8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4024cc:	add	x0, x0, #0x430
  4024d0:	bl	403fb8 <ferror@plt+0x1dc8>
  4024d4:	b	4022d0 <ferror@plt+0xe0>
  4024d8:	mov	w0, #0x1                   	// #1
  4024dc:	str	w0, [x22, #128]
  4024e0:	b	4022d0 <ferror@plt+0xe0>
  4024e4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4024e8:	add	x24, x0, #0x748
  4024ec:	mov	w1, #0x1                   	// #1
  4024f0:	str	w1, [x22, #8]
  4024f4:	ldr	x0, [x0, #1864]
  4024f8:	cbz	x0, 4022d0 <ferror@plt+0xe0>
  4024fc:	bl	401cd0 <cplus_demangle_name_to_style@plt>
  402500:	cbz	w0, 402644 <ferror@plt+0x454>
  402504:	bl	401da0 <cplus_demangle_set_style@plt>
  402508:	b	4022d0 <ferror@plt+0xe0>
  40250c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402510:	add	x0, x0, #0x408
  402514:	bl	403fb8 <ferror@plt+0x1dc8>
  402518:	b	4022d0 <ferror@plt+0xe0>
  40251c:	mov	w0, #0x1                   	// #1
  402520:	str	w0, [x22]
  402524:	b	4022d0 <ferror@plt+0xe0>
  402528:	cmp	w0, #0x64
  40252c:	b.eq	402558 <ferror@plt+0x368>  // b.none
  402530:	mov	w2, #0x5                   	// #5
  402534:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402538:	mov	x0, #0x0                   	// #0
  40253c:	add	x1, x1, #0x438
  402540:	bl	4020e0 <dcgettext@plt>
  402544:	mov	x1, x24
  402548:	bl	404d28 <ferror@plt+0x2b38>
  40254c:	mov	w1, #0x8                   	// #8
  402550:	str	w1, [x23, #4]
  402554:	b	402400 <ferror@plt+0x210>
  402558:	mov	w1, #0xa                   	// #10
  40255c:	str	w1, [x23, #4]
  402560:	b	402400 <ferror@plt+0x210>
  402564:	ldr	w0, [x19, #136]
  402568:	cbz	w0, 402350 <ferror@plt+0x160>
  40256c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402570:	add	x1, x1, #0x4a0
  402574:	mov	w2, #0x5                   	// #5
  402578:	mov	x0, #0x0                   	// #0
  40257c:	bl	4020e0 <dcgettext@plt>
  402580:	bl	404da0 <ferror@plt+0x2bb0>
  402584:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402588:	add	x1, x1, #0x4e0
  40258c:	mov	w2, #0x5                   	// #5
  402590:	mov	x0, #0x0                   	// #0
  402594:	bl	4020e0 <dcgettext@plt>
  402598:	bl	404da0 <ferror@plt+0x2bb0>
  40259c:	mov	w0, #0x0                   	// #0
  4025a0:	b	402378 <ferror@plt+0x188>
  4025a4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4025a8:	add	x0, x0, #0x498
  4025ac:	bl	4059f8 <ferror@plt+0x3808>
  4025b0:	b	402348 <ferror@plt+0x158>
  4025b4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4025b8:	mov	w1, #0x0                   	// #0
  4025bc:	ldr	x0, [x0, #1880]
  4025c0:	bl	402870 <ferror@plt+0x680>
  4025c4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4025c8:	mov	w1, #0x1                   	// #1
  4025cc:	ldr	x0, [x0, #1856]
  4025d0:	bl	402870 <ferror@plt+0x680>
  4025d4:	sub	w1, w0, w1
  4025d8:	cmp	w1, #0x1
  4025dc:	b.le	4025e8 <ferror@plt+0x3f8>
  4025e0:	mov	w1, #0x1                   	// #1
  4025e4:	str	w1, [x19, #4]
  4025e8:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  4025ec:	mov	w20, #0x0                   	// #0
  4025f0:	add	x19, x19, #0x750
  4025f4:	b	402618 <ferror@plt+0x428>
  4025f8:	ldr	x0, [sp, #64]
  4025fc:	add	w2, w1, #0x1
  402600:	ldr	x0, [x0, w1, sxtw #3]
  402604:	str	w2, [x19]
  402608:	bl	403c60 <ferror@plt+0x1a70>
  40260c:	cmp	w0, #0x0
  402610:	ldr	w0, [sp, #76]
  402614:	cinc	w20, w20, eq  // eq = none
  402618:	ldr	w1, [x19]
  40261c:	cmp	w1, w0
  402620:	b.lt	4025f8 <ferror@plt+0x408>  // b.tstop
  402624:	mov	w0, w20
  402628:	bl	401d10 <exit@plt>
  40262c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402630:	add	x1, x1, #0x3e0
  402634:	mov	w2, #0x5                   	// #5
  402638:	mov	x0, #0x0                   	// #0
  40263c:	bl	4020e0 <dcgettext@plt>
  402640:	bl	404d28 <ferror@plt+0x2b38>
  402644:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402648:	mov	w2, #0x5                   	// #5
  40264c:	add	x1, x1, #0x410
  402650:	mov	x0, #0x0                   	// #0
  402654:	bl	4020e0 <dcgettext@plt>
  402658:	ldr	x1, [x24]
  40265c:	bl	404d28 <ferror@plt+0x2b38>
  402660:	mov	x29, #0x0                   	// #0
  402664:	mov	x30, #0x0                   	// #0
  402668:	mov	x5, x0
  40266c:	ldr	x1, [sp]
  402670:	add	x2, sp, #0x8
  402674:	mov	x6, sp
  402678:	movz	x0, #0x0, lsl #48
  40267c:	movk	x0, #0x0, lsl #32
  402680:	movk	x0, #0x40, lsl #16
  402684:	movk	x0, #0x2200
  402688:	movz	x3, #0x0, lsl #48
  40268c:	movk	x3, #0x0, lsl #32
  402690:	movk	x3, #0x40, lsl #16
  402694:	movk	x3, #0x65e8
  402698:	movz	x4, #0x0, lsl #48
  40269c:	movk	x4, #0x0, lsl #32
  4026a0:	movk	x4, #0x40, lsl #16
  4026a4:	movk	x4, #0x6668
  4026a8:	bl	401e50 <__libc_start_main@plt>
  4026ac:	bl	401f40 <abort@plt>
  4026b0:	adrp	x0, 419000 <ferror@plt+0x16e10>
  4026b4:	ldr	x0, [x0, #4064]
  4026b8:	cbz	x0, 4026c0 <ferror@plt+0x4d0>
  4026bc:	b	401f00 <__gmon_start__@plt>
  4026c0:	ret
  4026c4:	nop
  4026c8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4026cc:	add	x0, x0, #0x740
  4026d0:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4026d4:	add	x1, x1, #0x740
  4026d8:	cmp	x1, x0
  4026dc:	b.eq	4026f4 <ferror@plt+0x504>  // b.none
  4026e0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4026e4:	ldr	x1, [x1, #1672]
  4026e8:	cbz	x1, 4026f4 <ferror@plt+0x504>
  4026ec:	mov	x16, x1
  4026f0:	br	x16
  4026f4:	ret
  4026f8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4026fc:	add	x0, x0, #0x740
  402700:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402704:	add	x1, x1, #0x740
  402708:	sub	x1, x1, x0
  40270c:	lsr	x2, x1, #63
  402710:	add	x1, x2, x1, asr #3
  402714:	cmp	xzr, x1, asr #1
  402718:	asr	x1, x1, #1
  40271c:	b.eq	402734 <ferror@plt+0x544>  // b.none
  402720:	adrp	x2, 406000 <ferror@plt+0x3e10>
  402724:	ldr	x2, [x2, #1680]
  402728:	cbz	x2, 402734 <ferror@plt+0x544>
  40272c:	mov	x16, x2
  402730:	br	x16
  402734:	ret
  402738:	stp	x29, x30, [sp, #-32]!
  40273c:	mov	x29, sp
  402740:	str	x19, [sp, #16]
  402744:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402748:	ldrb	w0, [x19, #3008]
  40274c:	cbnz	w0, 40275c <ferror@plt+0x56c>
  402750:	bl	4026c8 <ferror@plt+0x4d8>
  402754:	mov	w0, #0x1                   	// #1
  402758:	strb	w0, [x19, #3008]
  40275c:	ldr	x19, [sp, #16]
  402760:	ldp	x29, x30, [sp], #32
  402764:	ret
  402768:	b	4026f8 <ferror@plt+0x508>
  40276c:	nop
  402770:	ret
  402774:	nop
  402778:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  40277c:	ldr	w2, [x2, #3016]
  402780:	cbz	w2, 402788 <ferror@plt+0x598>
  402784:	ret
  402788:	mov	x2, x1
  40278c:	mov	x1, x0
  402790:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402794:	add	x0, x0, #0x698
  402798:	b	402140 <printf@plt>
  40279c:	nop
  4027a0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4027a4:	ldr	w0, [x0, #3016]
  4027a8:	cbz	w0, 4027b0 <ferror@plt+0x5c0>
  4027ac:	ret
  4027b0:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4027b4:	add	x0, x0, #0x6a8
  4027b8:	b	402140 <printf@plt>
  4027bc:	nop
  4027c0:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  4027c4:	ldr	w1, [x2, #3020]
  4027c8:	cbnz	w1, 4027d0 <ferror@plt+0x5e0>
  4027cc:	ret
  4027d0:	mov	x1, x0
  4027d4:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4027d8:	add	x0, x0, #0x6a8
  4027dc:	b	402140 <printf@plt>
  4027e0:	stp	x29, x30, [sp, #-48]!
  4027e4:	adrp	x3, 41a000 <ferror@plt+0x17e10>
  4027e8:	mov	x29, sp
  4027ec:	ldr	w3, [x3, #3024]
  4027f0:	stp	x19, x20, [sp, #16]
  4027f4:	mov	x20, x0
  4027f8:	mov	x19, x1
  4027fc:	cbz	w3, 402808 <ferror@plt+0x618>
  402800:	ldrb	w0, [x1]
  402804:	cbnz	w0, 40281c <ferror@plt+0x62c>
  402808:	mov	x1, x19
  40280c:	mov	x0, x20
  402810:	ldp	x19, x20, [sp, #16]
  402814:	ldp	x29, x30, [sp], #48
  402818:	b	402140 <printf@plt>
  40281c:	adrp	x3, 41a000 <ferror@plt+0x17e10>
  402820:	mov	x0, x2
  402824:	str	x21, [sp, #32]
  402828:	ldr	w2, [x3, #704]
  40282c:	bl	402030 <bfd_demangle@plt>
  402830:	mov	x21, x0
  402834:	cbnz	x0, 402850 <ferror@plt+0x660>
  402838:	mov	x1, x19
  40283c:	mov	x0, x20
  402840:	ldp	x19, x20, [sp, #16]
  402844:	ldr	x21, [sp, #32]
  402848:	ldp	x29, x30, [sp], #48
  40284c:	b	402140 <printf@plt>
  402850:	mov	x1, x21
  402854:	mov	x0, x20
  402858:	bl	402140 <printf@plt>
  40285c:	mov	x0, x21
  402860:	ldp	x19, x20, [sp, #16]
  402864:	ldr	x21, [sp, #32]
  402868:	ldp	x29, x30, [sp], #48
  40286c:	b	401ff0 <free@plt>
  402870:	stp	x29, x30, [sp, #-48]!
  402874:	mov	w2, #0x5                   	// #5
  402878:	mov	x29, sp
  40287c:	str	x21, [sp, #32]
  402880:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  402884:	stp	x19, x20, [sp, #16]
  402888:	mov	x19, x0
  40288c:	mov	w20, w1
  402890:	mov	x0, #0x0                   	// #0
  402894:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402898:	add	x1, x1, #0x6b0
  40289c:	bl	4020e0 <dcgettext@plt>
  4028a0:	ldr	x2, [x21, #3256]
  4028a4:	mov	x1, x0
  4028a8:	mov	x0, x19
  4028ac:	bl	4021c0 <fprintf@plt>
  4028b0:	mov	w2, #0x5                   	// #5
  4028b4:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4028b8:	mov	x0, #0x0                   	// #0
  4028bc:	add	x1, x1, #0x6d8
  4028c0:	bl	4020e0 <dcgettext@plt>
  4028c4:	mov	x1, x0
  4028c8:	mov	x0, x19
  4028cc:	bl	4021c0 <fprintf@plt>
  4028d0:	mov	w2, #0x5                   	// #5
  4028d4:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4028d8:	mov	x0, #0x0                   	// #0
  4028dc:	add	x1, x1, #0x708
  4028e0:	bl	4020e0 <dcgettext@plt>
  4028e4:	mov	x1, x0
  4028e8:	mov	x0, x19
  4028ec:	bl	4021c0 <fprintf@plt>
  4028f0:	mov	w2, #0x5                   	// #5
  4028f4:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4028f8:	mov	x0, #0x0                   	// #0
  4028fc:	add	x1, x1, #0xc98
  402900:	bl	4020e0 <dcgettext@plt>
  402904:	mov	x1, x0
  402908:	mov	x0, x19
  40290c:	bl	4021c0 <fprintf@plt>
  402910:	mov	w2, #0x5                   	// #5
  402914:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402918:	mov	x0, #0x0                   	// #0
  40291c:	add	x1, x1, #0xcd0
  402920:	bl	4020e0 <dcgettext@plt>
  402924:	mov	x1, x0
  402928:	mov	x0, x19
  40292c:	bl	4021c0 <fprintf@plt>
  402930:	ldr	x0, [x21, #3256]
  402934:	mov	x1, x19
  402938:	bl	404f10 <ferror@plt+0x2d20>
  40293c:	cbz	w20, 402948 <ferror@plt+0x758>
  402940:	mov	w0, w20
  402944:	bl	401d10 <exit@plt>
  402948:	mov	w2, #0x5                   	// #5
  40294c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402950:	mov	x0, #0x0                   	// #0
  402954:	add	x1, x1, #0xfc8
  402958:	bl	4020e0 <dcgettext@plt>
  40295c:	mov	x1, x0
  402960:	adrp	x2, 406000 <ferror@plt+0x3e10>
  402964:	mov	x0, x19
  402968:	add	x2, x2, #0xfe0
  40296c:	bl	4021c0 <fprintf@plt>
  402970:	b	402940 <ferror@plt+0x750>
  402974:	nop
  402978:	stp	x29, x30, [sp, #-32]!
  40297c:	mov	x29, sp
  402980:	stp	x19, x20, [sp, #16]
  402984:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402988:	add	x19, x19, #0xbc8
  40298c:	mov	x20, x0
  402990:	bl	401eb0 <bfd_get_arch_size@plt>
  402994:	cmn	w0, #0x1
  402998:	str	w0, [x19, #12]
  40299c:	b.eq	402a1c <ferror@plt+0x82c>  // b.none
  4029a0:	ldr	x0, [x19, #16]
  4029a4:	bl	401ff0 <free@plt>
  4029a8:	ldr	w0, [x19, #24]
  4029ac:	cmp	w0, #0x2
  4029b0:	b.eq	402a54 <ferror@plt+0x864>  // b.none
  4029b4:	ldr	w2, [x19, #12]
  4029b8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4029bc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4029c0:	add	x0, x0, #0x10
  4029c4:	add	x1, x1, #0x8
  4029c8:	cmp	w2, #0x20
  4029cc:	csel	x1, x1, x0, eq  // eq = none
  4029d0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4029d4:	mov	x3, #0x0                   	// #0
  4029d8:	ldr	w0, [x0, #708]
  4029dc:	sub	w0, w0, #0x8
  4029e0:	cmp	w0, #0x8
  4029e4:	b.hi	4029f4 <ferror@plt+0x804>  // b.pmore
  4029e8:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4029ec:	add	x2, x2, #0x8d8
  4029f0:	ldr	x3, [x2, w0, uxtw #3]
  4029f4:	mov	x4, #0x0                   	// #0
  4029f8:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4029fc:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402a00:	add	x2, x2, #0x28
  402a04:	add	x0, x0, #0x30
  402a08:	bl	401e20 <concat@plt>
  402a0c:	str	x0, [x19, #16]
  402a10:	ldp	x19, x20, [sp, #16]
  402a14:	ldp	x29, x30, [sp], #32
  402a18:	ret
  402a1c:	ldr	x0, [x20, #8]
  402a20:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402a24:	add	x1, x1, #0x18
  402a28:	ldr	x20, [x0]
  402a2c:	mov	x0, x20
  402a30:	bl	4020b0 <strstr@plt>
  402a34:	cbz	x0, 402a60 <ferror@plt+0x870>
  402a38:	mov	w0, #0x40                  	// #64
  402a3c:	str	w0, [x19, #12]
  402a40:	ldr	x0, [x19, #16]
  402a44:	bl	401ff0 <free@plt>
  402a48:	ldr	w0, [x19, #24]
  402a4c:	cmp	w0, #0x2
  402a50:	b.ne	4029b4 <ferror@plt+0x7c4>  // b.any
  402a54:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402a58:	add	x1, x1, #0x218
  402a5c:	b	4029d0 <ferror@plt+0x7e0>
  402a60:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402a64:	mov	x0, x20
  402a68:	add	x1, x1, #0x20
  402a6c:	bl	401fa0 <strcmp@plt>
  402a70:	cbz	w0, 402a38 <ferror@plt+0x848>
  402a74:	mov	w0, #0x20                  	// #32
  402a78:	str	w0, [x19, #12]
  402a7c:	b	4029a0 <ferror@plt+0x7b0>
  402a80:	stp	x29, x30, [sp, #-32]!
  402a84:	mov	x2, x0
  402a88:	mov	x29, sp
  402a8c:	stp	x19, x20, [sp, #16]
  402a90:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402a94:	add	x19, x19, #0xbc8
  402a98:	mov	x20, x1
  402a9c:	ldp	x0, x3, [x19, #32]
  402aa0:	ldr	w1, [x19, #48]
  402aa4:	ldr	x4, [x0, #8]
  402aa8:	ldr	x4, [x4, #608]
  402aac:	blr	x4
  402ab0:	ldr	x4, [x19, #32]
  402ab4:	mov	x2, x20
  402ab8:	mov	x20, x0
  402abc:	ldr	w1, [x19, #48]
  402ac0:	mov	x0, x4
  402ac4:	ldr	x4, [x4, #8]
  402ac8:	ldr	x3, [x19, #56]
  402acc:	ldr	x4, [x4, #608]
  402ad0:	blr	x4
  402ad4:	cmp	x20, #0x0
  402ad8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402adc:	b.eq	402b3c <ferror@plt+0x94c>  // b.none
  402ae0:	ldr	x1, [x0, #8]
  402ae4:	ldr	x0, [x20, #8]
  402ae8:	cbz	x1, 402b20 <ferror@plt+0x930>
  402aec:	cbz	x0, 402b34 <ferror@plt+0x944>
  402af0:	ldrb	w3, [x1]
  402af4:	ldrb	w2, [x0]
  402af8:	cbz	w3, 402b0c <ferror@plt+0x91c>
  402afc:	cbz	w2, 402b34 <ferror@plt+0x944>
  402b00:	ldp	x19, x20, [sp, #16]
  402b04:	ldp	x29, x30, [sp], #32
  402b08:	b	4020f0 <strcoll@plt>
  402b0c:	cmp	w2, #0x0
  402b10:	cset	w0, ne  // ne = any
  402b14:	ldp	x19, x20, [sp, #16]
  402b18:	ldp	x29, x30, [sp], #32
  402b1c:	ret
  402b20:	cmp	x0, #0x0
  402b24:	cset	w0, ne  // ne = any
  402b28:	ldp	x19, x20, [sp, #16]
  402b2c:	ldp	x29, x30, [sp], #32
  402b30:	ret
  402b34:	mov	w0, #0xffffffff            	// #-1
  402b38:	b	402b14 <ferror@plt+0x924>
  402b3c:	ldr	x0, [x19, #32]
  402b40:	ldr	x0, [x0]
  402b44:	bl	404c98 <ferror@plt+0x2aa8>
  402b48:	stp	x29, x30, [sp, #-48]!
  402b4c:	mov	x2, x0
  402b50:	mov	x29, sp
  402b54:	stp	x19, x20, [sp, #16]
  402b58:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402b5c:	add	x19, x19, #0xbc8
  402b60:	stp	x21, x22, [sp, #32]
  402b64:	mov	x21, x0
  402b68:	mov	x22, x1
  402b6c:	ldp	x0, x3, [x19, #32]
  402b70:	ldr	w1, [x19, #48]
  402b74:	ldr	x4, [x0, #8]
  402b78:	ldr	x4, [x4, #608]
  402b7c:	blr	x4
  402b80:	mov	x20, x0
  402b84:	ldr	x4, [x19, #32]
  402b88:	mov	x2, x22
  402b8c:	ldr	w1, [x19, #48]
  402b90:	mov	x0, x4
  402b94:	ldr	x4, [x4, #8]
  402b98:	ldr	x3, [x19, #56]
  402b9c:	ldr	x4, [x4, #608]
  402ba0:	blr	x4
  402ba4:	cmp	x20, #0x0
  402ba8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402bac:	b.eq	402c44 <ferror@plt+0xa54>  // b.none
  402bb0:	ldr	x1, [x20, #32]
  402bb4:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  402bb8:	add	x2, x2, #0x878
  402bbc:	cmp	x1, x2
  402bc0:	ldr	x3, [x0, #32]
  402bc4:	b.eq	402c08 <ferror@plt+0xa18>  // b.none
  402bc8:	cmp	x3, x2
  402bcc:	b.eq	402c28 <ferror@plt+0xa38>  // b.none
  402bd0:	ldr	x2, [x0, #16]
  402bd4:	ldr	x4, [x20, #16]
  402bd8:	ldr	x1, [x1, #40]
  402bdc:	ldr	x0, [x3, #40]
  402be0:	add	x1, x1, x4
  402be4:	add	x0, x0, x2
  402be8:	cmp	x1, x0
  402bec:	b.eq	402c10 <ferror@plt+0xa20>  // b.none
  402bf0:	mov	w0, #0xffffffff            	// #-1
  402bf4:	cneg	w0, w0, cs  // cs = hs, nlast
  402bf8:	ldp	x19, x20, [sp, #16]
  402bfc:	ldp	x21, x22, [sp, #32]
  402c00:	ldp	x29, x30, [sp], #48
  402c04:	ret
  402c08:	cmp	x3, x1
  402c0c:	b.ne	402c3c <ferror@plt+0xa4c>  // b.any
  402c10:	mov	x1, x22
  402c14:	mov	x0, x21
  402c18:	ldp	x19, x20, [sp, #16]
  402c1c:	ldp	x21, x22, [sp, #32]
  402c20:	ldp	x29, x30, [sp], #48
  402c24:	b	402a80 <ferror@plt+0x890>
  402c28:	mov	w0, #0x1                   	// #1
  402c2c:	ldp	x19, x20, [sp, #16]
  402c30:	ldp	x21, x22, [sp, #32]
  402c34:	ldp	x29, x30, [sp], #48
  402c38:	ret
  402c3c:	mov	w0, #0xffffffff            	// #-1
  402c40:	b	402bf8 <ferror@plt+0xa08>
  402c44:	ldr	x0, [x19, #32]
  402c48:	ldr	x0, [x0]
  402c4c:	bl	404c98 <ferror@plt+0x2aa8>
  402c50:	stp	x29, x30, [sp, #-16]!
  402c54:	mov	x29, sp
  402c58:	bl	402b48 <ferror@plt+0x958>
  402c5c:	neg	w0, w0
  402c60:	ldp	x29, x30, [sp], #16
  402c64:	ret
  402c68:	stp	x29, x30, [sp, #-16]!
  402c6c:	mov	x29, sp
  402c70:	bl	402a80 <ferror@plt+0x890>
  402c74:	neg	w0, w0
  402c78:	ldp	x29, x30, [sp], #16
  402c7c:	ret
  402c80:	stp	x29, x30, [sp, #-96]!
  402c84:	mov	x2, x0
  402c88:	mov	x29, sp
  402c8c:	stp	x19, x20, [sp, #16]
  402c90:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402c94:	add	x19, x19, #0xbc8
  402c98:	stp	x21, x22, [sp, #32]
  402c9c:	mov	x22, x0
  402ca0:	ldp	x0, x3, [x19, #32]
  402ca4:	stp	x23, x24, [sp, #48]
  402ca8:	mov	x23, x1
  402cac:	ldr	w1, [x19, #48]
  402cb0:	ldr	x4, [x0, #8]
  402cb4:	ldr	x4, [x4, #608]
  402cb8:	blr	x4
  402cbc:	mov	x20, x0
  402cc0:	ldr	x4, [x19, #32]
  402cc4:	mov	x2, x23
  402cc8:	ldr	w1, [x19, #48]
  402ccc:	mov	x0, x4
  402cd0:	ldr	x4, [x4, #8]
  402cd4:	ldr	x3, [x19, #56]
  402cd8:	ldr	x4, [x4, #608]
  402cdc:	blr	x4
  402ce0:	cmp	x20, #0x0
  402ce4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402ce8:	b.eq	402ef8 <ferror@plt+0xd08>  // b.none
  402cec:	ldr	x4, [x20, #32]
  402cf0:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  402cf4:	add	x2, x2, #0x878
  402cf8:	mov	x21, x0
  402cfc:	cmp	x4, x2
  402d00:	ldr	x3, [x0, #32]
  402d04:	b.eq	402f0c <ferror@plt+0xd1c>  // b.none
  402d08:	cmp	x3, x2
  402d0c:	b.eq	402f0c <ferror@plt+0xd1c>  // b.none
  402d10:	ldr	x1, [x20, #16]
  402d14:	ldr	x0, [x0, #16]
  402d18:	ldr	x2, [x3, #40]
  402d1c:	ldr	x4, [x4, #40]
  402d20:	add	x0, x2, x0
  402d24:	add	x1, x4, x1
  402d28:	cmp	x1, x0
  402d2c:	b.eq	402d4c <ferror@plt+0xb5c>  // b.none
  402d30:	mov	w0, #0xffffffff            	// #-1
  402d34:	cneg	w0, w0, cs  // cs = hs, nlast
  402d38:	ldp	x19, x20, [sp, #16]
  402d3c:	ldp	x21, x22, [sp, #32]
  402d40:	ldp	x23, x24, [sp, #48]
  402d44:	ldp	x29, x30, [sp], #96
  402d48:	ret
  402d4c:	cmp	x4, x2
  402d50:	b.ne	402d30 <ferror@plt+0xb40>  // b.any
  402d54:	stp	x25, x26, [sp, #64]
  402d58:	adrp	x19, 407000 <ferror@plt+0x4e10>
  402d5c:	add	x19, x19, #0x38
  402d60:	ldr	x26, [x20, #8]
  402d64:	mov	x1, x19
  402d68:	mov	x0, x26
  402d6c:	bl	4020b0 <strstr@plt>
  402d70:	ldr	x24, [x21, #8]
  402d74:	mov	x1, x19
  402d78:	mov	x25, x0
  402d7c:	mov	x0, x24
  402d80:	bl	4020b0 <strstr@plt>
  402d84:	mov	x19, x0
  402d88:	cbz	x25, 402e20 <ferror@plt+0xc30>
  402d8c:	cbz	x0, 402eac <ferror@plt+0xcbc>
  402d90:	ldr	w0, [x20, #24]
  402d94:	tbnz	w0, #14, 402dd0 <ferror@plt+0xbe0>
  402d98:	mov	x0, x26
  402d9c:	bl	401ce0 <strlen@plt>
  402da0:	cmp	x0, #0x2
  402da4:	b.ls	402e54 <ferror@plt+0xc64>  // b.plast
  402da8:	add	x26, x26, x0
  402dac:	ldurb	w0, [x26, #-2]
  402db0:	cmp	w0, #0x2e
  402db4:	b.ne	402e54 <ferror@plt+0xc64>  // b.any
  402db8:	ldurb	w0, [x26, #-1]
  402dbc:	mov	w1, #0x61                  	// #97
  402dc0:	cmp	w0, #0x6f
  402dc4:	ccmp	w0, w1, #0x4, ne  // ne = any
  402dc8:	b.ne	402e54 <ferror@plt+0xc64>  // b.any
  402dcc:	nop
  402dd0:	ldr	w0, [x21, #24]
  402dd4:	tbnz	w0, #14, 402e8c <ferror@plt+0xc9c>
  402dd8:	mov	x0, x24
  402ddc:	bl	401ce0 <strlen@plt>
  402de0:	cmp	x0, #0x2
  402de4:	b.ls	402ec0 <ferror@plt+0xcd0>  // b.plast
  402de8:	add	x24, x24, x0
  402dec:	mov	w1, #0x1                   	// #1
  402df0:	ldurb	w0, [x24, #-2]
  402df4:	cmp	w0, #0x2e
  402df8:	b.ne	402ec0 <ferror@plt+0xcd0>  // b.any
  402dfc:	ldurb	w0, [x24, #-1]
  402e00:	mov	w2, #0x61                  	// #97
  402e04:	cmp	w0, #0x6f
  402e08:	ccmp	w0, w2, #0x4, ne  // ne = any
  402e0c:	b.ne	402e88 <ferror@plt+0xc98>  // b.any
  402e10:	mov	w0, #0x1                   	// #1
  402e14:	cbnz	w1, 402e8c <ferror@plt+0xc9c>
  402e18:	ldp	x25, x26, [sp, #64]
  402e1c:	b	402d38 <ferror@plt+0xb48>
  402e20:	adrp	x25, 407000 <ferror@plt+0x4e10>
  402e24:	add	x25, x25, #0x48
  402e28:	mov	x1, x25
  402e2c:	mov	x0, x26
  402e30:	str	x27, [sp, #80]
  402e34:	bl	4020b0 <strstr@plt>
  402e38:	mov	x27, x0
  402e3c:	cbz	x19, 402ecc <ferror@plt+0xcdc>
  402e40:	mov	w0, #0x1                   	// #1
  402e44:	cbnz	x27, 402ee0 <ferror@plt+0xcf0>
  402e48:	ldp	x25, x26, [sp, #64]
  402e4c:	ldr	x27, [sp, #80]
  402e50:	b	402d38 <ferror@plt+0xb48>
  402e54:	ldr	w1, [x21, #24]
  402e58:	mov	w0, #0x1                   	// #1
  402e5c:	tbnz	w1, #14, 402e18 <ferror@plt+0xc28>
  402e60:	mov	x0, x24
  402e64:	bl	401ce0 <strlen@plt>
  402e68:	cmp	x0, #0x2
  402e6c:	b.ls	402e8c <ferror@plt+0xc9c>  // b.plast
  402e70:	add	x24, x24, x0
  402e74:	ldurb	w0, [x24, #-2]
  402e78:	cmp	w0, #0x2e
  402e7c:	b.ne	402e8c <ferror@plt+0xc9c>  // b.any
  402e80:	mov	w1, #0x0                   	// #0
  402e84:	b	402dfc <ferror@plt+0xc0c>
  402e88:	cbnz	w1, 402ec0 <ferror@plt+0xcd0>
  402e8c:	mov	x1, x23
  402e90:	mov	x0, x22
  402e94:	ldp	x19, x20, [sp, #16]
  402e98:	ldp	x21, x22, [sp, #32]
  402e9c:	ldp	x23, x24, [sp, #48]
  402ea0:	ldp	x25, x26, [sp, #64]
  402ea4:	ldp	x29, x30, [sp], #96
  402ea8:	b	402a80 <ferror@plt+0x890>
  402eac:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402eb0:	mov	x0, x24
  402eb4:	add	x1, x1, #0x48
  402eb8:	bl	4020b0 <strstr@plt>
  402ebc:	cbnz	x0, 402d90 <ferror@plt+0xba0>
  402ec0:	mov	w0, #0xffffffff            	// #-1
  402ec4:	ldp	x25, x26, [sp, #64]
  402ec8:	b	402d38 <ferror@plt+0xb48>
  402ecc:	mov	x1, x25
  402ed0:	mov	x0, x24
  402ed4:	bl	4020b0 <strstr@plt>
  402ed8:	cbnz	x0, 402e40 <ferror@plt+0xc50>
  402edc:	cbnz	x27, 402ee8 <ferror@plt+0xcf8>
  402ee0:	ldr	x27, [sp, #80]
  402ee4:	b	402d90 <ferror@plt+0xba0>
  402ee8:	mov	w0, #0xffffffff            	// #-1
  402eec:	ldp	x25, x26, [sp, #64]
  402ef0:	ldr	x27, [sp, #80]
  402ef4:	b	402d38 <ferror@plt+0xb48>
  402ef8:	ldr	x0, [x19, #32]
  402efc:	stp	x25, x26, [sp, #64]
  402f00:	ldr	x0, [x0]
  402f04:	str	x27, [sp, #80]
  402f08:	bl	404c98 <ferror@plt+0x2aa8>
  402f0c:	stp	x25, x26, [sp, #64]
  402f10:	str	x27, [sp, #80]
  402f14:	bl	401f40 <abort@plt>
  402f18:	stp	x29, x30, [sp, #-48]!
  402f1c:	mov	x29, sp
  402f20:	stp	x19, x20, [sp, #16]
  402f24:	mov	x19, x2
  402f28:	ldr	w3, [x1, #32]
  402f2c:	ldr	x2, [x2]
  402f30:	str	x1, [x2]
  402f34:	tbnz	w3, #2, 402f64 <ferror@plt+0xd74>
  402f38:	ldp	x0, x1, [x19, #8]
  402f3c:	str	xzr, [x0]
  402f40:	add	x2, x2, #0x8
  402f44:	str	xzr, [x1]
  402f48:	add	x0, x0, #0x8
  402f4c:	add	x1, x1, #0x8
  402f50:	stp	x2, x0, [x19]
  402f54:	str	x1, [x19, #16]
  402f58:	ldp	x19, x20, [sp, #16]
  402f5c:	ldp	x29, x30, [sp], #48
  402f60:	ret
  402f64:	mov	x20, x1
  402f68:	stp	x21, x22, [sp, #32]
  402f6c:	mov	x21, x0
  402f70:	bl	402120 <bfd_get_reloc_upper_bound@plt>
  402f74:	tbnz	x0, #63, 402fd4 <ferror@plt+0xde4>
  402f78:	ldr	x22, [x19, #8]
  402f7c:	bl	401e80 <xmalloc@plt>
  402f80:	mov	x1, x20
  402f84:	ldp	x2, x20, [x19, #8]
  402f88:	ldr	x3, [x19, #24]
  402f8c:	str	x0, [x22]
  402f90:	mov	x0, x21
  402f94:	ldr	x2, [x2]
  402f98:	bl	4020d0 <bfd_canonicalize_reloc@plt>
  402f9c:	ldr	x1, [x19, #16]
  402fa0:	str	x0, [x20]
  402fa4:	ldr	x0, [x1]
  402fa8:	tbnz	x0, #63, 402fd4 <ferror@plt+0xde4>
  402fac:	ldp	x2, x0, [x19]
  402fb0:	add	x1, x1, #0x8
  402fb4:	ldp	x21, x22, [sp, #32]
  402fb8:	str	x1, [x19, #16]
  402fbc:	add	x2, x2, #0x8
  402fc0:	add	x0, x0, #0x8
  402fc4:	stp	x2, x0, [x19]
  402fc8:	ldp	x19, x20, [sp, #16]
  402fcc:	ldp	x29, x30, [sp], #48
  402fd0:	ret
  402fd4:	ldr	x0, [x21]
  402fd8:	bl	404c98 <ferror@plt+0x2aa8>
  402fdc:	nop
  402fe0:	stp	x29, x30, [sp, #-208]!
  402fe4:	mov	x29, sp
  402fe8:	stp	x19, x20, [sp, #16]
  402fec:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402ff0:	add	x19, x19, #0x2c0
  402ff4:	mov	x20, x2
  402ff8:	stp	x21, x22, [sp, #32]
  402ffc:	add	x21, sp, #0xa8
  403000:	ldr	x4, [x19, #8]
  403004:	stp	x23, x24, [sp, #48]
  403008:	mov	x24, x1
  40300c:	stp	x25, x26, [sp, #64]
  403010:	mov	x25, x0
  403014:	mov	x1, x25
  403018:	ldr	x2, [x4, #24]
  40301c:	mov	x0, x3
  403020:	blr	x2
  403024:	ldr	x3, [x25, #8]
  403028:	mov	x0, x25
  40302c:	mov	x1, x24
  403030:	mov	x2, x21
  403034:	ldr	x3, [x3, #528]
  403038:	blr	x3
  40303c:	stp	x21, x20, [sp, #104]
  403040:	ldr	w0, [x24, #24]
  403044:	and	w0, w0, #0x3fff00
  403048:	and	w0, w0, #0xffe001ff
  40304c:	cbz	w0, 40312c <ferror@plt+0xf3c>
  403050:	stp	xzr, xzr, [sp, #120]
  403054:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  403058:	ldr	x2, [x19, #8]
  40305c:	add	x20, x20, #0xbc8
  403060:	add	x0, sp, #0x68
  403064:	mov	x1, x25
  403068:	ldr	x2, [x2, #32]
  40306c:	blr	x2
  403070:	ldr	w0, [x20, #64]
  403074:	cbz	w0, 40308c <ferror@plt+0xe9c>
  403078:	ldr	w0, [x24, #24]
  40307c:	str	wzr, [sp, #136]
  403080:	and	w0, w0, #0x3fff00
  403084:	and	w0, w0, #0xffe001ff
  403088:	cbz	w0, 403168 <ferror@plt+0xf78>
  40308c:	ldr	w0, [x20, #68]
  403090:	cbz	w0, 403104 <ferror@plt+0xf14>
  403094:	ldp	x0, x1, [x20, #72]
  403098:	cmp	x1, x25
  40309c:	b.eq	4031c8 <ferror@plt+0xfd8>  // b.none
  4030a0:	cbz	x0, 4030ac <ferror@plt+0xebc>
  4030a4:	bl	401ff0 <free@plt>
  4030a8:	str	xzr, [x20, #72]
  4030ac:	ldr	x1, [x25, #8]
  4030b0:	mov	x0, x25
  4030b4:	ldr	x1, [x1, #496]
  4030b8:	blr	x1
  4030bc:	tbnz	x0, #63, 403438 <ferror@plt+0x1248>
  4030c0:	bl	401e80 <xmalloc@plt>
  4030c4:	mov	x1, x0
  4030c8:	ldr	x2, [x25, #8]
  4030cc:	mov	x0, x25
  4030d0:	str	x1, [x20, #72]
  4030d4:	ldr	x2, [x2, #504]
  4030d8:	blr	x2
  4030dc:	tbnz	x0, #63, 403438 <ferror@plt+0x1248>
  4030e0:	ldr	x1, [x24, #32]
  4030e4:	str	x25, [x20, #80]
  4030e8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4030ec:	add	x0, x0, #0x878
  4030f0:	cmp	x1, x0
  4030f4:	b.eq	4031e0 <ferror@plt+0xff0>  // b.none
  4030f8:	ldr	x0, [x1, #240]
  4030fc:	cmp	x0, x25
  403100:	b.eq	4032bc <ferror@plt+0x10cc>  // b.none
  403104:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403108:	mov	w0, #0xa                   	// #10
  40310c:	ldr	x1, [x1, #1880]
  403110:	bl	401d80 <putc@plt>
  403114:	ldp	x19, x20, [sp, #16]
  403118:	ldp	x21, x22, [sp, #32]
  40311c:	ldp	x23, x24, [sp, #48]
  403120:	ldp	x25, x26, [sp, #64]
  403124:	ldp	x29, x30, [sp], #208
  403128:	ret
  40312c:	ldr	x1, [x24]
  403130:	ldr	x0, [x1, #8]
  403134:	ldr	w0, [x0, #8]
  403138:	cmp	w0, #0x5
  40313c:	b.eq	4032a0 <ferror@plt+0x10b0>  // b.none
  403140:	str	xzr, [sp, #120]
  403144:	sub	w0, w0, #0x2
  403148:	tst	w0, #0xfffffffd
  40314c:	mov	x0, #0x0                   	// #0
  403150:	b.ne	403160 <ferror@plt+0xf70>  // b.any
  403154:	ldr	x0, [x1, #248]
  403158:	cmp	x0, #0x0
  40315c:	csel	x0, x0, x24, eq  // eq = none
  403160:	str	x0, [sp, #128]
  403164:	b	403054 <ferror@plt+0xe64>
  403168:	ldr	x3, [x25, #8]
  40316c:	add	x2, sp, #0x88
  403170:	mov	x1, x24
  403174:	mov	x0, x25
  403178:	ldr	x3, [x3, #536]
  40317c:	blr	x3
  403180:	mov	x1, x0
  403184:	ldr	x3, [x24, #32]
  403188:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  40318c:	add	x2, x2, #0x878
  403190:	cmp	x3, x2
  403194:	b.eq	403418 <ferror@plt+0x1228>  // b.none
  403198:	cbz	x1, 40308c <ferror@plt+0xe9c>
  40319c:	ldrb	w0, [x1]
  4031a0:	cbz	w0, 40308c <ferror@plt+0xe9c>
  4031a4:	ldr	w3, [sp, #136]
  4031a8:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4031ac:	add	x2, x2, #0x58
  4031b0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4031b4:	cmp	w3, #0x0
  4031b8:	add	x0, x0, #0x60
  4031bc:	csel	x0, x2, x0, ne  // ne = any
  4031c0:	bl	402140 <printf@plt>
  4031c4:	b	40308c <ferror@plt+0xe9c>
  4031c8:	cbz	x0, 4030ac <ferror@plt+0xebc>
  4031cc:	ldr	x1, [x24, #32]
  4031d0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4031d4:	add	x0, x0, #0x878
  4031d8:	cmp	x1, x0
  4031dc:	b.ne	4030f8 <ferror@plt+0xf08>  // b.any
  4031e0:	ldp	x21, x0, [x20, #88]
  4031e4:	cmp	x0, x25
  4031e8:	b.eq	403330 <ferror@plt+0x1140>  // b.none
  4031ec:	cbz	x21, 403238 <ferror@plt+0x1048>
  4031f0:	ldr	w22, [x20, #104]
  4031f4:	mov	x19, #0x0                   	// #0
  4031f8:	cbz	w22, 403218 <ferror@plt+0x1028>
  4031fc:	nop
  403200:	ldr	x0, [x21, x19, lsl #3]
  403204:	cbz	x0, 40320c <ferror@plt+0x101c>
  403208:	bl	401ff0 <free@plt>
  40320c:	add	x19, x19, #0x1
  403210:	cmp	w22, w19
  403214:	b.hi	403200 <ferror@plt+0x1010>  // b.pmore
  403218:	ldr	x0, [x20, #112]
  40321c:	bl	401ff0 <free@plt>
  403220:	mov	x0, x21
  403224:	bl	401ff0 <free@plt>
  403228:	ldr	x0, [x20, #120]
  40322c:	bl	401ff0 <free@plt>
  403230:	str	xzr, [x20, #88]
  403234:	stp	xzr, xzr, [x20, #112]
  403238:	ldr	w0, [x25, #160]
  40323c:	str	w0, [x20, #104]
  403240:	ubfiz	x0, x0, #3, #32
  403244:	bl	401e80 <xmalloc@plt>
  403248:	ldr	w1, [x20, #104]
  40324c:	str	x0, [x20, #112]
  403250:	lsl	x0, x1, #3
  403254:	bl	401e80 <xmalloc@plt>
  403258:	str	x0, [x20, #88]
  40325c:	ldr	w1, [x20, #104]
  403260:	lsl	x0, x1, #3
  403264:	bl	401e80 <xmalloc@plt>
  403268:	mov	x3, x0
  40326c:	ldr	x4, [x20, #72]
  403270:	add	x2, sp, #0x88
  403274:	ldr	x5, [x20, #88]
  403278:	mov	x0, x25
  40327c:	ldr	x6, [x20, #112]
  403280:	adrp	x1, 402000 <bfd_openw@plt>
  403284:	add	x1, x1, #0xf18
  403288:	str	x3, [x20, #120]
  40328c:	stp	x6, x5, [sp, #136]
  403290:	stp	x3, x4, [sp, #152]
  403294:	bl	402150 <bfd_map_over_sections@plt>
  403298:	str	x25, [x20, #96]
  40329c:	b	403334 <ferror@plt+0x1144>
  4032a0:	ldr	x1, [x1, #248]
  4032a4:	mov	x0, #0x0                   	// #0
  4032a8:	str	x0, [sp, #128]
  4032ac:	cmp	x1, #0x0
  4032b0:	csel	x1, x1, x24, eq  // eq = none
  4032b4:	str	x1, [sp, #120]
  4032b8:	b	403054 <ferror@plt+0xe64>
  4032bc:	ldr	x0, [x25, #8]
  4032c0:	add	x4, sp, #0x5c
  4032c4:	ldr	x1, [x20, #72]
  4032c8:	add	x3, sp, #0x60
  4032cc:	ldr	x5, [x0, #576]
  4032d0:	mov	x2, x24
  4032d4:	mov	x0, x25
  4032d8:	blr	x5
  4032dc:	cbnz	w0, 403310 <ferror@plt+0x1120>
  4032e0:	ldr	x5, [x25, #8]
  4032e4:	add	x6, sp, #0x5c
  4032e8:	ldr	x3, [x24, #16]
  4032ec:	add	x4, sp, #0x60
  4032f0:	ldr	x2, [x24, #32]
  4032f4:	mov	x0, x25
  4032f8:	ldr	x1, [x20, #72]
  4032fc:	mov	x7, #0x0                   	// #0
  403300:	ldr	x8, [x5, #568]
  403304:	add	x5, sp, #0x88
  403308:	blr	x8
  40330c:	cbz	w0, 403104 <ferror@plt+0xf14>
  403310:	ldr	x1, [sp, #96]
  403314:	cbz	x1, 403104 <ferror@plt+0xf14>
  403318:	ldr	w2, [sp, #92]
  40331c:	cbz	w2, 403104 <ferror@plt+0xf14>
  403320:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403324:	add	x0, x0, #0x68
  403328:	bl	402140 <printf@plt>
  40332c:	b	403104 <ferror@plt+0xf14>
  403330:	cbz	x21, 403238 <ferror@plt+0x1048>
  403334:	ldr	w0, [x20, #104]
  403338:	mov	w26, #0x0                   	// #0
  40333c:	ldr	x23, [x24, #8]
  403340:	cbz	w0, 403104 <ferror@plt+0xf14>
  403344:	nop
  403348:	ldr	x0, [x20, #120]
  40334c:	ubfiz	x21, x26, #3, #32
  403350:	mov	x19, #0x0                   	// #0
  403354:	ldr	x0, [x0, w26, uxtw #3]
  403358:	cmp	x0, #0x0
  40335c:	b.gt	403378 <ferror@plt+0x1188>
  403360:	b	403424 <ferror@plt+0x1234>
  403364:	ldr	x2, [x20, #120]
  403368:	add	x19, x19, #0x1
  40336c:	ldr	x2, [x2, x21]
  403370:	cmp	x2, x19
  403374:	b.le	403424 <ferror@plt+0x1234>
  403378:	ldr	x2, [x20, #88]
  40337c:	ldr	x2, [x2, x21]
  403380:	ldr	x22, [x2, x19, lsl #3]
  403384:	ldr	x2, [x22]
  403388:	cbz	x2, 403364 <ferror@plt+0x1174>
  40338c:	ldr	x2, [x2]
  403390:	ldr	x3, [x24, #32]
  403394:	ldr	x4, [x2, #32]
  403398:	cmp	x4, x3
  40339c:	b.ne	403364 <ferror@plt+0x1174>  // b.any
  4033a0:	ldr	x1, [x2, #16]
  4033a4:	ldr	x0, [x24, #16]
  4033a8:	cmp	x1, x0
  4033ac:	b.ne	403364 <ferror@plt+0x1174>  // b.any
  4033b0:	ldr	x1, [x2, #8]
  4033b4:	mov	x0, x23
  4033b8:	bl	401fa0 <strcmp@plt>
  4033bc:	cbnz	w0, 403364 <ferror@plt+0x1174>
  4033c0:	ldr	x8, [x25, #8]
  4033c4:	add	x6, sp, #0x5c
  4033c8:	ldr	x0, [x20, #112]
  4033cc:	add	x5, sp, #0x88
  4033d0:	ldr	x3, [x22, #8]
  4033d4:	add	x4, sp, #0x60
  4033d8:	ldr	x2, [x0, x21]
  4033dc:	mov	x7, #0x0                   	// #0
  4033e0:	ldr	x1, [x20, #72]
  4033e4:	mov	x0, x25
  4033e8:	ldr	x8, [x8, #568]
  4033ec:	blr	x8
  4033f0:	cbz	w0, 403364 <ferror@plt+0x1174>
  4033f4:	ldr	x1, [sp, #96]
  4033f8:	cbz	x1, 403364 <ferror@plt+0x1174>
  4033fc:	ldr	w2, [sp, #92]
  403400:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403404:	add	x0, x0, #0x68
  403408:	bl	402140 <printf@plt>
  40340c:	ldr	w26, [x20, #104]
  403410:	mov	w0, w26
  403414:	b	403428 <ferror@plt+0x1238>
  403418:	mov	w0, #0x1                   	// #1
  40341c:	str	w0, [sp, #136]
  403420:	b	403198 <ferror@plt+0xfa8>
  403424:	ldr	w0, [x20, #104]
  403428:	add	w26, w26, #0x1
  40342c:	cmp	w26, w0
  403430:	b.cc	403348 <ferror@plt+0x1158>  // b.lo, b.ul, b.last
  403434:	b	403104 <ferror@plt+0xf14>
  403438:	ldr	x0, [x25]
  40343c:	bl	404c98 <ferror@plt+0x2aa8>
  403440:	stp	x29, x30, [sp, #-160]!
  403444:	adrp	x7, 41a000 <ferror@plt+0x17e10>
  403448:	mov	x29, sp
  40344c:	stp	x23, x24, [sp, #48]
  403450:	add	x24, x7, #0xbc8
  403454:	mov	x23, x1
  403458:	stp	x27, x28, [sp, #80]
  40345c:	mov	x28, x0
  403460:	ldr	w0, [x24, #128]
  403464:	str	xzr, [sp, #152]
  403468:	cbnz	w0, 403474 <ferror@plt+0x1284>
  40346c:	ldr	w1, [x28, #72]
  403470:	tbz	w1, #4, 403a48 <ferror@plt+0x1858>
  403474:	ldr	x4, [x28, #8]
  403478:	stp	x21, x22, [sp, #32]
  40347c:	mov	w1, w0
  403480:	add	x3, sp, #0x8c
  403484:	add	x2, sp, #0x90
  403488:	ldr	x4, [x4, #600]
  40348c:	mov	x0, x28
  403490:	blr	x4
  403494:	mov	x21, x0
  403498:	cmp	x0, #0x0
  40349c:	b.lt	403870 <ferror@plt+0x1680>  // b.tstop
  4034a0:	b.eq	4039e4 <ferror@plt+0x17f4>  // b.none
  4034a4:	ldr	w0, [x24, #132]
  4034a8:	stp	x19, x20, [sp, #16]
  4034ac:	stp	x25, x26, [sp, #64]
  4034b0:	cbz	w0, 4034c0 <ferror@plt+0x12d0>
  4034b4:	ldr	w0, [sp, #140]
  4034b8:	cmp	w0, #0x8
  4034bc:	b.eq	403a74 <ferror@plt+0x1884>  // b.none
  4034c0:	ldrsb	w0, [x28, #77]
  4034c4:	tbnz	w0, #31, 403b30 <ferror@plt+0x1940>
  4034c8:	ldr	x1, [x28, #8]
  4034cc:	mov	x0, x28
  4034d0:	ldr	w2, [x24, #128]
  4034d4:	ldr	w22, [sp, #140]
  4034d8:	ldr	x1, [x1, #512]
  4034dc:	str	w2, [sp, #104]
  4034e0:	ldr	x25, [sp, #144]
  4034e4:	blr	x1
  4034e8:	mov	x27, x0
  4034ec:	cbz	x0, 403c44 <ferror@plt+0x1a54>
  4034f0:	mov	w22, w22
  4034f4:	madd	x0, x21, x22, x25
  4034f8:	str	x0, [sp, #112]
  4034fc:	cmp	x25, x0
  403500:	b.cs	403c00 <ferror@plt+0x1a10>  // b.hs, b.nlast
  403504:	adrp	x26, 407000 <ferror@plt+0x4e10>
  403508:	mov	x19, x25
  40350c:	add	x26, x26, #0xa8
  403510:	mov	x20, x25
  403514:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403518:	add	x0, x0, #0x2c0
  40351c:	str	x0, [sp, #120]
  403520:	ldr	x4, [x28, #8]
  403524:	mov	x3, x27
  403528:	ldr	w1, [sp, #104]
  40352c:	mov	x2, x20
  403530:	mov	x0, x28
  403534:	ldr	x4, [x4, #608]
  403538:	blr	x4
  40353c:	mov	x21, x0
  403540:	cbz	x0, 403c44 <ferror@plt+0x1a54>
  403544:	ldr	x2, [x0, #8]
  403548:	ldrb	w0, [x2]
  40354c:	cmp	w0, #0x5f
  403550:	b.eq	403818 <ferror@plt+0x1628>  // b.none
  403554:	ldr	w0, [x24, #136]
  403558:	cbz	w0, 403794 <ferror@plt+0x15a4>
  40355c:	ldr	x0, [x21, #32]
  403560:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403564:	add	x1, x1, #0x878
  403568:	cmp	x0, x1
  40356c:	b.ne	4035e0 <ferror@plt+0x13f0>  // b.any
  403570:	ldr	w0, [x24, #144]
  403574:	cbnz	w0, 403580 <ferror@plt+0x1390>
  403578:	ldr	w0, [x21, #24]
  40357c:	tbnz	w0, #2, 4035e0 <ferror@plt+0x13f0>
  403580:	ldr	w0, [x24, #148]
  403584:	cbnz	w0, 4035e0 <ferror@plt+0x13f0>
  403588:	ldr	w0, [x24, #168]
  40358c:	cbz	w0, 4035a4 <ferror@plt+0x13b4>
  403590:	ldr	x1, [x21, #32]
  403594:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403598:	add	x0, x0, #0x878
  40359c:	cmp	x1, x0
  4035a0:	b.eq	4035e0 <ferror@plt+0x13f0>  // b.none
  4035a4:	ldr	x2, [x28, #8]
  4035a8:	mov	x1, x21
  4035ac:	mov	x0, x28
  4035b0:	ldr	x2, [x2, #552]
  4035b4:	blr	x2
  4035b8:	cbz	w0, 4035c4 <ferror@plt+0x13d4>
  4035bc:	ldr	w0, [x24, #152]
  4035c0:	cbz	w0, 4035e0 <ferror@plt+0x13f0>
  4035c4:	cmp	x20, x19
  4035c8:	b.eq	4035dc <ferror@plt+0x13ec>  // b.none
  4035cc:	mov	x2, x22
  4035d0:	mov	x1, x20
  4035d4:	mov	x0, x19
  4035d8:	bl	401ca0 <memcpy@plt>
  4035dc:	add	x19, x19, x22
  4035e0:	ldr	x0, [sp, #112]
  4035e4:	add	x20, x20, x22
  4035e8:	cmp	x0, x20
  4035ec:	b.hi	403520 <ferror@plt+0x1330>  // b.pmore
  4035f0:	sub	x19, x19, x25
  4035f4:	sdiv	x22, x19, x22
  4035f8:	ldr	w0, [x24, #156]
  4035fc:	ldr	x1, [x28, #8]
  403600:	ldr	w21, [x24, #128]
  403604:	ldr	x1, [x1, #512]
  403608:	cbnz	w0, 4038d4 <ferror@plt+0x16e4>
  40360c:	mov	x0, x28
  403610:	str	x28, [x24, #32]
  403614:	str	w21, [x24, #48]
  403618:	blr	x1
  40361c:	ldr	x1, [x28, #8]
  403620:	mov	x2, x0
  403624:	mov	x0, x28
  403628:	str	x2, [x24, #40]
  40362c:	ldr	x1, [x1, #512]
  403630:	blr	x1
  403634:	str	x0, [x24, #56]
  403638:	ldr	x1, [x24, #40]
  40363c:	cmp	x1, #0x0
  403640:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403644:	b.eq	403c44 <ferror@plt+0x1a54>  // b.none
  403648:	ldr	w0, [x24, #148]
  40364c:	ldr	w2, [sp, #140]
  403650:	str	x2, [sp, #112]
  403654:	ldr	x26, [sp, #144]
  403658:	cbz	w0, 403a10 <ferror@plt+0x1820>
  40365c:	ldr	x2, [sp, #112]
  403660:	mov	x1, x22
  403664:	adrp	x3, 402000 <bfd_openw@plt>
  403668:	add	x3, x3, #0xc80
  40366c:	ldr	w19, [x24, #128]
  403670:	mov	x0, x26
  403674:	madd	x21, x2, x22, x26
  403678:	str	w19, [sp, #120]
  40367c:	bl	401db0 <qsort@plt>
  403680:	lsl	x0, x22, #4
  403684:	bl	401e80 <xmalloc@plt>
  403688:	cmp	x21, x26
  40368c:	mov	x20, x0
  403690:	b.ls	403b88 <ferror@plt+0x1998>  // b.plast
  403694:	mov	x22, x0
  403698:	mov	w1, w19
  40369c:	ldr	x0, [x28, #8]
  4036a0:	mov	x2, x26
  4036a4:	ldr	x4, [x24, #40]
  4036a8:	str	x4, [sp, #104]
  4036ac:	ldr	x5, [x0, #608]
  4036b0:	mov	x3, x4
  4036b4:	mov	x0, x28
  4036b8:	ldr	x27, [x24, #56]
  4036bc:	blr	x5
  4036c0:	mov	x19, x0
  4036c4:	cbz	x0, 403c44 <ferror@plt+0x1a54>
  4036c8:	ldr	x0, [sp, #112]
  4036cc:	mov	w5, #0x100                 	// #256
  4036d0:	movk	w5, #0x20, lsl #16
  4036d4:	add	x25, x26, x0
  4036d8:	cmp	x21, x25
  4036dc:	ldr	x4, [sp, #104]
  4036e0:	b.ls	403778 <ferror@plt+0x1588>  // b.plast
  4036e4:	nop
  4036e8:	ldr	x8, [x28, #8]
  4036ec:	mov	x3, x27
  4036f0:	ldr	w1, [sp, #120]
  4036f4:	mov	x2, x25
  4036f8:	mov	x0, x28
  4036fc:	str	x4, [sp, #104]
  403700:	ldr	x8, [x8, #608]
  403704:	blr	x8
  403708:	mov	w5, #0x100                 	// #256
  40370c:	movk	w5, #0x20, lsl #16
  403710:	ldr	x4, [sp, #104]
  403714:	cbz	x0, 403c44 <ferror@plt+0x1a54>
  403718:	ldr	w1, [x19, #24]
  40371c:	ldr	x2, [x19, #32]
  403720:	tst	w1, w5
  403724:	b.eq	403ae8 <ferror@plt+0x18f8>  // b.none
  403728:	ldr	x3, [x0, #32]
  40372c:	ldr	x1, [x19, #16]
  403730:	cmp	x3, x2
  403734:	b.eq	403b18 <ferror@plt+0x1928>  // b.none
  403738:	ldr	x2, [x2, #56]
  40373c:	sub	x1, x2, x1
  403740:	cbz	x1, 40374c <ferror@plt+0x155c>
  403744:	stp	x26, x1, [x22]
  403748:	add	x22, x22, #0x10
  40374c:	cmp	x21, x25
  403750:	b.ls	403b58 <ferror@plt+0x1968>  // b.plast
  403754:	mov	x19, x0
  403758:	mov	x26, x25
  40375c:	ldr	x0, [sp, #112]
  403760:	mov	x1, x27
  403764:	mov	x27, x4
  403768:	mov	x4, x1
  40376c:	add	x25, x26, x0
  403770:	cmp	x21, x25
  403774:	b.hi	4036e8 <ferror@plt+0x14f8>  // b.pmore
  403778:	ldr	w0, [x19, #24]
  40377c:	ldr	x2, [x19, #32]
  403780:	tst	w0, w5
  403784:	mov	x0, #0x0                   	// #0
  403788:	b.eq	403ae8 <ferror@plt+0x18f8>  // b.none
  40378c:	ldr	x1, [x19, #16]
  403790:	b	403738 <ferror@plt+0x1548>
  403794:	ldr	w0, [x24, #140]
  403798:	cbz	w0, 403804 <ferror@plt+0x1614>
  40379c:	ldr	w1, [x21, #24]
  4037a0:	mov	w0, #0x82                  	// #130
  4037a4:	movk	w0, #0x80, lsl #16
  4037a8:	tst	w1, w0
  4037ac:	b.ne	4037cc <ferror@plt+0x15dc>  // b.any
  4037b0:	ldr	x2, [x21, #32]
  4037b4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4037b8:	add	x0, x0, #0x878
  4037bc:	cmp	x2, x0
  4037c0:	b.eq	4038b4 <ferror@plt+0x16c4>  // b.none
  4037c4:	ldr	w0, [x2, #32]
  4037c8:	tbz	w0, #12, 4035e0 <ferror@plt+0x13f0>
  4037cc:	ldr	w0, [x24, #144]
  4037d0:	cbnz	w0, 4037d8 <ferror@plt+0x15e8>
  4037d4:	tbnz	w1, #2, 4035e0 <ferror@plt+0x13f0>
  4037d8:	ldr	w0, [x24, #148]
  4037dc:	cbz	w0, 403588 <ferror@plt+0x1398>
  4037e0:	ldr	x2, [x21, #32]
  4037e4:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4037e8:	add	x1, x1, #0x878
  4037ec:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4037f0:	cmp	x2, x1
  4037f4:	add	x0, x0, #0x990
  4037f8:	ccmp	x2, x0, #0x4, ne  // ne = any
  4037fc:	b.ne	4035a4 <ferror@plt+0x13b4>  // b.any
  403800:	b	4035e0 <ferror@plt+0x13f0>
  403804:	ldr	w0, [x24, #144]
  403808:	cbnz	w0, 4037d8 <ferror@plt+0x15e8>
  40380c:	ldr	w0, [x21, #24]
  403810:	tbz	w0, #2, 4037d8 <ferror@plt+0x15e8>
  403814:	b	4035e0 <ferror@plt+0x13f0>
  403818:	ldrb	w0, [x2, #1]
  40381c:	cmp	w0, #0x5f
  403820:	b.ne	403554 <ferror@plt+0x1364>  // b.any
  403824:	ldrb	w0, [x2, #2]
  403828:	mov	x1, x26
  40382c:	cmp	w0, #0x5f
  403830:	cinc	x0, x2, eq  // eq = none
  403834:	bl	401fa0 <strcmp@plt>
  403838:	cbnz	w0, 403554 <ferror@plt+0x1364>
  40383c:	ldr	x0, [sp, #120]
  403840:	ldr	w0, [x0, #16]
  403844:	cbz	w0, 403554 <ferror@plt+0x1364>
  403848:	ldr	x3, [sp, #120]
  40384c:	mov	w2, #0x5                   	// #5
  403850:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403854:	mov	x0, #0x0                   	// #0
  403858:	add	x1, x1, #0x80
  40385c:	str	wzr, [x3, #16]
  403860:	bl	4020e0 <dcgettext@plt>
  403864:	ldr	x1, [x28]
  403868:	bl	404da0 <ferror@plt+0x2bb0>
  40386c:	b	403554 <ferror@plt+0x1364>
  403870:	ldr	w0, [x24, #128]
  403874:	cbz	w0, 403c4c <ferror@plt+0x1a5c>
  403878:	bl	401e60 <bfd_get_error@plt>
  40387c:	cmp	w0, #0x7
  403880:	b.ne	403c4c <ferror@plt+0x1a5c>  // b.any
  403884:	mov	w2, #0x5                   	// #5
  403888:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40388c:	mov	x0, #0x0                   	// #0
  403890:	add	x1, x1, #0x70
  403894:	bl	4020e0 <dcgettext@plt>
  403898:	ldr	x1, [x28]
  40389c:	bl	404da0 <ferror@plt+0x2bb0>
  4038a0:	ldp	x21, x22, [sp, #32]
  4038a4:	ldp	x23, x24, [sp, #48]
  4038a8:	ldp	x27, x28, [sp, #80]
  4038ac:	ldp	x29, x30, [sp], #160
  4038b0:	ret
  4038b4:	ldr	w0, [x24, #144]
  4038b8:	cbnz	w0, 4038c0 <ferror@plt+0x16d0>
  4038bc:	tbnz	w1, #2, 4035e0 <ferror@plt+0x13f0>
  4038c0:	ldr	w0, [x24, #148]
  4038c4:	cbnz	w0, 4035e0 <ferror@plt+0x13f0>
  4038c8:	ldr	w0, [x24, #168]
  4038cc:	cbnz	w0, 4035e0 <ferror@plt+0x13f0>
  4038d0:	b	4035a4 <ferror@plt+0x13b4>
  4038d4:	mov	x20, #0x0                   	// #0
  4038d8:	ldr	w0, [x24, #148]
  4038dc:	cbnz	w0, 40397c <ferror@plt+0x178c>
  4038e0:	ldr	w26, [sp, #140]
  4038e4:	mov	x0, x28
  4038e8:	ldr	x24, [sp, #144]
  4038ec:	blr	x1
  4038f0:	mov	x27, x0
  4038f4:	cbz	x0, 403c44 <ferror@plt+0x1a54>
  4038f8:	mov	w26, w26
  4038fc:	madd	x22, x26, x22, x24
  403900:	cmp	x24, x22
  403904:	b.cs	403948 <ferror@plt+0x1758>  // b.hs, b.nlast
  403908:	ldr	x4, [x28, #8]
  40390c:	mov	w1, w21
  403910:	mov	x3, x27
  403914:	mov	x2, x24
  403918:	mov	x0, x28
  40391c:	ldr	x4, [x4, #608]
  403920:	blr	x4
  403924:	mov	x1, x0
  403928:	cbz	x0, 403c44 <ferror@plt+0x1a54>
  40392c:	add	x24, x24, x26
  403930:	mov	x3, x23
  403934:	mov	x0, x28
  403938:	mov	x2, #0x0                   	// #0
  40393c:	bl	402fe0 <ferror@plt+0xdf0>
  403940:	cmp	x22, x24
  403944:	b.hi	403908 <ferror@plt+0x1718>  // b.pmore
  403948:	ldr	x0, [sp, #152]
  40394c:	cbz	x0, 403954 <ferror@plt+0x1764>
  403950:	bl	401ff0 <free@plt>
  403954:	ldr	x0, [sp, #144]
  403958:	bl	401ff0 <free@plt>
  40395c:	mov	x0, x20
  403960:	ldp	x19, x20, [sp, #16]
  403964:	ldp	x21, x22, [sp, #32]
  403968:	ldp	x23, x24, [sp, #48]
  40396c:	ldp	x25, x26, [sp, #64]
  403970:	ldp	x27, x28, [sp, #80]
  403974:	ldp	x29, x30, [sp], #160
  403978:	b	401ff0 <free@plt>
  40397c:	mov	x0, x28
  403980:	blr	x1
  403984:	mov	x24, x0
  403988:	cbz	x0, 403c44 <ferror@plt+0x1a54>
  40398c:	add	x22, x20, x22, lsl #4
  403990:	cmp	x22, x20
  403994:	b.ls	403948 <ferror@plt+0x1758>  // b.plast
  403998:	mov	x19, x20
  40399c:	nop
  4039a0:	ldr	x0, [x28, #8]
  4039a4:	mov	w1, w21
  4039a8:	ldr	x2, [x19]
  4039ac:	mov	x3, x24
  4039b0:	ldr	x4, [x0, #608]
  4039b4:	mov	x0, x28
  4039b8:	blr	x4
  4039bc:	mov	x1, x0
  4039c0:	cbz	x0, 403c44 <ferror@plt+0x1a54>
  4039c4:	ldr	x2, [x19, #8]
  4039c8:	mov	x3, x23
  4039cc:	mov	x0, x28
  4039d0:	add	x19, x19, #0x10
  4039d4:	bl	402fe0 <ferror@plt+0xdf0>
  4039d8:	cmp	x22, x19
  4039dc:	b.hi	4039a0 <ferror@plt+0x17b0>  // b.pmore
  4039e0:	b	403948 <ferror@plt+0x1758>
  4039e4:	mov	w2, #0x5                   	// #5
  4039e8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4039ec:	add	x1, x1, #0x70
  4039f0:	bl	4020e0 <dcgettext@plt>
  4039f4:	ldr	x1, [x28]
  4039f8:	bl	404da0 <ferror@plt+0x2bb0>
  4039fc:	ldp	x21, x22, [sp, #32]
  403a00:	ldp	x23, x24, [sp, #48]
  403a04:	ldp	x27, x28, [sp, #80]
  403a08:	ldp	x29, x30, [sp], #160
  403a0c:	ret
  403a10:	ldpsw	x5, x4, [x24, #160]
  403a14:	adrp	x3, 407000 <ferror@plt+0x4e10>
  403a18:	add	x3, x3, #0x8d8
  403a1c:	mov	x0, x26
  403a20:	add	x3, x3, #0x48
  403a24:	mov	x1, x22
  403a28:	add	x4, x5, x4, lsl #1
  403a2c:	mov	x20, #0x0                   	// #0
  403a30:	ldr	x3, [x3, x4, lsl #3]
  403a34:	bl	401db0 <qsort@plt>
  403a38:	ldr	w21, [x24, #128]
  403a3c:	ldr	x0, [x28, #8]
  403a40:	ldr	x1, [x0, #512]
  403a44:	b	4038d8 <ferror@plt+0x16e8>
  403a48:	mov	w2, #0x5                   	// #5
  403a4c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403a50:	mov	x0, #0x0                   	// #0
  403a54:	add	x1, x1, #0x70
  403a58:	bl	4020e0 <dcgettext@plt>
  403a5c:	ldr	x1, [x28]
  403a60:	bl	404da0 <ferror@plt+0x2bb0>
  403a64:	ldp	x23, x24, [sp, #48]
  403a68:	ldp	x27, x28, [sp, #80]
  403a6c:	ldp	x29, x30, [sp], #160
  403a70:	ret
  403a74:	ldr	w0, [x24, #128]
  403a78:	ldr	x4, [x28, #8]
  403a7c:	cbnz	w0, 403b94 <ferror@plt+0x19a4>
  403a80:	ldr	x1, [x4, #832]
  403a84:	mov	x0, x28
  403a88:	blr	x1
  403a8c:	cmp	x0, #0x0
  403a90:	ldr	x2, [sp, #144]
  403a94:	b.gt	403c08 <ferror@plt+0x1a18>
  403a98:	ldr	x4, [x28, #8]
  403a9c:	mov	x1, x21
  403aa0:	mov	w20, #0x0                   	// #0
  403aa4:	mov	x3, #0x0                   	// #0
  403aa8:	mov	x22, #0x0                   	// #0
  403aac:	ldr	x8, [x4, #848]
  403ab0:	add	x5, sp, #0x98
  403ab4:	mov	x0, x28
  403ab8:	mov	x4, x22
  403abc:	blr	x8
  403ac0:	mov	x19, x0
  403ac4:	cmp	x0, #0x0
  403ac8:	b.gt	403bb0 <ferror@plt+0x19c0>
  403acc:	ldr	w0, [x24, #128]
  403ad0:	cmp	w0, #0x0
  403ad4:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  403ad8:	b.eq	4034c0 <ferror@plt+0x12d0>  // b.none
  403adc:	mov	x0, x22
  403ae0:	bl	401ff0 <free@plt>
  403ae4:	b	4034c0 <ferror@plt+0x12d0>
  403ae8:	ldr	x1, [x28, #8]
  403aec:	ldr	w1, [x1, #8]
  403af0:	cmp	w1, #0x5
  403af4:	b.eq	403b28 <ferror@plt+0x1938>  // b.none
  403af8:	ldr	w3, [x2, #32]
  403afc:	ldr	x1, [x19, #16]
  403b00:	tbnz	w3, #12, 403740 <ferror@plt+0x1550>
  403b04:	cmp	x21, x25
  403b08:	b.ls	403738 <ferror@plt+0x1548>  // b.plast
  403b0c:	ldr	x3, [x0, #32]
  403b10:	cmp	x3, x2
  403b14:	b.ne	403738 <ferror@plt+0x1548>  // b.any
  403b18:	ldr	x2, [x0, #16]
  403b1c:	subs	x1, x2, x1
  403b20:	b.ne	403744 <ferror@plt+0x1554>  // b.any
  403b24:	b	403754 <ferror@plt+0x1564>
  403b28:	ldr	x1, [x19, #56]
  403b2c:	b	403740 <ferror@plt+0x1550>
  403b30:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403b34:	mov	w2, #0x5                   	// #5
  403b38:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403b3c:	add	x1, x1, #0x80
  403b40:	str	wzr, [x0, #720]
  403b44:	mov	x0, #0x0                   	// #0
  403b48:	bl	4020e0 <dcgettext@plt>
  403b4c:	ldr	x1, [x28]
  403b50:	bl	404da0 <ferror@plt+0x2bb0>
  403b54:	b	4034c8 <ferror@plt+0x12d8>
  403b58:	sub	x22, x22, x20
  403b5c:	asr	x22, x22, #4
  403b60:	mov	x1, x22
  403b64:	mov	x0, x20
  403b68:	adrp	x3, 403000 <ferror@plt+0xe10>
  403b6c:	mov	x2, #0x10                  	// #16
  403b70:	add	x3, x3, #0xf58
  403b74:	bl	401db0 <qsort@plt>
  403b78:	ldr	w21, [x24, #128]
  403b7c:	ldr	x0, [x28, #8]
  403b80:	ldr	x1, [x0, #512]
  403b84:	b	4038d8 <ferror@plt+0x16e8>
  403b88:	mov	x1, #0x0                   	// #0
  403b8c:	mov	x22, #0x0                   	// #0
  403b90:	b	403b64 <ferror@plt+0x1974>
  403b94:	ldr	x22, [sp, #144]
  403b98:	mov	x3, x21
  403b9c:	mov	x1, #0x0                   	// #0
  403ba0:	mov	x2, #0x0                   	// #0
  403ba4:	cmp	x22, #0x0
  403ba8:	cset	w20, ne  // ne = any
  403bac:	b	403aac <ferror@plt+0x18bc>
  403bb0:	add	x25, x21, x0
  403bb4:	ldr	x0, [sp, #144]
  403bb8:	add	x1, x25, #0x1
  403bbc:	lsl	x1, x1, #3
  403bc0:	bl	401e10 <xrealloc@plt>
  403bc4:	add	x5, x0, x21, lsl #3
  403bc8:	mov	x3, #0x0                   	// #0
  403bcc:	mov	x1, #0x0                   	// #0
  403bd0:	str	x0, [sp, #144]
  403bd4:	nop
  403bd8:	ldr	x2, [sp, #152]
  403bdc:	add	x2, x2, x3
  403be0:	str	x2, [x5, x1, lsl #3]
  403be4:	add	x1, x1, #0x1
  403be8:	add	x3, x3, #0x30
  403bec:	cmp	x19, x1
  403bf0:	b.ne	403bd8 <ferror@plt+0x19e8>  // b.any
  403bf4:	mov	x21, x25
  403bf8:	str	xzr, [x5, x19, lsl #3]
  403bfc:	b	403acc <ferror@plt+0x18dc>
  403c00:	mov	x22, #0x0                   	// #0
  403c04:	b	4035f8 <ferror@plt+0x1408>
  403c08:	str	x2, [sp, #104]
  403c0c:	bl	401e80 <xmalloc@plt>
  403c10:	ldr	x3, [x28, #8]
  403c14:	mov	x1, x0
  403c18:	mov	x22, x0
  403c1c:	mov	x0, x28
  403c20:	ldr	x3, [x3, #840]
  403c24:	blr	x3
  403c28:	mov	x3, x0
  403c2c:	tbnz	x0, #63, 403c44 <ferror@plt+0x1a54>
  403c30:	mov	x1, x21
  403c34:	mov	w20, #0x1                   	// #1
  403c38:	ldr	x4, [x28, #8]
  403c3c:	ldr	x2, [sp, #104]
  403c40:	b	403aac <ferror@plt+0x18bc>
  403c44:	ldr	x0, [x28]
  403c48:	bl	404c98 <ferror@plt+0x2aa8>
  403c4c:	ldr	x0, [x28]
  403c50:	stp	x19, x20, [sp, #16]
  403c54:	stp	x25, x26, [sp, #64]
  403c58:	bl	404c98 <ferror@plt+0x2aa8>
  403c5c:	nop
  403c60:	stp	x29, x30, [sp, #-96]!
  403c64:	mov	x29, sp
  403c68:	stp	x19, x20, [sp, #16]
  403c6c:	stp	x23, x24, [sp, #48]
  403c70:	mov	x23, x0
  403c74:	bl	4055b8 <ferror@plt+0x33c8>
  403c78:	cmp	x0, #0x0
  403c7c:	b.le	403e40 <ferror@plt+0x1c50>
  403c80:	stp	x21, x22, [sp, #32]
  403c84:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  403c88:	add	x21, x21, #0xbc8
  403c8c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403c90:	add	x1, x1, #0xb8
  403c94:	mov	x0, x23
  403c98:	ldr	x2, [x21, #176]
  403c9c:	cmp	x2, #0x0
  403ca0:	csel	x1, x1, x2, eq  // eq = none
  403ca4:	bl	401de0 <bfd_openr@plt>
  403ca8:	mov	x19, x0
  403cac:	cbz	x0, 403f24 <ferror@plt+0x1d34>
  403cb0:	ldr	w0, [x21, #68]
  403cb4:	cbz	w0, 403cc4 <ferror@plt+0x1ad4>
  403cb8:	ldr	w0, [x19, #72]
  403cbc:	orr	w0, w0, #0x8000
  403cc0:	str	w0, [x19, #72]
  403cc4:	mov	x0, x19
  403cc8:	mov	w1, #0x2                   	// #2
  403ccc:	bl	402100 <bfd_check_format@plt>
  403cd0:	cbz	w0, 403dd0 <ferror@plt+0x1be0>
  403cd4:	adrp	x24, 41a000 <ferror@plt+0x17e10>
  403cd8:	add	x24, x24, #0x2c0
  403cdc:	ldr	x0, [x19]
  403ce0:	stp	x25, x26, [sp, #64]
  403ce4:	ldr	x1, [x24, #8]
  403ce8:	ldr	x1, [x1, #8]
  403cec:	blr	x1
  403cf0:	ldr	w0, [x21, #184]
  403cf4:	cbnz	w0, 403e80 <ferror@plt+0x1c90>
  403cf8:	mov	x0, x19
  403cfc:	mov	x22, #0x0                   	// #0
  403d00:	mov	x1, x22
  403d04:	bl	402110 <bfd_openr_next_archived_file@plt>
  403d08:	mov	x20, x0
  403d0c:	cbz	x0, 403d7c <ferror@plt+0x1b8c>
  403d10:	add	x2, sp, #0x58
  403d14:	mov	w1, #0x1                   	// #1
  403d18:	bl	4020a0 <bfd_check_format_matches@plt>
  403d1c:	cbz	w0, 403e18 <ferror@plt+0x1c28>
  403d20:	mov	x0, x20
  403d24:	bl	402978 <ferror@plt+0x788>
  403d28:	ldr	x2, [x24, #8]
  403d2c:	ldr	x0, [x19]
  403d30:	ldr	x1, [x20]
  403d34:	ldr	x2, [x2, #16]
  403d38:	blr	x2
  403d3c:	mov	x1, x19
  403d40:	mov	x0, x20
  403d44:	bl	403440 <ferror@plt+0x1250>
  403d48:	cbz	x22, 403d64 <ferror@plt+0x1b74>
  403d4c:	mov	x0, x22
  403d50:	bl	402090 <bfd_close@plt>
  403d54:	str	xzr, [x21, #80]
  403d58:	cmp	x22, x20
  403d5c:	str	xzr, [x21, #96]
  403d60:	b.eq	403d9c <ferror@plt+0x1bac>  // b.none
  403d64:	mov	x22, x20
  403d68:	mov	x0, x19
  403d6c:	mov	x1, x22
  403d70:	bl	402110 <bfd_openr_next_archived_file@plt>
  403d74:	mov	x20, x0
  403d78:	cbnz	x0, 403d10 <ferror@plt+0x1b20>
  403d7c:	bl	401e60 <bfd_get_error@plt>
  403d80:	cmp	w0, #0x9
  403d84:	b.ne	403f50 <ferror@plt+0x1d60>  // b.any
  403d88:	cbz	x22, 403d9c <ferror@plt+0x1bac>
  403d8c:	mov	x0, x22
  403d90:	bl	402090 <bfd_close@plt>
  403d94:	str	xzr, [x21, #80]
  403d98:	str	xzr, [x21, #96]
  403d9c:	ldp	x25, x26, [sp, #64]
  403da0:	mov	w20, #0x1                   	// #1
  403da4:	mov	x0, x19
  403da8:	bl	402090 <bfd_close@plt>
  403dac:	cbz	w0, 403f44 <ferror@plt+0x1d54>
  403db0:	str	xzr, [x21, #80]
  403db4:	str	xzr, [x21, #96]
  403db8:	ldp	x21, x22, [sp, #32]
  403dbc:	mov	w0, w20
  403dc0:	ldp	x19, x20, [sp, #16]
  403dc4:	ldp	x23, x24, [sp, #48]
  403dc8:	ldp	x29, x30, [sp], #96
  403dcc:	ret
  403dd0:	add	x2, sp, #0x58
  403dd4:	mov	x0, x19
  403dd8:	mov	w1, #0x1                   	// #1
  403ddc:	bl	4020a0 <bfd_check_format_matches@plt>
  403de0:	mov	w20, w0
  403de4:	cbz	w0, 403e58 <ferror@plt+0x1c68>
  403de8:	mov	x0, x19
  403dec:	bl	402978 <ferror@plt+0x788>
  403df0:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403df4:	mov	x0, x23
  403df8:	mov	w20, #0x1                   	// #1
  403dfc:	ldr	x1, [x1, #712]
  403e00:	ldr	x1, [x1]
  403e04:	blr	x1
  403e08:	mov	x0, x19
  403e0c:	mov	x1, #0x0                   	// #0
  403e10:	bl	403440 <ferror@plt+0x1250>
  403e14:	b	403da4 <ferror@plt+0x1bb4>
  403e18:	ldr	x0, [x20]
  403e1c:	bl	404a00 <ferror@plt+0x2810>
  403e20:	bl	401e60 <bfd_get_error@plt>
  403e24:	cmp	w0, #0xd
  403e28:	b.ne	403d48 <ferror@plt+0x1b58>  // b.any
  403e2c:	ldr	x0, [sp, #88]
  403e30:	bl	404e78 <ferror@plt+0x2c88>
  403e34:	ldr	x0, [sp, #88]
  403e38:	bl	401ff0 <free@plt>
  403e3c:	b	403d48 <ferror@plt+0x1b58>
  403e40:	mov	w20, #0x0                   	// #0
  403e44:	mov	w0, w20
  403e48:	ldp	x19, x20, [sp, #16]
  403e4c:	ldp	x23, x24, [sp, #48]
  403e50:	ldp	x29, x30, [sp], #96
  403e54:	ret
  403e58:	mov	x0, x23
  403e5c:	bl	404a00 <ferror@plt+0x2810>
  403e60:	bl	401e60 <bfd_get_error@plt>
  403e64:	cmp	w0, #0xd
  403e68:	b.ne	403da4 <ferror@plt+0x1bb4>  // b.any
  403e6c:	ldr	x0, [sp, #88]
  403e70:	bl	404e78 <ferror@plt+0x2c88>
  403e74:	ldr	x0, [sp, #88]
  403e78:	bl	401ff0 <free@plt>
  403e7c:	b	403da4 <ferror@plt+0x1bb4>
  403e80:	add	x2, sp, #0x58
  403e84:	mov	x0, x19
  403e88:	mov	x1, #0xffffffffffffffff    	// #-1
  403e8c:	bl	4021d0 <bfd_get_next_mapent@plt>
  403e90:	mov	x20, x0
  403e94:	cmn	x0, #0x1
  403e98:	b.eq	403cf8 <ferror@plt+0x1b08>  // b.none
  403e9c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403ea0:	adrp	x26, 407000 <ferror@plt+0x4e10>
  403ea4:	add	x1, x1, #0xc0
  403ea8:	adrp	x25, 407000 <ferror@plt+0x4e10>
  403eac:	add	x26, x26, #0xbc0
  403eb0:	add	x25, x25, #0xf0
  403eb4:	mov	w2, #0x5                   	// #5
  403eb8:	mov	x0, #0x0                   	// #0
  403ebc:	bl	4020e0 <dcgettext@plt>
  403ec0:	bl	402140 <printf@plt>
  403ec4:	ldr	x2, [x19, #8]
  403ec8:	mov	x1, x20
  403ecc:	mov	x0, x19
  403ed0:	ldr	x2, [x2, #472]
  403ed4:	blr	x2
  403ed8:	mov	x22, x0
  403edc:	cbz	x0, 403f38 <ferror@plt+0x1d48>
  403ee0:	ldr	x0, [sp, #88]
  403ee4:	ldr	x1, [x0]
  403ee8:	cbz	x1, 403f04 <ferror@plt+0x1d14>
  403eec:	mov	x0, x26
  403ef0:	mov	x2, x19
  403ef4:	bl	4027e0 <ferror@plt+0x5f0>
  403ef8:	ldr	x1, [x22]
  403efc:	mov	x0, x25
  403f00:	bl	402140 <printf@plt>
  403f04:	mov	x1, x20
  403f08:	add	x2, sp, #0x58
  403f0c:	mov	x0, x19
  403f10:	bl	4021d0 <bfd_get_next_mapent@plt>
  403f14:	mov	x20, x0
  403f18:	cmn	x0, #0x1
  403f1c:	b.ne	403ec4 <ferror@plt+0x1cd4>  // b.any
  403f20:	b	403cf8 <ferror@plt+0x1b08>
  403f24:	mov	x0, x23
  403f28:	mov	w20, #0x0                   	// #0
  403f2c:	bl	404a00 <ferror@plt+0x2810>
  403f30:	ldp	x21, x22, [sp, #32]
  403f34:	b	403dbc <ferror@plt+0x1bcc>
  403f38:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403f3c:	add	x0, x0, #0xd8
  403f40:	bl	404c98 <ferror@plt+0x2aa8>
  403f44:	mov	x0, x23
  403f48:	stp	x25, x26, [sp, #64]
  403f4c:	bl	404c98 <ferror@plt+0x2aa8>
  403f50:	ldr	x0, [x19]
  403f54:	bl	404c98 <ferror@plt+0x2aa8>
  403f58:	ldr	x4, [x0, #8]
  403f5c:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  403f60:	ldr	x3, [x1, #8]
  403f64:	ldr	w2, [x2, #3176]
  403f68:	cmp	x4, x3
  403f6c:	b.cc	403fa4 <ferror@plt+0x1db4>  // b.lo, b.ul, b.last
  403f70:	b.ls	403f84 <ferror@plt+0x1d94>  // b.plast
  403f74:	cmp	w2, #0x0
  403f78:	mov	w0, #0xffffffff            	// #-1
  403f7c:	cneg	w0, w0, eq  // eq = none
  403f80:	ret
  403f84:	adrp	x3, 407000 <ferror@plt+0x4e10>
  403f88:	add	x3, x3, #0x8d8
  403f8c:	add	x3, x3, #0x48
  403f90:	ldr	x0, [x0]
  403f94:	ldr	x2, [x3, w2, sxtw #3]
  403f98:	ldr	x1, [x1]
  403f9c:	mov	x16, x2
  403fa0:	br	x16
  403fa4:	cmp	w2, #0x0
  403fa8:	mov	w0, #0x1                   	// #1
  403fac:	cneg	w0, w0, eq  // eq = none
  403fb0:	ret
  403fb4:	nop
  403fb8:	stp	x29, x30, [sp, #-32]!
  403fbc:	mov	x29, sp
  403fc0:	str	x19, [sp, #16]
  403fc4:	mov	x19, x0
  403fc8:	ldrb	w1, [x0]
  403fcc:	sub	w1, w1, #0x42
  403fd0:	and	w1, w1, #0xff
  403fd4:	cmp	w1, #0x31
  403fd8:	b.hi	403ffc <ferror@plt+0x1e0c>  // b.pmore
  403fdc:	mov	x2, #0x1                   	// #1
  403fe0:	lsl	x1, x2, x1
  403fe4:	tst	x1, #0x100000001
  403fe8:	b.ne	404018 <ferror@plt+0x1e28>  // b.any
  403fec:	tst	x1, #0x2000000020000
  403ff0:	b.ne	404068 <ferror@plt+0x1e78>  // b.any
  403ff4:	tst	x1, #0x400000004000
  403ff8:	b.ne	404040 <ferror@plt+0x1e50>  // b.any
  403ffc:	mov	w2, #0x5                   	// #5
  404000:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404004:	mov	x0, #0x0                   	// #0
  404008:	add	x1, x1, #0xf8
  40400c:	bl	4020e0 <dcgettext@plt>
  404010:	mov	x1, x19
  404014:	bl	404d28 <ferror@plt+0x2b38>
  404018:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40401c:	add	x0, x0, #0x2c0
  404020:	add	x2, x0, #0x18
  404024:	adrp	x3, 41a000 <ferror@plt+0x17e10>
  404028:	ldr	x19, [sp, #16]
  40402c:	str	x2, [x0, #8]
  404030:	mov	w1, #0x0                   	// #0
  404034:	str	w1, [x3, #3040]
  404038:	ldp	x29, x30, [sp], #32
  40403c:	ret
  404040:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404044:	add	x0, x0, #0x2c0
  404048:	add	x2, x0, #0x68
  40404c:	adrp	x3, 41a000 <ferror@plt+0x17e10>
  404050:	ldr	x19, [sp, #16]
  404054:	str	x2, [x0, #8]
  404058:	mov	w1, #0x2                   	// #2
  40405c:	str	w1, [x3, #3040]
  404060:	ldp	x29, x30, [sp], #32
  404064:	ret
  404068:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40406c:	add	x0, x0, #0x2c0
  404070:	mov	w1, w2
  404074:	adrp	x3, 41a000 <ferror@plt+0x17e10>
  404078:	add	x2, x0, #0x40
  40407c:	ldr	x19, [sp, #16]
  404080:	str	x2, [x0, #8]
  404084:	str	w1, [x3, #3040]
  404088:	ldp	x29, x30, [sp], #32
  40408c:	ret
  404090:	stp	x29, x30, [sp, #-32]!
  404094:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404098:	add	x2, x2, #0xbc8
  40409c:	mov	x29, sp
  4040a0:	str	x19, [sp, #16]
  4040a4:	mov	x1, x0
  4040a8:	ldr	w19, [x2, #12]
  4040ac:	sub	w0, w19, #0x20
  4040b0:	tst	w0, #0xffffffdf
  4040b4:	b.eq	4040d4 <ferror@plt+0x1ee4>  // b.none
  4040b8:	mov	w2, #0x5                   	// #5
  4040bc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4040c0:	mov	x0, #0x0                   	// #0
  4040c4:	add	x1, x1, #0x118
  4040c8:	bl	4020e0 <dcgettext@plt>
  4040cc:	mov	w1, w19
  4040d0:	bl	404d28 <ferror@plt+0x2b38>
  4040d4:	ldr	x19, [sp, #16]
  4040d8:	ldp	x29, x30, [sp], #32
  4040dc:	ldr	x0, [x2, #16]
  4040e0:	b	402140 <printf@plt>
  4040e4:	nop
  4040e8:	stp	x29, x30, [sp, #-48]!
  4040ec:	mov	x29, sp
  4040f0:	stp	x19, x20, [sp, #16]
  4040f4:	mov	x19, x0
  4040f8:	mov	x20, x1
  4040fc:	ldr	x0, [x0]
  404100:	str	x21, [sp, #32]
  404104:	ldrb	w0, [x0, #8]
  404108:	bl	401d50 <bfd_is_undefined_symclass@plt>
  40410c:	cbz	w0, 404174 <ferror@plt+0x1f84>
  404110:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404114:	adrp	x21, 407000 <ferror@plt+0x4e10>
  404118:	add	x21, x21, #0x2f8
  40411c:	ldr	w0, [x0, #3028]
  404120:	cmp	w0, #0x40
  404124:	b.eq	404254 <ferror@plt+0x2064>  // b.none
  404128:	mov	x0, x21
  40412c:	bl	402140 <printf@plt>
  404130:	ldr	x1, [x19]
  404134:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404138:	add	x0, x0, #0x148
  40413c:	ldrb	w1, [x1, #8]
  404140:	bl	402140 <printf@plt>
  404144:	ldr	x0, [x19]
  404148:	ldrb	w1, [x0, #8]
  40414c:	cmp	w1, #0x2d
  404150:	b.eq	4041d4 <ferror@plt+0x1fe4>  // b.none
  404154:	mov	x2, x20
  404158:	ldp	x19, x20, [sp, #16]
  40415c:	ldr	x21, [sp, #32]
  404160:	ldp	x29, x30, [sp], #48
  404164:	ldr	x1, [x0, #16]
  404168:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40416c:	add	x0, x0, #0xc08
  404170:	b	4027e0 <ferror@plt+0x5f0>
  404174:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  404178:	add	x21, x21, #0xbc8
  40417c:	ldr	w0, [x21, #148]
  404180:	cbz	w0, 40418c <ferror@plt+0x1f9c>
  404184:	ldr	w0, [x21, #188]
  404188:	cbz	w0, 404244 <ferror@plt+0x2054>
  40418c:	ldr	x0, [x19]
  404190:	ldr	x0, [x0]
  404194:	bl	404090 <ferror@plt+0x1ea0>
  404198:	ldr	w0, [x21, #188]
  40419c:	cbz	w0, 404130 <ferror@plt+0x1f40>
  4041a0:	ldr	x0, [x19, #16]
  4041a4:	cbz	x0, 404260 <ferror@plt+0x2070>
  4041a8:	ldr	x0, [x0, #56]
  4041ac:	cmp	x0, #0x0
  4041b0:	cset	w0, ne  // ne = any
  4041b4:	cbz	w0, 404130 <ferror@plt+0x1f40>
  4041b8:	mov	w0, #0x20                  	// #32
  4041bc:	bl	402190 <putchar@plt>
  4041c0:	ldr	x0, [x19, #16]
  4041c4:	cbz	x0, 404278 <ferror@plt+0x2088>
  4041c8:	ldr	x0, [x0, #56]
  4041cc:	bl	404090 <ferror@plt+0x1ea0>
  4041d0:	b	404130 <ferror@plt+0x1f40>
  4041d4:	mov	w0, #0x20                  	// #32
  4041d8:	bl	402190 <putchar@plt>
  4041dc:	ldr	x1, [x19]
  4041e0:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  4041e4:	add	x21, x21, #0x2c0
  4041e8:	add	x0, x21, #0x90
  4041ec:	ldrb	w1, [x1, #25]
  4041f0:	bl	402140 <printf@plt>
  4041f4:	mov	w0, #0x20                  	// #32
  4041f8:	bl	402190 <putchar@plt>
  4041fc:	ldr	x1, [x19]
  404200:	add	x0, x21, #0x98
  404204:	ldrsh	w1, [x1, #26]
  404208:	bl	402140 <printf@plt>
  40420c:	ldr	x1, [x19]
  404210:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404214:	add	x0, x0, #0x150
  404218:	ldr	x1, [x1, #32]
  40421c:	bl	402140 <printf@plt>
  404220:	ldr	x0, [x19]
  404224:	mov	x2, x20
  404228:	ldp	x19, x20, [sp, #16]
  40422c:	ldr	x21, [sp, #32]
  404230:	ldp	x29, x30, [sp], #48
  404234:	ldr	x1, [x0, #16]
  404238:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40423c:	add	x0, x0, #0xc08
  404240:	b	4027e0 <ferror@plt+0x5f0>
  404244:	ldr	x0, [x19, #16]
  404248:	cbz	x0, 404270 <ferror@plt+0x2080>
  40424c:	ldr	x0, [x0, #56]
  404250:	b	404194 <ferror@plt+0x1fa4>
  404254:	mov	x0, x21
  404258:	bl	402140 <printf@plt>
  40425c:	b	404128 <ferror@plt+0x1f38>
  404260:	ldr	x0, [x19, #8]
  404264:	cmp	x0, #0x0
  404268:	cset	w0, ne  // ne = any
  40426c:	b	4041b4 <ferror@plt+0x1fc4>
  404270:	ldr	x0, [x19, #8]
  404274:	b	404194 <ferror@plt+0x1fa4>
  404278:	ldr	x0, [x19, #8]
  40427c:	bl	404090 <ferror@plt+0x1ea0>
  404280:	b	404130 <ferror@plt+0x1f40>
  404284:	nop
  404288:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  40428c:	ldr	w2, [x2, #3016]
  404290:	cbz	w2, 4042ac <ferror@plt+0x20bc>
  404294:	ldr	x2, [x1]
  404298:	cbz	x0, 4042b0 <ferror@plt+0x20c0>
  40429c:	ldr	x1, [x0]
  4042a0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4042a4:	add	x0, x0, #0x158
  4042a8:	b	402140 <printf@plt>
  4042ac:	ret
  4042b0:	mov	x1, x2
  4042b4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4042b8:	add	x0, x0, #0x168
  4042bc:	b	402140 <printf@plt>
  4042c0:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4042c4:	add	x2, x1, #0xbc8
  4042c8:	ldr	w2, [x2, #4]
  4042cc:	cbz	w2, 4042d8 <ferror@plt+0x20e8>
  4042d0:	ldr	w1, [x1, #3016]
  4042d4:	cbz	w1, 4042dc <ferror@plt+0x20ec>
  4042d8:	ret
  4042dc:	mov	x1, x0
  4042e0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4042e4:	add	x0, x0, #0x170
  4042e8:	b	402140 <printf@plt>
  4042ec:	nop
  4042f0:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  4042f4:	ldr	w2, [x2, #3016]
  4042f8:	cbz	w2, 404354 <ferror@plt+0x2164>
  4042fc:	stp	x29, x30, [sp, #-32]!
  404300:	mov	x29, sp
  404304:	stp	x19, x20, [sp, #16]
  404308:	mov	x19, x1
  40430c:	cbz	x0, 404338 <ferror@plt+0x2148>
  404310:	ldr	x1, [x0]
  404314:	adrp	x20, 407000 <ferror@plt+0x4e10>
  404318:	add	x20, x20, #0x178
  40431c:	mov	x0, x20
  404320:	bl	402140 <printf@plt>
  404324:	mov	x0, x20
  404328:	ldr	x1, [x19]
  40432c:	ldp	x19, x20, [sp, #16]
  404330:	ldp	x29, x30, [sp], #32
  404334:	b	402140 <printf@plt>
  404338:	adrp	x20, 407000 <ferror@plt+0x4e10>
  40433c:	add	x20, x20, #0x178
  404340:	mov	x0, x20
  404344:	ldr	x1, [x19]
  404348:	ldp	x19, x20, [sp, #16]
  40434c:	ldp	x29, x30, [sp], #32
  404350:	b	402140 <printf@plt>
  404354:	ret
  404358:	stp	x29, x30, [sp, #-16]!
  40435c:	mov	w2, #0x5                   	// #5
  404360:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404364:	mov	x29, sp
  404368:	add	x1, x1, #0x180
  40436c:	mov	x0, #0x0                   	// #0
  404370:	bl	4020e0 <dcgettext@plt>
  404374:	ldp	x29, x30, [sp], #16
  404378:	b	402140 <printf@plt>
  40437c:	nop
  404380:	stp	x29, x30, [sp, #-48]!
  404384:	mov	x29, sp
  404388:	stp	x19, x20, [sp, #16]
  40438c:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  404390:	add	x19, x19, #0xbc8
  404394:	mov	x20, x0
  404398:	str	x21, [sp, #32]
  40439c:	mov	x21, x1
  4043a0:	ldr	w0, [x19, #136]
  4043a4:	cbz	w0, 4043f8 <ferror@plt+0x2208>
  4043a8:	mov	w2, #0x5                   	// #5
  4043ac:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4043b0:	mov	x0, #0x0                   	// #0
  4043b4:	add	x1, x1, #0x1d8
  4043b8:	bl	4020e0 <dcgettext@plt>
  4043bc:	mov	x2, x21
  4043c0:	mov	x1, x20
  4043c4:	bl	402140 <printf@plt>
  4043c8:	ldr	w0, [x19, #12]
  4043cc:	cmp	w0, #0x20
  4043d0:	b.eq	404424 <ferror@plt+0x2234>  // b.none
  4043d4:	mov	w2, #0x5                   	// #5
  4043d8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4043dc:	mov	x0, #0x0                   	// #0
  4043e0:	add	x1, x1, #0x220
  4043e4:	bl	4020e0 <dcgettext@plt>
  4043e8:	ldp	x19, x20, [sp, #16]
  4043ec:	ldr	x21, [sp, #32]
  4043f0:	ldp	x29, x30, [sp], #48
  4043f4:	b	402140 <printf@plt>
  4043f8:	mov	w2, #0x5                   	// #5
  4043fc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404400:	mov	x0, #0x0                   	// #0
  404404:	add	x1, x1, #0x200
  404408:	bl	4020e0 <dcgettext@plt>
  40440c:	mov	x2, x21
  404410:	mov	x1, x20
  404414:	bl	402140 <printf@plt>
  404418:	ldr	w0, [x19, #12]
  40441c:	cmp	w0, #0x20
  404420:	b.ne	4043d4 <ferror@plt+0x21e4>  // b.any
  404424:	ldp	x19, x20, [sp, #16]
  404428:	ldr	x21, [sp, #32]
  40442c:	ldp	x29, x30, [sp], #48
  404430:	b	404358 <ferror@plt+0x2168>
  404434:	nop
  404438:	stp	x29, x30, [sp, #-32]!
  40443c:	mov	w2, #0x5                   	// #5
  404440:	mov	x29, sp
  404444:	stp	x19, x20, [sp, #16]
  404448:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  40444c:	add	x19, x19, #0xbc8
  404450:	mov	x20, x0
  404454:	ldr	w0, [x19, #136]
  404458:	cbz	w0, 4044a0 <ferror@plt+0x22b0>
  40445c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404460:	mov	x0, #0x0                   	// #0
  404464:	add	x1, x1, #0x288
  404468:	bl	4020e0 <dcgettext@plt>
  40446c:	mov	x1, x20
  404470:	bl	402140 <printf@plt>
  404474:	ldr	w0, [x19, #12]
  404478:	cmp	w0, #0x20
  40447c:	b.eq	4044c4 <ferror@plt+0x22d4>  // b.none
  404480:	mov	w2, #0x5                   	// #5
  404484:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404488:	mov	x0, #0x0                   	// #0
  40448c:	add	x1, x1, #0x220
  404490:	bl	4020e0 <dcgettext@plt>
  404494:	ldp	x19, x20, [sp, #16]
  404498:	ldp	x29, x30, [sp], #32
  40449c:	b	402140 <printf@plt>
  4044a0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4044a4:	mov	x0, #0x0                   	// #0
  4044a8:	add	x1, x1, #0x2a8
  4044ac:	bl	4020e0 <dcgettext@plt>
  4044b0:	mov	x1, x20
  4044b4:	bl	402140 <printf@plt>
  4044b8:	ldr	w0, [x19, #12]
  4044bc:	cmp	w0, #0x20
  4044c0:	b.ne	404480 <ferror@plt+0x2290>  // b.any
  4044c4:	ldp	x19, x20, [sp, #16]
  4044c8:	ldp	x29, x30, [sp], #32
  4044cc:	b	404358 <ferror@plt+0x2168>
  4044d0:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4044d4:	add	x2, x1, #0xbc8
  4044d8:	ldr	w2, [x2, #4]
  4044dc:	cbz	w2, 4044e8 <ferror@plt+0x22f8>
  4044e0:	ldr	w1, [x1, #3016]
  4044e4:	cbz	w1, 4044ec <ferror@plt+0x22fc>
  4044e8:	ret
  4044ec:	mov	x1, x0
  4044f0:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4044f4:	add	x0, x0, #0x6a8
  4044f8:	b	402140 <printf@plt>
  4044fc:	nop
  404500:	stp	x29, x30, [sp, #-32]!
  404504:	mov	x2, x1
  404508:	mov	x29, sp
  40450c:	str	x19, [sp, #16]
  404510:	mov	x19, x0
  404514:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404518:	add	x0, x0, #0xba0
  40451c:	ldr	x1, [x19]
  404520:	ldr	x1, [x1, #16]
  404524:	bl	4027e0 <ferror@plt+0x5f0>
  404528:	ldr	x1, [x19]
  40452c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404530:	add	x0, x0, #0x2c0
  404534:	ldrb	w1, [x1, #8]
  404538:	bl	402140 <printf@plt>
  40453c:	ldr	x0, [x19]
  404540:	ldrb	w0, [x0, #8]
  404544:	bl	401d50 <bfd_is_undefined_symclass@plt>
  404548:	cbz	w0, 404560 <ferror@plt+0x2370>
  40454c:	ldr	x19, [sp, #16]
  404550:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404554:	ldp	x29, x30, [sp], #32
  404558:	add	x0, x0, #0x2f8
  40455c:	b	402140 <printf@plt>
  404560:	ldr	x0, [x19]
  404564:	ldr	x0, [x0]
  404568:	bl	404090 <ferror@plt+0x1ea0>
  40456c:	mov	w0, #0x20                  	// #32
  404570:	bl	402190 <putchar@plt>
  404574:	ldr	x0, [x19, #16]
  404578:	cbz	x0, 404590 <ferror@plt+0x23a0>
  40457c:	ldr	x0, [x0, #56]
  404580:	cbz	x0, 404598 <ferror@plt+0x23a8>
  404584:	ldr	x19, [sp, #16]
  404588:	ldp	x29, x30, [sp], #32
  40458c:	b	404090 <ferror@plt+0x1ea0>
  404590:	ldr	x0, [x19, #8]
  404594:	cbnz	x0, 404584 <ferror@plt+0x2394>
  404598:	ldr	x19, [sp, #16]
  40459c:	ldp	x29, x30, [sp], #32
  4045a0:	ret
  4045a4:	nop
  4045a8:	stp	x29, x30, [sp, #-48]!
  4045ac:	mov	x2, x1
  4045b0:	mov	x29, sp
  4045b4:	stp	x19, x20, [sp, #16]
  4045b8:	mov	x19, x0
  4045bc:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4045c0:	add	x0, x0, #0x2e8
  4045c4:	ldr	x1, [x19]
  4045c8:	ldr	x1, [x1, #16]
  4045cc:	bl	4027e0 <ferror@plt+0x5f0>
  4045d0:	ldr	x0, [x19]
  4045d4:	ldrb	w0, [x0, #8]
  4045d8:	bl	401d50 <bfd_is_undefined_symclass@plt>
  4045dc:	cbz	w0, 404738 <ferror@plt+0x2548>
  4045e0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4045e4:	ldr	w0, [x0, #3028]
  4045e8:	cmp	w0, #0x20
  4045ec:	b.eq	4046d4 <ferror@plt+0x24e4>  // b.none
  4045f0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4045f4:	add	x0, x0, #0x2f0
  4045f8:	bl	402140 <printf@plt>
  4045fc:	ldr	x1, [x19]
  404600:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404604:	add	x0, x0, #0x308
  404608:	ldrb	w1, [x1, #8]
  40460c:	bl	402140 <printf@plt>
  404610:	ldr	x0, [x19]
  404614:	ldrb	w1, [x0, #8]
  404618:	cmp	w1, #0x2d
  40461c:	b.eq	404748 <ferror@plt+0x2558>  // b.none
  404620:	ldr	x0, [x19, #16]
  404624:	cbz	x0, 4046e4 <ferror@plt+0x24f4>
  404628:	ldrb	w20, [x0, #72]
  40462c:	and	w20, w20, #0xf
  404630:	cmp	w20, #0x6
  404634:	b.hi	4047a8 <ferror@plt+0x25b8>  // b.pmore
  404638:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40463c:	add	x0, x0, #0x8d8
  404640:	add	x0, x0, #0x68
  404644:	ldr	x1, [x0, x20, lsl #3]
  404648:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40464c:	add	x0, x0, #0x370
  404650:	bl	402140 <printf@plt>
  404654:	ldr	x0, [x19, #16]
  404658:	cbz	x0, 4046a4 <ferror@plt+0x24b4>
  40465c:	ldr	x0, [x0, #56]
  404660:	cbnz	x0, 4046ac <ferror@plt+0x24bc>
  404664:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404668:	ldr	w0, [x0, #3028]
  40466c:	cmp	w0, #0x20
  404670:	b.eq	404808 <ferror@plt+0x2618>  // b.none
  404674:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404678:	add	x0, x0, #0x2f0
  40467c:	bl	402140 <printf@plt>
  404680:	ldr	x0, [x19, #16]
  404684:	cbz	x0, 4046b8 <ferror@plt+0x24c8>
  404688:	ldr	x1, [x0, #32]
  40468c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404690:	ldp	x19, x20, [sp, #16]
  404694:	add	x0, x0, #0x3a8
  404698:	ldp	x29, x30, [sp], #48
  40469c:	ldr	x1, [x1]
  4046a0:	b	402140 <printf@plt>
  4046a4:	ldr	x0, [x19, #8]
  4046a8:	cbz	x0, 404664 <ferror@plt+0x2474>
  4046ac:	bl	404090 <ferror@plt+0x1ea0>
  4046b0:	ldr	x0, [x19, #16]
  4046b4:	cbnz	x0, 404688 <ferror@plt+0x2498>
  4046b8:	ldr	x0, [x19, #24]
  4046bc:	cbnz	x0, 404688 <ferror@plt+0x2498>
  4046c0:	ldp	x19, x20, [sp, #16]
  4046c4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4046c8:	ldp	x29, x30, [sp], #48
  4046cc:	add	x0, x0, #0x320
  4046d0:	b	402140 <printf@plt>
  4046d4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4046d8:	add	x0, x0, #0x2f8
  4046dc:	bl	402140 <printf@plt>
  4046e0:	b	4045fc <ferror@plt+0x240c>
  4046e4:	ldr	x0, [x19, #24]
  4046e8:	cbz	x0, 404818 <ferror@plt+0x2628>
  4046ec:	ldr	x20, [x0, #48]
  4046f0:	ldrb	w0, [x20, #40]
  4046f4:	cmp	w0, #0x67
  4046f8:	b.eq	40479c <ferror@plt+0x25ac>  // b.none
  4046fc:	cmp	w0, #0x68
  404700:	b.eq	404784 <ferror@plt+0x2594>  // b.none
  404704:	cmp	w0, #0x64
  404708:	b.eq	404790 <ferror@plt+0x25a0>  // b.none
  40470c:	ldrh	w0, [x20, #38]
  404710:	cbz	w0, 404838 <ferror@plt+0x2648>
  404714:	ubfx	x0, x0, #4, #2
  404718:	sub	w0, w0, #0x1
  40471c:	cmp	w0, #0x2
  404720:	b.hi	404854 <ferror@plt+0x2664>  // b.pmore
  404724:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404728:	add	x1, x1, #0x8d8
  40472c:	add	x1, x1, #0xa0
  404730:	ldr	x1, [x1, w0, uxtw #3]
  404734:	b	404648 <ferror@plt+0x2458>
  404738:	ldr	x0, [x19]
  40473c:	ldr	x0, [x0]
  404740:	bl	404090 <ferror@plt+0x1ea0>
  404744:	b	4045fc <ferror@plt+0x240c>
  404748:	ldr	x1, [x0, #32]
  40474c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404750:	add	x0, x0, #0x318
  404754:	bl	402140 <printf@plt>
  404758:	ldr	x1, [x19]
  40475c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404760:	add	x0, x0, #0x2c0
  404764:	add	x0, x0, #0x98
  404768:	ldrsh	w1, [x1, #26]
  40476c:	bl	402140 <printf@plt>
  404770:	ldp	x19, x20, [sp, #16]
  404774:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404778:	ldp	x29, x30, [sp], #48
  40477c:	add	x0, x0, #0x320
  404780:	b	402140 <printf@plt>
  404784:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404788:	add	x1, x1, #0x2d8
  40478c:	b	404648 <ferror@plt+0x2458>
  404790:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404794:	add	x1, x1, #0x2c8
  404798:	b	404648 <ferror@plt+0x2458>
  40479c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4047a0:	add	x1, x1, #0x2d0
  4047a4:	b	404648 <ferror@plt+0x2458>
  4047a8:	stp	x21, x22, [sp, #32]
  4047ac:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  4047b0:	add	x21, x21, #0xbc8
  4047b4:	ldr	x0, [x21, #192]
  4047b8:	bl	401ff0 <free@plt>
  4047bc:	sub	w0, w20, #0xd
  4047c0:	cmp	w0, #0x2
  4047c4:	b.ls	404844 <ferror@plt+0x2654>  // b.plast
  4047c8:	sub	w0, w20, #0xa
  4047cc:	cmp	w0, #0x2
  4047d0:	b.ls	404828 <ferror@plt+0x2638>  // b.plast
  4047d4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4047d8:	add	x1, x1, #0x360
  4047dc:	mov	w2, #0x5                   	// #5
  4047e0:	mov	x0, #0x0                   	// #0
  4047e4:	bl	4020e0 <dcgettext@plt>
  4047e8:	mov	w2, w20
  4047ec:	mov	x1, x0
  4047f0:	add	x0, x21, #0xc0
  4047f4:	bl	401dd0 <asprintf@plt>
  4047f8:	tbnz	w0, #31, 4048a4 <ferror@plt+0x26b4>
  4047fc:	ldr	x1, [x21, #192]
  404800:	ldp	x21, x22, [sp, #32]
  404804:	b	404648 <ferror@plt+0x2458>
  404808:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40480c:	add	x0, x0, #0x2f8
  404810:	bl	402140 <printf@plt>
  404814:	b	404680 <ferror@plt+0x2490>
  404818:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40481c:	add	x0, x0, #0x390
  404820:	bl	402140 <printf@plt>
  404824:	b	404654 <ferror@plt+0x2464>
  404828:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40482c:	mov	w2, #0x5                   	// #5
  404830:	add	x1, x1, #0x348
  404834:	b	4047e0 <ferror@plt+0x25f0>
  404838:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40483c:	add	x1, x1, #0x2e0
  404840:	b	404648 <ferror@plt+0x2458>
  404844:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404848:	mov	w2, #0x5                   	// #5
  40484c:	add	x1, x1, #0x328
  404850:	b	4047e0 <ferror@plt+0x25f0>
  404854:	stp	x21, x22, [sp, #32]
  404858:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  40485c:	add	x21, x21, #0xbc8
  404860:	mov	x22, x21
  404864:	ldr	x0, [x22, #200]!
  404868:	bl	401ff0 <free@plt>
  40486c:	mov	w2, #0x5                   	// #5
  404870:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404874:	mov	x0, #0x0                   	// #0
  404878:	add	x1, x1, #0x378
  40487c:	bl	4020e0 <dcgettext@plt>
  404880:	mov	x1, x0
  404884:	ldrh	w3, [x20, #38]
  404888:	mov	x0, x22
  40488c:	ldrb	w2, [x20, #40]
  404890:	bl	401dd0 <asprintf@plt>
  404894:	tbnz	w0, #31, 4048a4 <ferror@plt+0x26b4>
  404898:	ldr	x1, [x21, #200]
  40489c:	ldp	x21, x22, [sp, #32]
  4048a0:	b	404648 <ferror@plt+0x2458>
  4048a4:	bl	402170 <__errno_location@plt>
  4048a8:	ldr	w0, [x0]
  4048ac:	bl	402060 <xstrerror@plt>
  4048b0:	mov	x1, x0
  4048b4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4048b8:	add	x0, x0, #0xbc0
  4048bc:	bl	404d28 <ferror@plt+0x2b38>
  4048c0:	ret
  4048c4:	nop
  4048c8:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  4048cc:	ldr	w2, [x2, #3016]
  4048d0:	cbz	w2, 40492c <ferror@plt+0x273c>
  4048d4:	stp	x29, x30, [sp, #-32]!
  4048d8:	mov	x29, sp
  4048dc:	stp	x19, x20, [sp, #16]
  4048e0:	mov	x19, x1
  4048e4:	cbz	x0, 404910 <ferror@plt+0x2720>
  4048e8:	ldr	x1, [x0]
  4048ec:	adrp	x20, 407000 <ferror@plt+0x4e10>
  4048f0:	add	x20, x20, #0x178
  4048f4:	mov	x0, x20
  4048f8:	bl	402140 <printf@plt>
  4048fc:	mov	x0, x20
  404900:	ldr	x1, [x19]
  404904:	ldp	x19, x20, [sp, #16]
  404908:	ldp	x29, x30, [sp], #32
  40490c:	b	402140 <printf@plt>
  404910:	adrp	x20, 407000 <ferror@plt+0x4e10>
  404914:	add	x20, x20, #0x178
  404918:	mov	x0, x20
  40491c:	ldr	x1, [x19]
  404920:	ldp	x19, x20, [sp, #16]
  404924:	ldp	x29, x30, [sp], #32
  404928:	b	402140 <printf@plt>
  40492c:	ret
  404930:	stp	x29, x30, [sp, #-32]!
  404934:	mov	w1, #0x2f                  	// #47
  404938:	mov	x29, sp
  40493c:	stp	x19, x20, [sp, #16]
  404940:	mov	x20, x0
  404944:	bl	401ef0 <strrchr@plt>
  404948:	cbz	x0, 4049a0 <ferror@plt+0x27b0>
  40494c:	sub	x19, x0, x20
  404950:	add	x0, x19, #0xb
  404954:	bl	401e80 <xmalloc@plt>
  404958:	mov	x1, x20
  40495c:	mov	x2, x19
  404960:	mov	x20, x0
  404964:	bl	401ca0 <memcpy@plt>
  404968:	add	x2, x19, #0x1
  40496c:	mov	w0, #0x2f                  	// #47
  404970:	add	x2, x20, x2
  404974:	strb	w0, [x20, x19]
  404978:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40497c:	add	x1, x1, #0x990
  404980:	mov	x0, x20
  404984:	ldr	x3, [x1]
  404988:	str	x3, [x2]
  40498c:	ldrb	w1, [x1, #8]
  404990:	strb	w1, [x2, #8]
  404994:	ldp	x19, x20, [sp, #16]
  404998:	ldp	x29, x30, [sp], #32
  40499c:	ret
  4049a0:	mov	x0, #0x9                   	// #9
  4049a4:	bl	401e80 <xmalloc@plt>
  4049a8:	mov	x20, x0
  4049ac:	mov	x2, x0
  4049b0:	b	404978 <ferror@plt+0x2788>
  4049b4:	nop
  4049b8:	cbz	w0, 4049d8 <ferror@plt+0x27e8>
  4049bc:	cmp	w0, #0x1
  4049c0:	b.eq	4049ec <ferror@plt+0x27fc>  // b.none
  4049c4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4049c8:	mov	w2, #0x5                   	// #5
  4049cc:	add	x1, x1, #0x9c0
  4049d0:	mov	x0, #0x0                   	// #0
  4049d4:	b	4020e0 <dcgettext@plt>
  4049d8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4049dc:	mov	w2, #0x5                   	// #5
  4049e0:	add	x1, x1, #0x9a0
  4049e4:	mov	x0, #0x0                   	// #0
  4049e8:	b	4020e0 <dcgettext@plt>
  4049ec:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4049f0:	mov	w2, #0x5                   	// #5
  4049f4:	add	x1, x1, #0x9b0
  4049f8:	mov	x0, #0x0                   	// #0
  4049fc:	b	4020e0 <dcgettext@plt>
  404a00:	stp	x29, x30, [sp, #-32]!
  404a04:	mov	x29, sp
  404a08:	stp	x19, x20, [sp, #16]
  404a0c:	mov	x19, x0
  404a10:	bl	401e60 <bfd_get_error@plt>
  404a14:	cbnz	w0, 404a6c <ferror@plt+0x287c>
  404a18:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404a1c:	mov	w2, #0x5                   	// #5
  404a20:	add	x1, x1, #0x9d8
  404a24:	mov	x0, #0x0                   	// #0
  404a28:	bl	4020e0 <dcgettext@plt>
  404a2c:	mov	x20, x0
  404a30:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a34:	ldr	x0, [x0, #1880]
  404a38:	bl	402040 <fflush@plt>
  404a3c:	cbz	x19, 404a84 <ferror@plt+0x2894>
  404a40:	mov	x4, x20
  404a44:	mov	x3, x19
  404a48:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  404a4c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a50:	ldp	x19, x20, [sp, #16]
  404a54:	ldp	x29, x30, [sp], #32
  404a58:	ldr	x2, [x1, #3256]
  404a5c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404a60:	ldr	x0, [x0, #1856]
  404a64:	add	x1, x1, #0x9f0
  404a68:	b	4021c0 <fprintf@plt>
  404a6c:	bl	4020c0 <bfd_errmsg@plt>
  404a70:	mov	x20, x0
  404a74:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a78:	ldr	x0, [x0, #1880]
  404a7c:	bl	402040 <fflush@plt>
  404a80:	cbnz	x19, 404a40 <ferror@plt+0x2850>
  404a84:	mov	x3, x20
  404a88:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404a8c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a90:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404a94:	ldp	x19, x20, [sp, #16]
  404a98:	add	x1, x1, #0xee0
  404a9c:	ldp	x29, x30, [sp], #32
  404aa0:	ldr	x2, [x2, #3256]
  404aa4:	ldr	x0, [x0, #1856]
  404aa8:	b	4021c0 <fprintf@plt>
  404aac:	nop
  404ab0:	stp	x29, x30, [sp, #-80]!
  404ab4:	mov	x29, sp
  404ab8:	stp	x21, x22, [sp, #32]
  404abc:	mov	x21, x1
  404ac0:	ldr	w1, [x1, #12]
  404ac4:	stp	x19, x20, [sp, #16]
  404ac8:	mov	w20, #0x60                  	// #96
  404acc:	add	w1, w1, #0x1
  404ad0:	stp	x23, x24, [sp, #48]
  404ad4:	mov	x22, x0
  404ad8:	ldr	x2, [x21, #16]
  404adc:	smull	x0, w1, w20
  404ae0:	str	w1, [x21, #12]
  404ae4:	cmp	x2, x0
  404ae8:	b.cs	404b30 <ferror@plt+0x2940>  // b.hs, b.nlast
  404aec:	mov	w19, #0xc0                  	// #192
  404af0:	cmp	w1, #0x3f
  404af4:	ldr	x0, [x21, #24]
  404af8:	smull	x1, w1, w19
  404afc:	mov	x19, #0x3000                	// #12288
  404b00:	csel	x19, x1, x19, gt
  404b04:	mov	x1, x19
  404b08:	bl	401e10 <xrealloc@plt>
  404b0c:	ldr	x2, [x21, #16]
  404b10:	str	x0, [x21, #24]
  404b14:	mov	w1, #0x0                   	// #0
  404b18:	add	x0, x0, x2
  404b1c:	sub	x2, x19, x2
  404b20:	bl	401e70 <memset@plt>
  404b24:	str	x19, [x21, #16]
  404b28:	ldr	w0, [x21, #12]
  404b2c:	smull	x0, w0, w20
  404b30:	ldr	x3, [x21, #24]
  404b34:	mov	w2, #0x5                   	// #5
  404b38:	ldr	x4, [x22]
  404b3c:	add	x3, x3, x0
  404b40:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404b44:	mov	x0, #0x0                   	// #0
  404b48:	add	x1, x1, #0xa00
  404b4c:	stur	x4, [x3, #-96]
  404b50:	bl	4020e0 <dcgettext@plt>
  404b54:	mov	x19, x0
  404b58:	ldr	w0, [x22, #16]
  404b5c:	ldr	x23, [x22]
  404b60:	bl	4049b8 <ferror@plt+0x27c8>
  404b64:	mov	x20, x0
  404b68:	ldr	w0, [x22, #12]
  404b6c:	bl	4049b8 <ferror@plt+0x27c8>
  404b70:	mov	x3, x0
  404b74:	mov	x2, x20
  404b78:	mov	x1, x23
  404b7c:	mov	x0, x19
  404b80:	bl	402140 <printf@plt>
  404b84:	ldr	x0, [x21]
  404b88:	ldr	x1, [x22]
  404b8c:	bl	402000 <bfd_openw@plt>
  404b90:	mov	x20, x0
  404b94:	cbz	x0, 404c70 <ferror@plt+0x2a80>
  404b98:	mov	w1, #0x1                   	// #1
  404b9c:	mov	w19, #0x2                   	// #2
  404ba0:	bl	401f10 <bfd_set_format@plt>
  404ba4:	cbz	w0, 404c50 <ferror@plt+0x2a60>
  404ba8:	adrp	x22, 407000 <ferror@plt+0x4e10>
  404bac:	mov	x24, #0xffffffffffffffa0    	// #-96
  404bb0:	add	x22, x22, #0xa20
  404bb4:	mov	w23, #0x1                   	// #1
  404bb8:	str	x25, [sp, #64]
  404bbc:	mov	w25, #0x60                  	// #96
  404bc0:	b	404bd0 <ferror@plt+0x29e0>
  404bc4:	add	w19, w19, #0x1
  404bc8:	cmp	w19, #0x59
  404bcc:	b.eq	404c2c <ferror@plt+0x2a3c>  // b.none
  404bd0:	ldr	x3, [x20, #8]
  404bd4:	mov	w1, w19
  404bd8:	mov	x0, x20
  404bdc:	mov	x2, #0x0                   	// #0
  404be0:	ldr	x3, [x3, #656]
  404be4:	blr	x3
  404be8:	cbz	w0, 404bc4 <ferror@plt+0x29d4>
  404bec:	mov	w0, w19
  404bf0:	mov	x1, #0x0                   	// #0
  404bf4:	bl	401fb0 <bfd_printable_arch_mach@plt>
  404bf8:	mov	x1, x0
  404bfc:	mov	x0, x22
  404c00:	bl	402140 <printf@plt>
  404c04:	ldr	w2, [x21, #12]
  404c08:	sub	w0, w19, #0x2
  404c0c:	ldr	x1, [x21, #24]
  404c10:	add	w19, w19, #0x1
  404c14:	cmp	w19, #0x59
  404c18:	smaddl	x2, w2, w25, x24
  404c1c:	add	x1, x1, x2
  404c20:	add	x0, x1, x0
  404c24:	strb	w23, [x0, #8]
  404c28:	b.ne	404bd0 <ferror@plt+0x29e0>  // b.any
  404c2c:	ldr	x25, [sp, #64]
  404c30:	mov	x0, x20
  404c34:	bl	401f60 <bfd_close_all_done@plt>
  404c38:	ldr	w0, [x21, #8]
  404c3c:	ldp	x19, x20, [sp, #16]
  404c40:	ldp	x21, x22, [sp, #32]
  404c44:	ldp	x23, x24, [sp, #48]
  404c48:	ldp	x29, x30, [sp], #80
  404c4c:	ret
  404c50:	bl	401e60 <bfd_get_error@plt>
  404c54:	cmp	w0, #0x5
  404c58:	b.eq	404c30 <ferror@plt+0x2a40>  // b.none
  404c5c:	ldr	x0, [x22]
  404c60:	bl	404a00 <ferror@plt+0x2810>
  404c64:	mov	w0, #0x1                   	// #1
  404c68:	str	w0, [x21, #8]
  404c6c:	b	404c30 <ferror@plt+0x2a40>
  404c70:	ldr	x0, [x21]
  404c74:	bl	404a00 <ferror@plt+0x2810>
  404c78:	mov	w1, #0x1                   	// #1
  404c7c:	str	w1, [x21, #8]
  404c80:	mov	w0, w1
  404c84:	ldp	x19, x20, [sp, #16]
  404c88:	ldp	x21, x22, [sp, #32]
  404c8c:	ldp	x23, x24, [sp, #48]
  404c90:	ldp	x29, x30, [sp], #80
  404c94:	ret
  404c98:	stp	x29, x30, [sp, #-16]!
  404c9c:	mov	x29, sp
  404ca0:	bl	404a00 <ferror@plt+0x2810>
  404ca4:	mov	w0, #0x1                   	// #1
  404ca8:	bl	402080 <xexit@plt>
  404cac:	nop
  404cb0:	stp	x29, x30, [sp, #-80]!
  404cb4:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404cb8:	mov	x29, sp
  404cbc:	str	x21, [sp, #32]
  404cc0:	mov	x21, x0
  404cc4:	ldr	x0, [x2, #1880]
  404cc8:	stp	x19, x20, [sp, #16]
  404ccc:	mov	x19, x1
  404cd0:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  404cd4:	bl	402040 <fflush@plt>
  404cd8:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404cdc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404ce0:	ldr	x0, [x20, #1856]
  404ce4:	add	x1, x1, #0x168
  404ce8:	ldr	x2, [x2, #3256]
  404cec:	bl	4021c0 <fprintf@plt>
  404cf0:	ldp	x6, x7, [x19]
  404cf4:	mov	x1, x21
  404cf8:	ldp	x4, x5, [x19, #16]
  404cfc:	add	x2, sp, #0x30
  404d00:	ldr	x0, [x20, #1856]
  404d04:	stp	x6, x7, [sp, #48]
  404d08:	stp	x4, x5, [sp, #64]
  404d0c:	bl	402130 <vfprintf@plt>
  404d10:	ldr	x1, [x20, #1856]
  404d14:	mov	w0, #0xa                   	// #10
  404d18:	ldp	x19, x20, [sp, #16]
  404d1c:	ldr	x21, [sp, #32]
  404d20:	ldp	x29, x30, [sp], #80
  404d24:	b	401d80 <putc@plt>
  404d28:	stp	x29, x30, [sp, #-272]!
  404d2c:	mov	w9, #0xffffffc8            	// #-56
  404d30:	mov	w8, #0xffffff80            	// #-128
  404d34:	mov	x29, sp
  404d38:	add	x10, sp, #0xd0
  404d3c:	add	x11, sp, #0x110
  404d40:	stp	x11, x11, [sp, #48]
  404d44:	str	x10, [sp, #64]
  404d48:	stp	w9, w8, [sp, #72]
  404d4c:	ldp	x10, x11, [sp, #48]
  404d50:	stp	x1, x2, [sp, #216]
  404d54:	add	x1, sp, #0x10
  404d58:	ldp	x8, x9, [sp, #64]
  404d5c:	stp	x10, x11, [sp, #16]
  404d60:	stp	x8, x9, [sp, #32]
  404d64:	str	q0, [sp, #80]
  404d68:	str	q1, [sp, #96]
  404d6c:	str	q2, [sp, #112]
  404d70:	str	q3, [sp, #128]
  404d74:	str	q4, [sp, #144]
  404d78:	str	q5, [sp, #160]
  404d7c:	str	q6, [sp, #176]
  404d80:	str	q7, [sp, #192]
  404d84:	stp	x3, x4, [sp, #232]
  404d88:	stp	x5, x6, [sp, #248]
  404d8c:	str	x7, [sp, #264]
  404d90:	bl	404cb0 <ferror@plt+0x2ac0>
  404d94:	mov	w0, #0x1                   	// #1
  404d98:	bl	402080 <xexit@plt>
  404d9c:	nop
  404da0:	stp	x29, x30, [sp, #-272]!
  404da4:	mov	w9, #0xffffffc8            	// #-56
  404da8:	mov	w8, #0xffffff80            	// #-128
  404dac:	mov	x29, sp
  404db0:	add	x10, sp, #0xd0
  404db4:	add	x11, sp, #0x110
  404db8:	stp	x11, x11, [sp, #48]
  404dbc:	str	x10, [sp, #64]
  404dc0:	stp	w9, w8, [sp, #72]
  404dc4:	ldp	x10, x11, [sp, #48]
  404dc8:	stp	x10, x11, [sp, #16]
  404dcc:	ldp	x8, x9, [sp, #64]
  404dd0:	stp	x8, x9, [sp, #32]
  404dd4:	str	q0, [sp, #80]
  404dd8:	str	q1, [sp, #96]
  404ddc:	str	q2, [sp, #112]
  404de0:	str	q3, [sp, #128]
  404de4:	str	q4, [sp, #144]
  404de8:	str	q5, [sp, #160]
  404dec:	str	q6, [sp, #176]
  404df0:	str	q7, [sp, #192]
  404df4:	stp	x1, x2, [sp, #216]
  404df8:	add	x1, sp, #0x10
  404dfc:	stp	x3, x4, [sp, #232]
  404e00:	stp	x5, x6, [sp, #248]
  404e04:	str	x7, [sp, #264]
  404e08:	bl	404cb0 <ferror@plt+0x2ac0>
  404e0c:	ldp	x29, x30, [sp], #272
  404e10:	ret
  404e14:	nop
  404e18:	stp	x29, x30, [sp, #-32]!
  404e1c:	mov	x29, sp
  404e20:	stp	x19, x20, [sp, #16]
  404e24:	adrp	x19, 407000 <ferror@plt+0x4e10>
  404e28:	add	x19, x19, #0xa28
  404e2c:	mov	x0, x19
  404e30:	bl	401d40 <bfd_set_default_target@plt>
  404e34:	cbz	w0, 404e44 <ferror@plt+0x2c54>
  404e38:	ldp	x19, x20, [sp, #16]
  404e3c:	ldp	x29, x30, [sp], #32
  404e40:	ret
  404e44:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404e48:	add	x1, x1, #0xa48
  404e4c:	mov	w2, #0x5                   	// #5
  404e50:	mov	x0, #0x0                   	// #0
  404e54:	bl	4020e0 <dcgettext@plt>
  404e58:	mov	x20, x0
  404e5c:	bl	401e60 <bfd_get_error@plt>
  404e60:	bl	4020c0 <bfd_errmsg@plt>
  404e64:	mov	x2, x0
  404e68:	mov	x1, x19
  404e6c:	mov	x0, x20
  404e70:	bl	404d28 <ferror@plt+0x2b38>
  404e74:	nop
  404e78:	stp	x29, x30, [sp, #-48]!
  404e7c:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  404e80:	mov	x29, sp
  404e84:	stp	x19, x20, [sp, #16]
  404e88:	mov	x19, x0
  404e8c:	ldr	x0, [x1, #1880]
  404e90:	stp	x21, x22, [sp, #32]
  404e94:	adrp	x22, 41a000 <ferror@plt+0x17e10>
  404e98:	bl	402040 <fflush@plt>
  404e9c:	mov	w2, #0x5                   	// #5
  404ea0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404ea4:	ldr	x20, [x22, #1856]
  404ea8:	add	x1, x1, #0xa78
  404eac:	mov	x0, #0x0                   	// #0
  404eb0:	bl	4020e0 <dcgettext@plt>
  404eb4:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404eb8:	mov	x1, x0
  404ebc:	mov	x0, x20
  404ec0:	ldr	x2, [x2, #3256]
  404ec4:	bl	4021c0 <fprintf@plt>
  404ec8:	ldr	x2, [x19]
  404ecc:	cbz	x2, 404ef4 <ferror@plt+0x2d04>
  404ed0:	adrp	x20, 407000 <ferror@plt+0x4e10>
  404ed4:	add	x21, x22, #0x740
  404ed8:	add	x20, x20, #0xc08
  404edc:	nop
  404ee0:	ldr	x0, [x21]
  404ee4:	mov	x1, x20
  404ee8:	bl	4021c0 <fprintf@plt>
  404eec:	ldr	x2, [x19, #8]!
  404ef0:	cbnz	x2, 404ee0 <ferror@plt+0x2cf0>
  404ef4:	ldr	x1, [x22, #1856]
  404ef8:	mov	w0, #0xa                   	// #10
  404efc:	ldp	x19, x20, [sp, #16]
  404f00:	ldp	x21, x22, [sp, #32]
  404f04:	ldp	x29, x30, [sp], #48
  404f08:	b	401d90 <fputc@plt>
  404f0c:	nop
  404f10:	stp	x29, x30, [sp, #-48]!
  404f14:	mov	x29, sp
  404f18:	stp	x19, x20, [sp, #16]
  404f1c:	mov	x20, x1
  404f20:	stp	x21, x22, [sp, #32]
  404f24:	cbz	x0, 404fa4 <ferror@plt+0x2db4>
  404f28:	mov	x19, x0
  404f2c:	mov	w2, #0x5                   	// #5
  404f30:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404f34:	mov	x0, #0x0                   	// #0
  404f38:	add	x1, x1, #0xaa8
  404f3c:	bl	4020e0 <dcgettext@plt>
  404f40:	mov	x2, x19
  404f44:	mov	x1, x0
  404f48:	mov	x0, x20
  404f4c:	bl	4021c0 <fprintf@plt>
  404f50:	bl	401e40 <bfd_target_list@plt>
  404f54:	mov	x22, x0
  404f58:	ldr	x2, [x0]
  404f5c:	cbz	x2, 404f84 <ferror@plt+0x2d94>
  404f60:	adrp	x21, 407000 <ferror@plt+0x4e10>
  404f64:	add	x19, x0, #0x8
  404f68:	add	x21, x21, #0xc08
  404f6c:	nop
  404f70:	mov	x1, x21
  404f74:	mov	x0, x20
  404f78:	bl	4021c0 <fprintf@plt>
  404f7c:	ldr	x2, [x19], #8
  404f80:	cbnz	x2, 404f70 <ferror@plt+0x2d80>
  404f84:	mov	x1, x20
  404f88:	mov	w0, #0xa                   	// #10
  404f8c:	bl	401d90 <fputc@plt>
  404f90:	mov	x0, x22
  404f94:	ldp	x19, x20, [sp, #16]
  404f98:	ldp	x21, x22, [sp, #32]
  404f9c:	ldp	x29, x30, [sp], #48
  404fa0:	b	401ff0 <free@plt>
  404fa4:	mov	w2, #0x5                   	// #5
  404fa8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404fac:	add	x1, x1, #0xa90
  404fb0:	bl	4020e0 <dcgettext@plt>
  404fb4:	mov	x1, x0
  404fb8:	mov	x0, x20
  404fbc:	bl	4021c0 <fprintf@plt>
  404fc0:	b	404f50 <ferror@plt+0x2d60>
  404fc4:	nop
  404fc8:	stp	x29, x30, [sp, #-48]!
  404fcc:	mov	x29, sp
  404fd0:	stp	x19, x20, [sp, #16]
  404fd4:	mov	x20, x1
  404fd8:	stp	x21, x22, [sp, #32]
  404fdc:	cbz	x0, 40505c <ferror@plt+0x2e6c>
  404fe0:	mov	x19, x0
  404fe4:	mov	w2, #0x5                   	// #5
  404fe8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404fec:	mov	x0, #0x0                   	// #0
  404ff0:	add	x1, x1, #0xae0
  404ff4:	bl	4020e0 <dcgettext@plt>
  404ff8:	mov	x2, x19
  404ffc:	mov	x1, x0
  405000:	mov	x0, x20
  405004:	bl	4021c0 <fprintf@plt>
  405008:	bl	401d30 <bfd_arch_list@plt>
  40500c:	mov	x22, x0
  405010:	ldr	x2, [x0]
  405014:	cbz	x2, 40503c <ferror@plt+0x2e4c>
  405018:	adrp	x21, 407000 <ferror@plt+0x4e10>
  40501c:	mov	x19, x0
  405020:	add	x21, x21, #0xc08
  405024:	nop
  405028:	mov	x1, x21
  40502c:	mov	x0, x20
  405030:	bl	4021c0 <fprintf@plt>
  405034:	ldr	x2, [x19, #8]!
  405038:	cbnz	x2, 405028 <ferror@plt+0x2e38>
  40503c:	mov	x1, x20
  405040:	mov	w0, #0xa                   	// #10
  405044:	bl	401d90 <fputc@plt>
  405048:	mov	x0, x22
  40504c:	ldp	x19, x20, [sp, #16]
  405050:	ldp	x21, x22, [sp, #32]
  405054:	ldp	x29, x30, [sp], #48
  405058:	b	401ff0 <free@plt>
  40505c:	mov	w2, #0x5                   	// #5
  405060:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405064:	add	x1, x1, #0xac0
  405068:	bl	4020e0 <dcgettext@plt>
  40506c:	mov	x1, x0
  405070:	mov	x0, x20
  405074:	bl	4021c0 <fprintf@plt>
  405078:	b	405008 <ferror@plt+0x2e18>
  40507c:	nop
  405080:	stp	x29, x30, [sp, #-192]!
  405084:	mov	w2, #0x5                   	// #5
  405088:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40508c:	mov	x29, sp
  405090:	add	x1, x1, #0xb00
  405094:	mov	x0, #0x0                   	// #0
  405098:	stp	x19, x20, [sp, #16]
  40509c:	bl	4020e0 <dcgettext@plt>
  4050a0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4050a4:	add	x1, x1, #0xb20
  4050a8:	bl	402140 <printf@plt>
  4050ac:	mov	x0, #0x0                   	// #0
  4050b0:	bl	4065d8 <ferror@plt+0x43e8>
  4050b4:	mov	x2, x0
  4050b8:	add	x1, sp, #0xa0
  4050bc:	adrp	x0, 404000 <ferror@plt+0x1e10>
  4050c0:	add	x0, x0, #0xab0
  4050c4:	stp	x2, xzr, [sp, #160]
  4050c8:	stp	xzr, xzr, [sp, #176]
  4050cc:	bl	401fe0 <bfd_iterate_over_targets@plt>
  4050d0:	ldr	x0, [sp, #160]
  4050d4:	bl	4021b0 <unlink@plt>
  4050d8:	ldr	x0, [sp, #160]
  4050dc:	bl	401ff0 <free@plt>
  4050e0:	ldr	w19, [sp, #168]
  4050e4:	cbz	w19, 4050f8 <ferror@plt+0x2f08>
  4050e8:	mov	w0, w19
  4050ec:	ldp	x19, x20, [sp, #16]
  4050f0:	ldp	x29, x30, [sp], #192
  4050f4:	ret
  4050f8:	mov	w20, #0x2                   	// #2
  4050fc:	stp	x21, x22, [sp, #32]
  405100:	stp	x23, x24, [sp, #48]
  405104:	stp	x25, x26, [sp, #64]
  405108:	mov	w26, #0x0                   	// #0
  40510c:	stp	x27, x28, [sp, #80]
  405110:	mov	x1, #0x0                   	// #0
  405114:	mov	w0, w20
  405118:	bl	401fb0 <bfd_printable_arch_mach@plt>
  40511c:	add	w20, w20, #0x1
  405120:	bl	401ce0 <strlen@plt>
  405124:	cmp	w26, w0
  405128:	csel	w26, w26, w0, ge  // ge = tcont
  40512c:	cmp	w20, #0x59
  405130:	b.ne	405110 <ferror@plt+0x2f20>  // b.any
  405134:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405138:	add	x0, x0, #0xb38
  40513c:	bl	402180 <getenv@plt>
  405140:	cbz	x0, 405158 <ferror@plt+0x2f68>
  405144:	mov	w2, #0xa                   	// #10
  405148:	mov	x1, #0x0                   	// #0
  40514c:	bl	401fc0 <strtol@plt>
  405150:	mov	w2, w0
  405154:	cbnz	w0, 40515c <ferror@plt+0x2f6c>
  405158:	mov	w2, #0x50                  	// #80
  40515c:	ldr	w1, [sp, #172]
  405160:	cmp	w1, #0x0
  405164:	b.le	405394 <ferror@plt+0x31a4>
  405168:	sub	w2, w2, w26
  40516c:	adrp	x28, 407000 <ferror@plt+0x4e10>
  405170:	sub	w0, w2, #0x1
  405174:	adrp	x27, 407000 <ferror@plt+0x4e10>
  405178:	adrp	x23, 41a000 <ferror@plt+0x17e10>
  40517c:	adrp	x2, 407000 <ferror@plt+0x4e10>
  405180:	add	x28, x28, #0xb40
  405184:	add	x2, x2, #0xb50
  405188:	add	x27, x27, #0xb48
  40518c:	add	x23, x23, #0x758
  405190:	str	w0, [sp, #124]
  405194:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405198:	add	x0, x0, #0xba0
  40519c:	str	x2, [sp, #128]
  4051a0:	add	w2, w26, #0x1
  4051a4:	str	x0, [sp, #144]
  4051a8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4051ac:	add	x0, x0, #0xb60
  4051b0:	str	x0, [sp, #136]
  4051b4:	str	w2, [sp, #152]
  4051b8:	mov	w24, #0x60                  	// #96
  4051bc:	ldr	w22, [sp, #124]
  4051c0:	ldr	x21, [sp, #184]
  4051c4:	smull	x24, w19, w24
  4051c8:	sxtw	x25, w19
  4051cc:	mov	w20, w19
  4051d0:	add	x21, x21, x24
  4051d4:	nop
  4051d8:	ldr	x0, [x21]
  4051dc:	sub	w22, w22, #0x1
  4051e0:	add	x21, x21, #0x60
  4051e4:	str	w1, [sp, #104]
  4051e8:	bl	401ce0 <strlen@plt>
  4051ec:	subs	w22, w22, w0
  4051f0:	b.mi	405204 <ferror@plt+0x3014>  // b.first
  4051f4:	ldr	w1, [sp, #104]
  4051f8:	add	w20, w20, #0x1
  4051fc:	cmp	w1, w20
  405200:	b.gt	4051d8 <ferror@plt+0x2fe8>
  405204:	ldr	w1, [sp, #152]
  405208:	mov	x2, x28
  40520c:	mov	x0, x27
  405210:	bl	402140 <printf@plt>
  405214:	cmp	w20, w19
  405218:	b.eq	4053b8 <ferror@plt+0x31c8>  // b.none
  40521c:	mvn	w21, w19
  405220:	add	x25, x25, #0x1
  405224:	add	w0, w21, w20
  405228:	mov	x2, x24
  40522c:	add	x0, x0, x25
  405230:	add	x0, x0, x0, lsl #1
  405234:	lsl	x22, x0, #5
  405238:	ldr	x1, [sp, #184]
  40523c:	ldr	x0, [sp, #144]
  405240:	ldr	x1, [x1, x2]
  405244:	add	x2, x2, #0x60
  405248:	stp	x2, x2, [sp, #104]
  40524c:	bl	402140 <printf@plt>
  405250:	ldr	x2, [sp, #104]
  405254:	cmp	x22, x2
  405258:	b.ne	405238 <ferror@plt+0x3048>  // b.any
  40525c:	add	w21, w21, w20
  405260:	mov	w0, #0xa                   	// #10
  405264:	add	x25, x21, x25
  405268:	mov	w22, #0x2                   	// #2
  40526c:	ldr	x1, [x23]
  405270:	add	x25, x25, x25, lsl #1
  405274:	lsl	x25, x25, #5
  405278:	bl	401d80 <putc@plt>
  40527c:	nop
  405280:	mov	x1, #0x0                   	// #0
  405284:	mov	w0, w22
  405288:	bl	401fb0 <bfd_printable_arch_mach@plt>
  40528c:	ldr	x1, [sp, #128]
  405290:	bl	401fa0 <strcmp@plt>
  405294:	cbnz	w0, 4052b8 <ferror@plt+0x30c8>
  405298:	add	w22, w22, #0x1
  40529c:	cmp	w22, #0x59
  4052a0:	b.ne	405280 <ferror@plt+0x3090>  // b.any
  4052a4:	ldr	w1, [sp, #172]
  4052a8:	cmp	w1, w20
  4052ac:	b.le	405394 <ferror@plt+0x31a4>
  4052b0:	mov	w19, w20
  4052b4:	b	4051b8 <ferror@plt+0x2fc8>
  4052b8:	mov	x1, #0x0                   	// #0
  4052bc:	mov	w0, w22
  4052c0:	bl	401fb0 <bfd_printable_arch_mach@plt>
  4052c4:	mov	x2, x0
  4052c8:	ldr	x0, [sp, #136]
  4052cc:	mov	w1, w26
  4052d0:	bl	402140 <printf@plt>
  4052d4:	cmp	w20, w19
  4052d8:	b.eq	405380 <ferror@plt+0x3190>  // b.none
  4052dc:	sub	w0, w22, #0x2
  4052e0:	str	x0, [sp, #104]
  4052e4:	ldr	x0, [sp, #184]
  4052e8:	mov	x21, x24
  4052ec:	ldr	x3, [sp, #104]
  4052f0:	add	x2, x0, x21
  4052f4:	ldr	x1, [x23]
  4052f8:	add	x2, x2, x3
  4052fc:	ldr	x0, [x0, x21]
  405300:	ldrb	w2, [x2, #8]
  405304:	cbz	w2, 405344 <ferror@plt+0x3154>
  405308:	bl	401cf0 <fputs@plt>
  40530c:	ldr	x1, [x23]
  405310:	add	x21, x21, #0x60
  405314:	cmp	x25, x21
  405318:	b.eq	405388 <ferror@plt+0x3198>  // b.none
  40531c:	mov	w0, #0x20                  	// #32
  405320:	bl	401d80 <putc@plt>
  405324:	ldr	x0, [sp, #184]
  405328:	ldr	x3, [sp, #104]
  40532c:	add	x2, x0, x21
  405330:	ldr	x1, [x23]
  405334:	add	x2, x2, x3
  405338:	ldr	x0, [x0, x21]
  40533c:	ldrb	w2, [x2, #8]
  405340:	cbnz	w2, 405308 <ferror@plt+0x3118>
  405344:	str	x1, [sp, #112]
  405348:	bl	401ce0 <strlen@plt>
  40534c:	sub	w2, w0, #0x1
  405350:	ldr	x1, [sp, #112]
  405354:	cbz	w0, 405310 <ferror@plt+0x3120>
  405358:	sub	w2, w2, #0x1
  40535c:	mov	w0, #0x2d                  	// #45
  405360:	str	w2, [sp, #112]
  405364:	str	w2, [sp, #156]
  405368:	bl	401d80 <putc@plt>
  40536c:	ldr	w2, [sp, #112]
  405370:	ldr	x1, [x23]
  405374:	cmn	w2, #0x1
  405378:	b.ne	405358 <ferror@plt+0x3168>  // b.any
  40537c:	b	405310 <ferror@plt+0x3120>
  405380:	ldr	x1, [x23]
  405384:	nop
  405388:	mov	w0, #0xa                   	// #10
  40538c:	bl	401d80 <putc@plt>
  405390:	b	405298 <ferror@plt+0x30a8>
  405394:	ldr	w19, [sp, #168]
  405398:	ldp	x21, x22, [sp, #32]
  40539c:	mov	w0, w19
  4053a0:	ldp	x19, x20, [sp, #16]
  4053a4:	ldp	x23, x24, [sp, #48]
  4053a8:	ldp	x25, x26, [sp, #64]
  4053ac:	ldp	x27, x28, [sp, #80]
  4053b0:	ldp	x29, x30, [sp], #192
  4053b4:	ret
  4053b8:	add	x25, x25, #0x1
  4053bc:	mvn	w21, w20
  4053c0:	b	40525c <ferror@plt+0x306c>
  4053c4:	nop
  4053c8:	stp	x29, x30, [sp, #-240]!
  4053cc:	mov	x29, sp
  4053d0:	stp	x19, x20, [sp, #16]
  4053d4:	mov	x20, x0
  4053d8:	mov	x19, x1
  4053dc:	stp	x21, x22, [sp, #32]
  4053e0:	mov	w21, w3
  4053e4:	cbz	w2, 405400 <ferror@plt+0x3210>
  4053e8:	ldr	x2, [x19, #8]
  4053ec:	add	x1, sp, #0x70
  4053f0:	mov	x0, x19
  4053f4:	ldr	x2, [x2, #480]
  4053f8:	blr	x2
  4053fc:	cbz	w0, 405470 <ferror@plt+0x3280>
  405400:	ldr	x0, [x19]
  405404:	mov	x1, x20
  405408:	bl	401cf0 <fputs@plt>
  40540c:	cbz	w21, 405420 <ferror@plt+0x3230>
  405410:	ldrb	w0, [x19, #76]
  405414:	tbz	w0, #7, 40543c <ferror@plt+0x324c>
  405418:	ldr	x2, [x19, #96]
  40541c:	cbnz	x2, 405444 <ferror@plt+0x3254>
  405420:	mov	x1, x20
  405424:	mov	w0, #0xa                   	// #10
  405428:	bl	401d90 <fputc@plt>
  40542c:	ldp	x19, x20, [sp, #16]
  405430:	ldp	x21, x22, [sp, #32]
  405434:	ldp	x29, x30, [sp], #240
  405438:	ret
  40543c:	ldr	x2, [x19, #88]
  405440:	cbz	x2, 405420 <ferror@plt+0x3230>
  405444:	mov	x0, x20
  405448:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40544c:	add	x1, x1, #0xba8
  405450:	bl	4021c0 <fprintf@plt>
  405454:	mov	x1, x20
  405458:	mov	w0, #0xa                   	// #10
  40545c:	bl	401d90 <fputc@plt>
  405460:	ldp	x19, x20, [sp, #16]
  405464:	ldp	x21, x22, [sp, #32]
  405468:	ldp	x29, x30, [sp], #240
  40546c:	ret
  405470:	ldr	x1, [sp, #200]
  405474:	add	x0, sp, #0x30
  405478:	str	x1, [sp, #48]
  40547c:	bl	401dc0 <ctime@plt>
  405480:	mov	x2, x0
  405484:	cbz	x0, 4054d8 <ferror@plt+0x32e8>
  405488:	add	x22, sp, #0x48
  40548c:	add	x3, x2, #0x14
  405490:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405494:	mov	x0, x22
  405498:	add	x1, x1, #0xb80
  40549c:	add	x2, x2, #0x4
  4054a0:	bl	401d70 <sprintf@plt>
  4054a4:	ldr	w0, [sp, #128]
  4054a8:	add	x1, sp, #0x38
  4054ac:	bl	405a50 <ferror@plt+0x3860>
  4054b0:	strb	wzr, [sp, #66]
  4054b4:	ldp	w3, w4, [sp, #136]
  4054b8:	add	x2, sp, #0x39
  4054bc:	ldr	x5, [sp, #160]
  4054c0:	mov	x6, x22
  4054c4:	mov	x0, x20
  4054c8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4054cc:	add	x1, x1, #0xb90
  4054d0:	bl	4021c0 <fprintf@plt>
  4054d4:	b	405400 <ferror@plt+0x3210>
  4054d8:	mov	w2, #0x5                   	// #5
  4054dc:	add	x22, sp, #0x48
  4054e0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4054e4:	add	x1, x1, #0xb68
  4054e8:	bl	4020e0 <dcgettext@plt>
  4054ec:	mov	x1, x0
  4054f0:	mov	x0, x22
  4054f4:	bl	401d70 <sprintf@plt>
  4054f8:	b	4054a4 <ferror@plt+0x32b4>
  4054fc:	nop
  405500:	stp	x29, x30, [sp, #-32]!
  405504:	mov	x29, sp
  405508:	str	x19, [sp, #16]
  40550c:	bl	404930 <ferror@plt+0x2740>
  405510:	mov	x19, x0
  405514:	bl	402070 <mkstemp@plt>
  405518:	cmn	w0, #0x1
  40551c:	b.eq	405534 <ferror@plt+0x3344>  // b.none
  405520:	bl	401ee0 <close@plt>
  405524:	mov	x0, x19
  405528:	ldr	x19, [sp, #16]
  40552c:	ldp	x29, x30, [sp], #32
  405530:	ret
  405534:	mov	x0, x19
  405538:	mov	x19, #0x0                   	// #0
  40553c:	bl	401ff0 <free@plt>
  405540:	b	405524 <ferror@plt+0x3334>
  405544:	nop
  405548:	stp	x29, x30, [sp, #-16]!
  40554c:	mov	x29, sp
  405550:	bl	404930 <ferror@plt+0x2740>
  405554:	ldp	x29, x30, [sp], #16
  405558:	b	401f20 <mkdtemp@plt>
  40555c:	nop
  405560:	stp	x29, x30, [sp, #-48]!
  405564:	mov	w2, #0x0                   	// #0
  405568:	mov	x29, sp
  40556c:	stp	x19, x20, [sp, #16]
  405570:	mov	x19, x1
  405574:	mov	x20, x0
  405578:	add	x1, sp, #0x28
  40557c:	bl	401d00 <bfd_scan_vma@plt>
  405580:	ldr	x1, [sp, #40]
  405584:	ldrb	w1, [x1]
  405588:	cbnz	w1, 405598 <ferror@plt+0x33a8>
  40558c:	ldp	x19, x20, [sp, #16]
  405590:	ldp	x29, x30, [sp], #48
  405594:	ret
  405598:	mov	w2, #0x5                   	// #5
  40559c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4055a0:	mov	x0, #0x0                   	// #0
  4055a4:	add	x1, x1, #0xbb0
  4055a8:	bl	4020e0 <dcgettext@plt>
  4055ac:	mov	x2, x20
  4055b0:	mov	x1, x19
  4055b4:	bl	404d28 <ferror@plt+0x2b38>
  4055b8:	cbz	x0, 4056b4 <ferror@plt+0x34c4>
  4055bc:	stp	x29, x30, [sp, #-160]!
  4055c0:	mov	x1, x0
  4055c4:	mov	x29, sp
  4055c8:	add	x2, sp, #0x20
  4055cc:	stp	x19, x20, [sp, #16]
  4055d0:	mov	x19, x0
  4055d4:	mov	w0, #0x0                   	// #0
  4055d8:	bl	4021a0 <__xstat@plt>
  4055dc:	tbnz	w0, #31, 40560c <ferror@plt+0x341c>
  4055e0:	ldr	w0, [sp, #48]
  4055e4:	and	w0, w0, #0xf000
  4055e8:	cmp	w0, #0x4, lsl #12
  4055ec:	b.eq	4056e0 <ferror@plt+0x34f0>  // b.none
  4055f0:	cmp	w0, #0x8, lsl #12
  4055f4:	b.ne	405690 <ferror@plt+0x34a0>  // b.any
  4055f8:	ldr	x0, [sp, #80]
  4055fc:	tbnz	x0, #63, 4056bc <ferror@plt+0x34cc>
  405600:	ldp	x19, x20, [sp, #16]
  405604:	ldp	x29, x30, [sp], #160
  405608:	ret
  40560c:	bl	402170 <__errno_location@plt>
  405610:	mov	x20, x0
  405614:	ldr	w0, [x0]
  405618:	cmp	w0, #0x2
  40561c:	b.eq	405664 <ferror@plt+0x3474>  // b.none
  405620:	mov	w2, #0x5                   	// #5
  405624:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405628:	mov	x0, #0x0                   	// #0
  40562c:	add	x1, x1, #0xbe0
  405630:	bl	4020e0 <dcgettext@plt>
  405634:	mov	x1, x0
  405638:	ldr	w0, [x20]
  40563c:	mov	x20, x1
  405640:	bl	401ed0 <strerror@plt>
  405644:	mov	x2, x0
  405648:	mov	x1, x19
  40564c:	mov	x0, x20
  405650:	bl	404da0 <ferror@plt+0x2bb0>
  405654:	mov	x0, #0xffffffffffffffff    	// #-1
  405658:	ldp	x19, x20, [sp, #16]
  40565c:	ldp	x29, x30, [sp], #160
  405660:	ret
  405664:	mov	w2, #0x5                   	// #5
  405668:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40566c:	mov	x0, #0x0                   	// #0
  405670:	add	x1, x1, #0xbc8
  405674:	bl	4020e0 <dcgettext@plt>
  405678:	mov	x1, x19
  40567c:	bl	404da0 <ferror@plt+0x2bb0>
  405680:	mov	x0, #0xffffffffffffffff    	// #-1
  405684:	ldp	x19, x20, [sp, #16]
  405688:	ldp	x29, x30, [sp], #160
  40568c:	ret
  405690:	mov	w2, #0x5                   	// #5
  405694:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405698:	mov	x0, #0x0                   	// #0
  40569c:	add	x1, x1, #0xc30
  4056a0:	bl	4020e0 <dcgettext@plt>
  4056a4:	mov	x1, x19
  4056a8:	bl	404da0 <ferror@plt+0x2bb0>
  4056ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4056b0:	b	405600 <ferror@plt+0x3410>
  4056b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4056b8:	ret
  4056bc:	mov	w2, #0x5                   	// #5
  4056c0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4056c4:	mov	x0, #0x0                   	// #0
  4056c8:	add	x1, x1, #0xc58
  4056cc:	bl	4020e0 <dcgettext@plt>
  4056d0:	mov	x1, x19
  4056d4:	bl	404da0 <ferror@plt+0x2bb0>
  4056d8:	mov	x0, #0xffffffffffffffff    	// #-1
  4056dc:	b	405600 <ferror@plt+0x3410>
  4056e0:	mov	w2, #0x5                   	// #5
  4056e4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4056e8:	mov	x0, #0x0                   	// #0
  4056ec:	add	x1, x1, #0xc10
  4056f0:	bl	4020e0 <dcgettext@plt>
  4056f4:	mov	x1, x19
  4056f8:	bl	404da0 <ferror@plt+0x2bb0>
  4056fc:	mov	x0, #0xffffffffffffffff    	// #-1
  405700:	b	405600 <ferror@plt+0x3410>
  405704:	nop
  405708:	stp	x29, x30, [sp, #-64]!
  40570c:	mov	x29, sp
  405710:	stp	x19, x20, [sp, #16]
  405714:	cbz	x0, 4057dc <ferror@plt+0x35ec>
  405718:	mov	x19, x0
  40571c:	ldr	x0, [x0, #208]
  405720:	cbz	x0, 4057c0 <ferror@plt+0x35d0>
  405724:	ldrb	w1, [x0, #76]
  405728:	tbnz	w1, #7, 4057c0 <ferror@plt+0x35d0>
  40572c:	stp	x21, x22, [sp, #32]
  405730:	ldr	x21, [x0]
  405734:	stp	x23, x24, [sp, #48]
  405738:	adrp	x24, 41a000 <ferror@plt+0x17e10>
  40573c:	mov	x0, x21
  405740:	bl	401ce0 <strlen@plt>
  405744:	ldr	x23, [x19]
  405748:	mov	x20, x0
  40574c:	add	x22, x24, #0xca0
  405750:	mov	x0, x23
  405754:	bl	401ce0 <strlen@plt>
  405758:	ldr	x1, [x24, #3232]
  40575c:	add	x20, x20, x0
  405760:	add	x20, x20, #0x3
  405764:	cmp	x1, x20
  405768:	b.cc	40579c <ferror@plt+0x35ac>  // b.lo, b.ul, b.last
  40576c:	ldr	x0, [x22, #8]
  405770:	mov	x3, x23
  405774:	mov	x2, x21
  405778:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40577c:	add	x1, x1, #0xcc0
  405780:	bl	401d70 <sprintf@plt>
  405784:	ldr	x0, [x22, #8]
  405788:	ldp	x19, x20, [sp, #16]
  40578c:	ldp	x21, x22, [sp, #32]
  405790:	ldp	x23, x24, [sp, #48]
  405794:	ldp	x29, x30, [sp], #64
  405798:	ret
  40579c:	cbnz	x1, 4057d0 <ferror@plt+0x35e0>
  4057a0:	add	x0, x20, x20, lsr #1
  4057a4:	str	x0, [x24, #3232]
  4057a8:	bl	401e80 <xmalloc@plt>
  4057ac:	str	x0, [x22, #8]
  4057b0:	ldr	x1, [x19, #208]
  4057b4:	ldr	x23, [x19]
  4057b8:	ldr	x21, [x1]
  4057bc:	b	405770 <ferror@plt+0x3580>
  4057c0:	ldr	x0, [x19]
  4057c4:	ldp	x19, x20, [sp, #16]
  4057c8:	ldp	x29, x30, [sp], #64
  4057cc:	ret
  4057d0:	ldr	x0, [x22, #8]
  4057d4:	bl	401ff0 <free@plt>
  4057d8:	b	4057a0 <ferror@plt+0x35b0>
  4057dc:	adrp	x3, 407000 <ferror@plt+0x4e10>
  4057e0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4057e4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4057e8:	add	x3, x3, #0xcf0
  4057ec:	add	x1, x1, #0xc98
  4057f0:	add	x0, x0, #0xcb0
  4057f4:	mov	w2, #0x281                 	// #641
  4057f8:	stp	x21, x22, [sp, #32]
  4057fc:	stp	x23, x24, [sp, #48]
  405800:	bl	402160 <__assert_fail@plt>
  405804:	nop
  405808:	stp	x29, x30, [sp, #-288]!
  40580c:	mov	x29, sp
  405810:	stp	x19, x20, [sp, #16]
  405814:	mov	x19, x0
  405818:	stp	x21, x22, [sp, #32]
  40581c:	mov	x22, x2
  405820:	mov	x21, x3
  405824:	stp	x23, x24, [sp, #48]
  405828:	mov	x23, x1
  40582c:	str	q0, [sp, #128]
  405830:	str	q1, [sp, #144]
  405834:	str	q2, [sp, #160]
  405838:	str	q3, [sp, #176]
  40583c:	str	q4, [sp, #192]
  405840:	str	q5, [sp, #208]
  405844:	str	q6, [sp, #224]
  405848:	str	q7, [sp, #240]
  40584c:	stp	x4, x5, [sp, #256]
  405850:	stp	x6, x7, [sp, #272]
  405854:	bl	401e60 <bfd_get_error@plt>
  405858:	cbnz	w0, 405958 <ferror@plt+0x3768>
  40585c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405860:	mov	w2, #0x5                   	// #5
  405864:	add	x1, x1, #0x9d8
  405868:	mov	x0, #0x0                   	// #0
  40586c:	bl	4020e0 <dcgettext@plt>
  405870:	mov	x24, x0
  405874:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405878:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  40587c:	ldr	x0, [x0, #1880]
  405880:	bl	402040 <fflush@plt>
  405884:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405888:	add	x4, sp, #0x100
  40588c:	ldr	x1, [x20, #1856]
  405890:	add	x5, sp, #0x120
  405894:	ldr	x0, [x0, #3256]
  405898:	mov	w3, #0xffffffe0            	// #-32
  40589c:	mov	w2, #0xffffff80            	// #-128
  4058a0:	stp	x5, x5, [sp, #96]
  4058a4:	str	x4, [sp, #112]
  4058a8:	stp	w3, w2, [sp, #120]
  4058ac:	bl	401cf0 <fputs@plt>
  4058b0:	cbz	x23, 4058dc <ferror@plt+0x36ec>
  4058b4:	cbz	x19, 405964 <ferror@plt+0x3774>
  4058b8:	ldr	x0, [x20, #1856]
  4058bc:	cbz	x22, 4058e0 <ferror@plt+0x36f0>
  4058c0:	ldr	x3, [x22]
  4058c4:	cbz	x3, 4058e0 <ferror@plt+0x36f0>
  4058c8:	mov	x2, x19
  4058cc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4058d0:	add	x1, x1, #0xcc8
  4058d4:	bl	4021c0 <fprintf@plt>
  4058d8:	b	4058f0 <ferror@plt+0x3700>
  4058dc:	ldr	x0, [x20, #1856]
  4058e0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4058e4:	mov	x2, x19
  4058e8:	add	x1, x1, #0xcd8
  4058ec:	bl	4021c0 <fprintf@plt>
  4058f0:	ldr	x0, [x20, #1856]
  4058f4:	cbz	x21, 405934 <ferror@plt+0x3744>
  4058f8:	mov	x3, x0
  4058fc:	mov	x2, #0x2                   	// #2
  405900:	mov	x1, #0x1                   	// #1
  405904:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405908:	add	x0, x0, #0xce0
  40590c:	bl	402010 <fwrite@plt>
  405910:	ldp	x6, x7, [sp, #96]
  405914:	mov	x1, x21
  405918:	ldp	x4, x5, [sp, #112]
  40591c:	add	x2, sp, #0x40
  405920:	ldr	x0, [x20, #1856]
  405924:	stp	x6, x7, [sp, #64]
  405928:	stp	x4, x5, [sp, #80]
  40592c:	bl	402130 <vfprintf@plt>
  405930:	ldr	x0, [x20, #1856]
  405934:	mov	x2, x24
  405938:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40593c:	add	x1, x1, #0xce8
  405940:	bl	4021c0 <fprintf@plt>
  405944:	ldp	x19, x20, [sp, #16]
  405948:	ldp	x21, x22, [sp, #32]
  40594c:	ldp	x23, x24, [sp, #48]
  405950:	ldp	x29, x30, [sp], #288
  405954:	ret
  405958:	bl	4020c0 <bfd_errmsg@plt>
  40595c:	mov	x24, x0
  405960:	b	405874 <ferror@plt+0x3684>
  405964:	mov	x0, x23
  405968:	bl	405708 <ferror@plt+0x3518>
  40596c:	mov	x19, x0
  405970:	b	4058b8 <ferror@plt+0x36c8>
  405974:	nop
  405978:	ldrb	w1, [x0]
  40597c:	cmp	w1, #0x2f
  405980:	b.eq	4059ec <ferror@plt+0x37fc>  // b.none
  405984:	cbz	w1, 4059bc <ferror@plt+0x37cc>
  405988:	cmp	w1, #0x2e
  40598c:	b.eq	4059c4 <ferror@plt+0x37d4>  // b.none
  405990:	ldrb	w1, [x0]
  405994:	nop
  405998:	cmp	w1, #0x2f
  40599c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4059a0:	b.eq	4059b0 <ferror@plt+0x37c0>  // b.none
  4059a4:	ldrb	w1, [x0, #1]!
  4059a8:	b	405998 <ferror@plt+0x37a8>
  4059ac:	ldrb	w1, [x0, #1]!
  4059b0:	cmp	w1, #0x2f
  4059b4:	b.eq	4059ac <ferror@plt+0x37bc>  // b.none
  4059b8:	cbnz	w1, 405988 <ferror@plt+0x3798>
  4059bc:	mov	w0, #0x1                   	// #1
  4059c0:	ret
  4059c4:	ldrb	w1, [x0, #1]
  4059c8:	cmp	w1, #0x2e
  4059cc:	b.eq	4059d8 <ferror@plt+0x37e8>  // b.none
  4059d0:	add	x0, x0, #0x1
  4059d4:	b	405998 <ferror@plt+0x37a8>
  4059d8:	ldrb	w1, [x0, #2]
  4059dc:	add	x0, x0, #0x2
  4059e0:	cmp	w1, #0x2f
  4059e4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4059e8:	b.ne	4059a4 <ferror@plt+0x37b4>  // b.any
  4059ec:	mov	w0, #0x0                   	// #0
  4059f0:	ret
  4059f4:	nop
  4059f8:	stp	x29, x30, [sp, #-16]!
  4059fc:	mov	x1, x0
  405a00:	adrp	x2, 407000 <ferror@plt+0x4e10>
  405a04:	mov	x29, sp
  405a08:	add	x2, x2, #0xb20
  405a0c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405a10:	add	x0, x0, #0xd10
  405a14:	bl	402140 <printf@plt>
  405a18:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405a1c:	add	x1, x1, #0xd20
  405a20:	mov	w2, #0x5                   	// #5
  405a24:	mov	x0, #0x0                   	// #0
  405a28:	bl	4020e0 <dcgettext@plt>
  405a2c:	bl	402140 <printf@plt>
  405a30:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405a34:	add	x1, x1, #0xd58
  405a38:	mov	w2, #0x5                   	// #5
  405a3c:	mov	x0, #0x0                   	// #0
  405a40:	bl	4020e0 <dcgettext@plt>
  405a44:	bl	402140 <printf@plt>
  405a48:	mov	w0, #0x0                   	// #0
  405a4c:	bl	401d10 <exit@plt>
  405a50:	and	x2, x0, #0xf000
  405a54:	mov	w6, #0x64                  	// #100
  405a58:	cmp	x2, #0x4, lsl #12
  405a5c:	b.eq	405aa0 <ferror@plt+0x38b0>  // b.none
  405a60:	cmp	x2, #0xa, lsl #12
  405a64:	mov	w6, #0x6c                  	// #108
  405a68:	b.eq	405aa0 <ferror@plt+0x38b0>  // b.none
  405a6c:	cmp	x2, #0x6, lsl #12
  405a70:	mov	w6, #0x62                  	// #98
  405a74:	b.eq	405aa0 <ferror@plt+0x38b0>  // b.none
  405a78:	cmp	x2, #0x2, lsl #12
  405a7c:	mov	w6, #0x63                  	// #99
  405a80:	b.eq	405aa0 <ferror@plt+0x38b0>  // b.none
  405a84:	cmp	x2, #0xc, lsl #12
  405a88:	mov	w6, #0x73                  	// #115
  405a8c:	b.eq	405aa0 <ferror@plt+0x38b0>  // b.none
  405a90:	cmp	x2, #0x1, lsl #12
  405a94:	mov	w6, #0x70                  	// #112
  405a98:	mov	w2, #0x2d                  	// #45
  405a9c:	csel	w6, w6, w2, eq  // eq = none
  405aa0:	tst	x0, #0x100
  405aa4:	mov	w2, #0x2d                  	// #45
  405aa8:	mov	w5, #0x72                  	// #114
  405aac:	csel	w11, w5, w2, ne  // ne = any
  405ab0:	tst	x0, #0x80
  405ab4:	mov	w4, #0x77                  	// #119
  405ab8:	csel	w10, w4, w2, ne  // ne = any
  405abc:	tst	x0, #0x40
  405ac0:	mov	w3, #0x78                  	// #120
  405ac4:	csel	w7, w3, w2, ne  // ne = any
  405ac8:	tst	x0, #0x20
  405acc:	strb	w6, [x1]
  405ad0:	csel	w9, w5, w2, ne  // ne = any
  405ad4:	tst	x0, #0x10
  405ad8:	csel	w8, w4, w2, ne  // ne = any
  405adc:	tst	x0, #0x8
  405ae0:	csel	w6, w3, w2, ne  // ne = any
  405ae4:	tst	x0, #0x4
  405ae8:	csel	w5, w5, w2, ne  // ne = any
  405aec:	tst	x0, #0x2
  405af0:	csel	w4, w4, w2, ne  // ne = any
  405af4:	tst	x0, #0x1
  405af8:	csel	w2, w3, w2, ne  // ne = any
  405afc:	strb	w11, [x1, #1]
  405b00:	strb	w10, [x1, #2]
  405b04:	strb	w7, [x1, #3]
  405b08:	strb	w9, [x1, #4]
  405b0c:	strb	w8, [x1, #5]
  405b10:	strb	w6, [x1, #6]
  405b14:	strb	w5, [x1, #7]
  405b18:	strb	w4, [x1, #8]
  405b1c:	strb	w2, [x1, #9]
  405b20:	tbz	w0, #11, 405b38 <ferror@plt+0x3948>
  405b24:	cmp	w7, w3
  405b28:	mov	w4, #0x73                  	// #115
  405b2c:	mov	w3, #0x53                  	// #83
  405b30:	csel	w3, w3, w4, ne  // ne = any
  405b34:	strb	w3, [x1, #3]
  405b38:	tbz	w0, #10, 405b50 <ferror@plt+0x3960>
  405b3c:	cmp	w6, #0x78
  405b40:	mov	w4, #0x73                  	// #115
  405b44:	mov	w3, #0x53                  	// #83
  405b48:	csel	w3, w3, w4, ne  // ne = any
  405b4c:	strb	w3, [x1, #6]
  405b50:	tbz	w0, #9, 405b68 <ferror@plt+0x3978>
  405b54:	cmp	w2, #0x78
  405b58:	mov	w0, #0x54                  	// #84
  405b5c:	mov	w2, #0x74                  	// #116
  405b60:	csel	w0, w0, w2, ne  // ne = any
  405b64:	strb	w0, [x1, #9]
  405b68:	ret
  405b6c:	nop
  405b70:	stp	x29, x30, [sp, #-48]!
  405b74:	mov	x29, sp
  405b78:	str	x21, [sp, #32]
  405b7c:	cbz	x0, 405c18 <ferror@plt+0x3a28>
  405b80:	stp	x19, x20, [sp, #16]
  405b84:	mov	x20, x0
  405b88:	ldr	x0, [x0]
  405b8c:	cbz	x0, 405bf8 <ferror@plt+0x3a08>
  405b90:	sub	x3, x20, #0x8
  405b94:	mov	x1, #0x1                   	// #1
  405b98:	mov	w0, w1
  405b9c:	add	x1, x1, #0x1
  405ba0:	ldr	x2, [x3, x1, lsl #3]
  405ba4:	cbnz	x2, 405b98 <ferror@plt+0x39a8>
  405ba8:	add	w0, w0, #0x1
  405bac:	sbfiz	x0, x0, #3, #32
  405bb0:	bl	401e80 <xmalloc@plt>
  405bb4:	mov	x21, x0
  405bb8:	ldr	x0, [x20]
  405bbc:	cbz	x0, 405c10 <ferror@plt+0x3a20>
  405bc0:	mov	x19, #0x0                   	// #0
  405bc4:	nop
  405bc8:	bl	401ea0 <xstrdup@plt>
  405bcc:	str	x0, [x21, x19]
  405bd0:	add	x19, x19, #0x8
  405bd4:	ldr	x0, [x20, x19]
  405bd8:	cbnz	x0, 405bc8 <ferror@plt+0x39d8>
  405bdc:	add	x19, x21, x19
  405be0:	str	xzr, [x19]
  405be4:	ldp	x19, x20, [sp, #16]
  405be8:	mov	x0, x21
  405bec:	ldr	x21, [sp, #32]
  405bf0:	ldp	x29, x30, [sp], #48
  405bf4:	ret
  405bf8:	mov	x0, #0x8                   	// #8
  405bfc:	bl	401e80 <xmalloc@plt>
  405c00:	mov	x21, x0
  405c04:	ldr	x0, [x20]
  405c08:	cbnz	x0, 405bc0 <ferror@plt+0x39d0>
  405c0c:	nop
  405c10:	mov	x19, x21
  405c14:	b	405be0 <ferror@plt+0x39f0>
  405c18:	mov	x21, #0x0                   	// #0
  405c1c:	b	405be8 <ferror@plt+0x39f8>
  405c20:	cbz	x0, 405c5c <ferror@plt+0x3a6c>
  405c24:	stp	x29, x30, [sp, #-32]!
  405c28:	mov	x29, sp
  405c2c:	stp	x19, x20, [sp, #16]
  405c30:	mov	x20, x0
  405c34:	ldr	x0, [x0]
  405c38:	cbz	x0, 405c4c <ferror@plt+0x3a5c>
  405c3c:	mov	x19, x20
  405c40:	bl	401ff0 <free@plt>
  405c44:	ldr	x0, [x19, #8]!
  405c48:	cbnz	x0, 405c40 <ferror@plt+0x3a50>
  405c4c:	mov	x0, x20
  405c50:	ldp	x19, x20, [sp, #16]
  405c54:	ldp	x29, x30, [sp], #32
  405c58:	b	401ff0 <free@plt>
  405c5c:	ret
  405c60:	stp	x29, x30, [sp, #-112]!
  405c64:	mov	x29, sp
  405c68:	stp	x27, x28, [sp, #80]
  405c6c:	mov	x27, #0x0                   	// #0
  405c70:	cbz	x0, 405d9c <ferror@plt+0x3bac>
  405c74:	stp	x19, x20, [sp, #16]
  405c78:	mov	x19, x0
  405c7c:	mov	x27, #0x0                   	// #0
  405c80:	stp	x21, x22, [sp, #32]
  405c84:	mov	w20, #0x0                   	// #0
  405c88:	adrp	x21, 419000 <ferror@plt+0x16e10>
  405c8c:	stp	x23, x24, [sp, #48]
  405c90:	mov	w24, #0x0                   	// #0
  405c94:	mov	w23, #0x0                   	// #0
  405c98:	stp	x25, x26, [sp, #64]
  405c9c:	bl	401ce0 <strlen@plt>
  405ca0:	add	x0, x0, #0x1
  405ca4:	bl	401e80 <xmalloc@plt>
  405ca8:	mov	x22, x0
  405cac:	mov	x25, #0x0                   	// #0
  405cb0:	mov	w26, #0x0                   	// #0
  405cb4:	nop
  405cb8:	ldr	x2, [x21, #4056]
  405cbc:	ldrb	w0, [x19]
  405cc0:	ldrh	w0, [x2, x0, lsl #1]
  405cc4:	tbz	w0, #6, 405cd4 <ferror@plt+0x3ae4>
  405cc8:	ldrb	w1, [x19, #1]!
  405ccc:	ldrh	w1, [x2, x1, lsl #1]
  405cd0:	tbnz	w1, #6, 405cc8 <ferror@plt+0x3ad8>
  405cd4:	lsl	x2, x25, #3
  405cd8:	cbz	w26, 405cec <ferror@plt+0x3afc>
  405cdc:	sub	w0, w26, #0x1
  405ce0:	add	x28, x27, x2
  405ce4:	cmp	w0, w25
  405ce8:	b.gt	405d14 <ferror@plt+0x3b24>
  405cec:	str	x2, [sp, #104]
  405cf0:	cbz	x27, 405e24 <ferror@plt+0x3c34>
  405cf4:	lsl	w26, w26, #1
  405cf8:	mov	x0, x27
  405cfc:	sbfiz	x1, x26, #3, #32
  405d00:	bl	401e10 <xrealloc@plt>
  405d04:	ldr	x2, [sp, #104]
  405d08:	mov	x27, x0
  405d0c:	add	x28, x27, x2
  405d10:	str	xzr, [x27, x2]
  405d14:	ldrb	w1, [x19]
  405d18:	cbz	w1, 405e48 <ferror@plt+0x3c58>
  405d1c:	ldr	x4, [x21, #4056]
  405d20:	mov	x2, x22
  405d24:	nop
  405d28:	ldrh	w3, [x4, w1, sxtw #1]
  405d2c:	tbz	w3, #6, 405d3c <ferror@plt+0x3b4c>
  405d30:	orr	w3, w24, w23
  405d34:	orr	w3, w3, w20
  405d38:	cbz	w3, 405dac <ferror@plt+0x3bbc>
  405d3c:	cbz	w20, 405dbc <ferror@plt+0x3bcc>
  405d40:	mov	w20, #0x0                   	// #0
  405d44:	strb	w1, [x2], #1
  405d48:	ldrb	w1, [x19, #1]!
  405d4c:	cbnz	w1, 405d28 <ferror@plt+0x3b38>
  405d50:	strb	wzr, [x2]
  405d54:	mov	x0, x22
  405d58:	bl	401ea0 <xstrdup@plt>
  405d5c:	stp	x0, xzr, [x28]
  405d60:	ldr	x3, [x21, #4056]
  405d64:	ldrb	w1, [x19]
  405d68:	ldrh	w0, [x3, w1, sxtw #1]
  405d6c:	tbz	w0, #6, 405d7c <ferror@plt+0x3b8c>
  405d70:	ldrb	w1, [x19, #1]!
  405d74:	ldrh	w2, [x3, w1, sxtw #1]
  405d78:	tbnz	w2, #6, 405d70 <ferror@plt+0x3b80>
  405d7c:	add	x25, x25, #0x1
  405d80:	cbnz	w1, 405cb8 <ferror@plt+0x3ac8>
  405d84:	mov	x0, x22
  405d88:	bl	401ff0 <free@plt>
  405d8c:	ldp	x19, x20, [sp, #16]
  405d90:	ldp	x21, x22, [sp, #32]
  405d94:	ldp	x23, x24, [sp, #48]
  405d98:	ldp	x25, x26, [sp, #64]
  405d9c:	mov	x0, x27
  405da0:	ldp	x27, x28, [sp, #80]
  405da4:	ldp	x29, x30, [sp], #112
  405da8:	ret
  405dac:	mov	w24, #0x0                   	// #0
  405db0:	mov	w23, #0x0                   	// #0
  405db4:	mov	w20, #0x0                   	// #0
  405db8:	b	405d50 <ferror@plt+0x3b60>
  405dbc:	cmp	w1, #0x5c
  405dc0:	b.eq	405de0 <ferror@plt+0x3bf0>  // b.none
  405dc4:	cbz	w23, 405de8 <ferror@plt+0x3bf8>
  405dc8:	cmp	w1, #0x27
  405dcc:	b.eq	405dd8 <ferror@plt+0x3be8>  // b.none
  405dd0:	strb	w1, [x2], #1
  405dd4:	b	405d48 <ferror@plt+0x3b58>
  405dd8:	mov	w23, #0x0                   	// #0
  405ddc:	b	405d48 <ferror@plt+0x3b58>
  405de0:	mov	w20, #0x1                   	// #1
  405de4:	b	405d48 <ferror@plt+0x3b58>
  405de8:	cbz	w24, 405e00 <ferror@plt+0x3c10>
  405dec:	mov	w20, w23
  405df0:	cmp	w1, #0x22
  405df4:	b.ne	405dd0 <ferror@plt+0x3be0>  // b.any
  405df8:	mov	w24, #0x0                   	// #0
  405dfc:	b	405d48 <ferror@plt+0x3b58>
  405e00:	mov	w20, w24
  405e04:	cmp	w1, #0x27
  405e08:	mov	w23, #0x1                   	// #1
  405e0c:	b.eq	405d48 <ferror@plt+0x3b58>  // b.none
  405e10:	cmp	w1, #0x22
  405e14:	b.eq	405e3c <ferror@plt+0x3c4c>  // b.none
  405e18:	mov	w23, w24
  405e1c:	strb	w1, [x2], #1
  405e20:	b	405d48 <ferror@plt+0x3b58>
  405e24:	mov	x0, #0x40                  	// #64
  405e28:	bl	401e80 <xmalloc@plt>
  405e2c:	mov	w26, #0x8                   	// #8
  405e30:	mov	x27, x0
  405e34:	ldr	x2, [sp, #104]
  405e38:	b	405d0c <ferror@plt+0x3b1c>
  405e3c:	mov	w23, w24
  405e40:	mov	w24, #0x1                   	// #1
  405e44:	b	405d48 <ferror@plt+0x3b58>
  405e48:	mov	x2, x22
  405e4c:	b	405d50 <ferror@plt+0x3b60>
  405e50:	cbz	x1, 405f28 <ferror@plt+0x3d38>
  405e54:	stp	x29, x30, [sp, #-80]!
  405e58:	mov	x29, sp
  405e5c:	stp	x21, x22, [sp, #32]
  405e60:	ldr	x21, [x0]
  405e64:	stp	x23, x24, [sp, #48]
  405e68:	mov	x24, x0
  405e6c:	cbz	x21, 405f20 <ferror@plt+0x3d30>
  405e70:	adrp	x22, 419000 <ferror@plt+0x16e10>
  405e74:	stp	x19, x20, [sp, #16]
  405e78:	mov	x20, x1
  405e7c:	ldr	x22, [x22, #4056]
  405e80:	mov	w23, #0x22                  	// #34
  405e84:	str	x25, [sp, #64]
  405e88:	mov	w25, #0x27                  	// #39
  405e8c:	ldrb	w19, [x21]
  405e90:	cbnz	w19, 405ea0 <ferror@plt+0x3cb0>
  405e94:	b	405efc <ferror@plt+0x3d0c>
  405e98:	ldrb	w19, [x21, #1]!
  405e9c:	cbz	w19, 405efc <ferror@plt+0x3d0c>
  405ea0:	ldrh	w2, [x22, w19, sxtw #1]
  405ea4:	mov	x1, x20
  405ea8:	mov	w0, #0x5c                  	// #92
  405eac:	tbnz	w2, #6, 405ec0 <ferror@plt+0x3cd0>
  405eb0:	cmp	w19, w0
  405eb4:	ccmp	w19, w25, #0x4, ne  // ne = any
  405eb8:	ccmp	w19, w23, #0x4, ne  // ne = any
  405ebc:	b.ne	405ecc <ferror@plt+0x3cdc>  // b.any
  405ec0:	bl	401d90 <fputc@plt>
  405ec4:	cmn	w0, #0x1
  405ec8:	b.eq	405ee0 <ferror@plt+0x3cf0>  // b.none
  405ecc:	mov	w0, w19
  405ed0:	mov	x1, x20
  405ed4:	bl	401d90 <fputc@plt>
  405ed8:	cmn	w0, #0x1
  405edc:	b.ne	405e98 <ferror@plt+0x3ca8>  // b.any
  405ee0:	ldp	x19, x20, [sp, #16]
  405ee4:	mov	w0, #0x1                   	// #1
  405ee8:	ldr	x25, [sp, #64]
  405eec:	ldp	x21, x22, [sp, #32]
  405ef0:	ldp	x23, x24, [sp, #48]
  405ef4:	ldp	x29, x30, [sp], #80
  405ef8:	ret
  405efc:	mov	x1, x20
  405f00:	mov	w0, #0xa                   	// #10
  405f04:	bl	401d90 <fputc@plt>
  405f08:	cmn	w0, #0x1
  405f0c:	b.eq	405ee0 <ferror@plt+0x3cf0>  // b.none
  405f10:	ldr	x21, [x24, #8]!
  405f14:	cbnz	x21, 405e8c <ferror@plt+0x3c9c>
  405f18:	ldp	x19, x20, [sp, #16]
  405f1c:	ldr	x25, [sp, #64]
  405f20:	mov	w0, #0x0                   	// #0
  405f24:	b	405eec <ferror@plt+0x3cfc>
  405f28:	mov	w0, #0x1                   	// #1
  405f2c:	ret
  405f30:	stp	x29, x30, [sp, #-288]!
  405f34:	mov	x29, sp
  405f38:	ldr	w3, [x0]
  405f3c:	stp	x23, x24, [sp, #48]
  405f40:	mov	x24, x0
  405f44:	cmp	w3, #0x1
  405f48:	ldr	x0, [x1]
  405f4c:	str	x0, [sp, #152]
  405f50:	b.le	4060b8 <ferror@plt+0x3ec8>
  405f54:	stp	x27, x28, [sp, #80]
  405f58:	adrp	x27, 419000 <ferror@plt+0x16e10>
  405f5c:	mov	w23, #0x0                   	// #0
  405f60:	stp	x21, x22, [sp, #32]
  405f64:	mov	x21, x1
  405f68:	ldr	x1, [x27, #4056]
  405f6c:	mov	w27, #0x1                   	// #1
  405f70:	stp	x19, x20, [sp, #16]
  405f74:	mov	w20, #0x7d0                 	// #2000
  405f78:	stp	x25, x26, [sp, #64]
  405f7c:	adrp	x26, 407000 <ferror@plt+0x4e10>
  405f80:	add	x25, sp, #0xa0
  405f84:	add	x26, x26, #0xe80
  405f88:	str	x1, [sp, #96]
  405f8c:	b	406080 <ferror@plt+0x3e90>
  405f90:	subs	w20, w20, #0x1
  405f94:	b.eq	406244 <ferror@plt+0x4054>  // b.none
  405f98:	add	x28, x1, #0x1
  405f9c:	mov	x2, x25
  405fa0:	mov	x1, x28
  405fa4:	mov	w0, #0x0                   	// #0
  405fa8:	bl	4021a0 <__xstat@plt>
  405fac:	tbnz	w0, #31, 4060c4 <ferror@plt+0x3ed4>
  405fb0:	ldr	w0, [sp, #176]
  405fb4:	and	w0, w0, #0xf000
  405fb8:	cmp	w0, #0x4, lsl #12
  405fbc:	b.eq	406268 <ferror@plt+0x4078>  // b.none
  405fc0:	mov	x0, x28
  405fc4:	mov	x1, x26
  405fc8:	bl	401e00 <fopen@plt>
  405fcc:	mov	x28, x0
  405fd0:	cbz	x0, 4060c4 <ferror@plt+0x3ed4>
  405fd4:	mov	w2, #0x2                   	// #2
  405fd8:	mov	x1, #0x0                   	// #0
  405fdc:	bl	401f30 <fseek@plt>
  405fe0:	cmn	w0, #0x1
  405fe4:	b.eq	406060 <ferror@plt+0x3e70>  // b.none
  405fe8:	mov	x0, x28
  405fec:	bl	401d60 <ftell@plt>
  405ff0:	str	x0, [sp, #104]
  405ff4:	cmn	x0, #0x1
  405ff8:	b.eq	406060 <ferror@plt+0x3e70>  // b.none
  405ffc:	mov	x0, x28
  406000:	mov	w2, #0x0                   	// #0
  406004:	mov	x1, #0x0                   	// #0
  406008:	bl	401f30 <fseek@plt>
  40600c:	cmn	w0, #0x1
  406010:	b.eq	406060 <ferror@plt+0x3e70>  // b.none
  406014:	ldr	x5, [sp, #104]
  406018:	str	x5, [sp, #112]
  40601c:	add	x0, x5, #0x1
  406020:	bl	401e80 <xmalloc@plt>
  406024:	str	x0, [sp, #104]
  406028:	ldr	x5, [sp, #112]
  40602c:	mov	x1, #0x1                   	// #1
  406030:	mov	x3, x28
  406034:	mov	x2, x5
  406038:	bl	401fd0 <fread@plt>
  40603c:	mov	x1, x0
  406040:	ldr	x5, [sp, #112]
  406044:	cmp	x5, x0
  406048:	b.eq	4060d4 <ferror@plt+0x3ee4>  // b.none
  40604c:	mov	x0, x28
  406050:	str	x1, [sp, #112]
  406054:	bl	4021f0 <ferror@plt>
  406058:	cbz	w0, 4060d0 <ferror@plt+0x3ee0>
  40605c:	nop
  406060:	mov	x0, x28
  406064:	bl	401df0 <fclose@plt>
  406068:	ldr	w3, [x24]
  40606c:	mov	w23, w27
  406070:	add	w27, w27, #0x1
  406074:	cmp	w3, w27
  406078:	b.le	4060a8 <ferror@plt+0x3eb8>
  40607c:	ldr	x0, [x21]
  406080:	sxtw	x19, w27
  406084:	sbfiz	x22, x27, #3, #32
  406088:	ldr	x1, [x0, x19, lsl #3]
  40608c:	ldrb	w2, [x1]
  406090:	cmp	w2, #0x40
  406094:	b.eq	405f90 <ferror@plt+0x3da0>  // b.none
  406098:	mov	w23, w27
  40609c:	add	w27, w27, #0x1
  4060a0:	cmp	w3, w27
  4060a4:	b.gt	40607c <ferror@plt+0x3e8c>
  4060a8:	ldp	x19, x20, [sp, #16]
  4060ac:	ldp	x21, x22, [sp, #32]
  4060b0:	ldp	x25, x26, [sp, #64]
  4060b4:	ldp	x27, x28, [sp, #80]
  4060b8:	ldp	x23, x24, [sp, #48]
  4060bc:	ldp	x29, x30, [sp], #288
  4060c0:	ret
  4060c4:	ldr	w3, [x24]
  4060c8:	mov	w23, w27
  4060cc:	b	40609c <ferror@plt+0x3eac>
  4060d0:	ldr	x1, [sp, #112]
  4060d4:	ldr	x0, [sp, #104]
  4060d8:	strb	wzr, [x0, x1]
  4060dc:	mov	x1, x0
  4060e0:	ldrb	w0, [x0]
  4060e4:	cbnz	w0, 4060f4 <ferror@plt+0x3f04>
  4060e8:	b	4061e8 <ferror@plt+0x3ff8>
  4060ec:	ldrb	w0, [x1, #1]!
  4060f0:	cbz	w0, 4061e8 <ferror@plt+0x3ff8>
  4060f4:	ldr	x2, [sp, #96]
  4060f8:	ldrh	w0, [x2, w0, sxtw #1]
  4060fc:	tbnz	w0, #6, 4060ec <ferror@plt+0x3efc>
  406100:	ldr	x0, [sp, #104]
  406104:	bl	405c60 <ferror@plt+0x3a70>
  406108:	mov	x5, x0
  40610c:	ldr	x9, [x21]
  406110:	ldr	x0, [sp, #152]
  406114:	cmp	x9, x0
  406118:	b.eq	406290 <ferror@plt+0x40a0>  // b.none
  40611c:	ldr	x1, [x5]
  406120:	cbz	x1, 406230 <ferror@plt+0x4040>
  406124:	mov	x1, #0x0                   	// #0
  406128:	add	x1, x1, #0x1
  40612c:	lsl	x6, x1, #3
  406130:	ldr	x2, [x5, x1, lsl #3]
  406134:	cbnz	x2, 406128 <ferror@plt+0x3f38>
  406138:	add	x7, x19, x1
  40613c:	mov	w8, w1
  406140:	lsl	x7, x7, #3
  406144:	ldr	x0, [x9, x19, lsl #3]
  406148:	stp	x5, x1, [sp, #112]
  40614c:	stp	x6, x7, [sp, #128]
  406150:	str	w8, [sp, #148]
  406154:	bl	401ff0 <free@plt>
  406158:	ldrsw	x2, [x24]
  40615c:	ldr	x1, [sp, #120]
  406160:	add	x2, x2, #0x1
  406164:	ldr	x0, [x21]
  406168:	add	x1, x2, x1
  40616c:	lsl	x1, x1, #3
  406170:	bl	401e10 <xrealloc@plt>
  406174:	mov	x1, x0
  406178:	ldr	w2, [x24]
  40617c:	add	x4, x22, #0x8
  406180:	ldr	x7, [sp, #136]
  406184:	sub	w2, w2, w27
  406188:	str	x1, [x21]
  40618c:	add	x1, x1, x4
  406190:	add	x0, x0, x7
  406194:	sbfiz	x2, x2, #3, #32
  406198:	bl	401cb0 <memmove@plt>
  40619c:	mov	w27, w23
  4061a0:	ldr	x5, [sp, #112]
  4061a4:	ldr	x6, [sp, #128]
  4061a8:	mov	x1, x5
  4061ac:	ldr	x0, [x21]
  4061b0:	mov	x2, x6
  4061b4:	add	x0, x0, x22
  4061b8:	bl	401ca0 <memcpy@plt>
  4061bc:	ldr	w1, [x24]
  4061c0:	ldr	w8, [sp, #148]
  4061c4:	sub	w1, w1, #0x1
  4061c8:	ldr	x5, [sp, #112]
  4061cc:	add	w1, w1, w8
  4061d0:	str	w1, [x24]
  4061d4:	mov	x0, x5
  4061d8:	bl	401ff0 <free@plt>
  4061dc:	ldr	x0, [sp, #104]
  4061e0:	bl	401ff0 <free@plt>
  4061e4:	b	406060 <ferror@plt+0x3e70>
  4061e8:	mov	x0, #0x8                   	// #8
  4061ec:	bl	401e80 <xmalloc@plt>
  4061f0:	mov	x5, x0
  4061f4:	ldr	x9, [x21]
  4061f8:	ldr	x0, [sp, #152]
  4061fc:	str	xzr, [x5]
  406200:	cmp	x0, x9
  406204:	b.ne	406230 <ferror@plt+0x4040>  // b.any
  406208:	str	x5, [sp, #112]
  40620c:	bl	405b70 <ferror@plt+0x3980>
  406210:	mov	x7, x22
  406214:	mov	x9, x0
  406218:	mov	w8, #0x0                   	// #0
  40621c:	mov	x1, #0x0                   	// #0
  406220:	mov	x6, #0x0                   	// #0
  406224:	str	x0, [x21]
  406228:	ldr	x5, [sp, #112]
  40622c:	b	406144 <ferror@plt+0x3f54>
  406230:	mov	x7, x22
  406234:	mov	w8, #0x0                   	// #0
  406238:	mov	x1, #0x0                   	// #0
  40623c:	mov	x6, #0x0                   	// #0
  406240:	b	406144 <ferror@plt+0x3f54>
  406244:	adrp	x3, 419000 <ferror@plt+0x16e10>
  406248:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40624c:	ldr	x2, [x0]
  406250:	add	x1, x1, #0xe20
  406254:	ldr	x3, [x3, #4048]
  406258:	ldr	x0, [x3]
  40625c:	bl	4021c0 <fprintf@plt>
  406260:	mov	w0, #0x1                   	// #1
  406264:	bl	402080 <xexit@plt>
  406268:	adrp	x0, 419000 <ferror@plt+0x16e10>
  40626c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  406270:	ldr	x2, [x21]
  406274:	add	x1, x1, #0xe50
  406278:	ldr	x0, [x0, #4048]
  40627c:	ldr	x2, [x2]
  406280:	ldr	x0, [x0]
  406284:	bl	4021c0 <fprintf@plt>
  406288:	mov	w0, #0x1                   	// #1
  40628c:	bl	402080 <xexit@plt>
  406290:	ldr	x1, [x5]
  406294:	stp	x1, x5, [sp, #112]
  406298:	ldr	x0, [sp, #152]
  40629c:	bl	405b70 <ferror@plt+0x3980>
  4062a0:	mov	x9, x0
  4062a4:	str	x0, [x21]
  4062a8:	ldp	x1, x5, [sp, #112]
  4062ac:	b	406120 <ferror@plt+0x3f30>
  4062b0:	mov	x1, x0
  4062b4:	cbz	x0, 4062e0 <ferror@plt+0x40f0>
  4062b8:	ldr	x2, [x1]
  4062bc:	mov	w0, #0x0                   	// #0
  4062c0:	cbz	x2, 4062dc <ferror@plt+0x40ec>
  4062c4:	sub	x1, x1, #0x8
  4062c8:	mov	x2, #0x1                   	// #1
  4062cc:	mov	w0, w2
  4062d0:	add	x2, x2, #0x1
  4062d4:	ldr	x3, [x1, x2, lsl #3]
  4062d8:	cbnz	x3, 4062cc <ferror@plt+0x40dc>
  4062dc:	ret
  4062e0:	mov	w0, #0x0                   	// #0
  4062e4:	ret
  4062e8:	stp	x29, x30, [sp, #-64]!
  4062ec:	mov	x29, sp
  4062f0:	stp	x21, x22, [sp, #32]
  4062f4:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  4062f8:	stp	x19, x20, [sp, #16]
  4062fc:	ldr	x19, [x21, #3248]
  406300:	cbz	x19, 406318 <ferror@plt+0x4128>
  406304:	mov	x0, x19
  406308:	ldp	x19, x20, [sp, #16]
  40630c:	ldp	x21, x22, [sp, #32]
  406310:	ldp	x29, x30, [sp], #64
  406314:	ret
  406318:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40631c:	add	x0, x0, #0xe98
  406320:	str	x23, [sp, #48]
  406324:	bl	402180 <getenv@plt>
  406328:	mov	x20, x0
  40632c:	cbz	x0, 4063a4 <ferror@plt+0x41b4>
  406330:	mov	w1, #0x7                   	// #7
  406334:	bl	401f50 <access@plt>
  406338:	cbnz	w0, 4063a4 <ferror@plt+0x41b4>
  40633c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406340:	add	x0, x0, #0xea0
  406344:	bl	402180 <getenv@plt>
  406348:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40634c:	add	x0, x0, #0xea8
  406350:	bl	402180 <getenv@plt>
  406354:	mov	x0, x20
  406358:	bl	401ce0 <strlen@plt>
  40635c:	mov	x22, x0
  406360:	add	w0, w0, #0x2
  406364:	add	w23, w22, #0x1
  406368:	and	x22, x22, #0xffffffff
  40636c:	bl	401e80 <xmalloc@plt>
  406370:	mov	x19, x0
  406374:	mov	x1, x20
  406378:	bl	402050 <strcpy@plt>
  40637c:	mov	w0, #0x2f                  	// #47
  406380:	str	x19, [x21, #3248]
  406384:	strb	w0, [x19, x22]
  406388:	mov	x0, x19
  40638c:	strb	wzr, [x19, x23]
  406390:	ldp	x19, x20, [sp, #16]
  406394:	ldp	x21, x22, [sp, #32]
  406398:	ldr	x23, [sp, #48]
  40639c:	ldp	x29, x30, [sp], #64
  4063a0:	ret
  4063a4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4063a8:	add	x0, x0, #0xea0
  4063ac:	bl	402180 <getenv@plt>
  4063b0:	mov	x20, x0
  4063b4:	cbz	x0, 4063c4 <ferror@plt+0x41d4>
  4063b8:	mov	w1, #0x7                   	// #7
  4063bc:	bl	401f50 <access@plt>
  4063c0:	cbz	w0, 406348 <ferror@plt+0x4158>
  4063c4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4063c8:	add	x0, x0, #0xea8
  4063cc:	bl	402180 <getenv@plt>
  4063d0:	mov	x20, x0
  4063d4:	cbz	x0, 4063e4 <ferror@plt+0x41f4>
  4063d8:	mov	w1, #0x7                   	// #7
  4063dc:	bl	401f50 <access@plt>
  4063e0:	cbz	w0, 406354 <ferror@plt+0x4164>
  4063e4:	adrp	x20, 407000 <ferror@plt+0x4e10>
  4063e8:	add	x20, x20, #0xe90
  4063ec:	mov	x0, x20
  4063f0:	mov	w1, #0x7                   	// #7
  4063f4:	bl	401f50 <access@plt>
  4063f8:	cbnz	w0, 40640c <ferror@plt+0x421c>
  4063fc:	mov	x22, #0x4                   	// #4
  406400:	mov	x23, #0x5                   	// #5
  406404:	mov	x0, #0x6                   	// #6
  406408:	b	40636c <ferror@plt+0x417c>
  40640c:	adrp	x20, 407000 <ferror@plt+0x4e10>
  406410:	add	x20, x20, #0xee8
  406414:	add	x19, x20, #0x10
  406418:	mov	w1, #0x7                   	// #7
  40641c:	mov	x0, x19
  406420:	bl	401f50 <access@plt>
  406424:	cbnz	w0, 40643c <ferror@plt+0x424c>
  406428:	mov	x20, x19
  40642c:	mov	x22, #0x8                   	// #8
  406430:	mov	x23, #0x9                   	// #9
  406434:	mov	x0, #0xa                   	// #10
  406438:	b	40636c <ferror@plt+0x417c>
  40643c:	mov	x0, x20
  406440:	mov	w1, #0x7                   	// #7
  406444:	bl	401f50 <access@plt>
  406448:	cbnz	w0, 40645c <ferror@plt+0x426c>
  40644c:	mov	x22, #0x8                   	// #8
  406450:	mov	x23, #0x9                   	// #9
  406454:	mov	x0, #0xa                   	// #10
  406458:	b	40636c <ferror@plt+0x417c>
  40645c:	add	x20, x20, #0x20
  406460:	mov	w1, #0x7                   	// #7
  406464:	mov	x0, x20
  406468:	bl	401f50 <access@plt>
  40646c:	cbz	w0, 4063fc <ferror@plt+0x420c>
  406470:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406474:	mov	x22, #0x1                   	// #1
  406478:	add	x20, x0, #0xe88
  40647c:	mov	x23, #0x2                   	// #2
  406480:	mov	x0, #0x3                   	// #3
  406484:	b	40636c <ferror@plt+0x417c>
  406488:	stp	x29, x30, [sp, #-80]!
  40648c:	mov	x29, sp
  406490:	stp	x19, x20, [sp, #16]
  406494:	stp	x21, x22, [sp, #32]
  406498:	mov	x22, x0
  40649c:	mov	x21, x1
  4064a0:	stp	x23, x24, [sp, #48]
  4064a4:	str	x25, [sp, #64]
  4064a8:	bl	4062e8 <ferror@plt+0x40f8>
  4064ac:	mov	x23, x0
  4064b0:	cbz	x22, 406574 <ferror@plt+0x4384>
  4064b4:	mov	x0, x22
  4064b8:	bl	401ce0 <strlen@plt>
  4064bc:	sxtw	x24, w0
  4064c0:	add	x20, x24, #0x7
  4064c4:	cbz	x21, 406588 <ferror@plt+0x4398>
  4064c8:	mov	x0, x21
  4064cc:	bl	401ce0 <strlen@plt>
  4064d0:	mov	w25, w0
  4064d4:	sxtw	x19, w0
  4064d8:	mov	x0, x23
  4064dc:	bl	401ce0 <strlen@plt>
  4064e0:	mov	x2, x0
  4064e4:	add	x0, x20, x19
  4064e8:	add	x0, x0, w2, sxtw
  4064ec:	sxtw	x19, w2
  4064f0:	bl	401e80 <xmalloc@plt>
  4064f4:	mov	x20, x0
  4064f8:	mov	x1, x23
  4064fc:	bl	402050 <strcpy@plt>
  406500:	mov	x1, x22
  406504:	add	x0, x20, x19
  406508:	bl	402050 <strcpy@plt>
  40650c:	adrp	x3, 407000 <ferror@plt+0x4e10>
  406510:	add	x3, x3, #0xeb8
  406514:	add	x2, x19, x24
  406518:	mov	x1, x21
  40651c:	add	x4, x20, x2
  406520:	add	x0, x2, #0x6
  406524:	ldr	w5, [x3]
  406528:	add	x0, x20, x0
  40652c:	str	w5, [x20, x2]
  406530:	ldur	w2, [x3, #3]
  406534:	stur	w2, [x4, #3]
  406538:	bl	402050 <strcpy@plt>
  40653c:	mov	w1, w25
  406540:	mov	x0, x20
  406544:	bl	401cc0 <mkstemps@plt>
  406548:	cmn	w0, #0x1
  40654c:	b.eq	40659c <ferror@plt+0x43ac>  // b.none
  406550:	bl	401ee0 <close@plt>
  406554:	cbnz	w0, 4065d0 <ferror@plt+0x43e0>
  406558:	mov	x0, x20
  40655c:	ldp	x19, x20, [sp, #16]
  406560:	ldp	x21, x22, [sp, #32]
  406564:	ldp	x23, x24, [sp, #48]
  406568:	ldr	x25, [sp, #64]
  40656c:	ldp	x29, x30, [sp], #80
  406570:	ret
  406574:	adrp	x22, 407000 <ferror@plt+0x4e10>
  406578:	mov	x20, #0x9                   	// #9
  40657c:	add	x22, x22, #0xeb0
  406580:	mov	x24, #0x2                   	// #2
  406584:	cbnz	x21, 4064c8 <ferror@plt+0x42d8>
  406588:	adrp	x21, 407000 <ferror@plt+0x4e10>
  40658c:	mov	w25, #0x0                   	// #0
  406590:	add	x21, x21, #0x218
  406594:	mov	x19, #0x0                   	// #0
  406598:	b	4064d8 <ferror@plt+0x42e8>
  40659c:	adrp	x0, 419000 <ferror@plt+0x16e10>
  4065a0:	ldr	x0, [x0, #4048]
  4065a4:	ldr	x19, [x0]
  4065a8:	bl	402170 <__errno_location@plt>
  4065ac:	ldr	w0, [x0]
  4065b0:	bl	401ed0 <strerror@plt>
  4065b4:	mov	x3, x0
  4065b8:	mov	x2, x23
  4065bc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4065c0:	add	x1, x1, #0xec0
  4065c4:	mov	x0, x19
  4065c8:	bl	4021c0 <fprintf@plt>
  4065cc:	bl	401f40 <abort@plt>
  4065d0:	bl	401f40 <abort@plt>
  4065d4:	nop
  4065d8:	mov	x1, x0
  4065dc:	mov	x0, #0x0                   	// #0
  4065e0:	b	406488 <ferror@plt+0x4298>
  4065e4:	nop
  4065e8:	stp	x29, x30, [sp, #-64]!
  4065ec:	mov	x29, sp
  4065f0:	stp	x19, x20, [sp, #16]
  4065f4:	adrp	x20, 419000 <ferror@plt+0x16e10>
  4065f8:	add	x20, x20, #0xdb0
  4065fc:	stp	x21, x22, [sp, #32]
  406600:	adrp	x21, 419000 <ferror@plt+0x16e10>
  406604:	add	x21, x21, #0xda8
  406608:	sub	x20, x20, x21
  40660c:	mov	w22, w0
  406610:	stp	x23, x24, [sp, #48]
  406614:	mov	x23, x1
  406618:	mov	x24, x2
  40661c:	bl	401c60 <memcpy@plt-0x40>
  406620:	cmp	xzr, x20, asr #3
  406624:	b.eq	406650 <ferror@plt+0x4460>  // b.none
  406628:	asr	x20, x20, #3
  40662c:	mov	x19, #0x0                   	// #0
  406630:	ldr	x3, [x21, x19, lsl #3]
  406634:	mov	x2, x24
  406638:	add	x19, x19, #0x1
  40663c:	mov	x1, x23
  406640:	mov	w0, w22
  406644:	blr	x3
  406648:	cmp	x20, x19
  40664c:	b.ne	406630 <ferror@plt+0x4440>  // b.any
  406650:	ldp	x19, x20, [sp, #16]
  406654:	ldp	x21, x22, [sp, #32]
  406658:	ldp	x23, x24, [sp, #48]
  40665c:	ldp	x29, x30, [sp], #64
  406660:	ret
  406664:	nop
  406668:	ret

Disassembly of section .fini:

000000000040666c <.fini>:
  40666c:	stp	x29, x30, [sp, #-16]!
  406670:	mov	x29, sp
  406674:	ldp	x29, x30, [sp], #16
  406678:	ret
