-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity test_hmac_sha256_sha256_top_32_256_s is
port (
    mergeKopadStrm_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    mergeKopadStrm_empty_n : IN STD_LOGIC;
    mergeKopadStrm_read : OUT STD_LOGIC;
    mergeKopadLenStrm_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    mergeKopadLenStrm_empty_n : IN STD_LOGIC;
    mergeKopadLenStrm_read : OUT STD_LOGIC;
    eMergeKopadLenStrm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    eMergeKopadLenStrm_empty_n : IN STD_LOGIC;
    eMergeKopadLenStrm_read : OUT STD_LOGIC;
    hshStrm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    hshStrm_full_n : IN STD_LOGIC;
    hshStrm_write : OUT STD_LOGIC;
    eHshStrm_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    eHshStrm_full_n : IN STD_LOGIC;
    eHshStrm_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of test_hmac_sha256_sha256_top_32_256_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal preProcessing_U0_ap_start : STD_LOGIC;
    signal preProcessing_U0_ap_done : STD_LOGIC;
    signal preProcessing_U0_ap_continue : STD_LOGIC;
    signal preProcessing_U0_ap_idle : STD_LOGIC;
    signal preProcessing_U0_ap_ready : STD_LOGIC;
    signal preProcessing_U0_start_out : STD_LOGIC;
    signal preProcessing_U0_start_write : STD_LOGIC;
    signal preProcessing_U0_mergeKipadStrm_read : STD_LOGIC;
    signal preProcessing_U0_mergeKipadLenStrm_read : STD_LOGIC;
    signal preProcessing_U0_eMergeKipadLenStrm_read : STD_LOGIC;
    signal preProcessing_U0_blk_strm_din : STD_LOGIC_VECTOR (511 downto 0);
    signal preProcessing_U0_blk_strm_write : STD_LOGIC;
    signal preProcessing_U0_nblk_strm_din : STD_LOGIC_VECTOR (63 downto 0);
    signal preProcessing_U0_nblk_strm_write : STD_LOGIC;
    signal preProcessing_U0_end_nblk_strm_din : STD_LOGIC_VECTOR (0 downto 0);
    signal preProcessing_U0_end_nblk_strm_write : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_ap_start : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_ap_done : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_ap_continue : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_ap_idle : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_ap_ready : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_nblk_strm_read : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_end_nblk_strm_read : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_blk_strm_read : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_msgHashStrm_din : STD_LOGIC_VECTOR (255 downto 0);
    signal sha256Digest_unroll2_256_U0_msgHashStrm_write : STD_LOGIC;
    signal sha256Digest_unroll2_256_U0_eMsgHashStrm_din : STD_LOGIC_VECTOR (0 downto 0);
    signal sha256Digest_unroll2_256_U0_eMsgHashStrm_write : STD_LOGIC;
    signal blk_strm_full_n : STD_LOGIC;
    signal blk_strm_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal blk_strm_empty_n : STD_LOGIC;
    signal blk_strm_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal blk_strm_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal nblk_strm_full_n : STD_LOGIC;
    signal nblk_strm_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal nblk_strm_empty_n : STD_LOGIC;
    signal nblk_strm_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal nblk_strm_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal end_nblk_strm_full_n : STD_LOGIC;
    signal end_nblk_strm_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal end_nblk_strm_empty_n : STD_LOGIC;
    signal end_nblk_strm_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal end_nblk_strm_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal start_for_sha256Digest_unroll2_256_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sha256Digest_unroll2_256_U0_full_n : STD_LOGIC;
    signal start_for_sha256Digest_unroll2_256_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sha256Digest_unroll2_256_U0_empty_n : STD_LOGIC;

    component test_hmac_sha256_preProcessing IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        mergeKipadStrm_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mergeKipadStrm_empty_n : IN STD_LOGIC;
        mergeKipadStrm_read : OUT STD_LOGIC;
        mergeKipadStrm_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        mergeKipadStrm_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        mergeKipadLenStrm_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        mergeKipadLenStrm_empty_n : IN STD_LOGIC;
        mergeKipadLenStrm_read : OUT STD_LOGIC;
        mergeKipadLenStrm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mergeKipadLenStrm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        eMergeKipadLenStrm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        eMergeKipadLenStrm_empty_n : IN STD_LOGIC;
        eMergeKipadLenStrm_read : OUT STD_LOGIC;
        eMergeKipadLenStrm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        eMergeKipadLenStrm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        blk_strm_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        blk_strm_full_n : IN STD_LOGIC;
        blk_strm_write : OUT STD_LOGIC;
        blk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        blk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        nblk_strm_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        nblk_strm_full_n : IN STD_LOGIC;
        nblk_strm_write : OUT STD_LOGIC;
        nblk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        nblk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        end_nblk_strm_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        end_nblk_strm_full_n : IN STD_LOGIC;
        end_nblk_strm_write : OUT STD_LOGIC;
        end_nblk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        end_nblk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component test_hmac_sha256_sha256Digest_unroll2_256_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        nblk_strm_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        nblk_strm_empty_n : IN STD_LOGIC;
        nblk_strm_read : OUT STD_LOGIC;
        nblk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        nblk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        end_nblk_strm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        end_nblk_strm_empty_n : IN STD_LOGIC;
        end_nblk_strm_read : OUT STD_LOGIC;
        end_nblk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        end_nblk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        blk_strm_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        blk_strm_empty_n : IN STD_LOGIC;
        blk_strm_read : OUT STD_LOGIC;
        blk_strm_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        blk_strm_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        msgHashStrm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        msgHashStrm_full_n : IN STD_LOGIC;
        msgHashStrm_write : OUT STD_LOGIC;
        msgHashStrm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        msgHashStrm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        eMsgHashStrm_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        eMsgHashStrm_full_n : IN STD_LOGIC;
        eMsgHashStrm_write : OUT STD_LOGIC;
        eMsgHashStrm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        eMsgHashStrm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component test_hmac_sha256_fifo_w512_d32_D IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component test_hmac_sha256_fifo_w64_d32_D IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component test_hmac_sha256_fifo_w1_d32_D IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component test_hmac_sha256_start_for_sha256Digest_unroll2_256_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    preProcessing_U0 : component test_hmac_sha256_preProcessing
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => preProcessing_U0_ap_start,
        start_full_n => start_for_sha256Digest_unroll2_256_U0_full_n,
        ap_done => preProcessing_U0_ap_done,
        ap_continue => preProcessing_U0_ap_continue,
        ap_idle => preProcessing_U0_ap_idle,
        ap_ready => preProcessing_U0_ap_ready,
        start_out => preProcessing_U0_start_out,
        start_write => preProcessing_U0_start_write,
        mergeKipadStrm_dout => mergeKopadStrm_dout,
        mergeKipadStrm_empty_n => mergeKopadStrm_empty_n,
        mergeKipadStrm_read => preProcessing_U0_mergeKipadStrm_read,
        mergeKipadStrm_num_data_valid => ap_const_lv8_0,
        mergeKipadStrm_fifo_cap => ap_const_lv8_0,
        mergeKipadLenStrm_dout => mergeKopadLenStrm_dout,
        mergeKipadLenStrm_empty_n => mergeKopadLenStrm_empty_n,
        mergeKipadLenStrm_read => preProcessing_U0_mergeKipadLenStrm_read,
        mergeKipadLenStrm_num_data_valid => ap_const_lv3_0,
        mergeKipadLenStrm_fifo_cap => ap_const_lv3_0,
        eMergeKipadLenStrm_dout => eMergeKopadLenStrm_dout,
        eMergeKipadLenStrm_empty_n => eMergeKopadLenStrm_empty_n,
        eMergeKipadLenStrm_read => preProcessing_U0_eMergeKipadLenStrm_read,
        eMergeKipadLenStrm_num_data_valid => ap_const_lv3_0,
        eMergeKipadLenStrm_fifo_cap => ap_const_lv3_0,
        blk_strm_din => preProcessing_U0_blk_strm_din,
        blk_strm_full_n => blk_strm_full_n,
        blk_strm_write => preProcessing_U0_blk_strm_write,
        blk_strm_num_data_valid => blk_strm_num_data_valid,
        blk_strm_fifo_cap => blk_strm_fifo_cap,
        nblk_strm_din => preProcessing_U0_nblk_strm_din,
        nblk_strm_full_n => nblk_strm_full_n,
        nblk_strm_write => preProcessing_U0_nblk_strm_write,
        nblk_strm_num_data_valid => nblk_strm_num_data_valid,
        nblk_strm_fifo_cap => nblk_strm_fifo_cap,
        end_nblk_strm_din => preProcessing_U0_end_nblk_strm_din,
        end_nblk_strm_full_n => end_nblk_strm_full_n,
        end_nblk_strm_write => preProcessing_U0_end_nblk_strm_write,
        end_nblk_strm_num_data_valid => end_nblk_strm_num_data_valid,
        end_nblk_strm_fifo_cap => end_nblk_strm_fifo_cap);

    sha256Digest_unroll2_256_U0 : component test_hmac_sha256_sha256Digest_unroll2_256_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => sha256Digest_unroll2_256_U0_ap_start,
        ap_done => sha256Digest_unroll2_256_U0_ap_done,
        ap_continue => sha256Digest_unroll2_256_U0_ap_continue,
        ap_idle => sha256Digest_unroll2_256_U0_ap_idle,
        ap_ready => sha256Digest_unroll2_256_U0_ap_ready,
        nblk_strm_dout => nblk_strm_dout,
        nblk_strm_empty_n => nblk_strm_empty_n,
        nblk_strm_read => sha256Digest_unroll2_256_U0_nblk_strm_read,
        nblk_strm_num_data_valid => nblk_strm_num_data_valid,
        nblk_strm_fifo_cap => nblk_strm_fifo_cap,
        end_nblk_strm_dout => end_nblk_strm_dout,
        end_nblk_strm_empty_n => end_nblk_strm_empty_n,
        end_nblk_strm_read => sha256Digest_unroll2_256_U0_end_nblk_strm_read,
        end_nblk_strm_num_data_valid => end_nblk_strm_num_data_valid,
        end_nblk_strm_fifo_cap => end_nblk_strm_fifo_cap,
        blk_strm_dout => blk_strm_dout,
        blk_strm_empty_n => blk_strm_empty_n,
        blk_strm_read => sha256Digest_unroll2_256_U0_blk_strm_read,
        blk_strm_num_data_valid => blk_strm_num_data_valid,
        blk_strm_fifo_cap => blk_strm_fifo_cap,
        msgHashStrm_din => sha256Digest_unroll2_256_U0_msgHashStrm_din,
        msgHashStrm_full_n => hshStrm_full_n,
        msgHashStrm_write => sha256Digest_unroll2_256_U0_msgHashStrm_write,
        msgHashStrm_num_data_valid => ap_const_lv3_0,
        msgHashStrm_fifo_cap => ap_const_lv3_0,
        eMsgHashStrm_din => sha256Digest_unroll2_256_U0_eMsgHashStrm_din,
        eMsgHashStrm_full_n => eHshStrm_full_n,
        eMsgHashStrm_write => sha256Digest_unroll2_256_U0_eMsgHashStrm_write,
        eMsgHashStrm_num_data_valid => ap_const_lv3_0,
        eMsgHashStrm_fifo_cap => ap_const_lv3_0);

    blk_strm_U : component test_hmac_sha256_fifo_w512_d32_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => preProcessing_U0_blk_strm_din,
        if_full_n => blk_strm_full_n,
        if_write => preProcessing_U0_blk_strm_write,
        if_dout => blk_strm_dout,
        if_empty_n => blk_strm_empty_n,
        if_read => sha256Digest_unroll2_256_U0_blk_strm_read,
        if_num_data_valid => blk_strm_num_data_valid,
        if_fifo_cap => blk_strm_fifo_cap);

    nblk_strm_U : component test_hmac_sha256_fifo_w64_d32_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => preProcessing_U0_nblk_strm_din,
        if_full_n => nblk_strm_full_n,
        if_write => preProcessing_U0_nblk_strm_write,
        if_dout => nblk_strm_dout,
        if_empty_n => nblk_strm_empty_n,
        if_read => sha256Digest_unroll2_256_U0_nblk_strm_read,
        if_num_data_valid => nblk_strm_num_data_valid,
        if_fifo_cap => nblk_strm_fifo_cap);

    end_nblk_strm_U : component test_hmac_sha256_fifo_w1_d32_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => preProcessing_U0_end_nblk_strm_din,
        if_full_n => end_nblk_strm_full_n,
        if_write => preProcessing_U0_end_nblk_strm_write,
        if_dout => end_nblk_strm_dout,
        if_empty_n => end_nblk_strm_empty_n,
        if_read => sha256Digest_unroll2_256_U0_end_nblk_strm_read,
        if_num_data_valid => end_nblk_strm_num_data_valid,
        if_fifo_cap => end_nblk_strm_fifo_cap);

    start_for_sha256Digest_unroll2_256_U0_U : component test_hmac_sha256_start_for_sha256Digest_unroll2_256_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_sha256Digest_unroll2_256_U0_din,
        if_full_n => start_for_sha256Digest_unroll2_256_U0_full_n,
        if_write => preProcessing_U0_start_write,
        if_dout => start_for_sha256Digest_unroll2_256_U0_dout,
        if_empty_n => start_for_sha256Digest_unroll2_256_U0_empty_n,
        if_read => sha256Digest_unroll2_256_U0_ap_ready);




    ap_done <= sha256Digest_unroll2_256_U0_ap_done;
    ap_idle <= (sha256Digest_unroll2_256_U0_ap_idle and preProcessing_U0_ap_idle);
    ap_ready <= preProcessing_U0_ap_ready;
    eHshStrm_din <= sha256Digest_unroll2_256_U0_eMsgHashStrm_din;
    eHshStrm_write <= sha256Digest_unroll2_256_U0_eMsgHashStrm_write;
    eMergeKopadLenStrm_read <= preProcessing_U0_eMergeKipadLenStrm_read;
    hshStrm_din <= sha256Digest_unroll2_256_U0_msgHashStrm_din;
    hshStrm_write <= sha256Digest_unroll2_256_U0_msgHashStrm_write;
    mergeKopadLenStrm_read <= preProcessing_U0_mergeKipadLenStrm_read;
    mergeKopadStrm_read <= preProcessing_U0_mergeKipadStrm_read;
    preProcessing_U0_ap_continue <= ap_const_logic_1;
    preProcessing_U0_ap_start <= ap_start;
    sha256Digest_unroll2_256_U0_ap_continue <= ap_continue;
    sha256Digest_unroll2_256_U0_ap_start <= start_for_sha256Digest_unroll2_256_U0_empty_n;
    start_for_sha256Digest_unroll2_256_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
