#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 28 20:32:26 2023
# Process ID: 28464
# Current directory: C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.runs/design_1_myTimer_0_0_synth_1
# Command line: vivado.exe -log design_1_myTimer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myTimer_0_0.tcl
# Log file: C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.runs/design_1_myTimer_0_0_synth_1/design_1_myTimer_0_0.vds
# Journal file: C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.runs/design_1_myTimer_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_myTimer_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alise/Desktop/VIVADO/UTIL/IP_REPO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_myTimer_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_myTimer_0_0' [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ip/design_1_myTimer_0_0/synth/design_1_myTimer_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myTimer_v1_0' declared at 'c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0.vhd:5' bound to instance 'U0' of component 'myTimer_v1_0' [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ip/design_1_myTimer_0_0/synth/design_1_myTimer_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'myTimer_v1_0' [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myTimer_v1_0_S00_AXI' declared at 'c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0_S00_AXI.vhd:5' bound to instance 'myTimer_v1_0_S00_AXI_inst' of component 'myTimer_v1_0_S00_AXI' [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'myTimer_v1_0_S00_AXI' [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'timer_uart' declared at 'c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/timer_uart.vhd:34' bound to instance 'tu' of component 'timer_uart' [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0_S00_AXI.vhd:139]
INFO: [Synth 8-638] synthesizing module 'timer_uart' [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/timer_uart.vhd:46]
INFO: [Synth 8-226] default block is never used [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/timer_uart.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'timer_uart' (1#1) [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/timer_uart.vhd:46]
INFO: [Synth 8-226] default block is never used [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0_S00_AXI.vhd:253]
INFO: [Synth 8-226] default block is never used [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0_S00_AXI.vhd:383]
INFO: [Synth 8-256] done synthesizing module 'myTimer_v1_0_S00_AXI' (2#1) [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'myTimer_v1_0' (3#1) [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ipshared/a341/hdl/myTimer_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_myTimer_0_0' (4#1) [c:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.srcs/sources_1/bd/design_1/ip/design_1_myTimer_0_0/synth/design_1_myTimer_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.996 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1027.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1059.691 ; gain = 0.977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.691 ; gain = 31.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.691 ; gain = 31.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.691 ; gain = 31.695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'count_state_reg' in module 'timer_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'count_state_reg' using encoding 'sequential' in module 'timer_uart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.691 ; gain = 31.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1059.691 ; gain = 31.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1059.691 ; gain = 31.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1059.691 ; gain = 31.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1059.930 ; gain = 31.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.699 ; gain = 37.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.699 ; gain = 37.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.699 ; gain = 37.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.699 ; gain = 37.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.699 ; gain = 37.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.699 ; gain = 37.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     1|
|3     |LUT2   |     6|
|4     |LUT3   |    33|
|5     |LUT4   |    57|
|6     |LUT6   |    36|
|7     |FDRE   |   242|
|8     |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.699 ; gain = 37.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1065.699 ; gain = 6.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.699 ; gain = 37.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1077.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1081.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1081.398 ; gain = 53.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.runs/design_1_myTimer_0_0_synth_1/design_1_myTimer_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myTimer_0_0, cache-ID = 829ce9ca7a3e6e14
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_ESP/NEXYS_ESP.runs/design_1_myTimer_0_0_synth_1/design_1_myTimer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myTimer_0_0_utilization_synth.rpt -pb design_1_myTimer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 20:32:55 2023...
