// Seed: 1319049345
module module_0;
  reg id_1, id_2;
  always id_2 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd92,
    parameter id_4 = 32'd9
) (
    input uwire _id_0,
    output tri1 id_1,
    output wire id_2,
    output tri0 id_3,
    input wand _id_4,
    output uwire id_5[1 : id_4  <<  id_0],
    output supply1 id_6
);
  assign id_5 = -1;
  wire [id_0 : ""] id_8, id_9;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_8 = 32'd42
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8[-1 : id_8],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input logic [7:0] _id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_17 = -1;
endmodule
