/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [18:0] celloutsig_0_18z;
  wire [21:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [39:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [32:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  reg [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_3z & celloutsig_0_13z);
  assign celloutsig_1_0z = ~(in_data[171] & in_data[139]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & in_data[140]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[10] & in_data[50]);
  assign celloutsig_0_23z = ~(celloutsig_0_11z & celloutsig_0_8z[1]);
  assign celloutsig_0_33z = ~(celloutsig_0_18z[7] & celloutsig_0_29z[1]);
  assign celloutsig_0_3z = in_data[49:35] <= { in_data[48:40], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_1z[4:0], celloutsig_1_0z } <= in_data[172:167];
  assign celloutsig_0_5z = celloutsig_0_0z[12:8] <= in_data[80:76];
  assign celloutsig_0_7z = celloutsig_0_4z[11:9] <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_6z[18:11] <= { celloutsig_0_10z[6:2], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z } <= { celloutsig_0_10z[5:3], celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_0z[10:5] <= celloutsig_0_0z[14:9];
  assign celloutsig_1_13z = { celloutsig_1_10z[4:3], celloutsig_1_10z } < { in_data[129], celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_12z[5:3], celloutsig_1_13z, celloutsig_1_3z } < celloutsig_1_8z[10:6];
  assign celloutsig_1_18z = { celloutsig_1_14z[5:0], celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_15z[13:1], celloutsig_1_15z[8], celloutsig_1_7z, celloutsig_1_0z } < { celloutsig_1_6z[14], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_7z = celloutsig_1_5z[3:0] % { 1'h1, in_data[114:112] };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, celloutsig_0_6z[15:14] };
  assign celloutsig_0_18z = in_data[69:51] % { 1'h1, celloutsig_0_14z[19:4], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_1_6z = ~ { celloutsig_1_4z[11:1], celloutsig_1_5z };
  assign celloutsig_1_8z = ~ celloutsig_1_6z[12:2];
  assign celloutsig_1_12z = ~ { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_34z = celloutsig_0_10z[6:3] | celloutsig_0_19z[6:3];
  assign celloutsig_0_39z = { celloutsig_0_34z[2:0], celloutsig_0_33z } | celloutsig_0_18z[4:1];
  assign celloutsig_1_4z = { celloutsig_1_1z[5:3], celloutsig_1_1z } | { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_9z[5:0] | celloutsig_1_1z[8:3];
  assign celloutsig_1_14z = { celloutsig_1_9z[5:4], celloutsig_1_7z, celloutsig_1_3z } | { celloutsig_1_6z[1], celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_4z[11:0], celloutsig_1_16z } | { in_data[165:164], celloutsig_1_12z };
  assign celloutsig_0_6z = { celloutsig_0_4z[34:21], celloutsig_0_0z, celloutsig_0_1z } | celloutsig_0_4z[35:3];
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z } | { celloutsig_0_4z[36:35], celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_4z[23:17] | { celloutsig_0_8z[1:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_6z[28:17], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z } | celloutsig_0_4z[24:4];
  assign celloutsig_0_19z = { celloutsig_0_6z[21:1], celloutsig_0_7z } | { celloutsig_0_18z[11:10], celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[66:49] - in_data[94:77];
  assign celloutsig_1_1z = in_data[114:105] - { in_data[104:98], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[164:160], celloutsig_1_5z, celloutsig_1_7z } - { celloutsig_1_1z[8:1], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[19], celloutsig_0_1z, celloutsig_0_1z } - celloutsig_0_0z[15:13];
  assign celloutsig_0_29z = { celloutsig_0_24z[2:1], celloutsig_0_24z[1], celloutsig_0_23z } - celloutsig_0_24z[6:3];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_4z = 40'h0000000000;
    else if (clkin_data[0]) celloutsig_0_4z = in_data[81:42];
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_5z = { celloutsig_1_4z[9:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_6z[3], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_24z[6:1] = ~ { celloutsig_0_19z[7:3], celloutsig_0_16z };
  assign { celloutsig_1_15z[6:1], celloutsig_1_15z[8:7], celloutsig_1_15z[13:9] } = ~ { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z[5:1] };
  assign celloutsig_0_24z[0] = celloutsig_0_24z[1];
  assign celloutsig_1_15z[0] = celloutsig_1_15z[8];
  assign { out_data[128], out_data[108:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
