// Seed: 4158716102
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  genvar id_4;
  logic id_5, id_6;
  logic id_7 = (1);
  logic id_8;
  logic id_9;
  assign id_8 = !id_1 > id_9;
  defparam id_10.id_11 = 1;
endmodule
