\hypertarget{struct_a_d_c___common___type_def}{}\doxysection{ADC\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___common___type_def}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32f072xb.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

ADC common configuration register, Address offset\+: ADC1 base address + 0x308 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00145}{145}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F0xx/\+Include/\mbox{\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}}\end{DoxyCompactItemize}
