Analysis & Synthesis report for inert_intf_test
Fri Apr 09 10:56:16 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |inert_intf_test|state
  9. State Machine - |inert_intf_test|inert_intf:inert_intf|state
 10. State Machine - |inert_intf_test|inert_intf:inert_intf|inertial_integrator:iINT|state
 11. State Machine - |inert_intf_test|inert_intf:inert_intf|SPI_mnrch:iSPI|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Parameter Settings for User Entity Instance: inert_intf:inert_intf
 16. Parameter Settings for User Entity Instance: inert_intf:inert_intf|inertial_integrator:iINT
 17. Port Connectivity Checks: "inert_intf:inert_intf|SPI_mnrch:iSPI"
 18. Port Connectivity Checks: "inert_intf:inert_intf"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 09 10:56:16 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; inert_intf_test                             ;
; Top-level Entity Name              ; inert_intf_test                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; inert_intf_test    ; inert_intf_test    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; SPI_mnrch.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/SPI_mnrch.sv           ;         ;
; reset_synch.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/reset_synch.sv         ;         ;
; PB_release.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/PB_release.sv          ;         ;
; inertial_integrator.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv ;         ;
; inert_intf_test.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv     ;         ;
; inert_intf.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv          ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 15    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; NEXT  ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 15    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                          ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-----------------+--------------+
; |inert_intf_test           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 15   ; 0            ; |inert_intf_test    ; inert_intf_test ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |inert_intf_test|state                                      ;
+-------------+------------+-------------+-----------+------------+-----------+
; Name        ; state.ROLL ; state.PITCH ; state.CAL ; state.IDLE ; state.YAW ;
+-------------+------------+-------------+-----------+------------+-----------+
; state.IDLE  ; 0          ; 0           ; 0         ; 0          ; 0         ;
; state.CAL   ; 0          ; 0           ; 1         ; 1          ; 0         ;
; state.PITCH ; 0          ; 1           ; 0         ; 1          ; 0         ;
; state.ROLL  ; 1          ; 0           ; 0         ; 1          ; 0         ;
; state.YAW   ; 0          ; 0           ; 0         ; 1          ; 1         ;
+-------------+------------+-------------+-----------+------------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |inert_intf_test|inert_intf:inert_intf|state                                                                                                                                                                                                                ;
+----------------------+------------+-------------+-------------+-------------+-------------+--------------+--------------+---------------+---------------+----------------+----------------+---------------------+-----------------+------------------+----------------------+
; Name                 ; state.IDLE ; state.R_ayH ; state.R_ayL ; state.R_axH ; state.R_axL ; state.R_yawH ; state.R_yawL ; state.R_rollH ; state.R_rollL ; state.R_pitchH ; state.R_pitchL ; state.INIT_ROUNDING ; state.INIT_GYRO ; state.INIT_ACCEL ; state.INIT_INTERRUPT ;
+----------------------+------------+-------------+-------------+-------------+-------------+--------------+--------------+---------------+---------------+----------------+----------------+---------------------+-----------------+------------------+----------------------+
; state.INIT_INTERRUPT ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 0                    ;
; state.INIT_ACCEL     ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 1                ; 1                    ;
; state.INIT_GYRO      ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 1               ; 0                ; 1                    ;
; state.INIT_ROUNDING  ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0              ; 1                   ; 0               ; 0                ; 1                    ;
; state.R_pitchL       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1              ; 0                   ; 0               ; 0                ; 1                    ;
; state.R_pitchH       ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 1              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
; state.R_rollL        ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 1             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
; state.R_rollH        ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
; state.R_yawL         ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
; state.R_yawH         ; 0          ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
; state.R_axL          ; 0          ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
; state.R_axH          ; 0          ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
; state.R_ayL          ; 0          ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
; state.R_ayH          ; 0          ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
; state.IDLE           ; 1          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0              ; 0                   ; 0               ; 0                ; 1                    ;
+----------------------+------------+-------------+-------------+-------------+-------------+--------------+--------------+---------------+---------------+----------------+----------------+---------------------+-----------------+------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |inert_intf_test|inert_intf:inert_intf|inertial_integrator:iINT|state ;
+-------------------+------------+---------------+--------------------------------------+
; Name              ; state.IDLE ; state.RUNNING ; state.CALIBRATING                    ;
+-------------------+------------+---------------+--------------------------------------+
; state.IDLE        ; 0          ; 0             ; 0                                    ;
; state.CALIBRATING ; 1          ; 0             ; 1                                    ;
; state.RUNNING     ; 1          ; 1             ; 0                                    ;
+-------------------+------------+---------------+--------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |inert_intf_test|inert_intf:inert_intf|SPI_mnrch:iSPI|state ;
+------------------+------------+------------------+--------------------------+
; Name             ; state.IDLE ; state.BACK_PORCH ; state.TRANSMIT           ;
+------------------+------------+------------------+--------------------------+
; state.IDLE       ; 0          ; 0                ; 0                        ;
; state.TRANSMIT   ; 1          ; 0                ; 1                        ;
; state.BACK_PORCH ; 1          ; 1                ; 0                        ;
+------------------+------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+------------------------------------------------------------------+--------------------------------------+
; Register name                                                    ; Reason for Removal                   ;
+------------------------------------------------------------------+--------------------------------------+
; inert_intf:inert_intf|roll_rt_L[0..7]                            ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|roll_rt_H[0..7]                            ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|yaw_rt_L[0..7]                             ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|yaw_rt_H[0..7]                             ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|ax_L[0..7]                                 ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|ax_H[0..7]                                 ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|INT_f2                                     ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|INT_f1                                     ; Lost fanout                          ;
; inert_intf:inert_intf|timer[0..15]                               ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|inertial_integrator:iINT|smpl_cntr[0..11]  ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[0..26]   ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|inertial_integrator:iINT|roll_off[0..15]   ; Lost fanout                          ;
; inert_intf:inert_intf|inertial_integrator:iINT|ax_avg[0..15]     ; Lost fanout                          ;
; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[0..26]    ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|inertial_integrator:iINT|yaw_off[0..15]    ; Lost fanout                          ;
; inert_intf:inert_intf|inertial_integrator:iINT|ax_accum[0..19]   ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|inertial_integrator:iINT|avg_cntr[0..3]    ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|SCLK_div[0]                 ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|bit_counter[0]              ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[0]                ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|done                        ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|SS_n                        ; Stuck at VCC due to stuck port clock ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[1..15]            ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|bit_counter[1..4]           ; Stuck at GND due to stuck port clock ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|SCLK_div[1..3]              ; Stuck at GND due to stuck port clock ;
; reset_synch:reset_btn|ff1                                        ; Stuck at GND due to stuck port clock ;
; reset_synch:reset_btn|rst_n                                      ; Stuck at GND due to stuck port clock ;
; PB_release:next_btn|pre3                                         ; Stuck at GND due to stuck port clear ;
; PB_release:next_btn|pre1                                         ; Stuck at GND due to stuck port clear ;
; PB_release:next_btn|pre2                                         ; Stuck at GND due to stuck port clear ;
; state~4                                                          ; Lost fanout                          ;
; state~5                                                          ; Lost fanout                          ;
; state.YAW                                                        ; Stuck at GND due to stuck port clear ;
; state.IDLE                                                       ; Stuck at GND due to stuck port clear ;
; state.CAL                                                        ; Stuck at GND due to stuck port clear ;
; state.PITCH                                                      ; Stuck at GND due to stuck port clear ;
; state.ROLL                                                       ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state~4                                    ; Lost fanout                          ;
; inert_intf:inert_intf|state~5                                    ; Lost fanout                          ;
; inert_intf:inert_intf|state~6                                    ; Lost fanout                          ;
; inert_intf:inert_intf|state~7                                    ; Lost fanout                          ;
; inert_intf:inert_intf|state.INIT_INTERRUPT                       ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.INIT_ACCEL                           ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.INIT_GYRO                            ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.INIT_ROUNDING                        ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_pitchL                             ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_pitchH                             ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_rollL                              ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_rollH                              ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_yawL                               ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_yawH                               ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_axL                                ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_axH                                ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_ayL                                ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.R_ayH                                ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|state.IDLE                                 ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|inertial_integrator:iINT|state.CALIBRATING ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|inertial_integrator:iINT|state.RUNNING     ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|inertial_integrator:iINT|state.IDLE        ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|state.TRANSMIT              ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|state.BACK_PORCH            ; Stuck at GND due to stuck port clear ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|state~6                     ; Lost fanout                          ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|state.IDLE                  ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 269                          ;                                      ;
+------------------------------------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                 ;
+--------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal      ; Registers Removed due to This Register                                             ;
+--------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------+
; inert_intf:inert_intf|inertial_integrator:iINT|smpl_cntr[11] ; Stuck at GND            ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[22],                       ;
;                                                              ; due to stuck port clock ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[21],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[20],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[19],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[18],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[17],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[16],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[15],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[14],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[13],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[12],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[11],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[10],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[9],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[8],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[7],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[6],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[5],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[4],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[3],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[2],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[1],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[0],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[21],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[20],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[19],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[18],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[17],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[16],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[15],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[14],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[13],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[12],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[11],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[10],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[9],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[8],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[7],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[6],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[5],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[4],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[3],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[2],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[1],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[0]                          ;
; inert_intf:inert_intf|INT_f2                                 ; Stuck at GND            ; inert_intf:inert_intf|INT_f1, inert_intf:inert_intf|timer[15],                     ;
;                                                              ; due to stuck port clock ; inert_intf:inert_intf|timer[14], inert_intf:inert_intf|timer[13],                  ;
;                                                              ;                         ; inert_intf:inert_intf|timer[12], inert_intf:inert_intf|timer[11],                  ;
;                                                              ;                         ; inert_intf:inert_intf|timer[10], inert_intf:inert_intf|timer[9],                   ;
;                                                              ;                         ; inert_intf:inert_intf|timer[8], inert_intf:inert_intf|timer[7],                    ;
;                                                              ;                         ; inert_intf:inert_intf|timer[6], inert_intf:inert_intf|timer[5],                    ;
;                                                              ;                         ; inert_intf:inert_intf|timer[4], inert_intf:inert_intf|timer[3],                    ;
;                                                              ;                         ; inert_intf:inert_intf|timer[2], inert_intf:inert_intf|timer[1],                    ;
;                                                              ;                         ; inert_intf:inert_intf|timer[0], inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[8], ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[9],                                 ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[10],                                ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[11],                                ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[12],                                ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[13],                                ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[14],                                ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[15]                                 ;
; inert_intf:inert_intf|yaw_rt_L[7]                            ; Stuck at GND            ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[26],                        ;
;                                                              ; due to stuck port clock ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[25],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[24],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[23],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_int[22],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_off[15],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_off[14],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_off[13],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_off[12],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_off[11],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_off[10],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_off[9],                         ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|yaw_off[8]                          ;
; inert_intf:inert_intf|roll_rt_L[7]                           ; Stuck at GND            ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[26],                       ;
;                                                              ; due to stuck port clock ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[25],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[24],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_int[23],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_off[15],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_off[14],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_off[13],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_off[12],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_off[11],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_off[10],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_off[9],                        ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|roll_off[8]                         ;
; inert_intf:inert_intf|ax_L[7]                                ; Stuck at GND            ; inert_intf:inert_intf|inertial_integrator:iINT|ax_accum[19],                       ;
;                                                              ; due to stuck port clock ; inert_intf:inert_intf|inertial_integrator:iINT|ax_accum[18],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|ax_accum[17],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|ax_accum[16],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|ax_accum[15],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|ax_accum[14],                       ;
;                                                              ;                         ; inert_intf:inert_intf|inertial_integrator:iINT|ax_accum[13]                        ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[0]            ; Stuck at GND            ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[1],                                 ;
;                                                              ; due to stuck port clock ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[2],                                 ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[3],                                 ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[4],                                 ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[5],                                 ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[6],                                 ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|shift_reg[7]                                  ;
; inert_intf:inert_intf|SPI_mnrch:iSPI|SCLK_div[0]             ; Stuck at GND            ; inert_intf:inert_intf|SPI_mnrch:iSPI|bit_counter[0],                               ;
;                                                              ; due to stuck port clock ; inert_intf:inert_intf|SPI_mnrch:iSPI|done,                                         ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|bit_counter[1],                               ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|bit_counter[2],                               ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|bit_counter[3],                               ;
;                                                              ;                         ; inert_intf:inert_intf|SPI_mnrch:iSPI|bit_counter[4]                                ;
; reset_synch:reset_btn|ff1                                    ; Stuck at GND            ; reset_synch:reset_btn|rst_n, PB_release:next_btn|pre3, PB_release:next_btn|pre1,   ;
;                                                              ; due to stuck port clock ; PB_release:next_btn|pre2                                                           ;
+--------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inert_intf:inert_intf ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; FAST_SIM       ; 1     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inert_intf:inert_intf|inertial_integrator:iINT ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; FAST_SIM       ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inert_intf:inert_intf|SPI_mnrch:iSPI"                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wt_data[4..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wt_data[14]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wt_data[7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wt_data[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inert_intf:inert_intf"                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                   ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; ptch        ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "ptch[15..1]" have no fanouts ;
; ptch        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; roll[15..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; roll[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; yaw[15..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; yaw[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; vld         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_lcell_comb ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 09 10:56:04 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off inert_intf_test -c inert_intf_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spi_mnrch.sv
    Info (12023): Found entity 1: SPI_mnrch File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/SPI_mnrch.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file reset_synch.sv
    Info (12023): Found entity 1: reset_synch File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/reset_synch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pb_release.sv
    Info (12023): Found entity 1: PB_release File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/PB_release.sv Line: 1
Warning (10229): Verilog HDL Expression warning at inertial_integrator.sv(228): truncated literal to match 30 bits File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 228
Warning (10229): Verilog HDL Expression warning at inertial_integrator.sv(230): truncated literal to match 30 bits File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 230
Info (12021): Found 1 design units, including 1 entities, in source file inertial_integrator.sv
    Info (12023): Found entity 1: inertial_integrator File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inert_intf_test.sv
    Info (12023): Found entity 1: inert_intf_test File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inert_intf.sv
    Info (12023): Found entity 1: inert_intf File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at inert_intf_test.sv(40): created implicit net for "clk" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 40
Warning (10236): Verilog HDL Implicit Net warning at inert_intf_test.sv(44): created implicit net for "pit" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 44
Info (12127): Elaborating entity "inert_intf_test" for the top level hierarchy
Warning (10858): Verilog HDL warning at inert_intf_test.sv(26): object pitch used but never assigned File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 26
Info (10264): Verilog HDL Case Statement information at inert_intf_test.sv(69): all case item expressions in this case statement are onehot File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 69
Warning (10030): Net "pitch[8..1]" at inert_intf_test.sv(26) has no driver or initial value, using a default initial value '0' File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 26
Info (12128): Elaborating entity "PB_release" for hierarchy "PB_release:next_btn" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 40
Info (12128): Elaborating entity "reset_synch" for hierarchy "reset_synch:reset_btn" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 41
Info (12128): Elaborating entity "inert_intf" for hierarchy "inert_intf:inert_intf" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 45
Info (10264): Verilog HDL Case Statement information at inert_intf.sv(86): all case item expressions in this case statement are onehot File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv Line: 86
Warning (10230): Verilog HDL assignment warning at inert_intf.sv(290): truncated value with size 32 to match size of target (16) File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv Line: 290
Info (12128): Elaborating entity "SPI_mnrch" for hierarchy "inert_intf:inert_intf|SPI_mnrch:iSPI" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv Line: 213
Warning (10230): Verilog HDL assignment warning at SPI_mnrch.sv(43): truncated value with size 32 to match size of target (4) File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/SPI_mnrch.sv Line: 43
Warning (10230): Verilog HDL assignment warning at SPI_mnrch.sv(55): truncated value with size 32 to match size of target (5) File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/SPI_mnrch.sv Line: 55
Info (10264): Verilog HDL Case Statement information at SPI_mnrch.sv(102): all case item expressions in this case statement are onehot File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/SPI_mnrch.sv Line: 102
Info (12128): Elaborating entity "inertial_integrator" for hierarchy "inert_intf:inert_intf|inertial_integrator:iINT" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv Line: 221
Info (10264): Verilog HDL Case Statement information at inertial_integrator.sv(69): all case item expressions in this case statement are onehot File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 69
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(118): truncated value with size 32 to match size of target (12) File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 118
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(187): truncated value with size 32 to match size of target (4) File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 187
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(216): truncated value with size 32 to match size of target (25) File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 216
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(218): truncated value with size 32 to match size of target (25) File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 218
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(227): truncated value with size 30 to match size of target (27) File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 227
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(229): truncated value with size 30 to match size of target (27) File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv Line: 229
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 40
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 12
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 12
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 12
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 12
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 12
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 12
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 12
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 12
    Warning (13410): Pin "SS_n" is stuck at VCC File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 15
    Warning (13410): Pin "SCLK" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 16
    Warning (13410): Pin "MOSI" is stuck at GND File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 17
Info (17049): 56 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "NEXT" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 4
    Warning (15610): No output dependent on input pin "RST_n" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 5
    Warning (15610): No output dependent on input pin "MISO" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 8
    Warning (15610): No output dependent on input pin "INT" File: C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv Line: 9
Info (21057): Implemented 15 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 11 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4728 megabytes
    Info: Processing ended: Fri Apr 09 10:56:16 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.map.smsg.


