--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PCin<0>     |    3.236(R)|   -0.102(R)|clk_BUFGP         |   0.000|
PCin<1>     |    3.237(R)|   -0.103(R)|clk_BUFGP         |   0.000|
PCin<2>     |    3.232(R)|   -0.097(R)|clk_BUFGP         |   0.000|
PCin<3>     |    3.297(R)|   -0.174(R)|clk_BUFGP         |   0.000|
PCin<4>     |    3.306(R)|   -0.185(R)|clk_BUFGP         |   0.000|
PCin<5>     |    3.306(R)|   -0.185(R)|clk_BUFGP         |   0.000|
PCin<6>     |    3.306(R)|   -0.185(R)|clk_BUFGP         |   0.000|
PCin<7>     |    3.301(R)|   -0.179(R)|clk_BUFGP         |   0.000|
PCin<8>     |    3.244(R)|   -0.112(R)|clk_BUFGP         |   0.000|
PCin<9>     |    3.299(R)|   -0.176(R)|clk_BUFGP         |   0.000|
PCin<10>    |    3.297(R)|   -0.173(R)|clk_BUFGP         |   0.000|
PCin<11>    |    3.297(R)|   -0.173(R)|clk_BUFGP         |   0.000|
PCin<12>    |    3.235(R)|   -0.101(R)|clk_BUFGP         |   0.000|
PCin<13>    |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
PCin<14>    |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
PCin<15>    |    3.295(R)|   -0.172(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PCout<0>    |    7.692(R)|clk_BUFGP         |   0.000|
PCout<1>    |    8.043(R)|clk_BUFGP         |   0.000|
PCout<2>    |    9.420(R)|clk_BUFGP         |   0.000|
PCout<3>    |   10.500(R)|clk_BUFGP         |   0.000|
PCout<4>    |   11.504(R)|clk_BUFGP         |   0.000|
PCout<5>    |   11.970(R)|clk_BUFGP         |   0.000|
PCout<6>    |   10.984(R)|clk_BUFGP         |   0.000|
PCout<7>    |   11.196(R)|clk_BUFGP         |   0.000|
PCout<8>    |   11.091(R)|clk_BUFGP         |   0.000|
PCout<9>    |   10.877(R)|clk_BUFGP         |   0.000|
PCout<10>   |   10.338(R)|clk_BUFGP         |   0.000|
PCout<11>   |   10.745(R)|clk_BUFGP         |   0.000|
PCout<12>   |   10.751(R)|clk_BUFGP         |   0.000|
PCout<13>   |   11.484(R)|clk_BUFGP         |   0.000|
PCout<14>   |   10.896(R)|clk_BUFGP         |   0.000|
PCout<15>   |   12.401(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu Nov 24 22:57:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



