# vsim -gui -l msim_transcript work.LFSR_tb 
# Start time: 20:04:25 on Jun 24,2024
# Loading sv_std.std
# Loading work.LFSR_tb
# Loading work.LFSR
# ** Warning: (vsim-3015) C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB5/Nios_Qsys/rtl/testbenches/LFSR_tb.sv(8): [PCDPC] - Port size (6) does not match connection size (5) for port 'current_value'. The port definition is at: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB5/Nios_Qsys/rtl/simulation/modelsim/LFSR.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /LFSR_tb/LFSR_inst File: C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB5/Nios_Qsys/rtl/simulation/modelsim/LFSR.sv
add wave -position insertpoint  \
sim:/LFSR_tb/CLOCK_tb \
sim:/LFSR_tb/reset_tb \
sim:/LFSR_tb/lfsr_counter_tb
run
run
run
run
run
run
run
# Compile of LFSR.sv was successful.
# Compile of LFSR_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.LFSR_tb
# Loading work.LFSR
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
