# riscv-myth-workshop

<a href="https://github.com/adithi-su/riscv-myth-workshop/tree/master/Day1">Day1: Introduction to RISC-V ISA and GNU compiler toolchain</a> <br>
<a href="https://github.com/adithi-su/riscv-myth-workshop/tree/master/Day2">Day2: Introduction to ABI and basic verification flow</a> <br>
<a href="https://github.com/adithi-su/riscv-myth-workshop/tree/master/Day3_5">Day3: Digital logic with TL-Verilog and Makerchip </a> <br>
<a href="https://github.com/adithi-su/riscv-myth-workshop/tree/master/Day3_5">Day4: Basic RISC-V CPU Architecture</a> <br>
<a href="https://github.com/adithi-su/riscv-myth-workshop/tree/master/Day3_5">Day5: Pipelined RISC-V CPU Architecture</a> <br>
