# Compile of full_adder.vhd was successful.
# Compile of ADD.vhd failed with 1 errors.
# Compile of MAX_MIN.vhd failed with 1 errors.
# Compile of TestBench_full_adder.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_MAX_MIN.vhd failed with 1 errors.
# 6 compiles, 5 failed with 5 errors. 
# Compile of full_adder.vhd was successful.
# Compile of ADD.vhd failed with 1 errors.
# Compile of MAX_MIN.vhd failed with 1 errors.
# Compile of TestBench_full_adder.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_MAX_MIN.vhd failed with 1 errors.
# 6 compiles, 5 failed with 5 errors. 
# Compile of full_adder.vhd was successful.
# Compile of ADD.vhd failed with 1 errors.
# Compile of MAX_MIN.vhd failed with 1 errors.
# Compile of TestBench_full_adder.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_MAX_MIN.vhd failed with 1 errors.
# 6 compiles, 5 failed with 5 errors. 
# Compile of ADD.vhd failed with 1 errors.
# Compile of full_adder.vhd was successful.
# Compile of ADD.vhd failed with 16 errors.
# Compile of MAX_MIN.vhd failed with 3 errors.
# Compile of TestBench_full_adder.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 7 errors.
# Compile of TestBench_MAX_MIN.vhd failed with 1 errors.
# 6 compiles, 5 failed with 28 errors. 
# Compile of ADD.vhd failed with 16 errors.
# Compile of ADD.vhd failed with 16 errors.
# Compile of ADD.vhd failed with 16 errors.
# Compile of ADD.vhd failed with 14 errors.
# Compile of ADD.vhd failed with 14 errors.
# Compile of full_adder.vhd was successful.
# Compile of ADD.vhd failed with 15 errors.
# Compile of ADD.vhd failed with 15 errors.
# Compile of ADD.vhd failed with 15 errors.
# Compile of ADD.vhd failed with 13 errors.
# Compile of ADD.vhd was successful.
# Compile of MAX_MIN.vhd failed with 3 errors.
# Compile of ADD.vhd was successful.
# Compile of MAX_MIN.vhd failed with 3 errors.
# Compile of MAX_MIN.vhd failed with 3 errors.
# Compile of TestBench_full_adder.vhd failed with 1 errors.
# Compile of TestBench_full_adder.vhd was successful.
vsim -gui work.testbench_full_adder
# vsim -gui work.testbench_full_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_full_adder(behavior)
# Loading work.full_adder(gate_level)
add wave -position insertpoint sim:/testbench_full_adder/*
add wave -position insertpoint sim:/testbench_full_adder/stim/*
# (vish-4014) No objects found matching '/testbench_full_adder/stim/*'.
add dataflow sim:/testbench_full_adder/stim/*
# WARNING: No extended dataflow license exists
run
run
run
# Compile of TestBench_ADD.vhd failed with 7 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# ** Warning: (vish-7) Failed to open lock file "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ALU.mpf_lock" in create mode.
# Permission denied. (errno = EACCES)
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of full_adder.vhd was successful.
run
run
vsim -gui work.testbench_full_adder
# vsim -gui work.testbench_full_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_full_adder(behavior)
# Loading work.full_adder(gate_level)
add wave -position insertpoint sim:/testbench_full_adder/*
run
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_ADD.vhd failed with 1 errors.
# Compile of TestBench_full_adder.vhd was successful.
# Compile of TestBench_ADD.vhd was successful.
# Load canceled
# Load canceled
run
quit -sim
# Load canceled
vsim work.adder
# vsim work.adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adder(gate_level)
# Loading work.full_adder(gate_level)
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(43): No default binding for component at 'stage_0'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /adder/stage_0
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /adder/Array_Of_full_adders(1)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /adder/Array_Of_full_adders(2)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /adder/Array_Of_full_adders(3)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /adder/Array_Of_full_adders(4)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /adder/Array_Of_full_adders(5)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /adder/Array_Of_full_adders(6)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(49): No default binding for component at 'stage_final'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /adder/stage_final
# Error loading design
# Compile of ADD.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of ADD.vhd was successful.
# Compile of MAX_MIN.vhd failed with 3 errors.
# Compile of TestBench_full_adder.vhd was successful.
# Compile of TestBench_ADD.vhd was successful.
# Compile of TestBench_MAX_MIN.vhd failed with 1 errors.
# 6 compiles, 2 failed with 4 errors. 
vsim work.adder
# vsim work.adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adder(gate_level)
# Loading work.full_adder(gate_level)
add wave -position insertpoint sim:/adder/*
run
run
run
run
# Break key hit 
vsim -gui work.testbench_full_adder
# vsim -gui work.testbench_full_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_full_adder(behavior)
# Loading work.full_adder(gate_level)
add wave -position insertpoint sim:/testbench_full_adder/*
run
# Compile of TestBench_ADD.vhd failed with 2 errors.
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# ** Warning: (vsim-3473) Component instance "UUT_ADDER : ADD" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_add File: C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/TestBench_ADD.vhd
add wave -position insertpoint sim:/testbench_add/*
run
# Compile of ADD.vhd failed with 2 errors.
# Compile of ADD.vhd was successful.
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# ** Warning: (vsim-3473) Component instance "UUT_ADDER : ADD" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_add File: C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/TestBench_ADD.vhd
add wave -position insertpoint sim:/testbench_add/*
run
add dataflow sim:/testbench_add/*
# WARNING: No extended dataflow license exists
run
run
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# ** Warning: (vsim-3473) Component instance "UUT_ADDER : ADD" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_add File: C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/TestBench_ADD.vhd
add wave -position insertpoint sim:/testbench_add/*
run
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# ** Warning: (vsim-3473) Component instance "UUT_ADDER : ADD" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_add File: C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/TestBench_ADD.vhd
add wave -position insertpoint sim:/testbench_add/*
run
# Compile of ADD.vhd was successful.
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# ** Warning: (vsim-3473) Component instance "uut : ADD" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_add File: C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/TestBench_ADD.vhd
add wave -position insertpoint sim:/testbench_add/*
run
# Compile of TestBench_ADD.vhd failed with 2 errors.
# Compile of TestBench_ADD.vhd was successful.
# Compile of TestBench_ADD.vhd failed with 2 errors.
# Compile of TestBench_ADD.vhd failed with 2 errors.
# Compile of TestBench_ADD.vhd was successful.
# Compile of TestBench_ADD.vhd failed with 2 errors.
# Compile of TestBench_ADD.vhd failed with 7 errors.
# Compile of TestBench_ADD.vhd was successful.
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# ** Warning: (vsim-3473) Component instance "uut : ADD" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_add File: C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/TestBench_ADD.vhd
add wave -position insertpoint sim:/testbench_add/*
run
run
run
run
vsim -gui work.testbench_full_adder
# vsim -gui work.testbench_full_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_full_adder(behavior)
# Loading work.full_adder(gate_level)
add wave -position insertpoint sim:/testbench_full_adder/*
run
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# ** Warning: (vsim-3473) Component instance "uut : ADD" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_add File: C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/TestBench_ADD.vhd
add wave -position insertpoint sim:/testbench_add/*
run
# Compile of ADD.vhd was successful.
# Compile of TestBench_ADD.vhd was successful with warnings.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# ** Warning: (vsim-3473) Component instance "uut : ADD" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_add File: C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/TestBench_ADD.vhd
# Compile of TestBench_ADD.vhd was successful.
# Compile of TestBench_ADD.vhd was successful.
# Load canceled
# Compile of ADD.vhd failed with 1 errors.
# Compile of ADD.vhd was successful.
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# ** Error: (vsim-3173) Entity 'C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/work.add' has no architecture.
# 
# Load interrupted
# Error loading design
# Compile of ADD.vhd was successful.
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.add(gate_level)
# Loading work.full_adder(gate_level)
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /testbench_add/uut/Array_Of_full_adders(0)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /testbench_add/uut/Array_Of_full_adders(1)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /testbench_add/uut/Array_Of_full_adders(2)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /testbench_add/uut/Array_Of_full_adders(3)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /testbench_add/uut/Array_Of_full_adders(4)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /testbench_add/uut/Array_Of_full_adders(5)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /testbench_add/uut/Array_Of_full_adders(6)/stage_i
# ** Error: (vsim-3732) C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Design a basic ALU/ADD.vhd(46): No default binding for component at 'stage_i'.
# 
#  (Port 'sum' is not on the entity.)
# 
#         Region: /testbench_add/uut/Array_Of_full_adders(7)/stage_i
# Error loading design
# Compile of full_adder.vhd was successful.
# Compile of ADD.vhd was successful.
# Compile of TestBench_ADD.vhd was successful.
vsim -gui work.testbench_add
# vsim -gui work.testbench_add 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_add(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.add(gate_level)
# Loading work.full_adder(gate_level)
add wave -position insertpoint sim:/testbench_add/*
run
