

Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sat Apr 14 23:57:21 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          726
LUT:           1893
FF:            2700
DSP:             12
BRAM:             8
SRL:             17
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.870
CP achieved post-implementation:    5.868
Timing met
