lab2 hls_FIRN11MAXI:

set_directive_interface -mode s_axilite "fir_n11_maxi"
set_directive_interface -mode m_axi -depth 600 -offset slave "fir_n11_maxi" pn32HPInput
set_directive_interface -mode m_axi -depth 600 -offset slave "fir_n11_maxi" pn32HPOutput
set_directive_interface -mode s_axilite "fir_n11_maxi" an32Coef
set_directive_interface -mode s_axilite "fir_n11_maxi" regXferLeng
set_directive_pipeline -II 2 "fir_n11_maxi/SHIFT_ACC_LOOP"
set_directive_pipeline -II 2 "fir_n11_maxi/XFER_LOOP"



lab 2 hls_FIRN11Stream:

set_directive_pipeline -II 2 "fir_n11_strm/SHIFT_ACC_LOOP"