
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 50000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./ligra/Radii-4.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3334341 heartbeat IPC: 2.99909 cumulative IPC: 2.99909 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6780120 heartbeat IPC: 2.9021 cumulative IPC: 2.9498 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 8507602 (Simulation time: 0 hr 1 min 8 sec) 

Heartbeat CPU 0 instructions: 30000004 cycles: 23183855 heartbeat IPC: 0.609617 cumulative IPC: 0.340687 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 50242853 heartbeat IPC: 0.369563 cumulative IPC: 0.359408 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 80084796 heartbeat IPC: 0.335099 cumulative IPC: 0.349273 (Simulation time: 0 hr 2 min 36 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 110041285 heartbeat IPC: 0.333818 cumulative IPC: 0.344713 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 141851957 heartbeat IPC: 0.31436 cumulative IPC: 0.337472 (Simulation time: 0 hr 3 min 49 sec) 
Finished CPU 0 instructions: 50000004 cycles: 150922140 cumulative IPC: 0.331297 (Simulation time: 0 hr 4 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.331297 instructions: 50000004 cycles: 150922140
cpu0_DTLB TOTAL     ACCESS:   14274206  HIT:   12156895  MISS:    2117311
cpu0_DTLB LOAD      ACCESS:   12741263  HIT:   10649041  MISS:    2092222
cpu0_DTLB RFO       ACCESS:    1532943  HIT:    1507854  MISS:      25089
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.0967 cycles
cpu0_ITLB TOTAL     ACCESS:    5212765  HIT:    5212765  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5212765  HIT:    5212765  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    2117311  HIT:    2107708  MISS:       9603
cpu0_STLB LOAD      ACCESS:    2092222  HIT:    2083431  MISS:       8791
cpu0_STLB RFO       ACCESS:      25089  HIT:      24277  MISS:        812
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 217.422 cycles
cpu0_L1D TOTAL     ACCESS:   13335359  HIT:   10016631  MISS:    3318728
cpu0_L1D LOAD      ACCESS:   11783783  HIT:    8477922  MISS:    3305861
cpu0_L1D RFO       ACCESS:    1541974  HIT:    1536290  MISS:       5684
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       9602  HIT:       2419  MISS:       7183
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 54.3854 cycles
cpu0_L2C TOTAL     ACCESS:    6637138  HIT:    4982752  MISS:    1654386
cpu0_L2C LOAD      ACCESS:    3305548  HIT:    1657645  MISS:    1647903
cpu0_L2C RFO       ACCESS:       5684  HIT:          5  MISS:       5679
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    3318727  HIT:    3318425  MISS:        302
cpu0_L2C TRANSLATION ACCESS:       7179  HIT:       6677  MISS:        502
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 86.6115 cycles
LLC TOTAL     ACCESS:    2798346  HIT:     963925  MISS:    1834421
LLC LOAD      ACCESS:    1647884  HIT:     963925  MISS:     683959
LLC RFO       ACCESS:       5679  HIT:          0  MISS:       5679
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1144281  HIT:          0  MISS:    1144281
LLC TRANSLATION ACCESS:        502  HIT:          0  MISS:        502
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles
LLC Load Access : 1647884
Dead Block count: 535788
Unique Blocks Accessed: 587457
Reuse_distance_Access
01_0 1880
02_1 12040
03_2 33432
04_3-4 139151
05_5-6 171939
06_7-8 150200
07_9-10 115028
08_11-12 84405
09_13-15 85038
10_16-20 81992
11_21-30 77311
12_31-40 38883
13_41-50 23126
14_51-60 14515
15_61-70 9887
16_71-80 6281
17_81-100 7302
18_101-150 6415
19_151-200 1317
20_>200 285
Avg_block_Reuse_Access
01_0 4
02_1 14
03_2 54
04_3-4 284
05_5-6 1691
06_7-8 4920
07_9-10 3540
08_11-12 2363
09_13-15 3653
10_16-20 6693
11_21-30 11027
12_31-40 6680
13_41-50 3722
14_51-60 2255
15_61-70 1415
16_71-80 934
17_81-100 1005
18_101-150 1048
19_151-200 241
20_>200 126
Avg_block_Reuse_Access_for_LLC_victims_in_L2C
01_0 0
02_1 0
03_2 0
04_3-4 0
05_5-6 0
06_7-8 0
07_9-10 0
08_11-12 0
09_13-15 0
10_16-20 0
11_21-30 0
12_31-40 0
13_41-50 0
14_51-60 0
15_61-70 0
16_71-80 0
17_81-100 0
18_101-150 10
19_151-200 50
20_>200 32039
Access_Reuse_for_LLC_victim_Reuse_in_L2C
Reuse_distance_Access
01_0 0
02_1 0
03_2 0
04_3-4 0
05_5-6 0
06_7-8 0
07_9-10 0
08_11-12 0
09_13-15 0
10_16-20 0
11_21-30 0
12_31-40 0
13_41-50 0
14_51-60 0
15_61-70 0
16_71-80 0
17_81-100 9
18_101-150 467
19_151-200 1097
20_>200 65317
Access_per_block
01_0 0
02_1 535788
03_2 5033
04_3-4 7496
05_5-6 5285
06_7-8 4226
07_9-10 3523
08_11-12 2967
09_13-15 3546
10_16-20 4019
11_21-30 4662
12_31-40 2394
13_41-50 1415
14_51-60 1420
15_61-70 1404
16_71-80 1391
17_81-100 1756
18_101-150 1114
19_151-200 18
20_>200 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      81081  ROW_BUFFER_MISS:     609059
 DBUS AVG_CONGESTED_CYCLE:     3.7096
 WQ ROW_BUFFER_HIT:      39167  ROW_BUFFER_MISS:      51610  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.9278% MPKI: 40.6113 Average ROB Occupancy at Mispredict: 30.6392
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 40.6113
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

