TimeQuest Timing Analyzer report for proj1
Thu Nov 16 00:27:42 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'col[0]'
 13. Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'
 14. Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'
 15. Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'
 16. Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'
 17. Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'
 18. Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'
 19. Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'
 20. Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'
 21. Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'
 22. Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'
 23. Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'
 24. Slow 1200mV 85C Model Hold: 'col[0]'
 25. Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'col[0]'
 34. Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'
 35. Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'
 36. Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'
 37. Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'
 38. Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'
 39. Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'
 40. Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'
 41. Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'
 42. Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'
 43. Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'
 44. Slow 1200mV 0C Model Hold: 'col[0]'
 45. Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'
 46. Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'col[0]'
 54. Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'
 55. Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'
 56. Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'
 57. Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'
 58. Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'
 59. Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'
 60. Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'
 61. Fast 1200mV 0C Model Hold: 'col[0]'
 62. Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'
 63. Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'
 64. Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'
 65. Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'
 66. Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths Summary
 79. Clock Status Summary
 80. Unconstrained Input Ports
 81. Unconstrained Output Ports
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; proj1                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.9%      ;
;     Processors 3-6         ;   2.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; Clock Name                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                       ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { arquitetura:inst|entrada:ent|registerSelector:rs|state[0] } ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { arquitetura:inst|entrada:ent|registerSelector:rs|state[1] } ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { arquitetura:inst|entrada:ent|registerSelector:rs|state[2] } ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { arquitetura:inst|entrada:ent|registerSelector:rs|state[3] } ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { arquitetura:inst|entrada:ent|registerSelector:rs|state[4] } ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { arquitetura:inst|entrada:ent|registerSelector:rs|state[5] } ;
; col[0]                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { col[0] }                                                    ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+


--------------------------------------
; Slow 1200mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; col[0]                                                    ; -2.569 ; -13.089       ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -1.491 ; -5.681        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -1.409 ; -5.425        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -1.345 ; -3.823        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -1.159 ; -3.566        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -1.155 ; -3.375        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -1.135 ; -3.473        ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.516 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.542 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.587 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.599 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.944 ; 0.000         ;
; col[0]                                                    ; 1.046 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.220 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; col[0]                                                    ; -3.000 ; -10.710       ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -1.285 ; -5.140        ;
+-----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'col[0]'                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.569 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.709      ; 7.998      ;
; -2.425 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.709      ; 7.854      ;
; -2.422 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.709      ; 7.851      ;
; -2.232 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.709      ; 7.661      ;
; -2.231 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.709      ; 7.660      ;
; -2.177 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.709      ; 8.106      ;
; -2.158 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.709      ; 7.587      ;
; -2.150 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.709      ; 7.579      ;
; -2.140 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.705      ; 7.565      ;
; -2.132 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.705      ; 7.557      ;
; -2.128 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.709      ; 7.557      ;
; -2.052 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.709      ; 7.981      ;
; -2.037 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.709      ; 7.466      ;
; -2.002 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.709      ; 7.931      ;
; -1.960 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.705      ; 7.385      ;
; -1.914 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.709      ; 7.343      ;
; -1.883 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.709      ; 7.312      ;
; -1.852 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.709      ; 7.781      ;
; -1.841 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.709      ; 7.270      ;
; -1.835 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.709      ; 7.264      ;
; -1.826 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.709      ; 7.755      ;
; -1.819 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.709      ; 7.248      ;
; -1.778 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.709      ; 7.207      ;
; -1.776 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.709      ; 7.205      ;
; -1.757 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.709      ; 7.686      ;
; -1.754 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.705      ; 7.679      ;
; -1.749 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.709      ; 7.178      ;
; -1.740 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.709      ; 7.169      ;
; -1.734 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.709      ; 7.163      ;
; -1.732 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.705      ; 7.657      ;
; -1.730 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.709      ; 7.659      ;
; -1.718 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.709      ; 7.147      ;
; -1.715 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.709      ; 7.144      ;
; -1.686 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.705      ; 7.111      ;
; -1.674 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.709      ; 7.103      ;
; -1.644 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.709      ; 7.073      ;
; -1.640 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.709      ; 7.069      ;
; -1.603 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.709      ; 7.532      ;
; -1.588 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.709      ; 7.017      ;
; -1.581 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.705      ; 7.506      ;
; -1.562 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.709      ; 7.491      ;
; -1.557 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.709      ; 6.986      ;
; -1.514 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.709      ; 6.943      ;
; -1.496 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.709      ; 7.425      ;
; -1.489 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.709      ; 7.418      ;
; -1.489 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.709      ; 7.418      ;
; -1.488 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.709      ; 6.917      ;
; -1.480 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.705      ; 6.905      ;
; -1.457 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.709      ; 6.886      ;
; -1.403 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.705      ; 7.328      ;
; -1.375 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.709      ; 6.804      ;
; -1.345 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.709      ; 7.274      ;
; -1.299 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.705      ; 6.724      ;
; -1.287 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.709      ; 7.216      ;
; -1.264 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.709      ; 7.193      ;
; -1.258 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.709      ; 7.187      ;
; -1.231 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.709      ; 7.160      ;
; -1.187 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.709      ; 7.116      ;
; -1.111 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.709      ; 7.040      ;
; -1.104 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.709      ; 7.033      ;
; -1.097 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.709      ; 7.026      ;
; -1.078 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.709      ; 7.007      ;
; -1.061 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.709      ; 6.990      ;
; -1.052 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.709      ; 6.981      ;
; -1.035 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.709      ; 6.964      ;
; -1.012 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.709      ; 6.941      ;
; -0.999 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.709      ; 6.928      ;
; -0.986 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.709      ; 6.915      ;
; -0.953 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.705      ; 6.878      ;
; -0.873 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.709      ; 6.802      ;
; -0.861 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.709      ; 6.790      ;
; -0.746 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.705      ; 6.671      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'                                                                                                         ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.491 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 2.886      ; 4.865      ;
; -1.441 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 2.886      ; 4.815      ;
; -1.401 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 2.886      ; 4.775      ;
; -1.348 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 2.886      ; 4.722      ;
; -0.966 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 2.886      ; 4.840      ;
; -0.947 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 2.886      ; 4.821      ;
; -0.897 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 2.886      ; 4.771      ;
; -0.755 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 2.886      ; 4.629      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'                                                                                                         ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.409 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 4.969      ; 6.866      ;
; -1.375 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 4.969      ; 6.832      ;
; -1.339 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 4.969      ; 6.796      ;
; -1.302 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 4.969      ; 6.759      ;
; -0.953 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 4.969      ; 6.910      ;
; -0.919 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 4.969      ; 6.876      ;
; -0.904 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 4.969      ; 6.861      ;
; -0.739 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 4.969      ; 6.696      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'                                                                                                         ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.345 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 2.780      ; 4.613      ;
; -1.156 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 2.780      ; 4.424      ;
; -0.889 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 2.780      ; 4.657      ;
; -0.714 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 2.780      ; 3.982      ;
; -0.700 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 2.780      ; 4.468      ;
; -0.608 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 2.779      ; 3.875      ;
; -0.240 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 2.780      ; 4.008      ;
; -0.092 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 2.779      ; 3.859      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'                                                                                                         ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.159 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 2.770      ; 4.417      ;
; -1.091 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 2.770      ; 4.349      ;
; -0.712 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 2.769      ; 3.969      ;
; -0.703 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 2.770      ; 4.461      ;
; -0.635 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 2.770      ; 4.393      ;
; -0.604 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 2.770      ; 3.862      ;
; -0.174 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 2.769      ; 3.931      ;
; -0.086 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 2.770      ; 3.844      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'                                                                                                         ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.155 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 2.774      ; 4.417      ;
; -1.085 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 2.774      ; 4.347      ;
; -0.699 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 2.774      ; 4.461      ;
; -0.629 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 2.774      ; 4.391      ;
; -0.601 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 2.774      ; 3.863      ;
; -0.534 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 2.773      ; 3.795      ;
; -0.083 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 2.774      ; 3.845      ;
; -0.033 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 2.773      ; 3.794      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'                                                                                                         ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.135 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 2.773      ; 4.396      ;
; -1.112 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 2.773      ; 4.373      ;
; -0.751 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 2.774      ; 4.013      ;
; -0.679 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 2.773      ; 4.440      ;
; -0.656 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 2.773      ; 4.417      ;
; -0.475 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 2.773      ; 3.736      ;
; -0.197 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 2.774      ; 3.959      ;
; -0.019 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 2.773      ; 3.780      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'                                                                                                         ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.516 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 2.908      ; 3.640      ;
; 0.676 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 2.910      ; 3.802      ;
; 0.884 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 2.908      ; 4.008      ;
; 0.961 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 2.908      ; 3.585      ;
; 0.975 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 2.908      ; 4.099      ;
; 1.233 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 2.910      ; 3.859      ;
; 1.434 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 2.908      ; 4.058      ;
; 1.437 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 2.908      ; 4.061      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'                                                                                                         ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.542 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 2.909      ; 3.667      ;
; 0.589 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 2.911      ; 3.716      ;
; 0.883 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 2.911      ; 4.010      ;
; 1.027 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 2.911      ; 4.154      ;
; 1.040 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 2.909      ; 3.665      ;
; 1.102 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 2.911      ; 3.729      ;
; 1.426 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 2.911      ; 4.053      ;
; 1.492 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 2.911      ; 4.119      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'                                                                                                         ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.587 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 2.905      ; 3.708      ;
; 0.592 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 2.907      ; 3.715      ;
; 0.889 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 2.907      ; 4.012      ;
; 1.031 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 2.907      ; 4.154      ;
; 1.091 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 2.905      ; 3.712      ;
; 1.106 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 2.907      ; 3.729      ;
; 1.433 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 2.907      ; 4.056      ;
; 1.496 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 2.907      ; 4.119      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'                                                                                                         ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.599 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 2.915      ; 3.730      ;
; 0.742 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 2.915      ; 3.873      ;
; 0.938 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 2.915      ; 4.069      ;
; 1.110 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 2.915      ; 3.741      ;
; 1.211 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 2.915      ; 4.342      ;
; 1.214 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 2.915      ; 3.845      ;
; 1.438 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 2.915      ; 4.069      ;
; 1.695 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 2.915      ; 4.326      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'                                                                                                         ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.944 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 5.196      ; 6.356      ;
; 1.041 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 5.196      ; 6.453      ;
; 1.060 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 5.196      ; 6.472      ;
; 1.183 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 5.196      ; 6.595      ;
; 1.541 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 5.196      ; 6.453      ;
; 1.566 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 5.196      ; 6.478      ;
; 1.574 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 5.196      ; 6.486      ;
; 1.633 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 5.196      ; 6.545      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'col[0]'                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.046 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.895      ; 6.389      ;
; 1.149 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.899      ; 6.496      ;
; 1.157 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.899      ; 6.504      ;
; 1.166 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.899      ; 6.513      ;
; 1.246 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.895      ; 6.589      ;
; 1.251 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.899      ; 6.598      ;
; 1.284 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.899      ; 6.631      ;
; 1.289 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.899      ; 6.636      ;
; 1.292 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.899      ; 6.639      ;
; 1.301 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.899      ; 6.648      ;
; 1.310 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.899      ; 6.657      ;
; 1.314 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.899      ; 6.661      ;
; 1.373 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.899      ; 6.720      ;
; 1.391 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.899      ; 6.738      ;
; 1.398 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.899      ; 6.745      ;
; 1.445 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.899      ; 6.792      ;
; 1.471 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.899      ; 6.818      ;
; 1.478 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.899      ; 6.825      ;
; 1.500 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.899      ; 6.847      ;
; 1.552 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.899      ; 6.899      ;
; 1.603 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.899      ; 6.950      ;
; 1.607 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.895      ; 6.450      ;
; 1.630 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.899      ; 6.977      ;
; 1.678 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.899      ; 6.525      ;
; 1.687 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.895      ; 7.030      ;
; 1.737 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.899      ; 6.584      ;
; 1.746 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.899      ; 7.093      ;
; 1.767 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.899      ; 7.114      ;
; 1.768 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.899      ; 7.115      ;
; 1.774 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.899      ; 7.121      ;
; 1.778 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.899      ; 7.125      ;
; 1.781 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.895      ; 6.624      ;
; 1.787 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.899      ; 6.634      ;
; 1.812 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.899      ; 6.659      ;
; 1.827 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.899      ; 6.674      ;
; 1.837 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.899      ; 6.684      ;
; 1.857 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.895      ; 7.200      ;
; 1.875 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.899      ; 6.722      ;
; 1.876 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.899      ; 6.723      ;
; 1.921 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.899      ; 6.768      ;
; 1.925 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.899      ; 6.772      ;
; 1.929 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.899      ; 6.776      ;
; 1.933 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.899      ; 6.780      ;
; 1.959 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.899      ; 6.806      ;
; 1.968 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.895      ; 7.311      ;
; 1.970 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.895      ; 6.813      ;
; 1.999 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.899      ; 6.846      ;
; 2.000 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.899      ; 6.847      ;
; 2.016 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.899      ; 6.863      ;
; 2.017 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.899      ; 7.364      ;
; 2.020 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.899      ; 6.867      ;
; 2.024 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.895      ; 7.367      ;
; 2.057 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.899      ; 6.904      ;
; 2.112 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.899      ; 6.959      ;
; 2.117 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.899      ; 7.464      ;
; 2.117 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.899      ; 6.964      ;
; 2.119 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.899      ; 6.966      ;
; 2.137 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.899      ; 6.984      ;
; 2.157 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.899      ; 7.004      ;
; 2.187 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.899      ; 7.034      ;
; 2.204 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.899      ; 7.051      ;
; 2.212 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.899      ; 7.559      ;
; 2.232 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.895      ; 7.075      ;
; 2.243 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.899      ; 7.590      ;
; 2.354 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.899      ; 7.701      ;
; 2.395 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.895      ; 7.238      ;
; 2.397 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.899      ; 7.244      ;
; 2.398 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.895      ; 7.241      ;
; 2.490 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.899      ; 7.337      ;
; 2.572 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.899      ; 7.419      ;
; 2.669 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.899      ; 7.516      ;
; 2.721 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.899      ; 7.568      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'                                                                                                         ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.220 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 3.027      ; 4.463      ;
; 1.223 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 3.027      ; 4.466      ;
; 1.258 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 3.027      ; 4.501      ;
; 1.425 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 3.027      ; 4.668      ;
; 1.722 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 3.027      ; 4.465      ;
; 1.751 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 3.027      ; 4.494      ;
; 1.815 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 3.027      ; 4.558      ;
; 1.866 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 3.027      ; 4.609      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


-------------------------------------
; Slow 1200mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; col[0]                                                    ; -2.309 ; -11.914       ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -1.486 ; -5.640        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -1.408 ; -5.203        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -1.364 ; -4.017        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -1.173 ; -3.726        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -1.171 ; -3.575        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -1.150 ; -3.648        ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.546 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.556 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.582 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.587 ; 0.000         ;
; col[0]                                                    ; 0.884 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.967 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.207 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; col[0]                                                    ; -3.000 ; -10.710       ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -1.285 ; -5.140        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -1.285 ; -5.140        ;
+-----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'col[0]'                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.309 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.274      ; 7.285      ;
; -2.181 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.274      ; 7.157      ;
; -2.170 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.274      ; 7.146      ;
; -2.118 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.274      ; 7.094      ;
; -2.103 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.274      ; 7.079      ;
; -2.097 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.274      ; 7.073      ;
; -2.011 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.274      ; 6.987      ;
; -2.006 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.274      ; 6.982      ;
; -1.998 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.274      ; 6.974      ;
; -1.984 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.274      ; 7.460      ;
; -1.912 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.271      ; 6.885      ;
; -1.906 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.271      ; 6.879      ;
; -1.851 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.274      ; 7.327      ;
; -1.839 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.274      ; 7.315      ;
; -1.746 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.271      ; 6.719      ;
; -1.731 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.274      ; 6.707      ;
; -1.716 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.274      ; 6.692      ;
; -1.715 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.274      ; 6.691      ;
; -1.705 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.274      ; 6.681      ;
; -1.701 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.274      ; 6.677      ;
; -1.696 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.274      ; 7.172      ;
; -1.689 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.274      ; 6.665      ;
; -1.678 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.274      ; 7.154      ;
; -1.668 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.274      ; 6.644      ;
; -1.664 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.274      ; 6.640      ;
; -1.660 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.274      ; 6.636      ;
; -1.647 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.274      ; 6.623      ;
; -1.641 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.274      ; 6.617      ;
; -1.641 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.274      ; 6.617      ;
; -1.630 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.274      ; 6.606      ;
; -1.624 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.274      ; 6.600      ;
; -1.606 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.271      ; 7.079      ;
; -1.600 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.274      ; 7.076      ;
; -1.590 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.271      ; 7.063      ;
; -1.583 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.271      ; 6.556      ;
; -1.569 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 4.274      ; 6.545      ;
; -1.567 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.274      ; 7.043      ;
; -1.565 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.274      ; 6.541      ;
; -1.524 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 4.274      ; 6.500      ;
; -1.516 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 4.274      ; 6.492      ;
; -1.501 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.274      ; 6.477      ;
; -1.486 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 4.271      ; 6.459      ;
; -1.468 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.274      ; 6.944      ;
; -1.464 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.274      ; 6.440      ;
; -1.450 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.271      ; 6.923      ;
; -1.448 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.274      ; 6.924      ;
; -1.399 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 4.274      ; 6.375      ;
; -1.381 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.274      ; 6.857      ;
; -1.358 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.274      ; 6.834      ;
; -1.356 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.274      ; 6.832      ;
; -1.315 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 4.271      ; 6.288      ;
; -1.191 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.271      ; 6.664      ;
; -1.170 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.274      ; 6.646      ;
; -1.097 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.274      ; 6.573      ;
; -1.090 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.274      ; 6.566      ;
; -1.064 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.274      ; 6.540      ;
; -1.039 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.274      ; 6.515      ;
; -0.996 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.274      ; 6.472      ;
; -0.948 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.274      ; 6.424      ;
; -0.911 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.274      ; 6.387      ;
; -0.911 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.274      ; 6.387      ;
; -0.899 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.274      ; 6.375      ;
; -0.889 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.274      ; 6.365      ;
; -0.811 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 4.274      ; 6.287      ;
; -0.798 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.274      ; 6.274      ;
; -0.784 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.274      ; 6.260      ;
; -0.753 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 4.274      ; 6.229      ;
; -0.745 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 4.274      ; 6.221      ;
; -0.707 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 4.271      ; 6.180      ;
; -0.625 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.274      ; 6.101      ;
; -0.605 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 4.274      ; 6.081      ;
; -0.521 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 4.271      ; 5.994      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.486 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 4.446      ; 6.421      ;
; -1.455 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 4.446      ; 6.390      ;
; -1.435 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 4.446      ; 6.370      ;
; -1.264 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 4.446      ; 6.199      ;
; -0.912 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 4.446      ; 6.347      ;
; -0.910 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 4.446      ; 6.345      ;
; -0.894 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 4.446      ; 6.329      ;
; -0.600 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 4.446      ; 6.035      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.408 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 2.602      ; 4.499      ;
; -1.333 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 2.602      ; 4.424      ;
; -1.239 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 2.602      ; 4.330      ;
; -1.223 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 2.602      ; 4.314      ;
; -0.960 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 2.602      ; 4.551      ;
; -0.949 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 2.602      ; 4.540      ;
; -0.907 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 2.602      ; 4.498      ;
; -0.695 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 2.602      ; 4.286      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.364 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 2.470      ; 4.323      ;
; -1.214 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 2.470      ; 4.173      ;
; -0.799 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 2.470      ; 4.258      ;
; -0.748 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 2.470      ; 3.707      ;
; -0.691 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 2.469      ; 3.649      ;
; -0.673 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 2.470      ; 4.132      ;
; -0.206 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 2.470      ; 3.665      ;
; -0.037 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 2.469      ; 3.495      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.173 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 2.462      ; 4.124      ;
; -1.136 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 2.462      ; 4.087      ;
; -0.736 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 2.461      ; 3.686      ;
; -0.681 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 2.462      ; 3.632      ;
; -0.632 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 2.462      ; 4.083      ;
; -0.595 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 2.462      ; 4.046      ;
; -0.133 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 2.461      ; 3.583      ;
; -0.031 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 2.462      ; 3.482      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.171 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 2.465      ; 4.125      ;
; -1.131 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 2.465      ; 4.085      ;
; -0.679 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 2.465      ; 3.633      ;
; -0.630 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 2.465      ; 4.084      ;
; -0.594 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 2.464      ; 3.547      ;
; -0.590 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 2.465      ; 4.044      ;
; -0.028 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 2.465      ; 3.482      ;
; -0.003 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 2.464      ; 3.456      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.150 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 2.464      ; 4.103      ;
; -1.143 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 2.464      ; 4.096      ;
; -0.828 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 2.465      ; 3.782      ;
; -0.609 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 2.464      ; 4.062      ;
; -0.602 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 2.464      ; 4.055      ;
; -0.527 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 2.464      ; 3.480      ;
; -0.118 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 2.465      ; 3.572      ;
; -0.005 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 2.464      ; 3.458      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.546 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 2.584      ; 3.331      ;
; 0.644 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 2.586      ; 3.431      ;
; 0.863 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 2.584      ; 3.648      ;
; 0.914 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 2.584      ; 3.699      ;
; 1.056 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 2.584      ; 3.341      ;
; 1.351 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 2.586      ; 3.638      ;
; 1.475 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 2.584      ; 3.760      ;
; 1.507 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 2.584      ; 3.792      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.556 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 2.585      ; 3.342      ;
; 0.578 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 2.587      ; 3.366      ;
; 0.859 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 2.587      ; 3.647      ;
; 0.960 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 2.587      ; 3.748      ;
; 1.142 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 2.585      ; 3.428      ;
; 1.221 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 2.587      ; 3.509      ;
; 1.510 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 2.587      ; 3.798      ;
; 1.523 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 2.587      ; 3.811      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.582 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 2.583      ; 3.366      ;
; 0.596 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 2.581      ; 3.378      ;
; 0.866 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 2.583      ; 3.650      ;
; 0.963 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 2.583      ; 3.747      ;
; 1.171 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 2.581      ; 3.453      ;
; 1.224 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 2.583      ; 3.508      ;
; 1.517 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 2.583      ; 3.801      ;
; 1.527 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 2.583      ; 3.811      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.587 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 2.591      ; 3.379      ;
; 0.750 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 2.592      ; 3.543      ;
; 0.925 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 2.592      ; 3.718      ;
; 1.122 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 2.592      ; 3.915      ;
; 1.232 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 2.591      ; 3.524      ;
; 1.288 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 2.592      ; 3.581      ;
; 1.504 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 2.592      ; 3.797      ;
; 1.718 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 2.592      ; 4.011      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'col[0]'                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.884 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.442      ; 5.740      ;
; 0.965 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.445      ; 5.824      ;
; 0.966 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.445      ; 5.825      ;
; 0.970 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.445      ; 5.829      ;
; 1.051 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.445      ; 5.910      ;
; 1.063 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.442      ; 5.919      ;
; 1.094 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.445      ; 5.953      ;
; 1.099 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.445      ; 5.958      ;
; 1.107 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.445      ; 5.966      ;
; 1.109 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.445      ; 5.968      ;
; 1.120 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.445      ; 5.979      ;
; 1.168 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.445      ; 6.027      ;
; 1.252 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.445      ; 6.111      ;
; 1.263 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.445      ; 6.122      ;
; 1.264 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.445      ; 6.123      ;
; 1.318 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.445      ; 6.177      ;
; 1.342 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 4.445      ; 6.201      ;
; 1.344 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.445      ; 6.203      ;
; 1.374 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.445      ; 6.233      ;
; 1.384 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.445      ; 6.243      ;
; 1.436 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.445      ; 6.295      ;
; 1.496 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 4.445      ; 6.355      ;
; 1.511 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.445      ; 6.370      ;
; 1.512 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.445      ; 6.371      ;
; 1.537 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.442      ; 6.393      ;
; 1.675 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.442      ; 6.031      ;
; 1.692 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.445      ; 6.551      ;
; 1.696 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.445      ; 6.555      ;
; 1.717 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.445      ; 6.576      ;
; 1.753 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.445      ; 6.112      ;
; 1.784 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 4.442      ; 6.640      ;
; 1.795 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.445      ; 6.154      ;
; 1.837 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.445      ; 6.196      ;
; 1.838 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.442      ; 6.194      ;
; 1.845 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.445      ; 6.204      ;
; 1.865 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.445      ; 6.224      ;
; 1.872 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.445      ; 6.231      ;
; 1.880 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.445      ; 6.239      ;
; 1.889 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.442      ; 6.745      ;
; 1.891 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.445      ; 6.250      ;
; 1.892 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.445      ; 6.251      ;
; 1.893 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.445      ; 6.252      ;
; 1.910 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.445      ; 6.269      ;
; 1.915 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.445      ; 6.274      ;
; 1.925 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.442      ; 6.281      ;
; 1.930 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.445      ; 6.789      ;
; 1.935 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.442      ; 6.791      ;
; 1.963 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.445      ; 6.322      ;
; 1.964 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.445      ; 6.323      ;
; 1.969 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.445      ; 6.328      ;
; 1.972 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 4.445      ; 6.331      ;
; 1.977 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.445      ; 6.336      ;
; 1.985 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.445      ; 6.344      ;
; 1.992 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.445      ; 6.351      ;
; 2.006 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.445      ; 6.365      ;
; 2.018 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.445      ; 6.877      ;
; 2.025 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.445      ; 6.384      ;
; 2.037 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.445      ; 6.396      ;
; 2.040 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.445      ; 6.399      ;
; 2.048 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 4.445      ; 6.407      ;
; 2.052 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.445      ; 6.411      ;
; 2.074 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 4.445      ; 6.933      ;
; 2.082 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 4.442      ; 6.438      ;
; 2.142 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 4.445      ; 7.001      ;
; 2.225 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 4.445      ; 7.084      ;
; 2.236 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.442      ; 6.592      ;
; 2.237 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.442      ; 6.593      ;
; 2.237 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.445      ; 6.596      ;
; 2.329 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.445      ; 6.688      ;
; 2.400 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 4.445      ; 6.759      ;
; 2.495 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 4.445      ; 6.854      ;
; 2.535 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 4.445      ; 6.894      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.967 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 4.649      ; 5.817      ;
; 0.974 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 4.649      ; 5.824      ;
; 0.991 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 4.649      ; 5.841      ;
; 1.249 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 4.649      ; 6.099      ;
; 1.570 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 4.649      ; 5.920      ;
; 1.601 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 4.649      ; 5.951      ;
; 1.629 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 4.649      ; 5.979      ;
; 1.805 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 4.649      ; 6.155      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.207 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 2.728      ; 4.136      ;
; 1.217 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 2.728      ; 4.146      ;
; 1.232 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 2.728      ; 4.161      ;
; 1.461 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 2.728      ; 4.390      ;
; 1.621 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 2.728      ; 4.050      ;
; 1.655 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 2.728      ; 4.084      ;
; 1.736 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 2.728      ; 4.165      ;
; 1.753 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 2.728      ; 4.182      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; col[0]                                                    ; -0.854 ; -4.076        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.818 ; -2.974        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.274 ; -0.837        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.181 ; -0.314        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.114 ; -0.197        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.083 ; -0.160        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.078 ; -0.154        ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.363 ; 0.000         ;
; col[0]                                                    ; 0.428 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.474 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.490 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.508 ; 0.000         ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.508 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; col[0]                                                    ; -3.000 ; -9.395        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -1.000 ; -4.000        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -1.000 ; -4.000        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -1.000 ; -4.000        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -1.000 ; -4.000        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -1.000 ; -4.000        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -1.000 ; -4.000        ;
+-----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'col[0]'                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.854 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 2.717      ; 4.153      ;
; -0.834 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 2.717      ; 4.133      ;
; -0.730 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 2.717      ; 4.029      ;
; -0.726 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 2.717      ; 4.025      ;
; -0.717 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 2.717      ; 4.016      ;
; -0.685 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 2.714      ; 3.981      ;
; -0.657 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 2.714      ; 3.953      ;
; -0.622 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 2.717      ; 3.921      ;
; -0.577 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 2.714      ; 3.873      ;
; -0.571 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 2.717      ; 3.870      ;
; -0.570 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 2.717      ; 3.869      ;
; -0.550 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 2.717      ; 3.849      ;
; -0.548 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 2.717      ; 3.847      ;
; -0.510 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 2.717      ; 3.809      ;
; -0.466 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 2.717      ; 3.765      ;
; -0.396 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 2.714      ; 3.692      ;
; -0.391 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 2.717      ; 3.690      ;
; -0.327 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 2.717      ; 3.626      ;
; -0.323 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 2.717      ; 3.622      ;
; -0.295 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 2.717      ; 3.594      ;
; -0.286 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 2.717      ; 3.585      ;
; -0.279 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 2.717      ; 3.578      ;
; -0.272 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 2.717      ; 3.571      ;
; -0.270 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 2.717      ; 3.569      ;
; -0.265 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 2.717      ; 3.564      ;
; -0.263 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 2.717      ; 3.562      ;
; -0.248 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 2.717      ; 4.047      ;
; -0.239 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 2.717      ; 4.038      ;
; -0.218 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 2.717      ; 4.017      ;
; -0.218 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 2.717      ; 4.017      ;
; -0.218 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 2.717      ; 4.017      ;
; -0.215 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 2.717      ; 4.014      ;
; -0.202 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.500        ; 2.717      ; 3.501      ;
; -0.199 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 2.717      ; 3.498      ;
; -0.130 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 2.717      ; 3.929      ;
; -0.114 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 2.717      ; 3.913      ;
; -0.096 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 2.717      ; 3.895      ;
; -0.083 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 2.714      ; 3.879      ;
; -0.073 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 2.714      ; 3.869      ;
; -0.069 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 2.714      ; 3.865      ;
; -0.051 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 2.717      ; 3.350      ;
; -0.038 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.500        ; 2.717      ; 3.337      ;
; -0.023 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.500        ; 2.714      ; 3.319      ;
; -0.014 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 2.717      ; 3.313      ;
; -0.009 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.500        ; 2.717      ; 3.308      ;
; 0.004  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 2.717      ; 3.795      ;
; 0.006  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 2.714      ; 3.790      ;
; 0.007  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 2.717      ; 3.792      ;
; 0.014  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 2.714      ; 3.282      ;
; 0.016  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 2.714      ; 3.780      ;
; 0.021  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 2.717      ; 3.778      ;
; 0.027  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.500        ; 2.717      ; 3.272      ;
; 0.030  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 2.717      ; 3.769      ;
; 0.033  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 2.717      ; 3.766      ;
; 0.033  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 2.717      ; 3.766      ;
; 0.036  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 2.717      ; 3.763      ;
; 0.041  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 2.717      ; 3.758      ;
; 0.043  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 1.000        ; 2.717      ; 3.756      ;
; 0.048  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 2.717      ; 3.751      ;
; 0.049  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.500        ; 2.717      ; 3.250      ;
; 0.071  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 2.717      ; 3.728      ;
; 0.074  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 2.717      ; 3.725      ;
; 0.088  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 2.717      ; 3.711      ;
; 0.094  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 2.714      ; 3.702      ;
; 0.117  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 2.717      ; 3.682      ;
; 0.121  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 2.717      ; 3.678      ;
; 0.125  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 2.717      ; 3.674      ;
; 0.135  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 1.000        ; 2.717      ; 3.664      ;
; 0.136  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 1.000        ; 2.717      ; 3.663      ;
; 0.137  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 1.000        ; 2.717      ; 3.662      ;
; 0.143  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 1.000        ; 2.717      ; 3.656      ;
; 0.193  ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 1.000        ; 2.717      ; 3.606      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.818 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 1.511      ; 2.806      ;
; -0.758 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 1.511      ; 2.746      ;
; -0.718 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 1.511      ; 2.706      ;
; -0.680 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.500        ; 1.511      ; 2.668      ;
; 0.201  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 1.511      ; 2.287      ;
; 0.241  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 1.511      ; 2.247      ;
; 0.259  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 1.511      ; 2.229      ;
; 0.268  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 1.000        ; 1.511      ; 2.220      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.274 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 2.754      ; 3.505      ;
; -0.241 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 2.754      ; 3.472      ;
; -0.233 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 2.754      ; 3.964      ;
; -0.185 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 2.754      ; 3.416      ;
; -0.144 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 2.754      ; 3.875      ;
; -0.137 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 2.754      ; 3.868      ;
; -0.028 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 1.000        ; 2.754      ; 3.759      ;
; 0.076  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.500        ; 2.754      ; 3.155      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.181 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 1.508      ; 2.166      ;
; -0.140 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 1.508      ; 2.625      ;
; -0.133 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 1.508      ; 2.118      ;
; -0.092 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 1.508      ; 2.577      ;
; 0.103  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 1.508      ; 1.882      ;
; 0.143  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 1.508      ; 2.342      ;
; 0.193  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 1.000        ; 1.507      ; 2.291      ;
; 0.216  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.500        ; 1.507      ; 1.768      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.114 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 1.506      ; 2.097      ;
; -0.083 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 1.506      ; 2.066      ;
; -0.073 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 1.506      ; 2.556      ;
; -0.042 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 1.506      ; 2.525      ;
; 0.108  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 1.508      ; 2.377      ;
; 0.154  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 1.508      ; 1.831      ;
; 0.205  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.500        ; 1.506      ; 1.778      ;
; 0.243  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 1.000        ; 1.506      ; 2.240      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.083 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 1.506      ; 2.066      ;
; -0.077 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 1.506      ; 2.060      ;
; -0.042 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 1.506      ; 2.525      ;
; -0.036 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 1.506      ; 2.519      ;
; 0.095  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 1.505      ; 1.887      ;
; 0.157  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 1.505      ; 2.325      ;
; 0.202  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 1.000        ; 1.506      ; 2.281      ;
; 0.226  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.500        ; 1.506      ; 1.757      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'                                                                                                          ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.078 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 1.508      ; 2.063      ;
; -0.076 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 1.508      ; 2.061      ;
; -0.037 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 1.508      ; 2.522      ;
; -0.035 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 1.508      ; 2.520      ;
; 0.204  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 1.507      ; 1.780      ;
; 0.204  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 1.508      ; 2.281      ;
; 0.227  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.500        ; 1.508      ; 1.758      ;
; 0.232  ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 1.000        ; 1.507      ; 2.252      ;
+--------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[0]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.363 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 1.584      ; 2.061      ;
; 0.364 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 1.584      ; 2.062      ;
; 0.440 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 1.584      ; 2.138      ;
; 0.450 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 0.000        ; 1.584      ; 2.148      ;
; 1.303 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 1.584      ; 2.501      ;
; 1.328 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 1.584      ; 2.526      ;
; 1.386 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 1.584      ; 2.584      ;
; 1.520 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr1|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -0.500       ; 1.584      ; 2.718      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'col[0]'                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.428 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 2.815      ; 3.462      ;
; 0.428 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 2.815      ; 3.462      ;
; 0.430 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 2.815      ; 3.464      ;
; 0.462 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 2.815      ; 3.496      ;
; 0.466 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 2.815      ; 3.500      ;
; 0.476 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 2.815      ; 3.510      ;
; 0.482 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 2.815      ; 3.516      ;
; 0.484 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 2.815      ; 3.518      ;
; 0.488 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 2.815      ; 3.522      ;
; 0.493 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 2.815      ; 3.527      ;
; 0.494 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 2.815      ; 3.528      ;
; 0.496 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 2.815      ; 3.530      ;
; 0.507 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 2.815      ; 3.541      ;
; 0.516 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 2.812      ; 3.547      ;
; 0.528 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 2.815      ; 3.562      ;
; 0.537 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 2.815      ; 3.571      ;
; 0.540 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 2.815      ; 3.574      ;
; 0.545 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 2.815      ; 3.579      ;
; 0.546 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 2.815      ; 3.580      ;
; 0.548 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 2.815      ; 3.582      ;
; 0.549 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 2.815      ; 3.583      ;
; 0.553 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; 0.000        ; 2.815      ; 3.587      ;
; 0.572 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 2.815      ; 3.606      ;
; 0.576 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 2.815      ; 3.610      ;
; 0.580 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 2.815      ; 3.114      ;
; 0.589 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 2.815      ; 3.123      ;
; 0.592 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 2.815      ; 3.626      ;
; 0.597 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; 0.000        ; 2.812      ; 3.628      ;
; 0.600 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; 0.000        ; 2.812      ; 3.631      ;
; 0.602 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 2.815      ; 3.636      ;
; 0.608 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 2.815      ; 3.142      ;
; 0.619 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 2.812      ; 3.150      ;
; 0.640 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 2.815      ; 3.174      ;
; 0.641 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 2.815      ; 3.175      ;
; 0.655 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 2.812      ; 3.186      ;
; 0.669 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 2.815      ; 3.203      ;
; 0.669 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 2.815      ; 3.703      ;
; 0.672 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 2.812      ; 3.703      ;
; 0.676 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 2.815      ; 3.210      ;
; 0.679 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 2.812      ; 3.710      ;
; 0.683 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 2.812      ; 3.714      ;
; 0.689 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; 0.000        ; 2.815      ; 3.723      ;
; 0.690 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 2.815      ; 3.224      ;
; 0.722 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 2.815      ; 3.756      ;
; 0.730 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 2.815      ; 3.264      ;
; 0.814 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; 0.000        ; 2.815      ; 3.848      ;
; 0.815 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; 0.000        ; 2.815      ; 3.849      ;
; 0.818 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 2.815      ; 3.352      ;
; 0.821 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 2.815      ; 3.355      ;
; 0.833 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 2.815      ; 3.367      ;
; 0.852 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 2.815      ; 3.386      ;
; 0.871 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 2.815      ; 3.405      ;
; 0.886 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 2.815      ; 3.420      ;
; 0.891 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]      ; -0.500       ; 2.815      ; 3.425      ;
; 0.894 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 2.815      ; 3.428      ;
; 0.894 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 2.815      ; 3.428      ;
; 0.901 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 2.815      ; 3.435      ;
; 0.901 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 2.815      ; 3.435      ;
; 0.910 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]      ; -0.500       ; 2.815      ; 3.444      ;
; 1.001 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 2.815      ; 3.535      ;
; 1.006 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 2.812      ; 3.537      ;
; 1.073 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 2.815      ; 3.607      ;
; 1.118 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 2.815      ; 3.652      ;
; 1.175 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 2.815      ; 3.709      ;
; 1.181 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]      ; -0.500       ; 2.812      ; 3.712      ;
; 1.257 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 2.812      ; 3.788      ;
; 1.271 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]      ; -0.500       ; 2.815      ; 3.805      ;
; 1.274 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 2.812      ; 3.805      ;
; 1.278 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 2.815      ; 3.812      ;
; 1.315 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 2.815      ; 3.849      ;
; 1.401 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]      ; -0.500       ; 2.815      ; 3.935      ;
; 1.422 ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]      ; -0.500       ; 2.815      ; 3.956      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[1]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.474 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 1.581      ; 2.169      ;
; 0.507 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 1.581      ; 1.702      ;
; 0.563 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 1.582      ; 1.759      ;
; 0.598 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 1.582      ; 2.294      ;
; 0.616 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 1.581      ; 2.311      ;
; 0.642 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0.000        ; 1.581      ; 2.337      ;
; 0.672 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 1.581      ; 1.867      ;
; 0.677 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr2|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -0.500       ; 1.581      ; 1.872      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[4]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.490 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 1.581      ; 2.185      ;
; 0.499 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 1.582      ; 1.695      ;
; 0.518 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 1.582      ; 2.214      ;
; 0.521 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 1.581      ; 1.716      ;
; 0.610 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 1.582      ; 2.306      ;
; 0.651 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 1.582      ; 1.847      ;
; 0.661 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0.000        ; 1.582      ; 2.357      ;
; 0.696 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr5|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -0.500       ; 1.582      ; 1.892      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[5]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.500 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 1.580      ; 1.694      ;
; 0.520 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 1.580      ; 2.214      ;
; 0.523 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 1.579      ; 2.216      ;
; 0.569 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 1.579      ; 1.762      ;
; 0.614 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 1.580      ; 2.308      ;
; 0.655 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 1.580      ; 1.849      ;
; 0.662 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0.000        ; 1.580      ; 2.356      ;
; 0.697 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr6|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -0.500       ; 1.580      ; 1.891      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[2]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.508 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 2.881      ; 3.503      ;
; 0.512 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 2.881      ; 3.507      ;
; 0.541 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 2.881      ; 3.036      ;
; 0.543 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 2.881      ; 3.038      ;
; 0.600 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 2.881      ; 3.095      ;
; 0.632 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 2.881      ; 3.627      ;
; 0.743 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0.000        ; 2.881      ; 3.738      ;
; 0.834 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr3|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -0.500       ; 2.881      ; 3.329      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'arquitetura:inst|entrada:ent|registerSelector:rs|state[3]'                                                                                                          ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.508 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 1.582      ; 1.704      ;
; 0.527 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[3] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 1.582      ; 2.223      ;
; 0.576 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 1.582      ; 2.272      ;
; 0.618 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[2] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 1.582      ; 1.814      ;
; 0.641 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 1.582      ; 2.337      ;
; 0.692 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[0] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 1.582      ; 1.888      ;
; 0.754 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0.000        ; 1.582      ; 2.450      ;
; 0.789 ; col[0]    ; arquitetura:inst|entrada:ent|fourbitsRegister:fbr4|Q[1] ; col[0]       ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -0.500       ; 1.582      ; 1.985      ;
+-------+-----------+---------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -2.569  ; 0.363 ; N/A      ; N/A     ; -3.000              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -1.491  ; 0.363 ; N/A      ; N/A     ; -1.285              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -1.150  ; 0.474 ; N/A      ; N/A     ; -1.285              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -1.486  ; 0.508 ; N/A      ; N/A     ; -1.285              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -1.364  ; 0.508 ; N/A      ; N/A     ; -1.285              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -1.171  ; 0.490 ; N/A      ; N/A     ; -1.285              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -1.173  ; 0.500 ; N/A      ; N/A     ; -1.285              ;
;  col[0]                                                    ; -2.569  ; 0.428 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                            ; -38.432 ; 0.0   ; 0.0      ; 0.0     ; -41.55              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; -5.681  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; -3.648  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; -5.640  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; -4.017  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; -3.575  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; -3.726  ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  col[0]                                                    ; -13.089 ; 0.000 ; N/A      ; N/A     ; -10.710             ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EnLed         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StrobeLed     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss0[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss0[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss0[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss0[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss0[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss0[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss0[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss1[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss1[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss1[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss2[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss2[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss2[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss2[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss2[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss2[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss2[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; strobe                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sel[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sel[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; col[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; col[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; col[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; row[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; row[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; row[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; row[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EnLed         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; StrobeLed     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss0[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ss0[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss0[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss0[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ss1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ss2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EnLed         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; StrobeLed     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss0[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ss0[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss0[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss0[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ss1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ss2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EnLed         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; StrobeLed     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss0[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ss0[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss0[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss0[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ss1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ss2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 6        ; 6        ; 0        ; 0        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0        ; 0        ; 6        ; 6        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0        ; 0        ; 6        ; 6        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0        ; 0        ; 6        ; 6        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0        ; 0        ; 6        ; 6        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0        ; 0        ; 6        ; 6        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]                                                    ; 0        ; 0        ; 7        ; 7        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]                                                    ; 0        ; 0        ; 7        ; 7        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]                                                    ; 0        ; 0        ; 7        ; 7        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]                                                    ; 0        ; 0        ; 7        ; 7        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]                                                    ; 0        ; 0        ; 6        ; 6        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]                                                    ; 0        ; 0        ; 6        ; 6        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; 6        ; 6        ; 0        ; 0        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; 0        ; 0        ; 6        ; 6        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; 0        ; 0        ; 6        ; 6        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; 0        ; 0        ; 6        ; 6        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; 0        ; 0        ; 6        ; 6        ;
; col[0]                                                    ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; 0        ; 0        ; 6        ; 6        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; col[0]                                                    ; 0        ; 0        ; 7        ; 7        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; col[0]                                                    ; 0        ; 0        ; 7        ; 7        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; col[0]                                                    ; 0        ; 0        ; 7        ; 7        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; col[0]                                                    ; 0        ; 0        ; 7        ; 7        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; col[0]                                                    ; 0        ; 0        ; 6        ; 6        ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; col[0]                                                    ; 0        ; 0        ; 6        ; 6        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 209   ; 209  ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 437   ; 437  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+------+-------------+
; Target                                                    ; Clock                                                     ; Type ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+------+-------------+
; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[0] ; Base ; Constrained ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[1] ; Base ; Constrained ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[2] ; Base ; Constrained ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[3] ; Base ; Constrained ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[4] ; Base ; Constrained ;
; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; arquitetura:inst|entrada:ent|registerSelector:rs|state[5] ; Base ; Constrained ;
; col[0]                                                    ; col[0]                                                    ; Base ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Enable     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; strobe     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EnLed       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; StrobeLed   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Enable     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; col[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; row[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; strobe     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EnLed       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; StrobeLed   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss0[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss2[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Nov 16 00:27:40 2023
Info: Command: quartus_sta proj1 -c proj1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'proj1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name arquitetura:inst|entrada:ent|registerSelector:rs|state[3] arquitetura:inst|entrada:ent|registerSelector:rs|state[3]
    Info (332105): create_clock -period 1.000 -name col[0] col[0]
    Info (332105): create_clock -period 1.000 -name arquitetura:inst|entrada:ent|registerSelector:rs|state[4] arquitetura:inst|entrada:ent|registerSelector:rs|state[4]
    Info (332105): create_clock -period 1.000 -name arquitetura:inst|entrada:ent|registerSelector:rs|state[5] arquitetura:inst|entrada:ent|registerSelector:rs|state[5]
    Info (332105): create_clock -period 1.000 -name arquitetura:inst|entrada:ent|registerSelector:rs|state[1] arquitetura:inst|entrada:ent|registerSelector:rs|state[1]
    Info (332105): create_clock -period 1.000 -name arquitetura:inst|entrada:ent|registerSelector:rs|state[0] arquitetura:inst|entrada:ent|registerSelector:rs|state[0]
    Info (332105): create_clock -period 1.000 -name arquitetura:inst|entrada:ent|registerSelector:rs|state[2] arquitetura:inst|entrada:ent|registerSelector:rs|state[2]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332140): No fmax paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.569             -13.089 col[0] 
    Info (332119):    -1.491              -5.681 arquitetura:inst|entrada:ent|registerSelector:rs|state[0] 
    Info (332119):    -1.409              -5.425 arquitetura:inst|entrada:ent|registerSelector:rs|state[2] 
    Info (332119):    -1.345              -3.823 arquitetura:inst|entrada:ent|registerSelector:rs|state[3] 
    Info (332119):    -1.159              -3.566 arquitetura:inst|entrada:ent|registerSelector:rs|state[5] 
    Info (332119):    -1.155              -3.375 arquitetura:inst|entrada:ent|registerSelector:rs|state[4] 
    Info (332119):    -1.135              -3.473 arquitetura:inst|entrada:ent|registerSelector:rs|state[1] 
Info (332146): Worst-case hold slack is 0.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.516               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[1] 
    Info (332119):     0.542               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[4] 
    Info (332119):     0.587               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[5] 
    Info (332119):     0.599               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[3] 
    Info (332119):     0.944               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[2] 
    Info (332119):     1.046               0.000 col[0] 
    Info (332119):     1.220               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.710 col[0] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[0] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[1] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[2] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[3] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[4] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[5] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332140): No fmax paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.309             -11.914 col[0] 
    Info (332119):    -1.486              -5.640 arquitetura:inst|entrada:ent|registerSelector:rs|state[2] 
    Info (332119):    -1.408              -5.203 arquitetura:inst|entrada:ent|registerSelector:rs|state[0] 
    Info (332119):    -1.364              -4.017 arquitetura:inst|entrada:ent|registerSelector:rs|state[3] 
    Info (332119):    -1.173              -3.726 arquitetura:inst|entrada:ent|registerSelector:rs|state[5] 
    Info (332119):    -1.171              -3.575 arquitetura:inst|entrada:ent|registerSelector:rs|state[4] 
    Info (332119):    -1.150              -3.648 arquitetura:inst|entrada:ent|registerSelector:rs|state[1] 
Info (332146): Worst-case hold slack is 0.546
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.546               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[1] 
    Info (332119):     0.556               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[4] 
    Info (332119):     0.582               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[5] 
    Info (332119):     0.587               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[3] 
    Info (332119):     0.884               0.000 col[0] 
    Info (332119):     0.967               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[2] 
    Info (332119):     1.207               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.710 col[0] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[0] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[1] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[2] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[3] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[4] 
    Info (332119):    -1.285              -5.140 arquitetura:inst|entrada:ent|registerSelector:rs|state[5] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.854
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.854              -4.076 col[0] 
    Info (332119):    -0.818              -2.974 arquitetura:inst|entrada:ent|registerSelector:rs|state[0] 
    Info (332119):    -0.274              -0.837 arquitetura:inst|entrada:ent|registerSelector:rs|state[2] 
    Info (332119):    -0.181              -0.314 arquitetura:inst|entrada:ent|registerSelector:rs|state[3] 
    Info (332119):    -0.114              -0.197 arquitetura:inst|entrada:ent|registerSelector:rs|state[1] 
    Info (332119):    -0.083              -0.160 arquitetura:inst|entrada:ent|registerSelector:rs|state[5] 
    Info (332119):    -0.078              -0.154 arquitetura:inst|entrada:ent|registerSelector:rs|state[4] 
Info (332146): Worst-case hold slack is 0.363
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.363               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[0] 
    Info (332119):     0.428               0.000 col[0] 
    Info (332119):     0.474               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[1] 
    Info (332119):     0.490               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[4] 
    Info (332119):     0.500               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[5] 
    Info (332119):     0.508               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[2] 
    Info (332119):     0.508               0.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.395 col[0] 
    Info (332119):    -1.000              -4.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[0] 
    Info (332119):    -1.000              -4.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[1] 
    Info (332119):    -1.000              -4.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[2] 
    Info (332119):    -1.000              -4.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[3] 
    Info (332119):    -1.000              -4.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[4] 
    Info (332119):    -1.000              -4.000 arquitetura:inst|entrada:ent|registerSelector:rs|state[5] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Thu Nov 16 00:27:42 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


