
WL_Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d460  08000138  08000138  00001138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001138  0801d598  0801d598  0001e598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e6d0  0801e6d0  0002024c  2**0
                  CONTENTS
  4 .ARM          00000008  0801e6d0  0801e6d0  0001f6d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e6d8  0801e6d8  0002024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e6d8  0801e6d8  0001f6d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e6dc  0801e6dc  0001f6dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  0801e6e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000170c  2000024c  0801e92c  0002024c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20001958  0801e92c  00020958  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004665b  00000000  00000000  00020276  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000ad06  00000000  00000000  000668d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003cd8  00000000  00000000  000715d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002dfe  00000000  00000000  000752b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c2a4  00000000  00000000  000780ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00044329  00000000  00000000  000a4352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0d2c  00000000  00000000  000e867b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c93a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000fda8  00000000  00000000  001c93ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001d9194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000024c 	.word	0x2000024c
 8000154:	00000000 	.word	0x00000000
 8000158:	0801d580 	.word	0x0801d580

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000250 	.word	0x20000250
 8000174:	0801d580 	.word	0x0801d580

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	@ 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	@ 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_fmul>:
 800087c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000880:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000884:	bf1e      	ittt	ne
 8000886:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800088a:	ea92 0f0c 	teqne	r2, ip
 800088e:	ea93 0f0c 	teqne	r3, ip
 8000892:	d06f      	beq.n	8000974 <__aeabi_fmul+0xf8>
 8000894:	441a      	add	r2, r3
 8000896:	ea80 0c01 	eor.w	ip, r0, r1
 800089a:	0240      	lsls	r0, r0, #9
 800089c:	bf18      	it	ne
 800089e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008a2:	d01e      	beq.n	80008e2 <__aeabi_fmul+0x66>
 80008a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80008a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b0:	fba0 3101 	umull	r3, r1, r0, r1
 80008b4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80008b8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80008bc:	bf3e      	ittt	cc
 80008be:	0049      	lslcc	r1, r1, #1
 80008c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008c4:	005b      	lslcc	r3, r3, #1
 80008c6:	ea40 0001 	orr.w	r0, r0, r1
 80008ca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80008ce:	2afd      	cmp	r2, #253	@ 0xfd
 80008d0:	d81d      	bhi.n	800090e <__aeabi_fmul+0x92>
 80008d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80008d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008da:	bf08      	it	eq
 80008dc:	f020 0001 	biceq.w	r0, r0, #1
 80008e0:	4770      	bx	lr
 80008e2:	f090 0f00 	teq	r0, #0
 80008e6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80008ea:	bf08      	it	eq
 80008ec:	0249      	lsleq	r1, r1, #9
 80008ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008f6:	3a7f      	subs	r2, #127	@ 0x7f
 80008f8:	bfc2      	ittt	gt
 80008fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80008fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000902:	4770      	bxgt	lr
 8000904:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000908:	f04f 0300 	mov.w	r3, #0
 800090c:	3a01      	subs	r2, #1
 800090e:	dc5d      	bgt.n	80009cc <__aeabi_fmul+0x150>
 8000910:	f112 0f19 	cmn.w	r2, #25
 8000914:	bfdc      	itt	le
 8000916:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800091a:	4770      	bxle	lr
 800091c:	f1c2 0200 	rsb	r2, r2, #0
 8000920:	0041      	lsls	r1, r0, #1
 8000922:	fa21 f102 	lsr.w	r1, r1, r2
 8000926:	f1c2 0220 	rsb	r2, r2, #32
 800092a:	fa00 fc02 	lsl.w	ip, r0, r2
 800092e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000932:	f140 0000 	adc.w	r0, r0, #0
 8000936:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800093a:	bf08      	it	eq
 800093c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000940:	4770      	bx	lr
 8000942:	f092 0f00 	teq	r2, #0
 8000946:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800094a:	bf02      	ittt	eq
 800094c:	0040      	lsleq	r0, r0, #1
 800094e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000952:	3a01      	subeq	r2, #1
 8000954:	d0f9      	beq.n	800094a <__aeabi_fmul+0xce>
 8000956:	ea40 000c 	orr.w	r0, r0, ip
 800095a:	f093 0f00 	teq	r3, #0
 800095e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000962:	bf02      	ittt	eq
 8000964:	0049      	lsleq	r1, r1, #1
 8000966:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800096a:	3b01      	subeq	r3, #1
 800096c:	d0f9      	beq.n	8000962 <__aeabi_fmul+0xe6>
 800096e:	ea41 010c 	orr.w	r1, r1, ip
 8000972:	e78f      	b.n	8000894 <__aeabi_fmul+0x18>
 8000974:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	bf18      	it	ne
 800097e:	ea93 0f0c 	teqne	r3, ip
 8000982:	d00a      	beq.n	800099a <__aeabi_fmul+0x11e>
 8000984:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000988:	bf18      	it	ne
 800098a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800098e:	d1d8      	bne.n	8000942 <__aeabi_fmul+0xc6>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000998:	4770      	bx	lr
 800099a:	f090 0f00 	teq	r0, #0
 800099e:	bf17      	itett	ne
 80009a0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80009a4:	4608      	moveq	r0, r1
 80009a6:	f091 0f00 	teqne	r1, #0
 80009aa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80009ae:	d014      	beq.n	80009da <__aeabi_fmul+0x15e>
 80009b0:	ea92 0f0c 	teq	r2, ip
 80009b4:	d101      	bne.n	80009ba <__aeabi_fmul+0x13e>
 80009b6:	0242      	lsls	r2, r0, #9
 80009b8:	d10f      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009ba:	ea93 0f0c 	teq	r3, ip
 80009be:	d103      	bne.n	80009c8 <__aeabi_fmul+0x14c>
 80009c0:	024b      	lsls	r3, r1, #9
 80009c2:	bf18      	it	ne
 80009c4:	4608      	movne	r0, r1
 80009c6:	d108      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009c8:	ea80 0001 	eor.w	r0, r0, r1
 80009cc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d8:	4770      	bx	lr
 80009da:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009de:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_fdiv>:
 80009e4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80009e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009ec:	bf1e      	ittt	ne
 80009ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009f2:	ea92 0f0c 	teqne	r2, ip
 80009f6:	ea93 0f0c 	teqne	r3, ip
 80009fa:	d069      	beq.n	8000ad0 <__aeabi_fdiv+0xec>
 80009fc:	eba2 0203 	sub.w	r2, r2, r3
 8000a00:	ea80 0c01 	eor.w	ip, r0, r1
 8000a04:	0249      	lsls	r1, r1, #9
 8000a06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a0a:	d037      	beq.n	8000a7c <__aeabi_fdiv+0x98>
 8000a0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a18:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	bf38      	it	cc
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000a26:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	bf24      	itt	cs
 8000a2e:	1a5b      	subcs	r3, r3, r1
 8000a30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a38:	bf24      	itt	cs
 8000a3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a46:	bf24      	itt	cs
 8000a48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a54:	bf24      	itt	cs
 8000a56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a5e:	011b      	lsls	r3, r3, #4
 8000a60:	bf18      	it	ne
 8000a62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a66:	d1e0      	bne.n	8000a2a <__aeabi_fdiv+0x46>
 8000a68:	2afd      	cmp	r2, #253	@ 0xfd
 8000a6a:	f63f af50 	bhi.w	800090e <__aeabi_fmul+0x92>
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a84:	327f      	adds	r2, #127	@ 0x7f
 8000a86:	bfc2      	ittt	gt
 8000a88:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a90:	4770      	bxgt	lr
 8000a92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a96:	f04f 0300 	mov.w	r3, #0
 8000a9a:	3a01      	subs	r2, #1
 8000a9c:	e737      	b.n	800090e <__aeabi_fmul+0x92>
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fdiv+0xc2>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fdiv+0xda>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e795      	b.n	80009fc <__aeabi_fdiv+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	d108      	bne.n	8000aec <__aeabi_fdiv+0x108>
 8000ada:	0242      	lsls	r2, r0, #9
 8000adc:	f47f af7d 	bne.w	80009da <__aeabi_fmul+0x15e>
 8000ae0:	ea93 0f0c 	teq	r3, ip
 8000ae4:	f47f af70 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000ae8:	4608      	mov	r0, r1
 8000aea:	e776      	b.n	80009da <__aeabi_fmul+0x15e>
 8000aec:	ea93 0f0c 	teq	r3, ip
 8000af0:	d104      	bne.n	8000afc <__aeabi_fdiv+0x118>
 8000af2:	024b      	lsls	r3, r1, #9
 8000af4:	f43f af4c 	beq.w	8000990 <__aeabi_fmul+0x114>
 8000af8:	4608      	mov	r0, r1
 8000afa:	e76e      	b.n	80009da <__aeabi_fmul+0x15e>
 8000afc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000b00:	bf18      	it	ne
 8000b02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000b06:	d1ca      	bne.n	8000a9e <__aeabi_fdiv+0xba>
 8000b08:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000b0c:	f47f af5c 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000b10:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000b14:	f47f af3c 	bne.w	8000990 <__aeabi_fmul+0x114>
 8000b18:	e75f      	b.n	80009da <__aeabi_fmul+0x15e>
 8000b1a:	bf00      	nop

08000b1c <__gesf2>:
 8000b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b20:	e006      	b.n	8000b30 <__cmpsf2+0x4>
 8000b22:	bf00      	nop

08000b24 <__lesf2>:
 8000b24:	f04f 0c01 	mov.w	ip, #1
 8000b28:	e002      	b.n	8000b30 <__cmpsf2+0x4>
 8000b2a:	bf00      	nop

08000b2c <__cmpsf2>:
 8000b2c:	f04f 0c01 	mov.w	ip, #1
 8000b30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b40:	bf18      	it	ne
 8000b42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b46:	d011      	beq.n	8000b6c <__cmpsf2+0x40>
 8000b48:	b001      	add	sp, #4
 8000b4a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b4e:	bf18      	it	ne
 8000b50:	ea90 0f01 	teqne	r0, r1
 8000b54:	bf58      	it	pl
 8000b56:	ebb2 0003 	subspl.w	r0, r2, r3
 8000b5a:	bf88      	it	hi
 8000b5c:	17c8      	asrhi	r0, r1, #31
 8000b5e:	bf38      	it	cc
 8000b60:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000b64:	bf18      	it	ne
 8000b66:	f040 0001 	orrne.w	r0, r0, #1
 8000b6a:	4770      	bx	lr
 8000b6c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b70:	d102      	bne.n	8000b78 <__cmpsf2+0x4c>
 8000b72:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000b76:	d105      	bne.n	8000b84 <__cmpsf2+0x58>
 8000b78:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000b7c:	d1e4      	bne.n	8000b48 <__cmpsf2+0x1c>
 8000b7e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000b82:	d0e1      	beq.n	8000b48 <__cmpsf2+0x1c>
 8000b84:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_cfrcmple>:
 8000b8c:	4684      	mov	ip, r0
 8000b8e:	4608      	mov	r0, r1
 8000b90:	4661      	mov	r1, ip
 8000b92:	e7ff      	b.n	8000b94 <__aeabi_cfcmpeq>

08000b94 <__aeabi_cfcmpeq>:
 8000b94:	b50f      	push	{r0, r1, r2, r3, lr}
 8000b96:	f7ff ffc9 	bl	8000b2c <__cmpsf2>
 8000b9a:	2800      	cmp	r0, #0
 8000b9c:	bf48      	it	mi
 8000b9e:	f110 0f00 	cmnmi.w	r0, #0
 8000ba2:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ba4 <__aeabi_fcmpeq>:
 8000ba4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba8:	f7ff fff4 	bl	8000b94 <__aeabi_cfcmpeq>
 8000bac:	bf0c      	ite	eq
 8000bae:	2001      	moveq	r0, #1
 8000bb0:	2000      	movne	r0, #0
 8000bb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_fcmplt>:
 8000bb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bbc:	f7ff ffea 	bl	8000b94 <__aeabi_cfcmpeq>
 8000bc0:	bf34      	ite	cc
 8000bc2:	2001      	movcc	r0, #1
 8000bc4:	2000      	movcs	r0, #0
 8000bc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bca:	bf00      	nop

08000bcc <__aeabi_fcmple>:
 8000bcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd0:	f7ff ffe0 	bl	8000b94 <__aeabi_cfcmpeq>
 8000bd4:	bf94      	ite	ls
 8000bd6:	2001      	movls	r0, #1
 8000bd8:	2000      	movhi	r0, #0
 8000bda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bde:	bf00      	nop

08000be0 <__aeabi_fcmpge>:
 8000be0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be4:	f7ff ffd2 	bl	8000b8c <__aeabi_cfrcmple>
 8000be8:	bf94      	ite	ls
 8000bea:	2001      	movls	r0, #1
 8000bec:	2000      	movhi	r0, #0
 8000bee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_fcmpgt>:
 8000bf4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf8:	f7ff ffc8 	bl	8000b8c <__aeabi_cfrcmple>
 8000bfc:	bf34      	ite	cc
 8000bfe:	2001      	movcc	r0, #1
 8000c00:	2000      	movcs	r0, #0
 8000c02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c06:	bf00      	nop

08000c08 <__aeabi_f2iz>:
 8000c08:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c0c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000c10:	d30f      	bcc.n	8000c32 <__aeabi_f2iz+0x2a>
 8000c12:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000c16:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_f2iz+0x30>
 8000c1c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000c20:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c24:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c28:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2c:	bf18      	it	ne
 8000c2e:	4240      	negne	r0, r0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr
 8000c38:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000c3c:	d101      	bne.n	8000c42 <__aeabi_f2iz+0x3a>
 8000c3e:	0242      	lsls	r2, r0, #9
 8000c40:	d105      	bne.n	8000c4e <__aeabi_f2iz+0x46>
 8000c42:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000c46:	bf08      	it	eq
 8000c48:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c4c:	4770      	bx	lr
 8000c4e:	f04f 0000 	mov.w	r0, #0
 8000c52:	4770      	bx	lr

08000c54 <__aeabi_f2uiz>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	d20e      	bcs.n	8000c76 <__aeabi_f2uiz+0x22>
 8000c58:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000c5c:	d30b      	bcc.n	8000c76 <__aeabi_f2uiz+0x22>
 8000c5e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000c62:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000c66:	d409      	bmi.n	8000c7c <__aeabi_f2uiz+0x28>
 8000c68:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000c6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c70:	fa23 f002 	lsr.w	r0, r3, r2
 8000c74:	4770      	bx	lr
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	4770      	bx	lr
 8000c7c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000c80:	d101      	bne.n	8000c86 <__aeabi_f2uiz+0x32>
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	d102      	bne.n	8000c8c <__aeabi_f2uiz+0x38>
 8000c86:	f04f 30ff 	mov.w	r0, #4294967295
 8000c8a:	4770      	bx	lr
 8000c8c:	f04f 0000 	mov.w	r0, #0
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop

08000c94 <__aeabi_uldivmod>:
 8000c94:	b953      	cbnz	r3, 8000cac <__aeabi_uldivmod+0x18>
 8000c96:	b94a      	cbnz	r2, 8000cac <__aeabi_uldivmod+0x18>
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	bf08      	it	eq
 8000c9c:	2800      	cmpeq	r0, #0
 8000c9e:	bf1c      	itt	ne
 8000ca0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca8:	f000 b96a 	b.w	8000f80 <__aeabi_idiv0>
 8000cac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb4:	f000 f806 	bl	8000cc4 <__udivmoddi4>
 8000cb8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc0:	b004      	add	sp, #16
 8000cc2:	4770      	bx	lr

08000cc4 <__udivmoddi4>:
 8000cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cc8:	9d08      	ldr	r5, [sp, #32]
 8000cca:	460c      	mov	r4, r1
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d14e      	bne.n	8000d6e <__udivmoddi4+0xaa>
 8000cd0:	4694      	mov	ip, r2
 8000cd2:	458c      	cmp	ip, r1
 8000cd4:	4686      	mov	lr, r0
 8000cd6:	fab2 f282 	clz	r2, r2
 8000cda:	d962      	bls.n	8000da2 <__udivmoddi4+0xde>
 8000cdc:	b14a      	cbz	r2, 8000cf2 <__udivmoddi4+0x2e>
 8000cde:	f1c2 0320 	rsb	r3, r2, #32
 8000ce2:	4091      	lsls	r1, r2
 8000ce4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cec:	4319      	orrs	r1, r3
 8000cee:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f f68c 	uxth.w	r6, ip
 8000cfa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb07 1114 	mls	r1, r7, r4, r1
 8000d06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0a:	fb04 f106 	mul.w	r1, r4, r6
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	d90a      	bls.n	8000d28 <__udivmoddi4+0x64>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1a:	f080 8112 	bcs.w	8000f42 <__udivmoddi4+0x27e>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 810f 	bls.w	8000f42 <__udivmoddi4+0x27e>
 8000d24:	3c02      	subs	r4, #2
 8000d26:	4463      	add	r3, ip
 8000d28:	1a59      	subs	r1, r3, r1
 8000d2a:	fa1f f38e 	uxth.w	r3, lr
 8000d2e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d32:	fb07 1110 	mls	r1, r7, r0, r1
 8000d36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3a:	fb00 f606 	mul.w	r6, r0, r6
 8000d3e:	429e      	cmp	r6, r3
 8000d40:	d90a      	bls.n	8000d58 <__udivmoddi4+0x94>
 8000d42:	eb1c 0303 	adds.w	r3, ip, r3
 8000d46:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4a:	f080 80fc 	bcs.w	8000f46 <__udivmoddi4+0x282>
 8000d4e:	429e      	cmp	r6, r3
 8000d50:	f240 80f9 	bls.w	8000f46 <__udivmoddi4+0x282>
 8000d54:	4463      	add	r3, ip
 8000d56:	3802      	subs	r0, #2
 8000d58:	1b9b      	subs	r3, r3, r6
 8000d5a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa6>
 8000d62:	40d3      	lsrs	r3, r2
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xba>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb4>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa6>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x150>
 8000d86:	42a3      	cmp	r3, r4
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xcc>
 8000d8a:	4290      	cmp	r0, r2
 8000d8c:	f0c0 80f0 	bcc.w	8000f70 <__udivmoddi4+0x2ac>
 8000d90:	1a86      	subs	r6, r0, r2
 8000d92:	eb64 0303 	sbc.w	r3, r4, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	2d00      	cmp	r5, #0
 8000d9a:	d0e6      	beq.n	8000d6a <__udivmoddi4+0xa6>
 8000d9c:	e9c5 6300 	strd	r6, r3, [r5]
 8000da0:	e7e3      	b.n	8000d6a <__udivmoddi4+0xa6>
 8000da2:	2a00      	cmp	r2, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x204>
 8000da8:	eba1 040c 	sub.w	r4, r1, ip
 8000dac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db0:	fa1f f78c 	uxth.w	r7, ip
 8000db4:	2101      	movs	r1, #1
 8000db6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dbe:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dc6:	fb07 f006 	mul.w	r0, r7, r6
 8000dca:	4298      	cmp	r0, r3
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x11c>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x11a>
 8000dd8:	4298      	cmp	r0, r3
 8000dda:	f200 80cd 	bhi.w	8000f78 <__udivmoddi4+0x2b4>
 8000dde:	4626      	mov	r6, r4
 8000de0:	1a1c      	subs	r4, r3, r0
 8000de2:	fa1f f38e 	uxth.w	r3, lr
 8000de6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dea:	fb08 4410 	mls	r4, r8, r0, r4
 8000dee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df2:	fb00 f707 	mul.w	r7, r0, r7
 8000df6:	429f      	cmp	r7, r3
 8000df8:	d908      	bls.n	8000e0c <__udivmoddi4+0x148>
 8000dfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000dfe:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x146>
 8000e04:	429f      	cmp	r7, r3
 8000e06:	f200 80b0 	bhi.w	8000f6a <__udivmoddi4+0x2a6>
 8000e0a:	4620      	mov	r0, r4
 8000e0c:	1bdb      	subs	r3, r3, r7
 8000e0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x9c>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e24:	fa04 f301 	lsl.w	r3, r4, r1
 8000e28:	ea43 030c 	orr.w	r3, r3, ip
 8000e2c:	40f4      	lsrs	r4, r6
 8000e2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e32:	0c38      	lsrs	r0, r7, #16
 8000e34:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e38:	fbb4 fef0 	udiv	lr, r4, r0
 8000e3c:	fa1f fc87 	uxth.w	ip, r7
 8000e40:	fb00 441e 	mls	r4, r0, lr, r4
 8000e44:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e48:	fb0e f90c 	mul.w	r9, lr, ip
 8000e4c:	45a1      	cmp	r9, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d90a      	bls.n	8000e6a <__udivmoddi4+0x1a6>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5a:	f080 8084 	bcs.w	8000f66 <__udivmoddi4+0x2a2>
 8000e5e:	45a1      	cmp	r9, r4
 8000e60:	f240 8081 	bls.w	8000f66 <__udivmoddi4+0x2a2>
 8000e64:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e68:	443c      	add	r4, r7
 8000e6a:	eba4 0409 	sub.w	r4, r4, r9
 8000e6e:	fa1f f983 	uxth.w	r9, r3
 8000e72:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e76:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e7e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x1d2>
 8000e86:	193c      	adds	r4, r7, r4
 8000e88:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e8c:	d267      	bcs.n	8000f5e <__udivmoddi4+0x29a>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d965      	bls.n	8000f5e <__udivmoddi4+0x29a>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9a:	fba0 9302 	umull	r9, r3, r0, r2
 8000e9e:	eba4 040c 	sub.w	r4, r4, ip
 8000ea2:	429c      	cmp	r4, r3
 8000ea4:	46ce      	mov	lr, r9
 8000ea6:	469c      	mov	ip, r3
 8000ea8:	d351      	bcc.n	8000f4e <__udivmoddi4+0x28a>
 8000eaa:	d04e      	beq.n	8000f4a <__udivmoddi4+0x286>
 8000eac:	b155      	cbz	r5, 8000ec4 <__udivmoddi4+0x200>
 8000eae:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb2:	eb64 040c 	sbc.w	r4, r4, ip
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	40cb      	lsrs	r3, r1
 8000ebc:	431e      	orrs	r6, r3
 8000ebe:	40cc      	lsrs	r4, r1
 8000ec0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	e750      	b.n	8000d6a <__udivmoddi4+0xa6>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ed8:	4094      	lsls	r4, r2
 8000eda:	430c      	orrs	r4, r1
 8000edc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee4:	fa1f f78c 	uxth.w	r7, ip
 8000ee8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eec:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef0:	0c23      	lsrs	r3, r4, #16
 8000ef2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ef6:	fb00 f107 	mul.w	r1, r0, r7
 8000efa:	4299      	cmp	r1, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x24c>
 8000efe:	eb1c 0303 	adds.w	r3, ip, r3
 8000f02:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f06:	d22c      	bcs.n	8000f62 <__udivmoddi4+0x29e>
 8000f08:	4299      	cmp	r1, r3
 8000f0a:	d92a      	bls.n	8000f62 <__udivmoddi4+0x29e>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4463      	add	r3, ip
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	b2a4      	uxth	r4, r4
 8000f14:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f18:	fb08 3311 	mls	r3, r8, r1, r3
 8000f1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f20:	fb01 f307 	mul.w	r3, r1, r7
 8000f24:	42a3      	cmp	r3, r4
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x276>
 8000f28:	eb1c 0404 	adds.w	r4, ip, r4
 8000f2c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f30:	d213      	bcs.n	8000f5a <__udivmoddi4+0x296>
 8000f32:	42a3      	cmp	r3, r4
 8000f34:	d911      	bls.n	8000f5a <__udivmoddi4+0x296>
 8000f36:	3902      	subs	r1, #2
 8000f38:	4464      	add	r4, ip
 8000f3a:	1ae4      	subs	r4, r4, r3
 8000f3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f40:	e739      	b.n	8000db6 <__udivmoddi4+0xf2>
 8000f42:	4604      	mov	r4, r0
 8000f44:	e6f0      	b.n	8000d28 <__udivmoddi4+0x64>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e706      	b.n	8000d58 <__udivmoddi4+0x94>
 8000f4a:	45c8      	cmp	r8, r9
 8000f4c:	d2ae      	bcs.n	8000eac <__udivmoddi4+0x1e8>
 8000f4e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f52:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f56:	3801      	subs	r0, #1
 8000f58:	e7a8      	b.n	8000eac <__udivmoddi4+0x1e8>
 8000f5a:	4631      	mov	r1, r6
 8000f5c:	e7ed      	b.n	8000f3a <__udivmoddi4+0x276>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	e799      	b.n	8000e96 <__udivmoddi4+0x1d2>
 8000f62:	4630      	mov	r0, r6
 8000f64:	e7d4      	b.n	8000f10 <__udivmoddi4+0x24c>
 8000f66:	46d6      	mov	lr, sl
 8000f68:	e77f      	b.n	8000e6a <__udivmoddi4+0x1a6>
 8000f6a:	4463      	add	r3, ip
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	e74d      	b.n	8000e0c <__udivmoddi4+0x148>
 8000f70:	4606      	mov	r6, r0
 8000f72:	4623      	mov	r3, r4
 8000f74:	4608      	mov	r0, r1
 8000f76:	e70f      	b.n	8000d98 <__udivmoddi4+0xd4>
 8000f78:	3e02      	subs	r6, #2
 8000f7a:	4463      	add	r3, ip
 8000f7c:	e730      	b.n	8000de0 <__udivmoddi4+0x11c>
 8000f7e:	bf00      	nop

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f90:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fa0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
}
 8000faa:	bf00      	nop
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr

08000fb4 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000fbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fc0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000fc2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000fcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fd0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
}
 8000fda:	bf00      	nop
 8000fdc:	3714      	adds	r7, #20
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bc80      	pop	{r7}
 8000fe2:	4770      	bx	lr

08000fe4 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000fec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ff0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr

08001008 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001018:	4b41      	ldr	r3, [pc, #260]	@ (8001120 <MX_ADC_Init+0x118>)
 800101a:	4a42      	ldr	r2, [pc, #264]	@ (8001124 <MX_ADC_Init+0x11c>)
 800101c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800101e:	4b40      	ldr	r3, [pc, #256]	@ (8001120 <MX_ADC_Init+0x118>)
 8001020:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001024:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001026:	4b3e      	ldr	r3, [pc, #248]	@ (8001120 <MX_ADC_Init+0x118>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	4b3c      	ldr	r3, [pc, #240]	@ (8001120 <MX_ADC_Init+0x118>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001032:	4b3b      	ldr	r3, [pc, #236]	@ (8001120 <MX_ADC_Init+0x118>)
 8001034:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001038:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800103a:	4b39      	ldr	r3, [pc, #228]	@ (8001120 <MX_ADC_Init+0x118>)
 800103c:	2204      	movs	r2, #4
 800103e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001040:	4b37      	ldr	r3, [pc, #220]	@ (8001120 <MX_ADC_Init+0x118>)
 8001042:	2200      	movs	r2, #0
 8001044:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001046:	4b36      	ldr	r3, [pc, #216]	@ (8001120 <MX_ADC_Init+0x118>)
 8001048:	2200      	movs	r2, #0
 800104a:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800104c:	4b34      	ldr	r3, [pc, #208]	@ (8001120 <MX_ADC_Init+0x118>)
 800104e:	2200      	movs	r2, #0
 8001050:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 4;
 8001052:	4b33      	ldr	r3, [pc, #204]	@ (8001120 <MX_ADC_Init+0x118>)
 8001054:	2204      	movs	r2, #4
 8001056:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001058:	4b31      	ldr	r3, [pc, #196]	@ (8001120 <MX_ADC_Init+0x118>)
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001060:	4b2f      	ldr	r3, [pc, #188]	@ (8001120 <MX_ADC_Init+0x118>)
 8001062:	2200      	movs	r2, #0
 8001064:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001066:	4b2e      	ldr	r3, [pc, #184]	@ (8001120 <MX_ADC_Init+0x118>)
 8001068:	2200      	movs	r2, #0
 800106a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 800106c:	4b2c      	ldr	r3, [pc, #176]	@ (8001120 <MX_ADC_Init+0x118>)
 800106e:	2200      	movs	r2, #0
 8001070:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001074:	4b2a      	ldr	r3, [pc, #168]	@ (8001120 <MX_ADC_Init+0x118>)
 8001076:	2200      	movs	r2, #0
 8001078:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800107a:	4b29      	ldr	r3, [pc, #164]	@ (8001120 <MX_ADC_Init+0x118>)
 800107c:	2207      	movs	r2, #7
 800107e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001080:	4b27      	ldr	r3, [pc, #156]	@ (8001120 <MX_ADC_Init+0x118>)
 8001082:	2207      	movs	r2, #7
 8001084:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8001086:	4b26      	ldr	r3, [pc, #152]	@ (8001120 <MX_ADC_Init+0x118>)
 8001088:	2200      	movs	r2, #0
 800108a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800108e:	4b24      	ldr	r3, [pc, #144]	@ (8001120 <MX_ADC_Init+0x118>)
 8001090:	2200      	movs	r2, #0
 8001092:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001094:	4822      	ldr	r0, [pc, #136]	@ (8001120 <MX_ADC_Init+0x118>)
 8001096:	f004 f8e5 	bl	8005264 <HAL_ADC_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC_Init+0x9c>
  {
    Error_Handler();
 80010a0:	f000 fd26 	bl	8001af0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010a4:	4b20      	ldr	r3, [pc, #128]	@ (8001128 <MX_ADC_Init+0x120>)
 80010a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010b0:	1d3b      	adds	r3, r7, #4
 80010b2:	4619      	mov	r1, r3
 80010b4:	481a      	ldr	r0, [pc, #104]	@ (8001120 <MX_ADC_Init+0x118>)
 80010b6:	f004 fc25 	bl	8005904 <HAL_ADC_ConfigChannel>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_ADC_Init+0xbc>
  {
    Error_Handler();
 80010c0:	f000 fd16 	bl	8001af0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80010c4:	4b19      	ldr	r3, [pc, #100]	@ (800112c <MX_ADC_Init+0x124>)
 80010c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010c8:	2304      	movs	r3, #4
 80010ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	4619      	mov	r1, r3
 80010d0:	4813      	ldr	r0, [pc, #76]	@ (8001120 <MX_ADC_Init+0x118>)
 80010d2:	f004 fc17 	bl	8005904 <HAL_ADC_ConfigChannel>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 80010dc:	f000 fd08 	bl	8001af0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80010e0:	4b13      	ldr	r3, [pc, #76]	@ (8001130 <MX_ADC_Init+0x128>)
 80010e2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80010e4:	2308      	movs	r3, #8
 80010e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010e8:	1d3b      	adds	r3, r7, #4
 80010ea:	4619      	mov	r1, r3
 80010ec:	480c      	ldr	r0, [pc, #48]	@ (8001120 <MX_ADC_Init+0x118>)
 80010ee:	f004 fc09 	bl	8005904 <HAL_ADC_ConfigChannel>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 80010f8:	f000 fcfa 	bl	8001af0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80010fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001134 <MX_ADC_Init+0x12c>)
 80010fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001100:	230c      	movs	r3, #12
 8001102:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	4619      	mov	r1, r3
 8001108:	4805      	ldr	r0, [pc, #20]	@ (8001120 <MX_ADC_Init+0x118>)
 800110a:	f004 fbfb 	bl	8005904 <HAL_ADC_ConfigChannel>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_ADC_Init+0x110>
  {
    Error_Handler();
 8001114:	f000 fcec 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001118:	bf00      	nop
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000268 	.word	0x20000268
 8001124:	40012400 	.word	0x40012400
 8001128:	08000004 	.word	0x08000004
 800112c:	0c000008 	.word	0x0c000008
 8001130:	14000020 	.word	0x14000020
 8001134:	18000040 	.word	0x18000040

08001138 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a15      	ldr	r2, [pc, #84]	@ (80011ac <HAL_ADC_MspInit+0x74>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d123      	bne.n	80011a2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800115a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800115e:	f7ff ff29 	bl	8000fb4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	2002      	movs	r0, #2
 8001164:	f7ff ff0e 	bl	8000f84 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001168:	2001      	movs	r0, #1
 800116a:	f7ff ff0b 	bl	8000f84 <LL_AHB2_GRP1_EnableClock>
    PB3     ------> ADC_IN2
    PB4     ------> ADC_IN3
    PA10     ------> ADC_IN6
    PB1     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_1;
 800116e:	231a      	movs	r3, #26
 8001170:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001172:	2303      	movs	r3, #3
 8001174:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	4619      	mov	r1, r3
 8001180:	480b      	ldr	r0, [pc, #44]	@ (80011b0 <HAL_ADC_MspInit+0x78>)
 8001182:	f005 fbff 	bl	8006984 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800118a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800118c:	2303      	movs	r3, #3
 800118e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001194:	f107 030c 	add.w	r3, r7, #12
 8001198:	4619      	mov	r1, r3
 800119a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800119e:	f005 fbf1 	bl	8006984 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80011a2:	bf00      	nop
 80011a4:	3720      	adds	r7, #32
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40012400 	.word	0x40012400
 80011b0:	48000400 	.word	0x48000400

080011b4 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <HAL_ADC_MspDeInit+0x38>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d10d      	bne.n	80011e2 <HAL_ADC_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80011c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011ca:	f7ff ff0b 	bl	8000fe4 <LL_APB2_GRP1_DisableClock>
    PB3     ------> ADC_IN2
    PB4     ------> ADC_IN3
    PA10     ------> ADC_IN6
    PB1     ------> ADC_IN5
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_1);
 80011ce:	211a      	movs	r1, #26
 80011d0:	4807      	ldr	r0, [pc, #28]	@ (80011f0 <HAL_ADC_MspDeInit+0x3c>)
 80011d2:	f005 fd37 	bl	8006c44 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 80011d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011de:	f005 fd31 	bl	8006c44 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40012400 	.word	0x40012400
 80011f0:	48000400 	.word	0x48000400

080011f4 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80011f8:	4b03      	ldr	r3, [pc, #12]	@ (8001208 <SYS_InitMeasurement+0x14>)
 80011fa:	4a04      	ldr	r2, [pc, #16]	@ (800120c <SYS_InitMeasurement+0x18>)
 80011fc:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80011fe:	bf00      	nop
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	20000268 	.word	0x20000268
 800120c:	40012400 	.word	0x40012400

08001210 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 800121e:	f000 f871 	bl	8001304 <SYS_GetBatteryLevel>
 8001222:	4603      	mov	r3, r0
 8001224:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8001226:	4830      	ldr	r0, [pc, #192]	@ (80012e8 <SYS_GetTemperatureLevel+0xd8>)
 8001228:	f000 f8a0 	bl	800136c <ADC_ReadChannels>
 800122c:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 800122e:	4b2f      	ldr	r3, [pc, #188]	@ (80012ec <SYS_GetTemperatureLevel+0xdc>)
 8001230:	881a      	ldrh	r2, [r3, #0]
 8001232:	4b2f      	ldr	r3, [pc, #188]	@ (80012f0 <SYS_GetTemperatureLevel+0xe0>)
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d026      	beq.n	8001288 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 800123a:	4b2c      	ldr	r3, [pc, #176]	@ (80012ec <SYS_GetTemperatureLevel+0xdc>)
 800123c:	881a      	ldrh	r2, [r3, #0]
 800123e:	4b2c      	ldr	r3, [pc, #176]	@ (80012f0 <SYS_GetTemperatureLevel+0xe0>)
 8001240:	881b      	ldrh	r3, [r3, #0]
 8001242:	429a      	cmp	r2, r3
 8001244:	d01c      	beq.n	8001280 <SYS_GetTemperatureLevel+0x70>
 8001246:	88fb      	ldrh	r3, [r7, #6]
 8001248:	68ba      	ldr	r2, [r7, #8]
 800124a:	fb02 f303 	mul.w	r3, r2, r3
 800124e:	089b      	lsrs	r3, r3, #2
 8001250:	4a28      	ldr	r2, [pc, #160]	@ (80012f4 <SYS_GetTemperatureLevel+0xe4>)
 8001252:	fba2 2303 	umull	r2, r3, r2, r3
 8001256:	095b      	lsrs	r3, r3, #5
 8001258:	461a      	mov	r2, r3
 800125a:	4b25      	ldr	r3, [pc, #148]	@ (80012f0 <SYS_GetTemperatureLevel+0xe0>)
 800125c:	881b      	ldrh	r3, [r3, #0]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2264      	movs	r2, #100	@ 0x64
 8001262:	fb03 f202 	mul.w	r2, r3, r2
 8001266:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <SYS_GetTemperatureLevel+0xdc>)
 8001268:	881b      	ldrh	r3, [r3, #0]
 800126a:	4619      	mov	r1, r3
 800126c:	4b20      	ldr	r3, [pc, #128]	@ (80012f0 <SYS_GetTemperatureLevel+0xe0>)
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	1acb      	subs	r3, r1, r3
 8001272:	fb92 f3f3 	sdiv	r3, r2, r3
 8001276:	b29b      	uxth	r3, r3
 8001278:	331e      	adds	r3, #30
 800127a:	b29b      	uxth	r3, r3
 800127c:	b21b      	sxth	r3, r3
 800127e:	e001      	b.n	8001284 <SYS_GetTemperatureLevel+0x74>
 8001280:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001284:	81fb      	strh	r3, [r7, #14]
 8001286:	e01c      	b.n	80012c2 <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8001288:	88fb      	ldrh	r3, [r7, #6]
 800128a:	68ba      	ldr	r2, [r7, #8]
 800128c:	fb03 f202 	mul.w	r2, r3, r2
 8001290:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <SYS_GetTemperatureLevel+0xe8>)
 8001292:	fba3 1302 	umull	r1, r3, r3, r2
 8001296:	1ad2      	subs	r2, r2, r3
 8001298:	0852      	lsrs	r2, r2, #1
 800129a:	4413      	add	r3, r2
 800129c:	0adb      	lsrs	r3, r3, #11
 800129e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012a2:	fb02 f303 	mul.w	r3, r2, r3
 80012a6:	f5a3 2339 	sub.w	r3, r3, #757760	@ 0xb9000
 80012aa:	f5a3 630c 	sub.w	r3, r3, #2240	@ 0x8c0
 80012ae:	4a13      	ldr	r2, [pc, #76]	@ (80012fc <SYS_GetTemperatureLevel+0xec>)
 80012b0:	fb82 1203 	smull	r1, r2, r2, r3
 80012b4:	1292      	asrs	r2, r2, #10
 80012b6:	17db      	asrs	r3, r3, #31
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	331e      	adds	r3, #30
 80012be:	b29b      	uxth	r3, r3
 80012c0:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 80012c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001300 <SYS_GetTemperatureLevel+0xf0>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	2100      	movs	r1, #0
 80012ce:	2001      	movs	r0, #1
 80012d0:	f01b fe36 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 80012d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012d8:	021b      	lsls	r3, r3, #8
 80012da:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 80012dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3710      	adds	r7, #16
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	b0001000 	.word	0xb0001000
 80012ec:	1fff75c8 	.word	0x1fff75c8
 80012f0:	1fff75a8 	.word	0x1fff75a8
 80012f4:	09ee009f 	.word	0x09ee009f
 80012f8:	00100101 	.word	0x00100101
 80012fc:	68db8bad 	.word	0x68db8bad
 8001300:	0801d598 	.word	0x0801d598

08001304 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 8001312:	4813      	ldr	r0, [pc, #76]	@ (8001360 <SYS_GetBatteryLevel+0x5c>)
 8001314:	f000 f82a 	bl	800136c <ADC_ReadChannels>
 8001318:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d102      	bne.n	8001326 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	80fb      	strh	r3, [r7, #6]
 8001324:	e016      	b.n	8001354 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 8001326:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <SYS_GetBatteryLevel+0x60>)
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800132e:	4293      	cmp	r3, r2
 8001330:	d00b      	beq.n	800134a <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8001332:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <SYS_GetBatteryLevel+0x60>)
 8001334:	881b      	ldrh	r3, [r3, #0]
 8001336:	461a      	mov	r2, r3
 8001338:	f640 43e4 	movw	r3, #3300	@ 0xce4
 800133c:	fb03 f202 	mul.w	r2, r3, r2
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	fbb2 f3f3 	udiv	r3, r2, r3
 8001346:	80fb      	strh	r3, [r7, #6]
 8001348:	e004      	b.n	8001354 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 800134a:	4a07      	ldr	r2, [pc, #28]	@ (8001368 <SYS_GetBatteryLevel+0x64>)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001352:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001354:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8001356:	4618      	mov	r0, r3
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	b4002000 	.word	0xb4002000
 8001364:	1fff75aa 	.word	0x1fff75aa
 8001368:	004c08d8 	.word	0x004c08d8

0800136c <ADC_ReadChannels>:
/* Private Functions Definition -----------------------------------------------*/
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
    uint32_t ADCxConvertedValues = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001378:	f107 0308 	add.w	r3, r7, #8
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]

    // Initialisation de l'ADC
    MX_ADC_Init();
 8001384:	f7ff fe40 	bl	8001008 <MX_ADC_Init>

    // Dmarrer la calibration de l'ADC
    if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK) {
 8001388:	481f      	ldr	r0, [pc, #124]	@ (8001408 <ADC_ReadChannels+0x9c>)
 800138a:	f004 fd2c 	bl	8005de6 <HAL_ADCEx_Calibration_Start>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <ADC_ReadChannels+0x2c>
        Error_Handler();  // Grer l'erreur si la calibration choue
 8001394:	f000 fbac 	bl	8001af0 <Error_Handler>
    }

    // Configurer le canal de lecture de l'ADC
    sConfig.Channel = channel;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80013a4:	f107 0308 	add.w	r3, r7, #8
 80013a8:	4619      	mov	r1, r3
 80013aa:	4817      	ldr	r0, [pc, #92]	@ (8001408 <ADC_ReadChannels+0x9c>)
 80013ac:	f004 faaa 	bl	8005904 <HAL_ADC_ConfigChannel>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <ADC_ReadChannels+0x4e>
        Error_Handler();  // Grer l'erreur si la configuration choue
 80013b6:	f000 fb9b 	bl	8001af0 <Error_Handler>
    }

    // Dmarrer la conversion ADC
    if (HAL_ADC_Start(&hadc) != HAL_OK) {
 80013ba:	4813      	ldr	r0, [pc, #76]	@ (8001408 <ADC_ReadChannels+0x9c>)
 80013bc:	f004 f98e 	bl	80056dc <HAL_ADC_Start>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <ADC_ReadChannels+0x5e>
        Error_Handler();  // Grer l'erreur si le dmarrage choue
 80013c6:	f000 fb93 	bl	8001af0 <Error_Handler>
    }

    // Attendre la fin de la conversion
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80013ca:	f04f 31ff 	mov.w	r1, #4294967295
 80013ce:	480e      	ldr	r0, [pc, #56]	@ (8001408 <ADC_ReadChannels+0x9c>)
 80013d0:	f004 f9fc 	bl	80057cc <HAL_ADC_PollForConversion>

    // Arrter l'ADC
    HAL_ADC_Stop(&hadc);  // Cette fonction dsactive aussi l'ADC
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <ADC_ReadChannels+0x9c>)
 80013d6:	f004 f9c7 	bl	8005768 <HAL_ADC_Stop>

    // Lire la valeur convertie
    ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 80013da:	480b      	ldr	r0, [pc, #44]	@ (8001408 <ADC_ReadChannels+0x9c>)
 80013dc:	f004 fa86 	bl	80058ec <HAL_ADC_GetValue>
 80013e0:	6178      	str	r0, [r7, #20]

    // Vrifier si la valeur de l'ADC est dans une plage valide (0-4095)
    if (ADCxConvertedValues < 10 || ADCxConvertedValues > 4090) {
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	2b09      	cmp	r3, #9
 80013e6:	d904      	bls.n	80013f2 <ADC_ReadChannels+0x86>
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	f640 72fa 	movw	r2, #4090	@ 0xffa
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d901      	bls.n	80013f6 <ADC_ReadChannels+0x8a>
        // Si la valeur est hors plage (probablement dbranch), renvoyer une valeur par dfaut (ex : 0 ou 4095)
        ADCxConvertedValues = 0;  // Vous pouvez aussi mettre 4095 selon la logique de votre application
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
    }

    // Rinitialiser l'ADC
    HAL_ADC_DeInit(&hadc);
 80013f6:	4804      	ldr	r0, [pc, #16]	@ (8001408 <ADC_ReadChannels+0x9c>)
 80013f8:	f004 f8f4 	bl	80055e4 <HAL_ADC_DeInit>

    return ADCxConvertedValues;
 80013fc:	697b      	ldr	r3, [r7, #20]
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3718      	adds	r7, #24
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000268 	.word	0x20000268

0800140c <LL_AHB2_GRP1_EnableClock>:
{
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001414:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001418:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800141a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4313      	orrs	r3, r2
 8001422:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001424:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001428:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4013      	ands	r3, r2
 800142e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001430:	68fb      	ldr	r3, [r7, #12]
}
 8001432:	bf00      	nop
 8001434:	3714      	adds	r7, #20
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr

0800143c <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8001446:	f107 030c 	add.w	r3, r7, #12
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	605a      	str	r2, [r3, #4]
 8001450:	609a      	str	r2, [r3, #8]
 8001452:	60da      	str	r2, [r3, #12]
 8001454:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 8001456:	2002      	movs	r0, #2
 8001458:	f7ff ffd8 	bl	800140c <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	4a12      	ldr	r2, [pc, #72]	@ (80014a8 <SYS_LED_Init+0x6c>)
 8001460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001464:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8001466:	2301      	movs	r3, #1
 8001468:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800146e:	2302      	movs	r3, #2
 8001470:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	4a0d      	ldr	r2, [pc, #52]	@ (80014ac <SYS_LED_Init+0x70>)
 8001476:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800147a:	f107 020c 	add.w	r2, r7, #12
 800147e:	4611      	mov	r1, r2
 8001480:	4618      	mov	r0, r3
 8001482:	f005 fa7f 	bl	8006984 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	4a08      	ldr	r2, [pc, #32]	@ (80014ac <SYS_LED_Init+0x70>)
 800148a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	4a05      	ldr	r2, [pc, #20]	@ (80014a8 <SYS_LED_Init+0x6c>)
 8001492:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001496:	2200      	movs	r2, #0
 8001498:	4619      	mov	r1, r3
 800149a:	f005 fca1 	bl	8006de0 <HAL_GPIO_WritePin>

  return 0;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	0801e05c 	.word	0x0801e05c
 80014ac:	20000000 	.word	0x20000000

080014b0 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	4a07      	ldr	r2, [pc, #28]	@ (80014dc <SYS_LED_On+0x2c>)
 80014be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	4a06      	ldr	r2, [pc, #24]	@ (80014e0 <SYS_LED_On+0x30>)
 80014c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014ca:	2201      	movs	r2, #1
 80014cc:	4619      	mov	r1, r3
 80014ce:	f005 fc87 	bl	8006de0 <HAL_GPIO_WritePin>

  return 0;
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20000000 	.word	0x20000000
 80014e0:	0801e05c 	.word	0x0801e05c

080014e4 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	4a07      	ldr	r2, [pc, #28]	@ (8001510 <SYS_LED_Off+0x2c>)
 80014f2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	4a06      	ldr	r2, [pc, #24]	@ (8001514 <SYS_LED_Off+0x30>)
 80014fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014fe:	2200      	movs	r2, #0
 8001500:	4619      	mov	r1, r3
 8001502:	f005 fc6d 	bl	8006de0 <HAL_GPIO_WritePin>

  return 0;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000000 	.word	0x20000000
 8001514:	0801e05c 	.word	0x0801e05c

08001518 <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	4a07      	ldr	r2, [pc, #28]	@ (8001544 <SYS_LED_Toggle+0x2c>)
 8001526:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	4906      	ldr	r1, [pc, #24]	@ (8001548 <SYS_LED_Toggle+0x30>)
 800152e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001532:	4619      	mov	r1, r3
 8001534:	4610      	mov	r0, r2
 8001536:	f005 fc6a 	bl	8006e0e <HAL_GPIO_TogglePin>

  return 0;
 800153a:	2300      	movs	r3, #0
}
 800153c:	4618      	mov	r0, r3
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000000 	.word	0x20000000
 8001548:	0801e05c 	.word	0x0801e05c

0800154c <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b088      	sub	sp, #32
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	460a      	mov	r2, r1
 8001556:	71fb      	strb	r3, [r7, #7]
 8001558:	4613      	mov	r3, r2
 800155a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 800155c:	f107 030c 	add.w	r3, r7, #12
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d103      	bne.n	800157a <SYS_PB_Init+0x2e>
 8001572:	2001      	movs	r0, #1
 8001574:	f7ff ff4a 	bl	800140c <LL_AHB2_GRP1_EnableClock>
 8001578:	e00c      	b.n	8001594 <SYS_PB_Init+0x48>
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	2b02      	cmp	r3, #2
 800157e:	d103      	bne.n	8001588 <SYS_PB_Init+0x3c>
 8001580:	2001      	movs	r0, #1
 8001582:	f7ff ff43 	bl	800140c <LL_AHB2_GRP1_EnableClock>
 8001586:	e005      	b.n	8001594 <SYS_PB_Init+0x48>
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d102      	bne.n	8001594 <SYS_PB_Init+0x48>
 800158e:	2004      	movs	r0, #4
 8001590:	f7ff ff3c 	bl	800140c <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	4a29      	ldr	r2, [pc, #164]	@ (800163c <SYS_PB_Init+0xf0>)
 8001598:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800159c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800159e:	2301      	movs	r3, #1
 80015a0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80015a2:	2302      	movs	r3, #2
 80015a4:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 80015a6:	79bb      	ldrb	r3, [r7, #6]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d10c      	bne.n	80015c6 <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80015ac:	2300      	movs	r3, #0
 80015ae:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	4a23      	ldr	r2, [pc, #140]	@ (8001640 <SYS_PB_Init+0xf4>)
 80015b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b8:	f107 020c 	add.w	r2, r7, #12
 80015bc:	4611      	mov	r1, r2
 80015be:	4618      	mov	r0, r3
 80015c0:	f005 f9e0 	bl	8006984 <HAL_GPIO_Init>
 80015c4:	e034      	b.n	8001630 <SYS_PB_Init+0xe4>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 80015c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001644 <SYS_PB_Init+0xf8>)
 80015c8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001640 <SYS_PB_Init+0xf4>)
 80015ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d2:	f107 020c 	add.w	r2, r7, #12
 80015d6:	4611      	mov	r1, r2
 80015d8:	4618      	mov	r0, r3
 80015da:	f005 f9d3 	bl	8006984 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	4a19      	ldr	r2, [pc, #100]	@ (8001648 <SYS_PB_Init+0xfc>)
 80015e4:	441a      	add	r2, r3
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	4918      	ldr	r1, [pc, #96]	@ (800164c <SYS_PB_Init+0x100>)
 80015ea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80015ee:	4619      	mov	r1, r3
 80015f0:	4610      	mov	r0, r2
 80015f2:	f005 f9b4 	bl	800695e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	4a13      	ldr	r2, [pc, #76]	@ (8001648 <SYS_PB_Init+0xfc>)
 80015fc:	1898      	adds	r0, r3, r2
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	4a13      	ldr	r2, [pc, #76]	@ (8001650 <SYS_PB_Init+0x104>)
 8001602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001606:	461a      	mov	r2, r3
 8001608:	2100      	movs	r1, #0
 800160a:	f005 f98f 	bl	800692c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	4a10      	ldr	r2, [pc, #64]	@ (8001654 <SYS_PB_Init+0x108>)
 8001612:	56d0      	ldrsb	r0, [r2, r3]
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	4a10      	ldr	r2, [pc, #64]	@ (8001658 <SYS_PB_Init+0x10c>)
 8001618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161c:	2200      	movs	r2, #0
 800161e:	4619      	mov	r1, r3
 8001620:	f004 fd35 	bl	800608e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 8001624:	79fb      	ldrb	r3, [r7, #7]
 8001626:	4a0b      	ldr	r2, [pc, #44]	@ (8001654 <SYS_PB_Init+0x108>)
 8001628:	56d3      	ldrsb	r3, [r2, r3]
 800162a:	4618      	mov	r0, r3
 800162c:	f004 fd49 	bl	80060c2 <HAL_NVIC_EnableIRQ>
  }

  return 0;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3720      	adds	r7, #32
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	0801e064 	.word	0x0801e064
 8001640:	2000000c 	.word	0x2000000c
 8001644:	10210000 	.word	0x10210000
 8001648:	200002cc 	.word	0x200002cc
 800164c:	0801e070 	.word	0x0801e070
 8001650:	20000018 	.word	0x20000018
 8001654:	0801e06c 	.word	0x0801e06c
 8001658:	20000024 	.word	0x20000024

0800165c <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 8001674:	2000      	movs	r0, #0
 8001676:	f7ff fff1 	bl	800165c <SYS_PB_Callback>
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}

0800167e <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 8001682:	2001      	movs	r0, #1
 8001684:	f7ff ffea 	bl	800165c <SYS_PB_Callback>
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}

0800168c <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 8001690:	2002      	movs	r0, #2
 8001692:	f7ff ffe3 	bl	800165c <SYS_PB_Callback>
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}

0800169a <LL_AHB1_GRP1_EnableClock>:
{
 800169a:	b480      	push	{r7}
 800169c:	b085      	sub	sp, #20
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80016a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4013      	ands	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016be:	68fb      	ldr	r3, [r7, #12]
}
 80016c0:	bf00      	nop
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr

080016ca <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016ce:	2004      	movs	r0, #4
 80016d0:	f7ff ffe3 	bl	800169a <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016d4:	2001      	movs	r0, #1
 80016d6:	f7ff ffe0 	bl	800169a <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 80016da:	2200      	movs	r2, #0
 80016dc:	2102      	movs	r1, #2
 80016de:	200f      	movs	r0, #15
 80016e0:	f004 fcd5 	bl	800608e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016e4:	200f      	movs	r0, #15
 80016e6:	f004 fcec 	bl	80060c2 <HAL_NVIC_EnableIRQ>

}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}

080016ee <LL_AHB2_GRP1_EnableClock>:
{
 80016ee:	b480      	push	{r7}
 80016f0:	b085      	sub	sp, #20
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80016f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80016fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4313      	orrs	r3, r2
 8001704:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001706:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800170a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4013      	ands	r3, r2
 8001710:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001712:	68fb      	ldr	r3, [r7, #12]
}
 8001714:	bf00      	nop
 8001716:	3714      	adds	r7, #20
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr

0800171e <LL_APB1_GRP1_EnableClock>:
{
 800171e:	b480      	push	{r7}
 8001720:	b085      	sub	sp, #20
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800172a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800172c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4313      	orrs	r3, r2
 8001734:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001736:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800173a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4013      	ands	r3, r2
 8001740:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001742:	68fb      	ldr	r3, [r7, #12]
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr

0800174e <LL_APB1_GRP1_DisableClock>:
{
 800174e:	b480      	push	{r7}
 8001750:	b083      	sub	sp, #12
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8001756:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800175a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	43db      	mvns	r3, r3
 8001760:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001764:	4013      	ands	r3, r2
 8001766:	658b      	str	r3, [r1, #88]	@ 0x58
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	bc80      	pop	{r7}
 8001770:	4770      	bx	lr
	...

08001774 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001778:	4b1b      	ldr	r3, [pc, #108]	@ (80017e8 <MX_I2C1_Init+0x74>)
 800177a:	4a1c      	ldr	r2, [pc, #112]	@ (80017ec <MX_I2C1_Init+0x78>)
 800177c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800177e:	4b1a      	ldr	r3, [pc, #104]	@ (80017e8 <MX_I2C1_Init+0x74>)
 8001780:	4a1b      	ldr	r2, [pc, #108]	@ (80017f0 <MX_I2C1_Init+0x7c>)
 8001782:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001784:	4b18      	ldr	r3, [pc, #96]	@ (80017e8 <MX_I2C1_Init+0x74>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800178a:	4b17      	ldr	r3, [pc, #92]	@ (80017e8 <MX_I2C1_Init+0x74>)
 800178c:	2201      	movs	r2, #1
 800178e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001790:	4b15      	ldr	r3, [pc, #84]	@ (80017e8 <MX_I2C1_Init+0x74>)
 8001792:	2200      	movs	r2, #0
 8001794:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001796:	4b14      	ldr	r3, [pc, #80]	@ (80017e8 <MX_I2C1_Init+0x74>)
 8001798:	2200      	movs	r2, #0
 800179a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800179c:	4b12      	ldr	r3, [pc, #72]	@ (80017e8 <MX_I2C1_Init+0x74>)
 800179e:	2200      	movs	r2, #0
 80017a0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017a2:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <MX_I2C1_Init+0x74>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017a8:	4b0f      	ldr	r3, [pc, #60]	@ (80017e8 <MX_I2C1_Init+0x74>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017ae:	480e      	ldr	r0, [pc, #56]	@ (80017e8 <MX_I2C1_Init+0x74>)
 80017b0:	f005 fb5e 	bl	8006e70 <HAL_I2C_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80017ba:	f000 f999 	bl	8001af0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017be:	2100      	movs	r1, #0
 80017c0:	4809      	ldr	r0, [pc, #36]	@ (80017e8 <MX_I2C1_Init+0x74>)
 80017c2:	f006 f97b 	bl	8007abc <HAL_I2CEx_ConfigAnalogFilter>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80017cc:	f000 f990 	bl	8001af0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017d0:	2100      	movs	r1, #0
 80017d2:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <MX_I2C1_Init+0x74>)
 80017d4:	f006 f9bc 	bl	8007b50 <HAL_I2CEx_ConfigDigitalFilter>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017de:	f000 f987 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	200002e4 	.word	0x200002e4
 80017ec:	40005400 	.word	0x40005400
 80017f0:	20303e5d 	.word	0x20303e5d

080017f4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001868 <MX_I2C3_Init+0x74>)
 80017fa:	4a1c      	ldr	r2, [pc, #112]	@ (800186c <MX_I2C3_Init+0x78>)
 80017fc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x20303E5D;
 80017fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001868 <MX_I2C3_Init+0x74>)
 8001800:	4a1b      	ldr	r2, [pc, #108]	@ (8001870 <MX_I2C3_Init+0x7c>)
 8001802:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001804:	4b18      	ldr	r3, [pc, #96]	@ (8001868 <MX_I2C3_Init+0x74>)
 8001806:	2200      	movs	r2, #0
 8001808:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800180a:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <MX_I2C3_Init+0x74>)
 800180c:	2201      	movs	r2, #1
 800180e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001810:	4b15      	ldr	r3, [pc, #84]	@ (8001868 <MX_I2C3_Init+0x74>)
 8001812:	2200      	movs	r2, #0
 8001814:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001816:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <MX_I2C3_Init+0x74>)
 8001818:	2200      	movs	r2, #0
 800181a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800181c:	4b12      	ldr	r3, [pc, #72]	@ (8001868 <MX_I2C3_Init+0x74>)
 800181e:	2200      	movs	r2, #0
 8001820:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001822:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <MX_I2C3_Init+0x74>)
 8001824:	2200      	movs	r2, #0
 8001826:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001828:	4b0f      	ldr	r3, [pc, #60]	@ (8001868 <MX_I2C3_Init+0x74>)
 800182a:	2200      	movs	r2, #0
 800182c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800182e:	480e      	ldr	r0, [pc, #56]	@ (8001868 <MX_I2C3_Init+0x74>)
 8001830:	f005 fb1e 	bl	8006e70 <HAL_I2C_Init>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800183a:	f000 f959 	bl	8001af0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800183e:	2100      	movs	r1, #0
 8001840:	4809      	ldr	r0, [pc, #36]	@ (8001868 <MX_I2C3_Init+0x74>)
 8001842:	f006 f93b 	bl	8007abc <HAL_I2CEx_ConfigAnalogFilter>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800184c:	f000 f950 	bl	8001af0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001850:	2100      	movs	r1, #0
 8001852:	4805      	ldr	r0, [pc, #20]	@ (8001868 <MX_I2C3_Init+0x74>)
 8001854:	f006 f97c 	bl	8007b50 <HAL_I2CEx_ConfigDigitalFilter>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800185e:	f000 f947 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20000330 	.word	0x20000330
 800186c:	40005c00 	.word	0x40005c00
 8001870:	20303e5d 	.word	0x20303e5d

08001874 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b096      	sub	sp, #88	@ 0x58
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800188c:	f107 030c 	add.w	r3, r7, #12
 8001890:	2238      	movs	r2, #56	@ 0x38
 8001892:	2100      	movs	r1, #0
 8001894:	4618      	mov	r0, r3
 8001896:	f01b fdc7 	bl	801d428 <memset>
  if(i2cHandle->Instance==I2C1)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a37      	ldr	r2, [pc, #220]	@ (800197c <HAL_I2C_MspInit+0x108>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d126      	bne.n	80018f2 <HAL_I2C_MspInit+0x7e>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018a4:	2340      	movs	r3, #64	@ 0x40
 80018a6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018a8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80018ac:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018ae:	f107 030c 	add.w	r3, r7, #12
 80018b2:	4618      	mov	r0, r3
 80018b4:	f007 fcba 	bl	800922c <HAL_RCCEx_PeriphCLKConfig>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80018be:	f000 f917 	bl	8001af0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c2:	2002      	movs	r0, #2
 80018c4:	f7ff ff13 	bl	80016ee <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80018c8:	23c0      	movs	r3, #192	@ 0xc0
 80018ca:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018cc:	2312      	movs	r3, #18
 80018ce:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d4:	2300      	movs	r3, #0
 80018d6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018d8:	2304      	movs	r3, #4
 80018da:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018dc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80018e0:	4619      	mov	r1, r3
 80018e2:	4827      	ldr	r0, [pc, #156]	@ (8001980 <HAL_I2C_MspInit+0x10c>)
 80018e4:	f005 f84e 	bl	8006984 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018e8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80018ec:	f7ff ff17 	bl	800171e <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80018f0:	e03f      	b.n	8001972 <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a23      	ldr	r2, [pc, #140]	@ (8001984 <HAL_I2C_MspInit+0x110>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d13a      	bne.n	8001972 <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80018fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001900:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001902:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001906:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001908:	f107 030c 	add.w	r3, r7, #12
 800190c:	4618      	mov	r0, r3
 800190e:	f007 fc8d 	bl	800922c <HAL_RCCEx_PeriphCLKConfig>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 8001918:	f000 f8ea 	bl	8001af0 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800191c:	2004      	movs	r0, #4
 800191e:	f7ff fee6 	bl	80016ee <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001922:	2001      	movs	r0, #1
 8001924:	f7ff fee3 	bl	80016ee <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001928:	2302      	movs	r3, #2
 800192a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800192c:	2312      	movs	r3, #18
 800192e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001930:	2301      	movs	r3, #1
 8001932:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001934:	2300      	movs	r3, #0
 8001936:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001938:	2304      	movs	r3, #4
 800193a:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800193c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001940:	4619      	mov	r1, r3
 8001942:	4811      	ldr	r0, [pc, #68]	@ (8001988 <HAL_I2C_MspInit+0x114>)
 8001944:	f005 f81e 	bl	8006984 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001948:	2380      	movs	r3, #128	@ 0x80
 800194a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800194c:	2312      	movs	r3, #18
 800194e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001950:	2301      	movs	r3, #1
 8001952:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001954:	2300      	movs	r3, #0
 8001956:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001958:	2304      	movs	r3, #4
 800195a:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001960:	4619      	mov	r1, r3
 8001962:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001966:	f005 f80d 	bl	8006984 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800196a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800196e:	f7ff fed6 	bl	800171e <LL_APB1_GRP1_EnableClock>
}
 8001972:	bf00      	nop
 8001974:	3758      	adds	r7, #88	@ 0x58
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40005400 	.word	0x40005400
 8001980:	48000400 	.word	0x48000400
 8001984:	40005c00 	.word	0x40005c00
 8001988:	48000800 	.word	0x48000800

0800198c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a12      	ldr	r2, [pc, #72]	@ (80019e4 <HAL_I2C_MspDeInit+0x58>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d10c      	bne.n	80019b8 <HAL_I2C_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800199e:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80019a2:	f7ff fed4 	bl	800174e <LL_APB1_GRP1_DisableClock>

    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80019a6:	2180      	movs	r1, #128	@ 0x80
 80019a8:	480f      	ldr	r0, [pc, #60]	@ (80019e8 <HAL_I2C_MspDeInit+0x5c>)
 80019aa:	f005 f94b 	bl	8006c44 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80019ae:	2140      	movs	r1, #64	@ 0x40
 80019b0:	480d      	ldr	r0, [pc, #52]	@ (80019e8 <HAL_I2C_MspDeInit+0x5c>)
 80019b2:	f005 f947 	bl	8006c44 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 80019b6:	e011      	b.n	80019dc <HAL_I2C_MspDeInit+0x50>
  else if(i2cHandle->Instance==I2C3)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a0b      	ldr	r2, [pc, #44]	@ (80019ec <HAL_I2C_MspDeInit+0x60>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d10c      	bne.n	80019dc <HAL_I2C_MspDeInit+0x50>
    __HAL_RCC_I2C3_CLK_DISABLE();
 80019c2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80019c6:	f7ff fec2 	bl	800174e <LL_APB1_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1);
 80019ca:	2102      	movs	r1, #2
 80019cc:	4808      	ldr	r0, [pc, #32]	@ (80019f0 <HAL_I2C_MspDeInit+0x64>)
 80019ce:	f005 f939 	bl	8006c44 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 80019d2:	2180      	movs	r1, #128	@ 0x80
 80019d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019d8:	f005 f934 	bl	8006c44 <HAL_GPIO_DeInit>
}
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40005400 	.word	0x40005400
 80019e8:	48000400 	.word	0x48000400
 80019ec:	40005c00 	.word	0x40005c00
 80019f0:	48000800 	.word	0x48000800

080019f4 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80019fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a04:	f023 0218 	bic.w	r2, r3, #24
 8001a08:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr

08001a1e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a22:	f003 fa37 	bl	8004e94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a26:	f000 f80b 	bl	8001a40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_ADC_Init();
 8001a2a:	f7ff faed 	bl	8001008 <MX_ADC_Init>
  MX_LoRaWAN_Init();
 8001a2e:	f00a fc61 	bl	800c2f4 <MX_LoRaWAN_Init>
  MX_I2C1_Init();
 8001a32:	f7ff fe9f 	bl	8001774 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001a36:	f7ff fedd 	bl	80017f4 <MX_I2C3_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001a3a:	f00a fc63 	bl	800c304 <MX_LoRaWAN_Process>
 8001a3e:	e7fc      	b.n	8001a3a <main+0x1c>

08001a40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b09a      	sub	sp, #104	@ 0x68
 8001a44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a46:	f107 0320 	add.w	r3, r7, #32
 8001a4a:	2248      	movs	r2, #72	@ 0x48
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f01b fcea 	bl	801d428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a54:	1d3b      	adds	r3, r7, #4
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]
 8001a60:	611a      	str	r2, [r3, #16]
 8001a62:	615a      	str	r2, [r3, #20]
 8001a64:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a66:	f006 f8bf 	bl	8007be8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	f7ff ffc2 	bl	80019f4 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a70:	4b1e      	ldr	r3, [pc, #120]	@ (8001aec <SystemClock_Config+0xac>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a78:	4a1c      	ldr	r2, [pc, #112]	@ (8001aec <SystemClock_Config+0xac>)
 8001a7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	4b1a      	ldr	r3, [pc, #104]	@ (8001aec <SystemClock_Config+0xac>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a88:	603b      	str	r3, [r7, #0]
 8001a8a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001a8c:	2324      	movs	r3, #36	@ 0x24
 8001a8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a90:	2381      	movs	r3, #129	@ 0x81
 8001a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a94:	2301      	movs	r3, #1
 8001a96:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001a9c:	23b0      	movs	r3, #176	@ 0xb0
 8001a9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa4:	f107 0320 	add.w	r3, r7, #32
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f006 fc3f 	bl	800832c <HAL_RCC_OscConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001ab4:	f000 f81c 	bl	8001af0 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001ab8:	234f      	movs	r3, #79	@ 0x4f
 8001aba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	2102      	movs	r1, #2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f006 ffc5 	bl	8008a64 <HAL_RCC_ClockConfig>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001ae0:	f000 f806 	bl	8001af0 <Error_Handler>
  }
}
 8001ae4:	bf00      	nop
 8001ae6:	3768      	adds	r7, #104	@ 0x68
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	58000400 	.word	0x58000400

08001af0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af4:	b672      	cpsid	i
}
 8001af6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <Error_Handler+0x8>

08001afc <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001b00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr

08001b1c <LL_APB1_GRP1_EnableClock>:
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001b24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001b34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b38:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b40:	68fb      	ldr	r3, [r7, #12]
}
 8001b42:	bf00      	nop
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr

08001b4c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08c      	sub	sp, #48	@ 0x30
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001b52:	1d3b      	adds	r3, r7, #4
 8001b54:	222c      	movs	r2, #44	@ 0x2c
 8001b56:	2100      	movs	r1, #0
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f01b fc65 	bl	801d428 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b5e:	4b22      	ldr	r3, [pc, #136]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001b60:	4a22      	ldr	r2, [pc, #136]	@ (8001bec <MX_RTC_Init+0xa0>)
 8001b62:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001b64:	4b20      	ldr	r3, [pc, #128]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001b66:	221f      	movs	r2, #31
 8001b68:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001b70:	4b1d      	ldr	r3, [pc, #116]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001b76:	4b1c      	ldr	r3, [pc, #112]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001b7e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b82:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001b84:	4b18      	ldr	r3, [pc, #96]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001b8a:	4b17      	ldr	r3, [pc, #92]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001b8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b90:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001b92:	4815      	ldr	r0, [pc, #84]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001b94:	f007 fc64 	bl	8009460 <HAL_RTC_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001b9e:	f7ff ffa7 	bl	8001af0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001ba2:	4811      	ldr	r0, [pc, #68]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001ba4:	f007 ff3e 	bl	8009a24 <HAL_RTCEx_SetSSRU_IT>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001bae:	f7ff ff9f 	bl	8001af0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001bbe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001bc2:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001bc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	2200      	movs	r2, #0
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4805      	ldr	r0, [pc, #20]	@ (8001be8 <MX_RTC_Init+0x9c>)
 8001bd2:	f007 fcbf 	bl	8009554 <HAL_RTC_SetAlarm_IT>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001bdc:	f7ff ff88 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001be0:	bf00      	nop
 8001be2:	3730      	adds	r7, #48	@ 0x30
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	2000037c 	.word	0x2000037c
 8001bec:	40002800 	.word	0x40002800

08001bf0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b090      	sub	sp, #64	@ 0x40
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bf8:	f107 0308 	add.w	r3, r7, #8
 8001bfc:	2238      	movs	r2, #56	@ 0x38
 8001bfe:	2100      	movs	r1, #0
 8001c00:	4618      	mov	r0, r3
 8001c02:	f01b fc11 	bl	801d428 <memset>
  if(rtcHandle->Instance==RTC)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a16      	ldr	r2, [pc, #88]	@ (8001c64 <HAL_RTC_MspInit+0x74>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d125      	bne.n	8001c5c <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c10:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c14:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001c16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c1c:	f107 0308 	add.w	r3, r7, #8
 8001c20:	4618      	mov	r0, r3
 8001c22:	f007 fb03 	bl	800922c <HAL_RCCEx_PeriphCLKConfig>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001c2c:	f7ff ff60 	bl	8001af0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c30:	f7ff ff64 	bl	8001afc <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001c34:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001c38:	f7ff ff70 	bl	8001b1c <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	2100      	movs	r1, #0
 8001c40:	2002      	movs	r0, #2
 8001c42:	f004 fa24 	bl	800608e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001c46:	2002      	movs	r0, #2
 8001c48:	f004 fa3b 	bl	80060c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	2100      	movs	r1, #0
 8001c50:	202a      	movs	r0, #42	@ 0x2a
 8001c52:	f004 fa1c 	bl	800608e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001c56:	202a      	movs	r0, #42	@ 0x2a
 8001c58:	f004 fa33 	bl	80060c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	3740      	adds	r7, #64	@ 0x40
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40002800 	.word	0x40002800

08001c68 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001c6c:	4b03      	ldr	r3, [pc, #12]	@ (8001c7c <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	58000400 	.word	0x58000400

08001c80 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr

08001c8c <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr

08001c98 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8001c9c:	f003 f92c 	bl	8004ef8 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001ca0:	f7ff ffe2 	bl	8001c68 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	f006 f831 	bl	8007d0c <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}

08001cae <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8001cb2:	f003 f92f 	bl	8004f14 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001cb6:	f001 f999 	bl	8002fec <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001cc2:	f003 f919 	bl	8004ef8 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	2000      	movs	r0, #0
 8001cca:	f005 ff9b 	bl	8007c04 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8001cd6:	f003 f91d 	bl	8004f14 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr

08001cea <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cee:	bf00      	nop
 8001cf0:	e7fd      	b.n	8001cee <NMI_Handler+0x4>

08001cf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cf6:	bf00      	nop
 8001cf8:	e7fd      	b.n	8001cf6 <HardFault_Handler+0x4>

08001cfa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cfe:	bf00      	nop
 8001d00:	e7fd      	b.n	8001cfe <MemManage_Handler+0x4>

08001d02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d06:	bf00      	nop
 8001d08:	e7fd      	b.n	8001d06 <BusFault_Handler+0x4>

08001d0a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d0e:	bf00      	nop
 8001d10:	e7fd      	b.n	8001d0e <UsageFault_Handler+0x4>

08001d12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr

08001d1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr

08001d2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr

08001d36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d3a:	f003 f8cb 	bl	8004ed4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001d48:	4802      	ldr	r0, [pc, #8]	@ (8001d54 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001d4a:	f007 fea7 	bl	8009a9c <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	2000037c 	.word	0x2000037c

08001d58 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	f005 f86f 	bl	8006e40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001d6a:	2002      	movs	r0, #2
 8001d6c:	f005 f868 	bl	8006e40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001d78:	4802      	ldr	r0, [pc, #8]	@ (8001d84 <DMA1_Channel5_IRQHandler+0x10>)
 8001d7a:	f004 fc39 	bl	80065f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	200004b8 	.word	0x200004b8

08001d88 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d8c:	4802      	ldr	r0, [pc, #8]	@ (8001d98 <USART2_IRQHandler+0x10>)
 8001d8e:	f008 fc97 	bl	800a6c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000428 	.word	0x20000428

08001d9c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001da0:	4802      	ldr	r0, [pc, #8]	@ (8001dac <RTC_Alarm_IRQHandler+0x10>)
 8001da2:	f007 fd2b 	bl	80097fc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	2000037c 	.word	0x2000037c

08001db0 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001db4:	4802      	ldr	r0, [pc, #8]	@ (8001dc0 <SUBGHZ_Radio_IRQHandler+0x10>)
 8001db6:	f008 f9d9 	bl	800a16c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000404 	.word	0x20000404

08001dc4 <LL_AHB2_GRP1_EnableClock>:
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dd0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001dd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ddc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001de0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4013      	ands	r3, r2
 8001de6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001de8:	68fb      	ldr	r3, [r7, #12]
}
 8001dea:	bf00      	nop
 8001dec:	3714      	adds	r7, #20
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <LL_APB1_GRP1_EnableClock>:
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001dfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e00:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001e02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001e0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e10:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4013      	ands	r3, r2
 8001e16:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e18:	68fb      	ldr	r3, [r7, #12]
}
 8001e1a:	bf00      	nop
 8001e1c:	3714      	adds	r7, #20
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr

08001e24 <LL_APB1_GRP1_DisableClock>:
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8001e2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e30:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	43db      	mvns	r3, r3
 8001e36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	658b      	str	r3, [r1, #88]	@ 0x58
}
 8001e3e:	bf00      	nop
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr

08001e48 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8001e52:	4b19      	ldr	r3, [pc, #100]	@ (8001eb8 <BSP_I2C2_Init+0x70>)
 8001e54:	4a19      	ldr	r2, [pc, #100]	@ (8001ebc <BSP_I2C2_Init+0x74>)
 8001e56:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8001e58:	4b19      	ldr	r3, [pc, #100]	@ (8001ec0 <BSP_I2C2_Init+0x78>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	4918      	ldr	r1, [pc, #96]	@ (8001ec0 <BSP_I2C2_Init+0x78>)
 8001e60:	600a      	str	r2, [r1, #0]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d122      	bne.n	8001eac <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8001e66:	4814      	ldr	r0, [pc, #80]	@ (8001eb8 <BSP_I2C2_Init+0x70>)
 8001e68:	f005 fbf5 	bl	8007656 <HAL_I2C_GetState>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d11c      	bne.n	8001eac <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8001e72:	4811      	ldr	r0, [pc, #68]	@ (8001eb8 <BSP_I2C2_Init+0x70>)
 8001e74:	f000 f8fe 	bl	8002074 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d116      	bne.n	8001eac <BSP_I2C2_Init+0x64>
	  {
    	/* Init the I2C */
    	if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8001e7e:	480e      	ldr	r0, [pc, #56]	@ (8001eb8 <BSP_I2C2_Init+0x70>)
 8001e80:	f000 f8b4 	bl	8001fec <MX_I2C2_Init>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <BSP_I2C2_Init+0x4a>
    	{
      	  ret = BSP_ERROR_BUS_FAILURE;
 8001e8a:	f06f 0307 	mvn.w	r3, #7
 8001e8e:	607b      	str	r3, [r7, #4]
 8001e90:	e00c      	b.n	8001eac <BSP_I2C2_Init+0x64>
    	}
    	else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e92:	2100      	movs	r1, #0
 8001e94:	4808      	ldr	r0, [pc, #32]	@ (8001eb8 <BSP_I2C2_Init+0x70>)
 8001e96:	f005 fe11 	bl	8007abc <HAL_I2CEx_ConfigAnalogFilter>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d003      	beq.n	8001ea8 <BSP_I2C2_Init+0x60>
    	{
      	  ret = BSP_ERROR_BUS_FAILURE;
 8001ea0:	f06f 0307 	mvn.w	r3, #7
 8001ea4:	607b      	str	r3, [r7, #4]
 8001ea6:	e001      	b.n	8001eac <BSP_I2C2_Init+0x64>
    	}
        else
        {
      	  ret = BSP_ERROR_NONE;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8001eac:	687b      	ldr	r3, [r7, #4]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	200003b4 	.word	0x200003b4
 8001ebc:	40005800 	.word	0x40005800
 8001ec0:	20000400 	.word	0x20000400

08001ec4 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 8001ece:	4b0f      	ldr	r3, [pc, #60]	@ (8001f0c <BSP_I2C2_DeInit+0x48>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d014      	beq.n	8001f00 <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 8001ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8001f0c <BSP_I2C2_DeInit+0x48>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	3b01      	subs	r3, #1
 8001edc:	4a0b      	ldr	r2, [pc, #44]	@ (8001f0c <BSP_I2C2_DeInit+0x48>)
 8001ede:	6013      	str	r3, [r2, #0]
 8001ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8001f0c <BSP_I2C2_DeInit+0x48>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d10b      	bne.n	8001f00 <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 8001ee8:	4809      	ldr	r0, [pc, #36]	@ (8001f10 <BSP_I2C2_DeInit+0x4c>)
 8001eea:	f000 f8f6 	bl	80020da <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 8001eee:	4808      	ldr	r0, [pc, #32]	@ (8001f10 <BSP_I2C2_DeInit+0x4c>)
 8001ef0:	f005 f84d 	bl	8006f8e <HAL_I2C_DeInit>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d002      	beq.n	8001f00 <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8001efa:	f06f 0307 	mvn.w	r3, #7
 8001efe:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8001f00:	687b      	ldr	r3, [r7, #4]
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	20000400 	.word	0x20000400
 8001f10:	200003b4 	.word	0x200003b4

08001f14 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08a      	sub	sp, #40	@ 0x28
 8001f18:	af04      	add	r7, sp, #16
 8001f1a:	60ba      	str	r2, [r7, #8]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4603      	mov	r3, r0
 8001f20:	81fb      	strh	r3, [r7, #14]
 8001f22:	460b      	mov	r3, r1
 8001f24:	81bb      	strh	r3, [r7, #12]
 8001f26:	4613      	mov	r3, r2
 8001f28:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8001f2e:	89ba      	ldrh	r2, [r7, #12]
 8001f30:	89f9      	ldrh	r1, [r7, #14]
 8001f32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f36:	9302      	str	r3, [sp, #8]
 8001f38:	88fb      	ldrh	r3, [r7, #6]
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	2301      	movs	r3, #1
 8001f42:	480c      	ldr	r0, [pc, #48]	@ (8001f74 <BSP_I2C2_WriteReg+0x60>)
 8001f44:	f005 f852 	bl	8006fec <HAL_I2C_Mem_Write>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00c      	beq.n	8001f68 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8001f4e:	4809      	ldr	r0, [pc, #36]	@ (8001f74 <BSP_I2C2_WriteReg+0x60>)
 8001f50:	f005 fb8e 	bl	8007670 <HAL_I2C_GetError>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b04      	cmp	r3, #4
 8001f58:	d103      	bne.n	8001f62 <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001f5a:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	e002      	b.n	8001f68 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001f62:	f06f 0303 	mvn.w	r3, #3
 8001f66:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001f68:	697b      	ldr	r3, [r7, #20]
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3718      	adds	r7, #24
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200003b4 	.word	0x200003b4

08001f78 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	@ 0x28
 8001f7c:	af04      	add	r7, sp, #16
 8001f7e:	60ba      	str	r2, [r7, #8]
 8001f80:	461a      	mov	r2, r3
 8001f82:	4603      	mov	r3, r0
 8001f84:	81fb      	strh	r3, [r7, #14]
 8001f86:	460b      	mov	r3, r1
 8001f88:	81bb      	strh	r3, [r7, #12]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8001f92:	89ba      	ldrh	r2, [r7, #12]
 8001f94:	89f9      	ldrh	r1, [r7, #14]
 8001f96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f9a:	9302      	str	r3, [sp, #8]
 8001f9c:	88fb      	ldrh	r3, [r7, #6]
 8001f9e:	9301      	str	r3, [sp, #4]
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	480c      	ldr	r0, [pc, #48]	@ (8001fd8 <BSP_I2C2_ReadReg+0x60>)
 8001fa8:	f005 f934 	bl	8007214 <HAL_I2C_Mem_Read>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d00c      	beq.n	8001fcc <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8001fb2:	4809      	ldr	r0, [pc, #36]	@ (8001fd8 <BSP_I2C2_ReadReg+0x60>)
 8001fb4:	f005 fb5c 	bl	8007670 <HAL_I2C_GetError>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b04      	cmp	r3, #4
 8001fbc:	d103      	bne.n	8001fc6 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001fbe:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	e002      	b.n	8001fcc <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001fc6:	f06f 0303 	mvn.w	r3, #3
 8001fca:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001fcc:	697b      	ldr	r3, [r7, #20]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	200003b4 	.word	0x200003b4

08001fdc <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001fe0:	f000 fad8 	bl	8002594 <HAL_GetTick>
 8001fe4:	4603      	mov	r3, r0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	73fb      	strb	r3, [r7, #15]
  hi2c->Instance = I2C2;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a1c      	ldr	r2, [pc, #112]	@ (800206c <MX_I2C2_Init+0x80>)
 8001ffc:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x20303E5D;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a1b      	ldr	r2, [pc, #108]	@ (8002070 <MX_I2C2_Init+0x84>)
 8002002:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f004 ff1e 	bl	8006e70 <HAL_I2C_Init>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800203e:	2100      	movs	r1, #0
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f005 fd3b 	bl	8007abc <HAL_I2CEx_ConfigAnalogFilter>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8002050:	2100      	movs	r1, #0
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f005 fd7c 	bl	8007b50 <HAL_I2CEx_ConfigDigitalFilter>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002062:	7bfb      	ldrb	r3, [r7, #15]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40005800 	.word	0x40005800
 8002070:	20303e5d 	.word	0x20303e5d

08002074 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b088      	sub	sp, #32
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207c:	2001      	movs	r0, #1
 800207e:	f7ff fea1 	bl	8001dc4 <LL_AHB2_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PA12     ------> I2C2_SCL
    PA11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8002082:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002086:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002088:	2312      	movs	r3, #18
 800208a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800208c:	2301      	movs	r3, #1
 800208e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002090:	2300      	movs	r3, #0
 8002092:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8002094:	2304      	movs	r3, #4
 8002096:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002098:	f107 030c 	add.w	r3, r7, #12
 800209c:	4619      	mov	r1, r3
 800209e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020a2:	f004 fc6f 	bl	8006984 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 80020a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ac:	2312      	movs	r3, #18
 80020ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020b0:	2301      	movs	r3, #1
 80020b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 80020b8:	2304      	movs	r3, #4
 80020ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 80020bc:	f107 030c 	add.w	r3, r7, #12
 80020c0:	4619      	mov	r1, r3
 80020c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020c6:	f004 fc5d 	bl	8006984 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80020ca:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 80020ce:	f7ff fe91 	bl	8001df4 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 80020d2:	bf00      	nop
 80020d4:	3720      	adds	r7, #32
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	b082      	sub	sp, #8
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80020e2:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 80020e6:	f7ff fe9d 	bl	8001e24 <LL_APB1_GRP1_DisableClock>

    /**I2C2 GPIO Configuration
    PA12     ------> I2C2_SCL
    PA11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 80020ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020f2:	f004 fda7 	bl	8006c44 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 80020f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80020fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020fe:	f004 fda1 	bl	8006c44 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 800210a:	b480      	push	{r7}
 800210c:	b085      	sub	sp, #20
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8002112:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002116:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002118:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4313      	orrs	r3, r2
 8002120:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8002122:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002126:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4013      	ands	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800212e:	68fb      	ldr	r3, [r7, #12]
}
 8002130:	bf00      	nop
 8002132:	3714      	adds	r7, #20
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr
	...

0800213c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8002140:	4b06      	ldr	r3, [pc, #24]	@ (800215c <MX_SUBGHZ_Init+0x20>)
 8002142:	2208      	movs	r2, #8
 8002144:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8002146:	4805      	ldr	r0, [pc, #20]	@ (800215c <MX_SUBGHZ_Init+0x20>)
 8002148:	f007 fd94 	bl	8009c74 <HAL_SUBGHZ_Init>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8002152:	f7ff fccd 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000404 	.word	0x20000404

08002160 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8002168:	2001      	movs	r0, #1
 800216a:	f7ff ffce 	bl	800210a <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800216e:	2200      	movs	r2, #0
 8002170:	2100      	movs	r1, #0
 8002172:	2032      	movs	r0, #50	@ 0x32
 8002174:	f003 ff8b 	bl	800608e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8002178:	2032      	movs	r0, #50	@ 0x32
 800217a:	f003 ffa2 	bl	80060c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8002186:	b480      	push	{r7}
 8002188:	b083      	sub	sp, #12
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800218e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002198:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4313      	orrs	r3, r2
 80021a0:	608b      	str	r3, [r1, #8]
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bc80      	pop	{r7}
 80021aa:	4770      	bx	lr

080021ac <LL_AHB2_GRP1_EnableClock>:
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80021b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80021ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80021c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4013      	ands	r3, r2
 80021ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021d0:	68fb      	ldr	r3, [r7, #12]
}
 80021d2:	bf00      	nop
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr

080021dc <LL_AHB2_GRP1_DisableClock>:
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80021e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	43db      	mvns	r3, r3
 80021ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021f2:	4013      	ands	r3, r2
 80021f4:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr

08002200 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8002204:	4b02      	ldr	r3, [pc, #8]	@ (8002210 <LL_FLASH_GetUDN+0x10>)
 8002206:	681b      	ldr	r3, [r3, #0]
}
 8002208:	4618      	mov	r0, r3
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr
 8002210:	1fff7580 	.word	0x1fff7580

08002214 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8002218:	4b03      	ldr	r3, [pc, #12]	@ (8002228 <LL_FLASH_GetDeviceID+0x14>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	b2db      	uxtb	r3, r3
}
 800221e:	4618      	mov	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	1fff7584 	.word	0x1fff7584

0800222c <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8002230:	4b03      	ldr	r3, [pc, #12]	@ (8002240 <LL_FLASH_GetSTCompanyID+0x14>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	0a1b      	lsrs	r3, r3, #8
}
 8002236:	4618      	mov	r0, r3
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	1fff7584 	.word	0x1fff7584

08002244 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8002248:	2000      	movs	r0, #0
 800224a:	f7ff ff9c 	bl	8002186 <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 800224e:	f01a fbcb 	bl	801c9e8 <UTIL_TIMER_Init>

  Gpio_PreInit();
 8002252:	f000 f923 	bl	800249c <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8002256:	f000 f9dd 	bl	8002614 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 800225a:	f01a fe55 	bl	801cf08 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 800225e:	4809      	ldr	r0, [pc, #36]	@ (8002284 <SystemApp_Init+0x40>)
 8002260:	f01a feee 	bl	801d040 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8002264:	2003      	movs	r0, #3
 8002266:	f01a fef9 	bl	801d05c <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 800226a:	f7fe ffc3 	bl	80011f4 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 800226e:	f000 faa3 	bl	80027b8 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8002272:	f019 fe07 	bl	801be84 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002276:	2101      	movs	r1, #1
 8002278:	2001      	movs	r0, #1
 800227a:	f019 fe43 	bl	801bf04 <UTIL_LPM_SetOffMode>
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	0800245d 	.word	0x0800245d

08002288 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 800228c:	f019 fe6a 	bl	801bf64 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}

08002294 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 800229a:	2300      	movs	r3, #0
 800229c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800229e:	f7ff f831 	bl	8001304 <SYS_GetBatteryLevel>
 80022a2:	4603      	mov	r3, r0
 80022a4:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 80022a6:	88bb      	ldrh	r3, [r7, #4]
 80022a8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d902      	bls.n	80022b6 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 80022b0:	23fe      	movs	r3, #254	@ 0xfe
 80022b2:	71fb      	strb	r3, [r7, #7]
 80022b4:	e014      	b.n	80022e0 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 80022b6:	88bb      	ldrh	r3, [r7, #4]
 80022b8:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 80022bc:	d202      	bcs.n	80022c4 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	71fb      	strb	r3, [r7, #7]
 80022c2:	e00d      	b.n	80022e0 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 80022c4:	88bb      	ldrh	r3, [r7, #4]
 80022c6:	f5a3 63e1 	sub.w	r3, r3, #1800	@ 0x708
 80022ca:	461a      	mov	r2, r3
 80022cc:	4613      	mov	r3, r2
 80022ce:	01db      	lsls	r3, r3, #7
 80022d0:	1a9b      	subs	r3, r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <GetBatteryLevel+0x68>)
 80022d8:	fba3 2302 	umull	r2, r3, r3, r2
 80022dc:	09db      	lsrs	r3, r3, #7
 80022de:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <GetBatteryLevel+0x6c>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	2100      	movs	r1, #0
 80022ea:	2002      	movs	r0, #2
 80022ec:	f01a fe28 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 80022f0:	79fb      	ldrb	r3, [r7, #7]
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	1b4e81b5 	.word	0x1b4e81b5
 8002300:	0801d5a4 	.word	0x0801d5a4

08002304 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 800230e:	f7fe ff7f 	bl	8001210 <SYS_GetTemperatureLevel>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	da00      	bge.n	800231a <GetTemperatureLevel+0x16>
 8002318:	33ff      	adds	r3, #255	@ 0xff
 800231a:	121b      	asrs	r3, r3, #8
 800231c:	b21b      	sxth	r3, r3
 800231e:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8002320:	88fb      	ldrh	r3, [r7, #6]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 800232a:	b590      	push	{r4, r7, lr}
 800232c:	b087      	sub	sp, #28
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8002336:	f7ff ff63 	bl	8002200 <LL_FLASH_GetUDN>
 800233a:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002342:	d138      	bne.n	80023b6 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8002344:	f002 fdf4 	bl	8004f30 <HAL_GetUIDw0>
 8002348:	4604      	mov	r4, r0
 800234a:	f002 fe05 	bl	8004f58 <HAL_GetUIDw2>
 800234e:	4603      	mov	r3, r0
 8002350:	4423      	add	r3, r4
 8002352:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8002354:	f002 fdf6 	bl	8004f44 <HAL_GetUIDw1>
 8002358:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	0e1a      	lsrs	r2, r3, #24
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	3307      	adds	r3, #7
 8002362:	b2d2      	uxtb	r2, r2
 8002364:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	0c1a      	lsrs	r2, r3, #16
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	3306      	adds	r3, #6
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	0a1a      	lsrs	r2, r3, #8
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	3305      	adds	r3, #5
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	3304      	adds	r3, #4
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	0e1a      	lsrs	r2, r3, #24
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	3303      	adds	r3, #3
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	0c1a      	lsrs	r2, r3, #16
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3302      	adds	r3, #2
 800239c:	b2d2      	uxtb	r2, r2
 800239e:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	0a1a      	lsrs	r2, r3, #8
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3301      	adds	r3, #1
 80023a8:	b2d2      	uxtb	r2, r2
 80023aa:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 80023b4:	e031      	b.n	800241a <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3307      	adds	r3, #7
 80023ba:	697a      	ldr	r2, [r7, #20]
 80023bc:	b2d2      	uxtb	r2, r2
 80023be:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	0a1a      	lsrs	r2, r3, #8
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3306      	adds	r3, #6
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	0c1a      	lsrs	r2, r3, #16
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3305      	adds	r3, #5
 80023d4:	b2d2      	uxtb	r2, r2
 80023d6:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	0e1a      	lsrs	r2, r3, #24
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	b2d2      	uxtb	r2, r2
 80023e2:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80023e4:	f7ff ff16 	bl	8002214 <LL_FLASH_GetDeviceID>
 80023e8:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	3303      	adds	r3, #3
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 80023f4:	f7ff ff1a 	bl	800222c <LL_FLASH_GetSTCompanyID>
 80023f8:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3302      	adds	r3, #2
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	b2d2      	uxtb	r2, r2
 8002402:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	0a1a      	lsrs	r2, r3, #8
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	3301      	adds	r3, #1
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	0c1b      	lsrs	r3, r3, #16
 8002414:	b2da      	uxtb	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	701a      	strb	r2, [r3, #0]
}
 800241a:	bf00      	nop
 800241c:	371c      	adds	r7, #28
 800241e:	46bd      	mov	sp, r7
 8002420:	bd90      	pop	{r4, r7, pc}

08002422 <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8002422:	b590      	push	{r4, r7, lr}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 800242c:	f7ff fee8 	bl	8002200 <LL_FLASH_GetUDN>
 8002430:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002438:	d10b      	bne.n	8002452 <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 800243a:	f002 fd79 	bl	8004f30 <HAL_GetUIDw0>
 800243e:	4604      	mov	r4, r0
 8002440:	f002 fd80 	bl	8004f44 <HAL_GetUIDw1>
 8002444:	4603      	mov	r3, r0
 8002446:	405c      	eors	r4, r3
 8002448:	f002 fd86 	bl	8004f58 <HAL_GetUIDw2>
 800244c:	4603      	mov	r3, r0
 800244e:	4063      	eors	r3, r4
 8002450:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8002452:	687b      	ldr	r3, [r7, #4]

}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	bd90      	pop	{r4, r7, pc}

0800245c <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af02      	add	r7, sp, #8
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8002466:	f107 0308 	add.w	r3, r7, #8
 800246a:	4618      	mov	r0, r3
 800246c:	f019 fe8a 	bl	801c184 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002476:	9200      	str	r2, [sp, #0]
 8002478:	4a07      	ldr	r2, [pc, #28]	@ (8002498 <TimestampNow+0x3c>)
 800247a:	2110      	movs	r1, #16
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f000 f869 	bl	8002554 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7fd fe78 	bl	8000178 <strlen>
 8002488:	4603      	mov	r3, r0
 800248a:	b29a      	uxth	r2, r3
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002490:	bf00      	nop
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	0801d5b0 	.word	0x0801d5b0

0800249c <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024b0:	2001      	movs	r0, #1
 80024b2:	f7ff fe7b 	bl	80021ac <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024b6:	2002      	movs	r0, #2
 80024b8:	f7ff fe78 	bl	80021ac <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024bc:	2004      	movs	r0, #4
 80024be:	f7ff fe75 	bl	80021ac <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024c2:	2080      	movs	r0, #128	@ 0x80
 80024c4:	f7ff fe72 	bl	80021ac <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024c8:	2303      	movs	r3, #3
 80024ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 80024d0:	f649 73ff 	movw	r3, #40959	@ 0x9fff
 80024d4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d6:	1d3b      	adds	r3, r7, #4
 80024d8:	4619      	mov	r1, r3
 80024da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024de:	f004 fa51 	bl	8006984 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 80024e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024e6:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e8:	1d3b      	adds	r3, r7, #4
 80024ea:	4619      	mov	r1, r3
 80024ec:	480e      	ldr	r0, [pc, #56]	@ (8002528 <Gpio_PreInit+0x8c>)
 80024ee:	f004 fa49 	bl	8006984 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024f2:	1d3b      	adds	r3, r7, #4
 80024f4:	4619      	mov	r1, r3
 80024f6:	480d      	ldr	r0, [pc, #52]	@ (800252c <Gpio_PreInit+0x90>)
 80024f8:	f004 fa44 	bl	8006984 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80024fc:	1d3b      	adds	r3, r7, #4
 80024fe:	4619      	mov	r1, r3
 8002500:	480b      	ldr	r0, [pc, #44]	@ (8002530 <Gpio_PreInit+0x94>)
 8002502:	f004 fa3f 	bl	8006984 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8002506:	2001      	movs	r0, #1
 8002508:	f7ff fe68 	bl	80021dc <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 800250c:	2002      	movs	r0, #2
 800250e:	f7ff fe65 	bl	80021dc <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8002512:	2004      	movs	r0, #4
 8002514:	f7ff fe62 	bl	80021dc <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 8002518:	2080      	movs	r0, #128	@ 0x80
 800251a:	f7ff fe5f 	bl	80021dc <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 800251e:	bf00      	nop
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	48000400 	.word	0x48000400
 800252c:	48000800 	.word	0x48000800
 8002530:	48001c00 	.word	0x48001c00

08002534 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002538:	2101      	movs	r1, #1
 800253a:	2002      	movs	r0, #2
 800253c:	f019 fcb2 	bl	801bea4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}

08002544 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002548:	2100      	movs	r1, #0
 800254a:	2002      	movs	r0, #2
 800254c:	f019 fcaa 	bl	801bea4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8002550:	bf00      	nop
 8002552:	bd80      	pop	{r7, pc}

08002554 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002554:	b40c      	push	{r2, r3}
 8002556:	b580      	push	{r7, lr}
 8002558:	b084      	sub	sp, #16
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
 800255e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8002560:	f107 031c 	add.w	r3, r7, #28
 8002564:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8002566:	6839      	ldr	r1, [r7, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f019 ff75 	bl	801c45c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8002572:	bf00      	nop
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800257c:	b002      	add	sp, #8
 800257e:	4770      	bx	lr

08002580 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002588:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 800258a:	4618      	mov	r0, r3
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr

08002594 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8002598:	f000 f9ee 	bl	8002978 <TIMER_IF_GetTimerValue>
 800259c:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 800259e:	4618      	mov	r0, r3
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f000 fa58 	bl	8002a62 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <LL_AHB2_GRP1_EnableClock>:
{
 80025ba:	b480      	push	{r7}
 80025bc:	b085      	sub	sp, #20
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80025c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80025c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80025d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4013      	ands	r3, r2
 80025dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025de:	68fb      	ldr	r3, [r7, #12]
}
 80025e0:	bf00      	nop
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr
	...

080025ec <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80025f4:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <LL_EXTI_EnableIT_32_63+0x24>)
 80025f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80025fa:	4905      	ldr	r1, [pc, #20]	@ (8002610 <LL_EXTI_EnableIT_32_63+0x24>)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4313      	orrs	r3, r2
 8002600:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	58000800 	.word	0x58000800

08002614 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DBG_Init_1 */

  /* USER CODE END DBG_Init_1 */
#if defined (DEBUGGER_ON) && ( DEBUGGER_ON == 1 )
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 800261a:	1d3b      	adds	r3, r7, #4
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	605a      	str	r2, [r3, #4]
 8002622:	609a      	str	r2, [r3, #8]
 8002624:	60da      	str	r2, [r3, #12]
 8002626:	611a      	str	r2, [r3, #16]

  /* Enable the GPIO Clock */
  DGB_LINE1_CLK_ENABLE();
 8002628:	2002      	movs	r0, #2
 800262a:	f7ff ffc6 	bl	80025ba <LL_AHB2_GRP1_EnableClock>
  DGB_LINE2_CLK_ENABLE();
 800262e:	2002      	movs	r0, #2
 8002630:	f7ff ffc3 	bl	80025ba <LL_AHB2_GRP1_EnableClock>
  DGB_LINE3_CLK_ENABLE();
 8002634:	2002      	movs	r0, #2
 8002636:	f7ff ffc0 	bl	80025ba <LL_AHB2_GRP1_EnableClock>
  DGB_LINE4_CLK_ENABLE();
 800263a:	2002      	movs	r0, #2
 800263c:	f7ff ffbd 	bl	80025ba <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8002640:	2301      	movs	r3, #1
 8002642:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_PULLUP;
 8002644:	2301      	movs	r3, #1
 8002646:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8002648:	2303      	movs	r3, #3
 800264a:	613b      	str	r3, [r7, #16]

  GPIO_InitStruct.Pin    = DGB_LINE1_PIN;
 800264c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002650:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE1_PORT, &GPIO_InitStruct);
 8002652:	1d3b      	adds	r3, r7, #4
 8002654:	4619      	mov	r1, r3
 8002656:	4835      	ldr	r0, [pc, #212]	@ (800272c <DBG_Init+0x118>)
 8002658:	f004 f994 	bl	8006984 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE2_PIN;
 800265c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002660:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE2_PORT, &GPIO_InitStruct);
 8002662:	1d3b      	adds	r3, r7, #4
 8002664:	4619      	mov	r1, r3
 8002666:	4831      	ldr	r0, [pc, #196]	@ (800272c <DBG_Init+0x118>)
 8002668:	f004 f98c 	bl	8006984 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE3_PIN;
 800266c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002670:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE3_PORT, &GPIO_InitStruct);
 8002672:	1d3b      	adds	r3, r7, #4
 8002674:	4619      	mov	r1, r3
 8002676:	482d      	ldr	r0, [pc, #180]	@ (800272c <DBG_Init+0x118>)
 8002678:	f004 f984 	bl	8006984 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = DGB_LINE4_PIN;
 800267c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002680:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(DGB_LINE4_PORT, &GPIO_InitStruct);
 8002682:	1d3b      	adds	r3, r7, #4
 8002684:	4619      	mov	r1, r3
 8002686:	4829      	ldr	r0, [pc, #164]	@ (800272c <DBG_Init+0x118>)
 8002688:	f004 f97c 	bl	8006984 <HAL_GPIO_Init>

  /* Reset debug Pins */
  HAL_GPIO_WritePin(DGB_LINE1_PORT, DGB_LINE1_PIN, GPIO_PIN_RESET);
 800268c:	2200      	movs	r2, #0
 800268e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002692:	4826      	ldr	r0, [pc, #152]	@ (800272c <DBG_Init+0x118>)
 8002694:	f004 fba4 	bl	8006de0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE2_PORT, DGB_LINE2_PIN, GPIO_PIN_RESET);
 8002698:	2200      	movs	r2, #0
 800269a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800269e:	4823      	ldr	r0, [pc, #140]	@ (800272c <DBG_Init+0x118>)
 80026a0:	f004 fb9e 	bl	8006de0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE3_PORT, DGB_LINE3_PIN, GPIO_PIN_RESET);
 80026a4:	2200      	movs	r2, #0
 80026a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026aa:	4820      	ldr	r0, [pc, #128]	@ (800272c <DBG_Init+0x118>)
 80026ac:	f004 fb98 	bl	8006de0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DGB_LINE4_PORT, DGB_LINE4_PIN, GPIO_PIN_RESET);
 80026b0:	2200      	movs	r2, #0
 80026b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026b6:	481d      	ldr	r0, [pc, #116]	@ (800272c <DBG_Init+0x118>)
 80026b8:	f004 fb92 	bl	8006de0 <HAL_GPIO_WritePin>

  /*spi dbg*/
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 80026bc:	2302      	movs	r3, #2
 80026be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7);
 80026c4:	23f0      	movs	r3, #240	@ 0xf0
 80026c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF13_DEBUG_SUBGHZSPI;
 80026c8:	230d      	movs	r3, #13
 80026ca:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026cc:	2001      	movs	r0, #1
 80026ce:	f7ff ff74 	bl	80025ba <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d2:	1d3b      	adds	r3, r7, #4
 80026d4:	4619      	mov	r1, r3
 80026d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026da:	f004 f953 	bl	8006984 <HAL_GPIO_Init>

  /* Busy */
  GPIO_InitStruct.Mode   = GPIO_MODE_AF_PP;
 80026de:	2302      	movs	r3, #2
 80026e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_12);
 80026e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Alternate  = GPIO_AF6_RF_BUSY;
 80026ec:	2306      	movs	r3, #6
 80026ee:	617b      	str	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 80026f0:	2001      	movs	r0, #1
 80026f2:	f7ff ff62 	bl	80025ba <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f6:	1d3b      	adds	r3, r7, #4
 80026f8:	4619      	mov	r1, r3
 80026fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026fe:	f004 f941 	bl	8006984 <HAL_GPIO_Init>

  /******** MCO OUT Config on PA8 *****/
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_16);
 8002702:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002706:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800270a:	2000      	movs	r0, #0
 800270c:	f006 faec 	bl	8008ce8 <HAL_RCC_MCOConfig>

  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8002710:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002714:	f7ff ff6a 	bl	80025ec <LL_EXTI_EnableIT_32_63>

  /* lowpower DBGmode: just needed for CORE_CM4 */
  HAL_DBGMCU_EnableDBGSleepMode();
 8002718:	f002 fc28 	bl	8004f6c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 800271c:	f002 fc2c 	bl	8004f78 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8002720:	f002 fc30 	bl	8004f84 <HAL_DBGMCU_EnableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8002724:	bf00      	nop
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	48000400 	.word	0x48000400

08002730 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8002738:	4b1a      	ldr	r3, [pc, #104]	@ (80027a4 <EnvSensors_Read+0x74>)
 800273a:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 800273c:	4b1a      	ldr	r3, [pc, #104]	@ (80027a8 <EnvSensors_Read+0x78>)
 800273e:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8002740:	4b1a      	ldr	r3, [pc, #104]	@ (80027ac <EnvSensors_Read+0x7c>)
 8002742:	60fb      	str	r3, [r7, #12]

#if defined (SENSOR_ENABLED) && (SENSOR_ENABLED == 1)
#if (USE_IKS01A2_ENV_SENSOR_HTS221_0 == 1)
  IKS01A2_ENV_SENSOR_GetValue(HTS221_0, ENV_HUMIDITY, &HUMIDITY_Value);
 8002744:	f107 0314 	add.w	r3, r7, #20
 8002748:	461a      	mov	r2, r3
 800274a:	2104      	movs	r1, #4
 800274c:	2000      	movs	r0, #0
 800274e:	f002 f9bd 	bl	8004acc <IKS01A2_ENV_SENSOR_GetValue>
  IKS01A2_ENV_SENSOR_GetValue(HTS221_0, ENV_TEMPERATURE, &TEMPERATURE_Value);
 8002752:	f107 0310 	add.w	r3, r7, #16
 8002756:	461a      	mov	r2, r3
 8002758:	2101      	movs	r1, #1
 800275a:	2000      	movs	r0, #0
 800275c:	f002 f9b6 	bl	8004acc <IKS01A2_ENV_SENSOR_GetValue>
#endif /* USE_IKS01A2_ENV_SENSOR_HTS221_0 */
#if (USE_IKS01A2_ENV_SENSOR_LPS22HB_0 == 1)
  IKS01A2_ENV_SENSOR_GetValue(LPS22HB_0, ENV_PRESSURE, &PRESSURE_Value);
 8002760:	f107 030c 	add.w	r3, r7, #12
 8002764:	461a      	mov	r2, r3
 8002766:	2102      	movs	r1, #2
 8002768:	2001      	movs	r0, #1
 800276a:	f002 f9af 	bl	8004acc <IKS01A2_ENV_SENSOR_GetValue>
  IKS01A2_ENV_SENSOR_GetValue(LPS22HB_0, ENV_TEMPERATURE, &TEMPERATURE_Value);
 800276e:	f107 0310 	add.w	r3, r7, #16
 8002772:	461a      	mov	r2, r3
 8002774:	2101      	movs	r1, #1
 8002776:	2001      	movs	r0, #1
 8002778:	f002 f9a8 	bl	8004acc <IKS01A2_ENV_SENSOR_GetValue>
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a07      	ldr	r2, [pc, #28]	@ (80027b0 <EnvSensors_Read+0x80>)
 8002792:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4a07      	ldr	r2, [pc, #28]	@ (80027b4 <EnvSensors_Read+0x84>)
 8002798:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 800279a:	bf00      	nop
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	42480000 	.word	0x42480000
 80027a8:	41900000 	.word	0x41900000
 80027ac:	447a0000 	.word	0x447a0000
 80027b0:	003e090d 	.word	0x003e090d
 80027b4:	000503ab 	.word	0x000503ab

080027b8 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE END EnvSensors_Init_1 */

#if defined (SENSOR_ENABLED) && (SENSOR_ENABLED == 1)
  /* Init */
#if (USE_IKS01A2_ENV_SENSOR_HTS221_0 == 1)
  IKS01A2_ENV_SENSOR_Init(HTS221_0, ENV_TEMPERATURE | ENV_HUMIDITY);
 80027bc:	2105      	movs	r1, #5
 80027be:	2000      	movs	r0, #0
 80027c0:	f002 f858 	bl	8004874 <IKS01A2_ENV_SENSOR_Init>
#endif /* USE_IKS01A2_ENV_SENSOR_HTS221_0 */
#if (USE_IKS01A2_ENV_SENSOR_LPS22HB_0 == 1)
  IKS01A2_ENV_SENSOR_Init(LPS22HB_0, ENV_TEMPERATURE | ENV_PRESSURE);
 80027c4:	2103      	movs	r1, #3
 80027c6:	2001      	movs	r0, #1
 80027c8:	f002 f854 	bl	8004874 <IKS01A2_ENV_SENSOR_Init>
  IKS01A3_ENV_SENSOR_Init(IKS01A3_LPS22HH_0, ENV_TEMPERATURE | ENV_PRESSURE);
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

  /* Enable */
#if (USE_IKS01A2_ENV_SENSOR_HTS221_0 == 1)
  IKS01A2_ENV_SENSOR_Enable(HTS221_0, ENV_HUMIDITY);
 80027cc:	2104      	movs	r1, #4
 80027ce:	2000      	movs	r0, #0
 80027d0:	f002 f93a 	bl	8004a48 <IKS01A2_ENV_SENSOR_Enable>
  IKS01A2_ENV_SENSOR_Enable(HTS221_0, ENV_TEMPERATURE);
 80027d4:	2101      	movs	r1, #1
 80027d6:	2000      	movs	r0, #0
 80027d8:	f002 f936 	bl	8004a48 <IKS01A2_ENV_SENSOR_Enable>
#endif /* USE_IKS01A2_ENV_SENSOR_HTS221_0 */
#if (USE_IKS01A2_ENV_SENSOR_LPS22HB_0 == 1)
  IKS01A2_ENV_SENSOR_Enable(LPS22HB_0, ENV_PRESSURE);
 80027dc:	2102      	movs	r1, #2
 80027de:	2001      	movs	r0, #1
 80027e0:	f002 f932 	bl	8004a48 <IKS01A2_ENV_SENSOR_Enable>
  IKS01A2_ENV_SENSOR_Enable(LPS22HB_0, ENV_TEMPERATURE);
 80027e4:	2101      	movs	r1, #1
 80027e6:	2001      	movs	r0, #1
 80027e8:	f002 f92e 	bl	8004a48 <IKS01A2_ENV_SENSOR_Enable>
  IKS01A3_ENV_SENSOR_Enable(IKS01A3_LPS22HH_0, ENV_TEMPERATURE);
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

  /* Get capabilities */
#if (USE_IKS01A2_ENV_SENSOR_HTS221_0 == 1)
  IKS01A2_ENV_SENSOR_GetCapabilities(HTS221_0, &EnvCapabilities);
 80027ec:	4904      	ldr	r1, [pc, #16]	@ (8002800 <EnvSensors_Init+0x48>)
 80027ee:	2000      	movs	r0, #0
 80027f0:	f002 f900 	bl	80049f4 <IKS01A2_ENV_SENSOR_GetCapabilities>
#endif /* USE_IKS01A2_ENV_SENSOR_HTS221_0 */
#if (USE_IKS01A2_ENV_SENSOR_LPS22HB_0 == 1)
  IKS01A2_ENV_SENSOR_GetCapabilities(LPS22HB_0, &EnvCapabilities);
 80027f4:	4902      	ldr	r1, [pc, #8]	@ (8002800 <EnvSensors_Init+0x48>)
 80027f6:	2001      	movs	r0, #1
 80027f8:	f002 f8fc 	bl	80049f4 <IKS01A2_ENV_SENSOR_GetCapabilities>
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 80027fc:	bf00      	nop
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	20000410 	.word	0x20000410

08002804 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002808:	bf00      	nop
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr

08002810 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	689b      	ldr	r3, [r3, #8]
}
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr
	...

08002828 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800282e:	2300      	movs	r3, #0
 8002830:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 8002832:	4b14      	ldr	r3, [pc, #80]	@ (8002884 <TIMER_IF_Init+0x5c>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	f083 0301 	eor.w	r3, r3, #1
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b00      	cmp	r3, #0
 800283e:	d01b      	beq.n	8002878 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002840:	4b11      	ldr	r3, [pc, #68]	@ (8002888 <TIMER_IF_Init+0x60>)
 8002842:	f04f 32ff 	mov.w	r2, #4294967295
 8002846:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002848:	f7ff f980 	bl	8001b4c <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 800284c:	f000 f856 	bl	80028fc <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002850:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002854:	480c      	ldr	r0, [pc, #48]	@ (8002888 <TIMER_IF_Init+0x60>)
 8002856:	f006 ff7b 	bl	8009750 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800285a:	4b0b      	ldr	r3, [pc, #44]	@ (8002888 <TIMER_IF_Init+0x60>)
 800285c:	f04f 32ff 	mov.w	r2, #4294967295
 8002860:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002862:	4809      	ldr	r0, [pc, #36]	@ (8002888 <TIMER_IF_Init+0x60>)
 8002864:	f007 f8ac 	bl	80099c0 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002868:	2000      	movs	r0, #0
 800286a:	f000 f9ab 	bl	8002bc4 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800286e:	f000 f85f 	bl	8002930 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 8002872:	4b04      	ldr	r3, [pc, #16]	@ (8002884 <TIMER_IF_Init+0x5c>)
 8002874:	2201      	movs	r2, #1
 8002876:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002878:	79fb      	ldrb	r3, [r7, #7]
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20000420 	.word	0x20000420
 8002888:	2000037c 	.word	0x2000037c

0800288c <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b08e      	sub	sp, #56	@ 0x38
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002894:	2300      	movs	r3, #0
 8002896:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 800289a:	f107 0308 	add.w	r3, r7, #8
 800289e:	222c      	movs	r2, #44	@ 0x2c
 80028a0:	2100      	movs	r1, #0
 80028a2:	4618      	mov	r0, r3
 80028a4:	f01a fdc0 	bl	801d428 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80028a8:	f000 f828 	bl	80028fc <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80028ac:	4b11      	ldr	r3, [pc, #68]	@ (80028f4 <TIMER_IF_StartTimer+0x68>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	4413      	add	r3, r2
 80028b4:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80028b6:	2300      	movs	r3, #0
 80028b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	43db      	mvns	r3, r3
 80028be:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80028c0:	2300      	movs	r3, #0
 80028c2:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80028c4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80028c8:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80028ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028ce:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80028d0:	f107 0308 	add.w	r3, r7, #8
 80028d4:	2201      	movs	r2, #1
 80028d6:	4619      	mov	r1, r3
 80028d8:	4807      	ldr	r0, [pc, #28]	@ (80028f8 <TIMER_IF_StartTimer+0x6c>)
 80028da:	f006 fe3b 	bl	8009554 <HAL_RTC_SetAlarm_IT>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80028e4:	f7ff f904 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80028e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3738      	adds	r7, #56	@ 0x38
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000424 	.word	0x20000424
 80028f8:	2000037c 	.word	0x2000037c

080028fc <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002902:	2300      	movs	r3, #0
 8002904:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002906:	4b08      	ldr	r3, [pc, #32]	@ (8002928 <TIMER_IF_StopTimer+0x2c>)
 8002908:	2201      	movs	r2, #1
 800290a:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800290c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002910:	4806      	ldr	r0, [pc, #24]	@ (800292c <TIMER_IF_StopTimer+0x30>)
 8002912:	f006 ff1d 	bl	8009750 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002916:	4b05      	ldr	r3, [pc, #20]	@ (800292c <TIMER_IF_StopTimer+0x30>)
 8002918:	f04f 32ff 	mov.w	r2, #4294967295
 800291c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 800291e:	79fb      	ldrb	r3, [r7, #7]
}
 8002920:	4618      	mov	r0, r3
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40002800 	.word	0x40002800
 800292c:	2000037c 	.word	0x2000037c

08002930 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002934:	f000 f966 	bl	8002c04 <GetTimerTicks>
 8002938:	4603      	mov	r3, r0
 800293a:	4a03      	ldr	r2, [pc, #12]	@ (8002948 <TIMER_IF_SetTimerContext+0x18>)
 800293c:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800293e:	4b02      	ldr	r3, [pc, #8]	@ (8002948 <TIMER_IF_SetTimerContext+0x18>)
 8002940:	681b      	ldr	r3, [r3, #0]
}
 8002942:	4618      	mov	r0, r3
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20000424 	.word	0x20000424

0800294c <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002950:	4b02      	ldr	r3, [pc, #8]	@ (800295c <TIMER_IF_GetTimerContext+0x10>)
 8002952:	681b      	ldr	r3, [r3, #0]
}
 8002954:	4618      	mov	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr
 800295c:	20000424 	.word	0x20000424

08002960 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002964:	f000 f94e 	bl	8002c04 <GetTimerTicks>
 8002968:	4602      	mov	r2, r0
 800296a:	4b02      	ldr	r3, [pc, #8]	@ (8002974 <TIMER_IF_GetTimerElapsedTime+0x14>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8002970:	4618      	mov	r0, r3
 8002972:	bd80      	pop	{r7, pc}
 8002974:	20000424 	.word	0x20000424

08002978 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 800297c:	4b05      	ldr	r3, [pc, #20]	@ (8002994 <TIMER_IF_GetTimerValue+0x1c>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d003      	beq.n	800298c <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 8002984:	f000 f93e 	bl	8002c04 <GetTimerTicks>
 8002988:	4603      	mov	r3, r0
 800298a:	e000      	b.n	800298e <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 800298c:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 800298e:	4618      	mov	r0, r3
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	20000420 	.word	0x20000420

08002998 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 800299c:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 800299e:	4618      	mov	r0, r3
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr

080029a6 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80029a6:	b5b0      	push	{r4, r5, r7, lr}
 80029a8:	b082      	sub	sp, #8
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	2000      	movs	r0, #0
 80029b2:	460a      	mov	r2, r1
 80029b4:	4603      	mov	r3, r0
 80029b6:	0d95      	lsrs	r5, r2, #22
 80029b8:	0294      	lsls	r4, r2, #10
 80029ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80029be:	f04f 0300 	mov.w	r3, #0
 80029c2:	4620      	mov	r0, r4
 80029c4:	4629      	mov	r1, r5
 80029c6:	f7fe f965 	bl	8000c94 <__aeabi_uldivmod>
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bdb0      	pop	{r4, r5, r7, pc}

080029d8 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80029d8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	2000      	movs	r0, #0
 80029e6:	460c      	mov	r4, r1
 80029e8:	4605      	mov	r5, r0
 80029ea:	4620      	mov	r0, r4
 80029ec:	4629      	mov	r1, r5
 80029ee:	f04f 0a00 	mov.w	sl, #0
 80029f2:	f04f 0b00 	mov.w	fp, #0
 80029f6:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80029fa:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80029fe:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002a02:	4650      	mov	r0, sl
 8002a04:	4659      	mov	r1, fp
 8002a06:	1b02      	subs	r2, r0, r4
 8002a08:	eb61 0305 	sbc.w	r3, r1, r5
 8002a0c:	f04f 0000 	mov.w	r0, #0
 8002a10:	f04f 0100 	mov.w	r1, #0
 8002a14:	0099      	lsls	r1, r3, #2
 8002a16:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002a1a:	0090      	lsls	r0, r2, #2
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	460b      	mov	r3, r1
 8002a20:	eb12 0804 	adds.w	r8, r2, r4
 8002a24:	eb43 0905 	adc.w	r9, r3, r5
 8002a28:	f04f 0200 	mov.w	r2, #0
 8002a2c:	f04f 0300 	mov.w	r3, #0
 8002a30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a3c:	4690      	mov	r8, r2
 8002a3e:	4699      	mov	r9, r3
 8002a40:	4640      	mov	r0, r8
 8002a42:	4649      	mov	r1, r9
 8002a44:	f04f 0200 	mov.w	r2, #0
 8002a48:	f04f 0300 	mov.w	r3, #0
 8002a4c:	0a82      	lsrs	r2, r0, #10
 8002a4e:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002a52:	0a8b      	lsrs	r3, r1, #10
 8002a54:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002a60:	4770      	bx	lr

08002a62 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b084      	sub	sp, #16
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff ff9b 	bl	80029a6 <TIMER_IF_Convert_ms2Tick>
 8002a70:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002a72:	f000 f8c7 	bl	8002c04 <GetTimerTicks>
 8002a76:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002a78:	e000      	b.n	8002a7c <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002a7a:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002a7c:	f000 f8c2 	bl	8002c04 <GetTimerTicks>
 8002a80:	4602      	mov	r2, r0
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d8f6      	bhi.n	8002a7a <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002a8c:	bf00      	nop
 8002a8e:	bf00      	nop
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 8002a9e:	f01a f8f1 	bl	801cc84 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002aa2:	bf00      	nop
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b084      	sub	sp, #16
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002ab2:	f000 f897 	bl	8002be4 <TIMER_IF_BkUp_Read_MSBticks>
 8002ab6:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	3301      	adds	r3, #1
 8002abc:	4618      	mov	r0, r3
 8002abe:	f000 f881 	bl	8002bc4 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002ac2:	bf00      	nop
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002aca:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ace:	b08c      	sub	sp, #48	@ 0x30
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002ad4:	f000 f896 	bl	8002c04 <GetTimerTicks>
 8002ad8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002ada:	f000 f883 	bl	8002be4 <TIMER_IF_BkUp_Read_MSBticks>
 8002ade:	62b8      	str	r0, [r7, #40]	@ 0x28

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	60bb      	str	r3, [r7, #8]
 8002ae6:	60fa      	str	r2, [r7, #12]
 8002ae8:	f04f 0200 	mov.w	r2, #0
 8002aec:	f04f 0300 	mov.w	r3, #0
 8002af0:	68b9      	ldr	r1, [r7, #8]
 8002af2:	000b      	movs	r3, r1
 8002af4:	2200      	movs	r2, #0
 8002af6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002af8:	2000      	movs	r0, #0
 8002afa:	460c      	mov	r4, r1
 8002afc:	4605      	mov	r5, r0
 8002afe:	eb12 0804 	adds.w	r8, r2, r4
 8002b02:	eb43 0905 	adc.w	r9, r3, r5
 8002b06:	e9c7 8908 	strd	r8, r9, [r7, #32]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002b0a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002b0e:	f04f 0200 	mov.w	r2, #0
 8002b12:	f04f 0300 	mov.w	r3, #0
 8002b16:	0a82      	lsrs	r2, r0, #10
 8002b18:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002b1c:	0a8b      	lsrs	r3, r1, #10
 8002b1e:	4613      	mov	r3, r2
 8002b20:	61fb      	str	r3, [r7, #28]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	2200      	movs	r2, #0
 8002b26:	603b      	str	r3, [r7, #0]
 8002b28:	607a      	str	r2, [r7, #4]
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002b30:	f04f 0b00 	mov.w	fp, #0
 8002b34:	e9c7 ab08 	strd	sl, fp, [r7, #32]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002b38:	6a3b      	ldr	r3, [r7, #32]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff ff4c 	bl	80029d8 <TIMER_IF_Convert_Tick2ms>
 8002b40:	4603      	mov	r3, r0
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	801a      	strh	r2, [r3, #0]

  return seconds;
 8002b48:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3730      	adds	r7, #48	@ 0x30
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002b54 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	2100      	movs	r1, #0
 8002b60:	4803      	ldr	r0, [pc, #12]	@ (8002b70 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002b62:	f006 ffbf 	bl	8009ae4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002b66:	bf00      	nop
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	2000037c 	.word	0x2000037c

08002b74 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	2101      	movs	r1, #1
 8002b80:	4803      	ldr	r0, [pc, #12]	@ (8002b90 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002b82:	f006 ffaf 	bl	8009ae4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002b86:	bf00      	nop
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	2000037c 	.word	0x2000037c

08002b94 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002b98:	2100      	movs	r1, #0
 8002b9a:	4803      	ldr	r0, [pc, #12]	@ (8002ba8 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 8002b9c:	f006 ffba 	bl	8009b14 <HAL_RTCEx_BKUPRead>
 8002ba0:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	2000037c 	.word	0x2000037c

08002bac <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	4803      	ldr	r0, [pc, #12]	@ (8002bc0 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 8002bb4:	f006 ffae 	bl	8009b14 <HAL_RTCEx_BKUPRead>
 8002bb8:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	2000037c 	.word	0x2000037c

08002bc4 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	2102      	movs	r1, #2
 8002bd0:	4803      	ldr	r0, [pc, #12]	@ (8002be0 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002bd2:	f006 ff87 	bl	8009ae4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	2000037c 	.word	0x2000037c

08002be4 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002bea:	2102      	movs	r1, #2
 8002bec:	4804      	ldr	r0, [pc, #16]	@ (8002c00 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002bee:	f006 ff91 	bl	8009b14 <HAL_RTCEx_BKUPRead>
 8002bf2:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002bf4:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	2000037c 	.word	0x2000037c

08002c04 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8002c08:	4803      	ldr	r0, [pc, #12]	@ (8002c18 <GetTimerTicks+0x14>)
 8002c0a:	f7ff fe01 	bl	8002810 <LL_RTC_TIME_GetSubSecond>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40002800 	.word	0x40002800

08002c1c <LL_AHB2_GRP1_EnableClock>:
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002c24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c28:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002c34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002c40:	68fb      	ldr	r3, [r7, #12]
}
 8002c42:	bf00      	nop
 8002c44:	3714      	adds	r7, #20
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr

08002c4c <LL_APB1_GRP1_EnableClock>:
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002c54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002c5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002c64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c68:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002c70:	68fb      	ldr	r3, [r7, #12]
}
 8002c72:	bf00      	nop
 8002c74:	3714      	adds	r7, #20
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <LL_APB1_GRP1_DisableClock>:
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002c84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c88:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c92:	4013      	ands	r3, r2
 8002c94:	658b      	str	r3, [r1, #88]	@ 0x58
}
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr

08002ca0 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ca4:	4b22      	ldr	r3, [pc, #136]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002ca6:	4a23      	ldr	r2, [pc, #140]	@ (8002d34 <MX_USART2_UART_Init+0x94>)
 8002ca8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 8002caa:	4b21      	ldr	r3, [pc, #132]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002cb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cc6:	220c      	movs	r2, #12
 8002cc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cca:	4b19      	ldr	r3, [pc, #100]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cd0:	4b17      	ldr	r3, [pc, #92]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cd6:	4b16      	ldr	r3, [pc, #88]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002cdc:	4b14      	ldr	r3, [pc, #80]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ce2:	4b13      	ldr	r3, [pc, #76]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ce8:	4811      	ldr	r0, [pc, #68]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cea:	f007 fbea 	bl	800a4c2 <HAL_UART_Init>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002cf4:	f7fe fefc 	bl	8001af0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	480d      	ldr	r0, [pc, #52]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002cfc:	f009 f872 	bl	800bde4 <HAL_UARTEx_SetTxFifoThreshold>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002d06:	f7fe fef3 	bl	8001af0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	4808      	ldr	r0, [pc, #32]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002d0e:	f009 f8a7 	bl	800be60 <HAL_UARTEx_SetRxFifoThreshold>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002d18:	f7fe feea 	bl	8001af0 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8002d1c:	4804      	ldr	r0, [pc, #16]	@ (8002d30 <MX_USART2_UART_Init+0x90>)
 8002d1e:	f009 f826 	bl	800bd6e <HAL_UARTEx_EnableFifoMode>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002d28:	f7fe fee2 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d2c:	bf00      	nop
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	20000428 	.word	0x20000428
 8002d34:	40004400 	.word	0x40004400

08002d38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b096      	sub	sp, #88	@ 0x58
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d40:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	60da      	str	r2, [r3, #12]
 8002d4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d50:	f107 030c 	add.w	r3, r7, #12
 8002d54:	2238      	movs	r2, #56	@ 0x38
 8002d56:	2100      	movs	r1, #0
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f01a fb65 	bl	801d428 <memset>
  if(uartHandle->Instance==USART2)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a33      	ldr	r2, [pc, #204]	@ (8002e30 <HAL_UART_MspInit+0xf8>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d15f      	bne.n	8002e28 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002d68:	2302      	movs	r3, #2
 8002d6a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8002d6c:	4b31      	ldr	r3, [pc, #196]	@ (8002e34 <HAL_UART_MspInit+0xfc>)
 8002d6e:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d70:	f107 030c 	add.w	r3, r7, #12
 8002d74:	4618      	mov	r0, r3
 8002d76:	f006 fa59 	bl	800922c <HAL_RCCEx_PeriphCLKConfig>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002d80:	f7fe feb6 	bl	8001af0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d84:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002d88:	f7ff ff60 	bl	8002c4c <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	f7ff ff45 	bl	8002c1c <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002d92:	230c      	movs	r3, #12
 8002d94:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d96:	2302      	movs	r3, #2
 8002d98:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002da2:	2307      	movs	r3, #7
 8002da4:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002daa:	4619      	mov	r1, r3
 8002dac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002db0:	f003 fde8 	bl	8006984 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8002db4:	4b20      	ldr	r3, [pc, #128]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002db6:	4a21      	ldr	r2, [pc, #132]	@ (8002e3c <HAL_UART_MspInit+0x104>)
 8002db8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002dba:	4b1f      	ldr	r3, [pc, #124]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002dbc:	2214      	movs	r2, #20
 8002dbe:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002dc2:	2210      	movs	r2, #16
 8002dc4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002dce:	2280      	movs	r2, #128	@ 0x80
 8002dd0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dd2:	4b19      	ldr	r3, [pc, #100]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dd8:	4b17      	ldr	r3, [pc, #92]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002dde:	4b16      	ldr	r3, [pc, #88]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002de4:	4b14      	ldr	r3, [pc, #80]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002dea:	4813      	ldr	r0, [pc, #76]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002dec:	f003 f986 	bl	80060fc <HAL_DMA_Init>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002df6:	f7fe fe7b 	bl	8001af0 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8002dfa:	2110      	movs	r1, #16
 8002dfc:	480e      	ldr	r0, [pc, #56]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002dfe:	f003 fcbd 	bl	800677c <HAL_DMA_ConfigChannelAttributes>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8002e08:	f7fe fe72 	bl	8001af0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002e10:	679a      	str	r2, [r3, #120]	@ 0x78
 8002e12:	4a09      	ldr	r2, [pc, #36]	@ (8002e38 <HAL_UART_MspInit+0x100>)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2102      	movs	r1, #2
 8002e1c:	2025      	movs	r0, #37	@ 0x25
 8002e1e:	f003 f936 	bl	800608e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e22:	2025      	movs	r0, #37	@ 0x25
 8002e24:	f003 f94d 	bl	80060c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002e28:	bf00      	nop
 8002e2a:	3758      	adds	r7, #88	@ 0x58
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40004400 	.word	0x40004400
 8002e34:	000c0004 	.word	0x000c0004
 8002e38:	200004b8 	.word	0x200004b8
 8002e3c:	40020058 	.word	0x40020058

08002e40 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002e7c <HAL_UART_MspDeInit+0x3c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d110      	bne.n	8002e74 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8002e52:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002e56:	f7ff ff11 	bl	8002c7c <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8002e5a:	210c      	movs	r1, #12
 8002e5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e60:	f003 fef0 	bl	8006c44 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f003 f9ef 	bl	800624c <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002e6e:	2025      	movs	r0, #37	@ 0x25
 8002e70:	f003 f935 	bl	80060de <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8002e74:	bf00      	nop
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40004400 	.word	0x40004400

08002e80 <LL_APB1_GRP1_ForceReset>:
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002e88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bc80      	pop	{r7}
 8002ea0:	4770      	bx	lr

08002ea2 <LL_APB1_GRP1_ReleaseReset>:
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8002eaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002eb8:	4013      	ands	r3, r2
 8002eba:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr
	...

08002ec8 <LL_EXTI_EnableIT_0_31>:
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002ed0:	4b06      	ldr	r3, [pc, #24]	@ (8002eec <LL_EXTI_EnableIT_0_31+0x24>)
 8002ed2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002ed6:	4905      	ldr	r1, [pc, #20]	@ (8002eec <LL_EXTI_EnableIT_0_31+0x24>)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bc80      	pop	{r7}
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	58000800 	.word	0x58000800

08002ef0 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002ef8:	4a07      	ldr	r2, [pc, #28]	@ (8002f18 <vcom_Init+0x28>)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002efe:	f7fe fbe4 	bl	80016ca <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002f02:	f7ff fecd 	bl	8002ca0 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8002f06:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8002f0a:	f7ff ffdd 	bl	8002ec8 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002f0e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	2000051c 	.word	0x2000051c

08002f1c <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8002f20:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002f24:	f7ff ffac 	bl	8002e80 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8002f28:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002f2c:	f7ff ffb9 	bl	8002ea2 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8002f30:	4804      	ldr	r0, [pc, #16]	@ (8002f44 <vcom_DeInit+0x28>)
 8002f32:	f7ff ff85 	bl	8002e40 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002f36:	200f      	movs	r0, #15
 8002f38:	f003 f8d1 	bl	80060de <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002f3c:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	20000428 	.word	0x20000428

08002f48 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	460b      	mov	r3, r1
 8002f52:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8002f54:	887b      	ldrh	r3, [r7, #2]
 8002f56:	461a      	mov	r2, r3
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	4804      	ldr	r0, [pc, #16]	@ (8002f6c <vcom_Trace_DMA+0x24>)
 8002f5c:	f007 fb30 	bl	800a5c0 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002f60:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20000428 	.word	0x20000428

08002f70 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002f78:	4a19      	ldr	r2, [pc, #100]	@ (8002fe0 <vcom_ReceiveInit+0x70>)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002f7e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002f82:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8002f84:	f107 0308 	add.w	r3, r7, #8
 8002f88:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002f8c:	4815      	ldr	r0, [pc, #84]	@ (8002fe4 <vcom_ReceiveInit+0x74>)
 8002f8e:	f008 fe72 	bl	800bc76 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8002f92:	bf00      	nop
 8002f94:	4b13      	ldr	r3, [pc, #76]	@ (8002fe4 <vcom_ReceiveInit+0x74>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fa2:	d0f7      	beq.n	8002f94 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8002fa4:	bf00      	nop
 8002fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe4 <vcom_ReceiveInit+0x74>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	69db      	ldr	r3, [r3, #28]
 8002fac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fb4:	d1f7      	bne.n	8002fa6 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8002fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe4 <vcom_ReceiveInit+0x74>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	4b09      	ldr	r3, [pc, #36]	@ (8002fe4 <vcom_ReceiveInit+0x74>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002fc4:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8002fc6:	4807      	ldr	r0, [pc, #28]	@ (8002fe4 <vcom_ReceiveInit+0x74>)
 8002fc8:	f008 feb0 	bl	800bd2c <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8002fcc:	2201      	movs	r2, #1
 8002fce:	4906      	ldr	r1, [pc, #24]	@ (8002fe8 <vcom_ReceiveInit+0x78>)
 8002fd0:	4804      	ldr	r0, [pc, #16]	@ (8002fe4 <vcom_ReceiveInit+0x74>)
 8002fd2:	f007 fac6 	bl	800a562 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002fd6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	20000520 	.word	0x20000520
 8002fe4:	20000428 	.word	0x20000428
 8002fe8:	20000518 	.word	0x20000518

08002fec <vcom_Resume>:

void vcom_Resume(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ff0:	4808      	ldr	r0, [pc, #32]	@ (8003014 <vcom_Resume+0x28>)
 8002ff2:	f007 fa66 	bl	800a4c2 <HAL_UART_Init>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002ffc:	f7fe fd78 	bl	8001af0 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003000:	4805      	ldr	r0, [pc, #20]	@ (8003018 <vcom_Resume+0x2c>)
 8003002:	f003 f87b 	bl	80060fc <HAL_DMA_Init>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <vcom_Resume+0x24>
  {
    Error_Handler();
 800300c:	f7fe fd70 	bl	8001af0 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8003010:	bf00      	nop
 8003012:	bd80      	pop	{r7, pc}
 8003014:	20000428 	.word	0x20000428
 8003018:	200004b8 	.word	0x200004b8

0800301c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8003024:	4b03      	ldr	r3, [pc, #12]	@ (8003034 <HAL_UART_TxCpltCallback+0x18>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2000      	movs	r0, #0
 800302a:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800302c:	bf00      	nop
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	2000051c 	.word	0x2000051c

08003038 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8003040:	4b0b      	ldr	r3, [pc, #44]	@ (8003070 <HAL_UART_RxCpltCallback+0x38>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00a      	beq.n	800305e <HAL_UART_RxCpltCallback+0x26>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800304e:	2b00      	cmp	r3, #0
 8003050:	d105      	bne.n	800305e <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8003052:	4b07      	ldr	r3, [pc, #28]	@ (8003070 <HAL_UART_RxCpltCallback+0x38>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2200      	movs	r2, #0
 8003058:	2101      	movs	r1, #1
 800305a:	4806      	ldr	r0, [pc, #24]	@ (8003074 <HAL_UART_RxCpltCallback+0x3c>)
 800305c:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 800305e:	2201      	movs	r2, #1
 8003060:	4904      	ldr	r1, [pc, #16]	@ (8003074 <HAL_UART_RxCpltCallback+0x3c>)
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f007 fa7d 	bl	800a562 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8003068:	bf00      	nop
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	20000520 	.word	0x20000520
 8003074:	20000518 	.word	0x20000518

08003078 <Reset_Handler>:
 8003078:	480d      	ldr	r0, [pc, #52]	@ (80030b0 <LoopForever+0x2>)
 800307a:	4685      	mov	sp, r0
 800307c:	f7ff fbc2 	bl	8002804 <SystemInit>
 8003080:	480c      	ldr	r0, [pc, #48]	@ (80030b4 <LoopForever+0x6>)
 8003082:	490d      	ldr	r1, [pc, #52]	@ (80030b8 <LoopForever+0xa>)
 8003084:	4a0d      	ldr	r2, [pc, #52]	@ (80030bc <LoopForever+0xe>)
 8003086:	2300      	movs	r3, #0
 8003088:	e002      	b.n	8003090 <LoopCopyDataInit>

0800308a <CopyDataInit>:
 800308a:	58d4      	ldr	r4, [r2, r3]
 800308c:	50c4      	str	r4, [r0, r3]
 800308e:	3304      	adds	r3, #4

08003090 <LoopCopyDataInit>:
 8003090:	18c4      	adds	r4, r0, r3
 8003092:	428c      	cmp	r4, r1
 8003094:	d3f9      	bcc.n	800308a <CopyDataInit>
 8003096:	4a0a      	ldr	r2, [pc, #40]	@ (80030c0 <LoopForever+0x12>)
 8003098:	4c0a      	ldr	r4, [pc, #40]	@ (80030c4 <LoopForever+0x16>)
 800309a:	2300      	movs	r3, #0
 800309c:	e001      	b.n	80030a2 <LoopFillZerobss>

0800309e <FillZerobss>:
 800309e:	6013      	str	r3, [r2, #0]
 80030a0:	3204      	adds	r2, #4

080030a2 <LoopFillZerobss>:
 80030a2:	42a2      	cmp	r2, r4
 80030a4:	d3fb      	bcc.n	800309e <FillZerobss>
 80030a6:	f01a f9c7 	bl	801d438 <__libc_init_array>
 80030aa:	f7fe fcb8 	bl	8001a1e <main>

080030ae <LoopForever>:
 80030ae:	e7fe      	b.n	80030ae <LoopForever>
 80030b0:	20008000 	.word	0x20008000
 80030b4:	20000000 	.word	0x20000000
 80030b8:	2000024c 	.word	0x2000024c
 80030bc:	0801e6e0 	.word	0x0801e6e0
 80030c0:	2000024c 	.word	0x2000024c
 80030c4:	20001958 	.word	0x20001958

080030c8 <ADC_IRQHandler>:
 80030c8:	e7fe      	b.n	80030c8 <ADC_IRQHandler>
	...

080030cc <HTS221_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_RegisterBusIO(HTS221_Object_t *pObj, HTS221_IO_t *pIO)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d103      	bne.n	80030e4 <HTS221_RegisterBusIO+0x18>
  {
    ret = HTS221_ERROR;
 80030dc:	f04f 33ff 	mov.w	r3, #4294967295
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	e030      	b.n	8003146 <HTS221_RegisterBusIO+0x7a>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	7b1a      	ldrb	r2, [r3, #12]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	691a      	ldr	r2, [r3, #16]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	695a      	ldr	r2, [r3, #20]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	699a      	ldr	r2, [r3, #24]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a0c      	ldr	r2, [pc, #48]	@ (8003150 <HTS221_RegisterBusIO+0x84>)
 8003120:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a0b      	ldr	r2, [pc, #44]	@ (8003154 <HTS221_RegisterBusIO+0x88>)
 8003126:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (pObj->IO.Init != NULL)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d004      	beq.n	8003140 <HTS221_RegisterBusIO+0x74>
    {
      ret = pObj->IO.Init();
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4798      	blx	r3
 800313c:	60f8      	str	r0, [r7, #12]
 800313e:	e002      	b.n	8003146 <HTS221_RegisterBusIO+0x7a>
    }
    else
    {
      ret = HTS221_ERROR;
 8003140:	f04f 33ff 	mov.w	r3, #4294967295
 8003144:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003146:	68fb      	ldr	r3, [r7, #12]
}
 8003148:	4618      	mov	r0, r3
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}
 8003150:	08003781 	.word	0x08003781
 8003154:	080037e3 	.word	0x080037e3

08003158 <HTS221_Init>:
 * @brief  Initialize the HTS221 sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_Init(HTS221_Object_t *pObj)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003166:	2b00      	cmp	r3, #0
 8003168:	d108      	bne.n	800317c <HTS221_Init+0x24>
  {
    if (HTS221_Initialize(pObj) != HTS221_OK)
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 fa98 	bl	80036a0 <HTS221_Initialize>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d002      	beq.n	800317c <HTS221_Init+0x24>
    {
      return HTS221_ERROR;
 8003176:	f04f 33ff 	mov.w	r3, #4294967295
 800317a:	e004      	b.n	8003186 <HTS221_Init+0x2e>
    }
  }

  pObj->is_initialized = 1;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return HTS221_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <HTS221_DeInit>:
 * @brief  Deinitialize the HTS221 sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_DeInit(HTS221_Object_t *pObj)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b082      	sub	sp, #8
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800319c:	2b01      	cmp	r3, #1
 800319e:	d111      	bne.n	80031c4 <HTS221_DeInit+0x36>
  {
    if (HTS221_HUM_Disable(pObj) != HTS221_OK)
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f000 f878 	bl	8003296 <HTS221_HUM_Disable>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d002      	beq.n	80031b2 <HTS221_DeInit+0x24>
    {
      return HTS221_ERROR;
 80031ac:	f04f 33ff 	mov.w	r3, #4294967295
 80031b0:	e00d      	b.n	80031ce <HTS221_DeInit+0x40>
    }

    if (HTS221_TEMP_Disable(pObj) != HTS221_OK)
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f959 	bl	800346a <HTS221_TEMP_Disable>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d002      	beq.n	80031c4 <HTS221_DeInit+0x36>
    {
      return HTS221_ERROR;
 80031be:	f04f 33ff 	mov.w	r3, #4294967295
 80031c2:	e004      	b.n	80031ce <HTS221_DeInit+0x40>
    }
  }

  pObj->is_initialized = 0;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return HTS221_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HTS221_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_ReadID(HTS221_Object_t *pObj, uint8_t *Id)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b082      	sub	sp, #8
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
 80031de:	6039      	str	r1, [r7, #0]
  if (hts221_device_id_get(&(pObj->Ctx), Id) != HTS221_OK)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	331c      	adds	r3, #28
 80031e4:	6839      	ldr	r1, [r7, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f000 fc24 	bl	8003a34 <hts221_device_id_get>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <HTS221_ReadID+0x22>
  {
    return HTS221_ERROR;
 80031f2:	f04f 33ff 	mov.w	r3, #4294967295
 80031f6:	e000      	b.n	80031fa <HTS221_ReadID+0x24>
  }

  return HTS221_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <HTS221_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to HTS221 sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_GetCapabilities(HTS221_Object_t *pObj, HTS221_Capabilities_t *Capabilities)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 1;
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	2201      	movs	r2, #1
 8003212:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 0;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	2200      	movs	r2, #0
 8003218:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	2201      	movs	r2, #1
 800321e:	701a      	strb	r2, [r3, #0]
  Capabilities->LowPower    = 0;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	2200      	movs	r2, #0
 8003224:	70da      	strb	r2, [r3, #3]
  Capabilities->HumMaxOdr   = 12.5f;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	4a07      	ldr	r2, [pc, #28]	@ (8003248 <HTS221_GetCapabilities+0x44>)
 800322a:	605a      	str	r2, [r3, #4]
  Capabilities->TempMaxOdr  = 12.5f;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	4a06      	ldr	r2, [pc, #24]	@ (8003248 <HTS221_GetCapabilities+0x44>)
 8003230:	609a      	str	r2, [r3, #8]
  Capabilities->PressMaxOdr = 0.0f;
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	60da      	str	r2, [r3, #12]
  return HTS221_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	41480000 	.word	0x41480000

0800324c <HTS221_HUM_Enable>:
 * @brief  Enable the HTS221 humidity sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_Enable(HTS221_Object_t *pObj)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->hum_is_enabled == 1U)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800325a:	2b01      	cmp	r3, #1
 800325c:	d101      	bne.n	8003262 <HTS221_HUM_Enable+0x16>
  {
    return HTS221_OK;
 800325e:	2300      	movs	r3, #0
 8003260:	e015      	b.n	800328e <HTS221_HUM_Enable+0x42>
  }

  /* Check if the HTS221 temperature sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if (pObj->temp_is_enabled == 0U)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10b      	bne.n	8003284 <HTS221_HUM_Enable+0x38>
  {
    /* Power on the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	331c      	adds	r3, #28
 8003270:	2101      	movs	r1, #1
 8003272:	4618      	mov	r0, r3
 8003274:	f000 fbef 	bl	8003a56 <hts221_power_on_set>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d002      	beq.n	8003284 <HTS221_HUM_Enable+0x38>
    {
      return HTS221_ERROR;
 800327e:	f04f 33ff 	mov.w	r3, #4294967295
 8003282:	e004      	b.n	800328e <HTS221_HUM_Enable+0x42>
    }
  }

  pObj->hum_is_enabled = 1;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return HTS221_OK;
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	3708      	adds	r7, #8
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <HTS221_HUM_Disable>:
 * @brief  Disable the HTS221 humidity sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_Disable(HTS221_Object_t *pObj)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b082      	sub	sp, #8
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->hum_is_enabled == 0U)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <HTS221_HUM_Disable+0x16>
  {
    return HTS221_OK;
 80032a8:	2300      	movs	r3, #0
 80032aa:	e015      	b.n	80032d8 <HTS221_HUM_Disable+0x42>
  }

  /* Check if the HTS221 temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->temp_is_enabled == 0U)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10b      	bne.n	80032ce <HTS221_HUM_Disable+0x38>
  {
    /* Power off the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	331c      	adds	r3, #28
 80032ba:	2100      	movs	r1, #0
 80032bc:	4618      	mov	r0, r3
 80032be:	f000 fbca 	bl	8003a56 <hts221_power_on_set>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d002      	beq.n	80032ce <HTS221_HUM_Disable+0x38>
    {
      return HTS221_ERROR;
 80032c8:	f04f 33ff 	mov.w	r3, #4294967295
 80032cc:	e004      	b.n	80032d8 <HTS221_HUM_Disable+0x42>
    }
  }

  pObj->hum_is_enabled = 0;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return HTS221_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3708      	adds	r7, #8
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <HTS221_HUM_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_GetOutputDataRate(HTS221_Object_t *pObj, float *Odr)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  return HTS221_GetOutputDataRate(pObj, Odr);
 80032ea:	6839      	ldr	r1, [r7, #0]
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f000 f965 	bl	80035bc <HTS221_GetOutputDataRate>
 80032f2:	4603      	mov	r3, r0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HTS221_HUM_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  return HTS221_SetOutputDataRate(pObj, Odr);
 8003306:	6839      	ldr	r1, [r7, #0]
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f000 f99b 	bl	8003644 <HTS221_SetOutputDataRate>
 800330e:	4603      	mov	r3, r0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <HTS221_HUM_GetHumidity>:
 * @param  pObj the device pObj
 * @param  Value pointer where the humidity value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_HUM_GetHumidity(HTS221_Object_t *pObj, float *Value)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b088      	sub	sp, #32
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  hts221_axis1bit16_t data_raw_humidity;
  lin_t lin_hum;

  if (hts221_hum_adc_point_0_get(&(pObj->Ctx), &lin_hum.x0) != HTS221_OK)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	331c      	adds	r3, #28
 8003326:	f107 020c 	add.w	r2, r7, #12
 800332a:	4611      	mov	r1, r2
 800332c:	4618      	mov	r0, r3
 800332e:	f000 fc5e 	bl	8003bee <hts221_hum_adc_point_0_get>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d002      	beq.n	800333e <HTS221_HUM_GetHumidity+0x26>
  {
    return HTS221_ERROR;
 8003338:	f04f 33ff 	mov.w	r3, #4294967295
 800333c:	e069      	b.n	8003412 <HTS221_HUM_GetHumidity+0xfa>
  }

  if (hts221_hum_rh_point_0_get(&(pObj->Ctx), &lin_hum.y0) != HTS221_OK)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f103 021c 	add.w	r2, r3, #28
 8003344:	f107 030c 	add.w	r3, r7, #12
 8003348:	3304      	adds	r3, #4
 800334a:	4619      	mov	r1, r3
 800334c:	4610      	mov	r0, r2
 800334e:	f000 fba8 	bl	8003aa2 <hts221_hum_rh_point_0_get>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d002      	beq.n	800335e <HTS221_HUM_GetHumidity+0x46>
  {
    return HTS221_ERROR;
 8003358:	f04f 33ff 	mov.w	r3, #4294967295
 800335c:	e059      	b.n	8003412 <HTS221_HUM_GetHumidity+0xfa>
  }

  if (hts221_hum_adc_point_1_get(&(pObj->Ctx), &lin_hum.x1) != HTS221_OK)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f103 021c 	add.w	r2, r3, #28
 8003364:	f107 030c 	add.w	r3, r7, #12
 8003368:	3308      	adds	r3, #8
 800336a:	4619      	mov	r1, r3
 800336c:	4610      	mov	r0, r2
 800336e:	f000 fc5f 	bl	8003c30 <hts221_hum_adc_point_1_get>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d002      	beq.n	800337e <HTS221_HUM_GetHumidity+0x66>
  {
    return HTS221_ERROR;
 8003378:	f04f 33ff 	mov.w	r3, #4294967295
 800337c:	e049      	b.n	8003412 <HTS221_HUM_GetHumidity+0xfa>
  }

  if (hts221_hum_rh_point_1_get(&(pObj->Ctx), &lin_hum.y1) != HTS221_OK)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f103 021c 	add.w	r2, r3, #28
 8003384:	f107 030c 	add.w	r3, r7, #12
 8003388:	330c      	adds	r3, #12
 800338a:	4619      	mov	r1, r3
 800338c:	4610      	mov	r0, r2
 800338e:	f000 fba8 	bl	8003ae2 <hts221_hum_rh_point_1_get>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d002      	beq.n	800339e <HTS221_HUM_GetHumidity+0x86>
  {
    return HTS221_ERROR;
 8003398:	f04f 33ff 	mov.w	r3, #4294967295
 800339c:	e039      	b.n	8003412 <HTS221_HUM_GetHumidity+0xfa>
  }

  (void)memset(&data_raw_humidity.i16bit, 0x00, sizeof(int16_t));
 800339e:	2300      	movs	r3, #0
 80033a0:	83bb      	strh	r3, [r7, #28]
  if (hts221_humidity_raw_get(&(pObj->Ctx), &data_raw_humidity.i16bit) != HTS221_OK)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	331c      	adds	r3, #28
 80033a6:	f107 021c 	add.w	r2, r7, #28
 80033aa:	4611      	mov	r1, r2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f000 fafd 	bl	80039ac <hts221_humidity_raw_get>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d002      	beq.n	80033be <HTS221_HUM_GetHumidity+0xa6>
  {
    return HTS221_ERROR;
 80033b8:	f04f 33ff 	mov.w	r3, #4294967295
 80033bc:	e029      	b.n	8003412 <HTS221_HUM_GetHumidity+0xfa>
  }

  *Value = Linear_Interpolation(&lin_hum, (float)data_raw_humidity.i16bit);
 80033be:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7fd fa06 	bl	80007d4 <__aeabi_i2f>
 80033c8:	4602      	mov	r2, r0
 80033ca:	f107 030c 	add.w	r3, r7, #12
 80033ce:	4611      	mov	r1, r2
 80033d0:	4618      	mov	r0, r3
 80033d2:	f000 f991 	bl	80036f8 <Linear_Interpolation>
 80033d6:	4602      	mov	r2, r0
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	601a      	str	r2, [r3, #0]

  if (*Value < 0.0f)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f04f 0100 	mov.w	r1, #0
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7fd fbe7 	bl	8000bb8 <__aeabi_fcmplt>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d003      	beq.n	80033f8 <HTS221_HUM_GetHumidity+0xe0>
  {
    *Value = 0.0f;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]
  }

  if (*Value > 100.0f)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4907      	ldr	r1, [pc, #28]	@ (800341c <HTS221_HUM_GetHumidity+0x104>)
 80033fe:	4618      	mov	r0, r3
 8003400:	f7fd fbf8 	bl	8000bf4 <__aeabi_fcmpgt>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <HTS221_HUM_GetHumidity+0xf8>
  {
    *Value = 100.0f;
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	4a03      	ldr	r2, [pc, #12]	@ (800341c <HTS221_HUM_GetHumidity+0x104>)
 800340e:	601a      	str	r2, [r3, #0]
  }

  return HTS221_OK;
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3720      	adds	r7, #32
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	42c80000 	.word	0x42c80000

08003420 <HTS221_TEMP_Enable>:
 * @brief  Enable the HTS221 temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_Enable(HTS221_Object_t *pObj)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HTS221_TEMP_Enable+0x16>
  {
    return HTS221_OK;
 8003432:	2300      	movs	r3, #0
 8003434:	e015      	b.n	8003462 <HTS221_TEMP_Enable+0x42>
  }

  /* Check if the HTS221 humidity sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if (pObj->hum_is_enabled == 0U)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800343c:	2b00      	cmp	r3, #0
 800343e:	d10b      	bne.n	8003458 <HTS221_TEMP_Enable+0x38>
  {
    /* Power on the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	331c      	adds	r3, #28
 8003444:	2101      	movs	r1, #1
 8003446:	4618      	mov	r0, r3
 8003448:	f000 fb05 	bl	8003a56 <hts221_power_on_set>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d002      	beq.n	8003458 <HTS221_TEMP_Enable+0x38>
    {
      return HTS221_ERROR;
 8003452:	f04f 33ff 	mov.w	r3, #4294967295
 8003456:	e004      	b.n	8003462 <HTS221_TEMP_Enable+0x42>
    }
  }

  pObj->temp_is_enabled = 1;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HTS221_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3708      	adds	r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}

0800346a <HTS221_TEMP_Disable>:
 * @brief  Disable the HTS221 temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_Disable(HTS221_Object_t *pObj)
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b082      	sub	sp, #8
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HTS221_TEMP_Disable+0x16>
  {
    return HTS221_OK;
 800347c:	2300      	movs	r3, #0
 800347e:	e015      	b.n	80034ac <HTS221_TEMP_Disable+0x42>
  }

  /* Check if the HTS221 humidity sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->hum_is_enabled == 0U)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10b      	bne.n	80034a2 <HTS221_TEMP_Disable+0x38>
  {
    /* Power off the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	331c      	adds	r3, #28
 800348e:	2100      	movs	r1, #0
 8003490:	4618      	mov	r0, r3
 8003492:	f000 fae0 	bl	8003a56 <hts221_power_on_set>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d002      	beq.n	80034a2 <HTS221_TEMP_Disable+0x38>
    {
      return HTS221_ERROR;
 800349c:	f04f 33ff 	mov.w	r3, #4294967295
 80034a0:	e004      	b.n	80034ac <HTS221_TEMP_Disable+0x42>
    }
  }

  pObj->temp_is_enabled = 0;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HTS221_OK;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3708      	adds	r7, #8
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HTS221_TEMP_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_GetOutputDataRate(HTS221_Object_t *pObj, float *Odr)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  return HTS221_GetOutputDataRate(pObj, Odr);
 80034be:	6839      	ldr	r1, [r7, #0]
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f87b 	bl	80035bc <HTS221_GetOutputDataRate>
 80034c6:	4603      	mov	r3, r0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <HTS221_TEMP_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  return HTS221_SetOutputDataRate(pObj, Odr);
 80034da:	6839      	ldr	r1, [r7, #0]
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 f8b1 	bl	8003644 <HTS221_SetOutputDataRate>
 80034e2:	4603      	mov	r3, r0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3708      	adds	r7, #8
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HTS221_TEMP_GetTemperature>:
 * @param  pObj the device pObj
 * @param  Value pointer where the temperature value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t HTS221_TEMP_GetTemperature(HTS221_Object_t *pObj, float *Value)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b088      	sub	sp, #32
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  hts221_axis1bit16_t data_raw_temperature;
  lin_t lin_temp;

  if (hts221_temp_adc_point_0_get(&(pObj->Ctx), &lin_temp.x0) != HTS221_OK)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	331c      	adds	r3, #28
 80034fa:	f107 020c 	add.w	r2, r7, #12
 80034fe:	4611      	mov	r1, r2
 8003500:	4618      	mov	r0, r3
 8003502:	f000 fbb6 	bl	8003c72 <hts221_temp_adc_point_0_get>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d002      	beq.n	8003512 <HTS221_TEMP_GetTemperature+0x26>
  {
    return HTS221_ERROR;
 800350c:	f04f 33ff 	mov.w	r3, #4294967295
 8003510:	e04f      	b.n	80035b2 <HTS221_TEMP_GetTemperature+0xc6>
  }

  if (hts221_temp_deg_point_0_get(&(pObj->Ctx), &lin_temp.y0) != HTS221_OK)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f103 021c 	add.w	r2, r3, #28
 8003518:	f107 030c 	add.w	r3, r7, #12
 800351c:	3304      	adds	r3, #4
 800351e:	4619      	mov	r1, r3
 8003520:	4610      	mov	r0, r2
 8003522:	f000 fafe 	bl	8003b22 <hts221_temp_deg_point_0_get>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <HTS221_TEMP_GetTemperature+0x46>
  {
    return HTS221_ERROR;
 800352c:	f04f 33ff 	mov.w	r3, #4294967295
 8003530:	e03f      	b.n	80035b2 <HTS221_TEMP_GetTemperature+0xc6>
  }

  if (hts221_temp_adc_point_1_get(&(pObj->Ctx), &lin_temp.x1) != HTS221_OK)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f103 021c 	add.w	r2, r3, #28
 8003538:	f107 030c 	add.w	r3, r7, #12
 800353c:	3308      	adds	r3, #8
 800353e:	4619      	mov	r1, r3
 8003540:	4610      	mov	r0, r2
 8003542:	f000 fbb7 	bl	8003cb4 <hts221_temp_adc_point_1_get>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <HTS221_TEMP_GetTemperature+0x66>
  {
    return HTS221_ERROR;
 800354c:	f04f 33ff 	mov.w	r3, #4294967295
 8003550:	e02f      	b.n	80035b2 <HTS221_TEMP_GetTemperature+0xc6>
  }

  if (hts221_temp_deg_point_1_get(&(pObj->Ctx), &lin_temp.y1) != HTS221_OK)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f103 021c 	add.w	r2, r3, #28
 8003558:	f107 030c 	add.w	r3, r7, #12
 800355c:	330c      	adds	r3, #12
 800355e:	4619      	mov	r1, r3
 8003560:	4610      	mov	r0, r2
 8003562:	f000 fb11 	bl	8003b88 <hts221_temp_deg_point_1_get>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d002      	beq.n	8003572 <HTS221_TEMP_GetTemperature+0x86>
  {
    return HTS221_ERROR;
 800356c:	f04f 33ff 	mov.w	r3, #4294967295
 8003570:	e01f      	b.n	80035b2 <HTS221_TEMP_GetTemperature+0xc6>
  }

  (void)memset(&data_raw_temperature.i16bit, 0x00, sizeof(int16_t));
 8003572:	2300      	movs	r3, #0
 8003574:	83bb      	strh	r3, [r7, #28]
  if (hts221_temperature_raw_get(&(pObj->Ctx), &data_raw_temperature.i16bit) != HTS221_OK)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	331c      	adds	r3, #28
 800357a:	f107 021c 	add.w	r2, r7, #28
 800357e:	4611      	mov	r1, r2
 8003580:	4618      	mov	r0, r3
 8003582:	f000 fa35 	bl	80039f0 <hts221_temperature_raw_get>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d002      	beq.n	8003592 <HTS221_TEMP_GetTemperature+0xa6>
  {
    return HTS221_ERROR;
 800358c:	f04f 33ff 	mov.w	r3, #4294967295
 8003590:	e00f      	b.n	80035b2 <HTS221_TEMP_GetTemperature+0xc6>
  }

  *Value = Linear_Interpolation(&lin_temp, (float)data_raw_temperature.i16bit);
 8003592:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003596:	4618      	mov	r0, r3
 8003598:	f7fd f91c 	bl	80007d4 <__aeabi_i2f>
 800359c:	4602      	mov	r2, r0
 800359e:	f107 030c 	add.w	r3, r7, #12
 80035a2:	4611      	mov	r1, r2
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 f8a7 	bl	80036f8 <Linear_Interpolation>
 80035aa:	4602      	mov	r2, r0
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	601a      	str	r2, [r3, #0]

  return HTS221_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3720      	adds	r7, #32
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
	...

080035bc <HTS221_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t HTS221_GetOutputDataRate(HTS221_Object_t *pObj, float *Odr)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  int32_t ret = HTS221_OK;
 80035c6:	2300      	movs	r3, #0
 80035c8:	60fb      	str	r3, [r7, #12]
  hts221_odr_t odr_low_level;

  if (hts221_data_rate_get(&(pObj->Ctx), &odr_low_level) != HTS221_OK)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	331c      	adds	r3, #28
 80035ce:	f107 020b 	add.w	r2, r7, #11
 80035d2:	4611      	mov	r1, r2
 80035d4:	4618      	mov	r0, r3
 80035d6:	f000 f98b 	bl	80038f0 <hts221_data_rate_get>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <HTS221_GetOutputDataRate+0x2a>
  {
    return HTS221_ERROR;
 80035e0:	f04f 33ff 	mov.w	r3, #4294967295
 80035e4:	e025      	b.n	8003632 <HTS221_GetOutputDataRate+0x76>
  }

  switch (odr_low_level)
 80035e6:	7afb      	ldrb	r3, [r7, #11]
 80035e8:	2b03      	cmp	r3, #3
 80035ea:	d81d      	bhi.n	8003628 <HTS221_GetOutputDataRate+0x6c>
 80035ec:	a201      	add	r2, pc, #4	@ (adr r2, 80035f4 <HTS221_GetOutputDataRate+0x38>)
 80035ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f2:	bf00      	nop
 80035f4:	08003605 	.word	0x08003605
 80035f8:	0800360f 	.word	0x0800360f
 80035fc:	08003619 	.word	0x08003619
 8003600:	08003621 	.word	0x08003621
  {
    case HTS221_ONE_SHOT:
      *Odr = 0.0f;
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	601a      	str	r2, [r3, #0]
      break;
 800360c:	e010      	b.n	8003630 <HTS221_GetOutputDataRate+0x74>

    case HTS221_ODR_1Hz:
      *Odr = 1.0f;
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003614:	601a      	str	r2, [r3, #0]
      break;
 8003616:	e00b      	b.n	8003630 <HTS221_GetOutputDataRate+0x74>

    case HTS221_ODR_7Hz:
      *Odr = 7.0f;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	4a08      	ldr	r2, [pc, #32]	@ (800363c <HTS221_GetOutputDataRate+0x80>)
 800361c:	601a      	str	r2, [r3, #0]
      break;
 800361e:	e007      	b.n	8003630 <HTS221_GetOutputDataRate+0x74>

    case HTS221_ODR_12Hz5:
      *Odr = 12.5f;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	4a07      	ldr	r2, [pc, #28]	@ (8003640 <HTS221_GetOutputDataRate+0x84>)
 8003624:	601a      	str	r2, [r3, #0]
      break;
 8003626:	e003      	b.n	8003630 <HTS221_GetOutputDataRate+0x74>

    default:
      ret = HTS221_ERROR;
 8003628:	f04f 33ff 	mov.w	r3, #4294967295
 800362c:	60fb      	str	r3, [r7, #12]
      break;
 800362e:	bf00      	nop
  }

  return ret;
 8003630:	68fb      	ldr	r3, [r7, #12]
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40e00000 	.word	0x40e00000
 8003640:	41480000 	.word	0x41480000

08003644 <HTS221_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t HTS221_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  hts221_odr_t new_odr;

  new_odr = (Odr <= 1.0f) ? HTS221_ODR_1Hz
            : (Odr <= 7.0f) ? HTS221_ODR_7Hz
 800364e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003652:	6838      	ldr	r0, [r7, #0]
 8003654:	f7fd faba 	bl	8000bcc <__aeabi_fcmple>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <HTS221_SetOutputDataRate+0x1e>
 800365e:	2301      	movs	r3, #1
 8003660:	e009      	b.n	8003676 <HTS221_SetOutputDataRate+0x32>
 8003662:	490e      	ldr	r1, [pc, #56]	@ (800369c <HTS221_SetOutputDataRate+0x58>)
 8003664:	6838      	ldr	r0, [r7, #0]
 8003666:	f7fd fab1 	bl	8000bcc <__aeabi_fcmple>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <HTS221_SetOutputDataRate+0x30>
 8003670:	2302      	movs	r3, #2
 8003672:	e000      	b.n	8003676 <HTS221_SetOutputDataRate+0x32>
 8003674:	2303      	movs	r3, #3
  new_odr = (Odr <= 1.0f) ? HTS221_ODR_1Hz
 8003676:	73fb      	strb	r3, [r7, #15]
            :                 HTS221_ODR_12Hz5;

  if (hts221_data_rate_set(&(pObj->Ctx), new_odr) != HTS221_OK)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	331c      	adds	r3, #28
 800367c:	7bfa      	ldrb	r2, [r7, #15]
 800367e:	4611      	mov	r1, r2
 8003680:	4618      	mov	r0, r3
 8003682:	f000 f90f 	bl	80038a4 <hts221_data_rate_set>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <HTS221_SetOutputDataRate+0x4e>
  {
    return HTS221_ERROR;
 800368c:	f04f 33ff 	mov.w	r3, #4294967295
 8003690:	e000      	b.n	8003694 <HTS221_SetOutputDataRate+0x50>
  }

  return HTS221_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40e00000 	.word	0x40e00000

080036a0 <HTS221_Initialize>:
 * @brief  Initialize the HTS221 sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t HTS221_Initialize(HTS221_Object_t *pObj)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Power off the component. */
  if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	331c      	adds	r3, #28
 80036ac:	2100      	movs	r1, #0
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 f9d1 	bl	8003a56 <hts221_power_on_set>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d002      	beq.n	80036c0 <HTS221_Initialize+0x20>
  {
    return HTS221_ERROR;
 80036ba:	f04f 33ff 	mov.w	r3, #4294967295
 80036be:	e017      	b.n	80036f0 <HTS221_Initialize+0x50>
  }

  /* Enable BDU */
  if (hts221_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	331c      	adds	r3, #28
 80036c4:	2101      	movs	r1, #1
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f94a 	bl	8003960 <hts221_block_data_update_set>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <HTS221_Initialize+0x38>
  {
    return HTS221_ERROR;
 80036d2:	f04f 33ff 	mov.w	r3, #4294967295
 80036d6:	e00b      	b.n	80036f0 <HTS221_Initialize+0x50>
  }

  /* Set default ODR */
  if (HTS221_SetOutputDataRate(pObj, 1.0f) != HTS221_OK)
 80036d8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f7ff ffb1 	bl	8003644 <HTS221_SetOutputDataRate>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <HTS221_Initialize+0x4e>
  {
    return HTS221_ERROR;
 80036e8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ec:	e000      	b.n	80036f0 <HTS221_Initialize+0x50>
  }

  return HTS221_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <Linear_Interpolation>:
 * @param  Lin the line
 * @param  Coeff the coefficient
 * @retval Calculation result
 */
static float Linear_Interpolation(lin_t *Lin, float Coeff)
{
 80036f8:	b5b0      	push	{r4, r5, r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  return (((Lin->y1 - Lin->y0) * Coeff) + ((Lin->x1 * Lin->y0) - (Lin->x0 * Lin->y1))) / (Lin->x1 - Lin->x0);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	4619      	mov	r1, r3
 800370c:	4610      	mov	r0, r2
 800370e:	f7fc ffab 	bl	8000668 <__aeabi_fsub>
 8003712:	4603      	mov	r3, r0
 8003714:	6839      	ldr	r1, [r7, #0]
 8003716:	4618      	mov	r0, r3
 8003718:	f7fd f8b0 	bl	800087c <__aeabi_fmul>
 800371c:	4603      	mov	r3, r0
 800371e:	461c      	mov	r4, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	4619      	mov	r1, r3
 800372a:	4610      	mov	r0, r2
 800372c:	f7fd f8a6 	bl	800087c <__aeabi_fmul>
 8003730:	4603      	mov	r3, r0
 8003732:	461d      	mov	r5, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4619      	mov	r1, r3
 800373e:	4610      	mov	r0, r2
 8003740:	f7fd f89c 	bl	800087c <__aeabi_fmul>
 8003744:	4603      	mov	r3, r0
 8003746:	4619      	mov	r1, r3
 8003748:	4628      	mov	r0, r5
 800374a:	f7fc ff8d 	bl	8000668 <__aeabi_fsub>
 800374e:	4603      	mov	r3, r0
 8003750:	4619      	mov	r1, r3
 8003752:	4620      	mov	r0, r4
 8003754:	f7fc ff8a 	bl	800066c <__addsf3>
 8003758:	4603      	mov	r3, r0
 800375a:	461c      	mov	r4, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689a      	ldr	r2, [r3, #8]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4619      	mov	r1, r3
 8003766:	4610      	mov	r0, r2
 8003768:	f7fc ff7e 	bl	8000668 <__aeabi_fsub>
 800376c:	4603      	mov	r3, r0
 800376e:	4619      	mov	r1, r3
 8003770:	4620      	mov	r0, r4
 8003772:	f7fd f937 	bl	80009e4 <__aeabi_fdiv>
 8003776:	4603      	mov	r3, r0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3708      	adds	r7, #8
 800377c:	46bd      	mov	sp, r7
 800377e:	bdb0      	pop	{r4, r5, r7, pc}

08003780 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003780:	b590      	push	{r4, r7, lr}
 8003782:	b087      	sub	sp, #28
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	607a      	str	r2, [r7, #4]
 800378a:	461a      	mov	r2, r3
 800378c:	460b      	mov	r3, r1
 800378e:	72fb      	strb	r3, [r7, #11]
 8003790:	4613      	mov	r3, r2
 8003792:	813b      	strh	r3, [r7, #8]
  HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) /* I2C */
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10e      	bne.n	80037be <ReadRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	695c      	ldr	r4, [r3, #20]
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	7b1b      	ldrb	r3, [r3, #12]
 80037a8:	4618      	mov	r0, r3
 80037aa:	7afb      	ldrb	r3, [r7, #11]
 80037ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	4619      	mov	r1, r3
 80037b4:	893b      	ldrh	r3, [r7, #8]
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	47a0      	blx	r4
 80037ba:	4603      	mov	r3, r0
 80037bc:	e00d      	b.n	80037da <ReadRegWrap+0x5a>
  }
  else /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	695c      	ldr	r4, [r3, #20]
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	7b1b      	ldrb	r3, [r3, #12]
 80037c6:	4618      	mov	r0, r3
 80037c8:	7afb      	ldrb	r3, [r7, #11]
 80037ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	4619      	mov	r1, r3
 80037d2:	893b      	ldrh	r3, [r7, #8]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	47a0      	blx	r4
 80037d8:	4603      	mov	r3, r0
  }
}
 80037da:	4618      	mov	r0, r3
 80037dc:	371c      	adds	r7, #28
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd90      	pop	{r4, r7, pc}

080037e2 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80037e2:	b590      	push	{r4, r7, lr}
 80037e4:	b087      	sub	sp, #28
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	60f8      	str	r0, [r7, #12]
 80037ea:	607a      	str	r2, [r7, #4]
 80037ec:	461a      	mov	r2, r3
 80037ee:	460b      	mov	r3, r1
 80037f0:	72fb      	strb	r3, [r7, #11]
 80037f2:	4613      	mov	r3, r2
 80037f4:	813b      	strh	r3, [r7, #8]
  HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) /* I2C */
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10e      	bne.n	8003820 <WriteRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	691c      	ldr	r4, [r3, #16]
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	7b1b      	ldrb	r3, [r3, #12]
 800380a:	4618      	mov	r0, r3
 800380c:	7afb      	ldrb	r3, [r7, #11]
 800380e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003812:	b2db      	uxtb	r3, r3
 8003814:	4619      	mov	r1, r3
 8003816:	893b      	ldrh	r3, [r7, #8]
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	47a0      	blx	r4
 800381c:	4603      	mov	r3, r0
 800381e:	e00d      	b.n	800383c <WriteRegWrap+0x5a>
  }
  else /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	691c      	ldr	r4, [r3, #16]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	7b1b      	ldrb	r3, [r3, #12]
 8003828:	4618      	mov	r0, r3
 800382a:	7afb      	ldrb	r3, [r7, #11]
 800382c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003830:	b2db      	uxtb	r3, r3
 8003832:	4619      	mov	r1, r3
 8003834:	893b      	ldrh	r3, [r7, #8]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	47a0      	blx	r4
 800383a:	4603      	mov	r3, r0
  }
}
 800383c:	4618      	mov	r0, r3
 800383e:	371c      	adds	r7, #28
 8003840:	46bd      	mov	sp, r7
 8003842:	bd90      	pop	{r4, r7, pc}

08003844 <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_read_reg(stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                        uint16_t len)
{
 8003844:	b590      	push	{r4, r7, lr}
 8003846:	b087      	sub	sp, #28
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	607a      	str	r2, [r7, #4]
 800384e:	461a      	mov	r2, r3
 8003850:	460b      	mov	r3, r1
 8003852:	72fb      	strb	r3, [r7, #11]
 8003854:	4613      	mov	r3, r2
 8003856:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	685c      	ldr	r4, [r3, #4]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6898      	ldr	r0, [r3, #8]
 8003860:	893b      	ldrh	r3, [r7, #8]
 8003862:	7af9      	ldrb	r1, [r7, #11]
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	47a0      	blx	r4
 8003868:	6178      	str	r0, [r7, #20]
  return ret;
 800386a:	697b      	ldr	r3, [r7, #20]
}
 800386c:	4618      	mov	r0, r3
 800386e:	371c      	adds	r7, #28
 8003870:	46bd      	mov	sp, r7
 8003872:	bd90      	pop	{r4, r7, pc}

08003874 <hts221_write_reg>:
  *
  */
int32_t hts221_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8003874:	b590      	push	{r4, r7, lr}
 8003876:	b087      	sub	sp, #28
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	607a      	str	r2, [r7, #4]
 800387e:	461a      	mov	r2, r3
 8003880:	460b      	mov	r3, r1
 8003882:	72fb      	strb	r3, [r7, #11]
 8003884:	4613      	mov	r3, r2
 8003886:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681c      	ldr	r4, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6898      	ldr	r0, [r3, #8]
 8003890:	893b      	ldrh	r3, [r7, #8]
 8003892:	7af9      	ldrb	r1, [r7, #11]
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	47a0      	blx	r4
 8003898:	6178      	str	r0, [r7, #20]
  return ret;
 800389a:	697b      	ldr	r3, [r7, #20]
}
 800389c:	4618      	mov	r0, r3
 800389e:	371c      	adds	r7, #28
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd90      	pop	{r4, r7, pc}

080038a4 <hts221_data_rate_set>:
  * @param  val     change the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_set(stmdev_ctx_t *ctx, hts221_odr_t val)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	460b      	mov	r3, r1
 80038ae:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 80038b0:	f107 0208 	add.w	r2, r7, #8
 80038b4:	2301      	movs	r3, #1
 80038b6:	2120      	movs	r1, #32
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff ffc3 	bl	8003844 <hts221_read_reg>
 80038be:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10f      	bne.n	80038e6 <hts221_data_rate_set+0x42>
    reg.odr = (uint8_t)val;
 80038c6:	78fb      	ldrb	r3, [r7, #3]
 80038c8:	f003 0303 	and.w	r3, r3, #3
 80038cc:	b2da      	uxtb	r2, r3
 80038ce:	7a3b      	ldrb	r3, [r7, #8]
 80038d0:	f362 0301 	bfi	r3, r2, #0, #2
 80038d4:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 80038d6:	f107 0208 	add.w	r2, r7, #8
 80038da:	2301      	movs	r3, #1
 80038dc:	2120      	movs	r1, #32
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7ff ffc8 	bl	8003874 <hts221_write_reg>
 80038e4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80038e6:	68fb      	ldr	r3, [r7, #12]
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <hts221_data_rate_get>:
  * @param  val     Get the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_get(stmdev_ctx_t *ctx, hts221_odr_t *val)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  hts221_ctrl_reg1_t reg;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 80038fa:	f107 0208 	add.w	r2, r7, #8
 80038fe:	2301      	movs	r3, #1
 8003900:	2120      	movs	r1, #32
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f7ff ff9e 	bl	8003844 <hts221_read_reg>
 8003908:	60f8      	str	r0, [r7, #12]

  switch (reg.odr) {
 800390a:	7a3b      	ldrb	r3, [r7, #8]
 800390c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b03      	cmp	r3, #3
 8003914:	d81a      	bhi.n	800394c <hts221_data_rate_get+0x5c>
 8003916:	a201      	add	r2, pc, #4	@ (adr r2, 800391c <hts221_data_rate_get+0x2c>)
 8003918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800391c:	0800392d 	.word	0x0800392d
 8003920:	08003935 	.word	0x08003935
 8003924:	0800393d 	.word	0x0800393d
 8003928:	08003945 	.word	0x08003945
    case HTS221_ONE_SHOT:
      *val = HTS221_ONE_SHOT;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	2200      	movs	r2, #0
 8003930:	701a      	strb	r2, [r3, #0]
      break;
 8003932:	e00f      	b.n	8003954 <hts221_data_rate_get+0x64>

    case HTS221_ODR_1Hz:
      *val = HTS221_ODR_1Hz;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	2201      	movs	r2, #1
 8003938:	701a      	strb	r2, [r3, #0]
      break;
 800393a:	e00b      	b.n	8003954 <hts221_data_rate_get+0x64>

    case HTS221_ODR_7Hz:
      *val = HTS221_ODR_7Hz;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	2202      	movs	r2, #2
 8003940:	701a      	strb	r2, [r3, #0]
      break;
 8003942:	e007      	b.n	8003954 <hts221_data_rate_get+0x64>

    case HTS221_ODR_12Hz5:
      *val = HTS221_ODR_12Hz5;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	2203      	movs	r2, #3
 8003948:	701a      	strb	r2, [r3, #0]
      break;
 800394a:	e003      	b.n	8003954 <hts221_data_rate_get+0x64>

    default:
      *val = HTS221_ODR_ND;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	2204      	movs	r2, #4
 8003950:	701a      	strb	r2, [r3, #0]
      break;
 8003952:	bf00      	nop
  }

  return ret;
 8003954:	68fb      	ldr	r3, [r7, #12]
}
 8003956:	4618      	mov	r0, r3
 8003958:	3710      	adds	r7, #16
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop

08003960 <hts221_block_data_update_set>:
  * @param  val     change the values of bdu in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	460b      	mov	r3, r1
 800396a:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 800396c:	f107 0208 	add.w	r2, r7, #8
 8003970:	2301      	movs	r3, #1
 8003972:	2120      	movs	r1, #32
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f7ff ff65 	bl	8003844 <hts221_read_reg>
 800397a:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10f      	bne.n	80039a2 <hts221_block_data_update_set+0x42>
    reg.bdu = val;
 8003982:	78fb      	ldrb	r3, [r7, #3]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	b2da      	uxtb	r2, r3
 800398a:	7a3b      	ldrb	r3, [r7, #8]
 800398c:	f362 0382 	bfi	r3, r2, #2, #1
 8003990:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8003992:	f107 0208 	add.w	r2, r7, #8
 8003996:	2301      	movs	r3, #1
 8003998:	2120      	movs	r1, #32
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f7ff ff6a 	bl	8003874 <hts221_write_reg>
 80039a0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80039a2:	68fb      	ldr	r3, [r7, #12]
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 80039b6:	f107 0208 	add.w	r2, r7, #8
 80039ba:	2302      	movs	r3, #2
 80039bc:	2128      	movs	r1, #40	@ 0x28
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f7ff ff40 	bl	8003844 <hts221_read_reg>
 80039c4:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 80039c6:	7a7b      	ldrb	r3, [r7, #9]
 80039c8:	b21a      	sxth	r2, r3
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) +  (int16_t)buff[0];
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	021b      	lsls	r3, r3, #8
 80039d8:	b29b      	uxth	r3, r3
 80039da:	7a3a      	ldrb	r2, [r7, #8]
 80039dc:	4413      	add	r3, r2
 80039de:	b29b      	uxth	r3, r3
 80039e0:	b21a      	sxth	r2, r3
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	801a      	strh	r2, [r3, #0]
  return ret;
 80039e6:	68fb      	ldr	r3, [r7, #12]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <hts221_temperature_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_TEMP_OUT_L, buff, 2);
 80039fa:	f107 0208 	add.w	r2, r7, #8
 80039fe:	2302      	movs	r3, #2
 8003a00:	212a      	movs	r1, #42	@ 0x2a
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff ff1e 	bl	8003844 <hts221_read_reg>
 8003a08:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 8003a0a:	7a7b      	ldrb	r3, [r7, #9]
 8003a0c:	b21a      	sxth	r2, r3
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) +  (int16_t)buff[0];
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	021b      	lsls	r3, r3, #8
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	7a3a      	ldrb	r2, [r7, #8]
 8003a20:	4413      	add	r3, r2
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	b21a      	sxth	r2, r3
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	801a      	strh	r2, [r3, #0]
  return ret;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 8003a3e:	2301      	movs	r3, #1
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	210f      	movs	r1, #15
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f7ff fefd 	bl	8003844 <hts221_read_reg>
 8003a4a:	60f8      	str	r0, [r7, #12]
  return ret;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <hts221_power_on_set>:
  * @param  val     change the values of pd in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_power_on_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b084      	sub	sp, #16
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8003a62:	f107 0208 	add.w	r2, r7, #8
 8003a66:	2301      	movs	r3, #1
 8003a68:	2120      	movs	r1, #32
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7ff feea 	bl	8003844 <hts221_read_reg>
 8003a70:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10f      	bne.n	8003a98 <hts221_power_on_set+0x42>
    reg.pd = val;
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	b2da      	uxtb	r2, r3
 8003a80:	7a3b      	ldrb	r3, [r7, #8]
 8003a82:	f362 13c7 	bfi	r3, r2, #7, #1
 8003a86:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8003a88:	f107 0208 	add.w	r2, r7, #8
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	2120      	movs	r1, #32
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7ff feef 	bl	8003874 <hts221_write_reg>
 8003a96:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003a98:	68fb      	ldr	r3, [r7, #12]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <hts221_hum_rh_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b084      	sub	sp, #16
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
 8003aaa:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, &coeff, 1);
 8003aac:	f107 020b 	add.w	r2, r7, #11
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	2130      	movs	r1, #48	@ 0x30
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7ff fec5 	bl	8003844 <hts221_read_reg>
 8003aba:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 8003abc:	7afb      	ldrb	r3, [r7, #11]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7fc fe88 	bl	80007d4 <__aeabi_i2f>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7fc ff8a 	bl	80009e4 <__aeabi_fdiv>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	601a      	str	r2, [r3, #0]
  return ret;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <hts221_hum_rh_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
 8003aea:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, &coeff, 1);
 8003aec:	f107 020b 	add.w	r2, r7, #11
 8003af0:	2301      	movs	r3, #1
 8003af2:	2131      	movs	r1, #49	@ 0x31
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f7ff fea5 	bl	8003844 <hts221_read_reg>
 8003afa:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 8003afc:	7afb      	ldrb	r3, [r7, #11]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fc fe68 	bl	80007d4 <__aeabi_i2f>
 8003b04:	4603      	mov	r3, r0
 8003b06:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7fc ff6a 	bl	80009e4 <__aeabi_fdiv>
 8003b10:	4603      	mov	r3, r0
 8003b12:	461a      	mov	r2, r3
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	601a      	str	r2, [r3, #0]
  return ret;
 8003b18:	68fb      	ldr	r3, [r7, #12]
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <hts221_temp_deg_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b086      	sub	sp, #24
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
 8003b2a:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, &coeff_l, 1);
 8003b2c:	f107 020f 	add.w	r2, r7, #15
 8003b30:	2301      	movs	r3, #1
 8003b32:	2132      	movs	r1, #50	@ 0x32
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f7ff fe85 	bl	8003844 <hts221_read_reg>
 8003b3a:	6178      	str	r0, [r7, #20]

  if (ret == 0) {
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d11d      	bne.n	8003b7e <hts221_temp_deg_point_0_get+0x5c>
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 8003b42:	f107 0210 	add.w	r2, r7, #16
 8003b46:	2301      	movs	r3, #1
 8003b48:	2135      	movs	r1, #53	@ 0x35
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f7ff fe7a 	bl	8003844 <hts221_read_reg>
 8003b50:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t0_msb;
 8003b52:	7c3b      	ldrb	r3, [r7, #16]
 8003b54:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	74fb      	strb	r3, [r7, #19]
    *val = ((coeff_h * 256) + coeff_l) / 8.0f;
 8003b5c:	7cfb      	ldrb	r3, [r7, #19]
 8003b5e:	021b      	lsls	r3, r3, #8
 8003b60:	7bfa      	ldrb	r2, [r7, #15]
 8003b62:	4413      	add	r3, r2
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7fc fe35 	bl	80007d4 <__aeabi_i2f>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fc ff37 	bl	80009e4 <__aeabi_fdiv>
 8003b76:	4603      	mov	r3, r0
 8003b78:	461a      	mov	r2, r3
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8003b7e:	697b      	ldr	r3, [r7, #20]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <hts221_temp_deg_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, &coeff_l, 1);
 8003b92:	f107 020f 	add.w	r2, r7, #15
 8003b96:	2301      	movs	r3, #1
 8003b98:	2133      	movs	r1, #51	@ 0x33
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7ff fe52 	bl	8003844 <hts221_read_reg>
 8003ba0:	6178      	str	r0, [r7, #20]

  if (ret == 0) {
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d11d      	bne.n	8003be4 <hts221_temp_deg_point_1_get+0x5c>
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 8003ba8:	f107 0210 	add.w	r2, r7, #16
 8003bac:	2301      	movs	r3, #1
 8003bae:	2135      	movs	r1, #53	@ 0x35
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7ff fe47 	bl	8003844 <hts221_read_reg>
 8003bb6:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t1_msb;
 8003bb8:	7c3b      	ldrb	r3, [r7, #16]
 8003bba:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	74fb      	strb	r3, [r7, #19]
    *val = ((coeff_h * 256) + coeff_l) / 8.0f;
 8003bc2:	7cfb      	ldrb	r3, [r7, #19]
 8003bc4:	021b      	lsls	r3, r3, #8
 8003bc6:	7bfa      	ldrb	r2, [r7, #15]
 8003bc8:	4413      	add	r3, r2
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fc fe02 	bl	80007d4 <__aeabi_i2f>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7fc ff04 	bl	80009e4 <__aeabi_fdiv>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	461a      	mov	r2, r3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8003be4:	697b      	ldr	r3, [r7, #20]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3718      	adds	r7, #24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <hts221_hum_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b084      	sub	sp, #16
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
 8003bf6:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, coeff_p, 2);
 8003bf8:	f107 0208 	add.w	r2, r7, #8
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	2136      	movs	r1, #54	@ 0x36
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f7ff fe1f 	bl	8003844 <hts221_read_reg>
 8003c06:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8003c08:	7a7b      	ldrb	r3, [r7, #9]
 8003c0a:	021b      	lsls	r3, r3, #8
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	7a3a      	ldrb	r2, [r7, #8]
 8003c10:	4413      	add	r3, r2
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8003c16:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7fc fdda 	bl	80007d4 <__aeabi_i2f>
 8003c20:	4602      	mov	r2, r0
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	601a      	str	r2, [r3, #0]
  return ret;
 8003c26:	68fb      	ldr	r3, [r7, #12]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3710      	adds	r7, #16
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <hts221_hum_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, coeff_p, 2);
 8003c3a:	f107 0208 	add.w	r2, r7, #8
 8003c3e:	2302      	movs	r3, #2
 8003c40:	213a      	movs	r1, #58	@ 0x3a
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7ff fdfe 	bl	8003844 <hts221_read_reg>
 8003c48:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8003c4a:	7a7b      	ldrb	r3, [r7, #9]
 8003c4c:	021b      	lsls	r3, r3, #8
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	7a3a      	ldrb	r2, [r7, #8]
 8003c52:	4413      	add	r3, r2
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8003c58:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fc fdb9 	bl	80007d4 <__aeabi_i2f>
 8003c62:	4602      	mov	r2, r0
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	601a      	str	r2, [r3, #0]
  return ret;
 8003c68:	68fb      	ldr	r3, [r7, #12]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <hts221_temp_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b084      	sub	sp, #16
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
 8003c7a:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T0_OUT_L, coeff_p, 2);
 8003c7c:	f107 0208 	add.w	r2, r7, #8
 8003c80:	2302      	movs	r3, #2
 8003c82:	213c      	movs	r1, #60	@ 0x3c
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f7ff fddd 	bl	8003844 <hts221_read_reg>
 8003c8a:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8003c8c:	7a7b      	ldrb	r3, [r7, #9]
 8003c8e:	021b      	lsls	r3, r3, #8
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	7a3a      	ldrb	r2, [r7, #8]
 8003c94:	4413      	add	r3, r2
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8003c9a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fc fd98 	bl	80007d4 <__aeabi_i2f>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	601a      	str	r2, [r3, #0]
  return ret;
 8003caa:	68fb      	ldr	r3, [r7, #12]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <hts221_temp_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T1_OUT_L, coeff_p, 2);
 8003cbe:	f107 0208 	add.w	r2, r7, #8
 8003cc2:	2302      	movs	r3, #2
 8003cc4:	213e      	movs	r1, #62	@ 0x3e
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7ff fdbc 	bl	8003844 <hts221_read_reg>
 8003ccc:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8003cce:	7a7b      	ldrb	r3, [r7, #9]
 8003cd0:	021b      	lsls	r3, r3, #8
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	7a3a      	ldrb	r2, [r7, #8]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8003cdc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7fc fd77 	bl	80007d4 <__aeabi_i2f>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	601a      	str	r2, [r3, #0]
  return ret;
 8003cec:	68fb      	ldr	r3, [r7, #12]
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
	...

08003cf8 <LPS22HB_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_RegisterBusIO(LPS22HB_Object_t *pObj, LPS22HB_IO_t *pIO)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22HB_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d103      	bne.n	8003d14 <LPS22HB_RegisterBusIO+0x1c>
  {
    ret = LPS22HB_ERROR;
 8003d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	e04d      	b.n	8003db0 <LPS22HB_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	7b1a      	ldrb	r2, [r3, #12]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	691a      	ldr	r2, [r3, #16]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	695a      	ldr	r2, [r3, #20]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	699a      	ldr	r2, [r3, #24]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a1b      	ldr	r2, [pc, #108]	@ (8003dbc <LPS22HB_RegisterBusIO+0xc4>)
 8003d50:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a1a      	ldr	r2, [pc, #104]	@ (8003dc0 <LPS22HB_RegisterBusIO+0xc8>)
 8003d56:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (pObj->IO.Init == NULL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d103      	bne.n	8003d6e <LPS22HB_RegisterBusIO+0x76>
    {
      ret = LPS22HB_ERROR;
 8003d66:	f04f 33ff 	mov.w	r3, #4294967295
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	e020      	b.n	8003db0 <LPS22HB_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LPS22HB_OK)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4798      	blx	r3
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <LPS22HB_RegisterBusIO+0x8a>
    {
      ret = LPS22HB_ERROR;
 8003d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	e016      	b.n	8003db0 <LPS22HB_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LPS22HB_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d112      	bne.n	8003db0 <LPS22HB_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d10d      	bne.n	8003db0 <LPS22HB_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x01;
 8003d94:	2301      	movs	r3, #1
 8003d96:	72fb      	strb	r3, [r7, #11]

          if (LPS22HB_Write_Reg(pObj, LPS22HB_CTRL_REG1, data) != LPS22HB_OK)
 8003d98:	7afb      	ldrb	r3, [r7, #11]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	2110      	movs	r1, #16
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f9d5 	bl	800414e <LPS22HB_Write_Reg>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d002      	beq.n	8003db0 <LPS22HB_RegisterBusIO+0xb8>
          {
            ret = LPS22HB_ERROR;
 8003daa:	f04f 33ff 	mov.w	r3, #4294967295
 8003dae:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8003db0:	68fb      	ldr	r3, [r7, #12]
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	080043fb 	.word	0x080043fb
 8003dc0:	08004481 	.word	0x08004481

08003dc4 <LPS22HB_Init>:
 * @brief  Initialize the LPS22HB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_Init(LPS22HB_Object_t *pObj)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d108      	bne.n	8003de8 <LPS22HB_Init+0x24>
  {
    if (LPS22HB_Initialize(pObj) != LPS22HB_OK)
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 fab6 	bl	8004348 <LPS22HB_Initialize>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d002      	beq.n	8003de8 <LPS22HB_Init+0x24>
    {
      return LPS22HB_ERROR;
 8003de2:	f04f 33ff 	mov.w	r3, #4294967295
 8003de6:	e004      	b.n	8003df2 <LPS22HB_Init+0x2e>
    }
  }

  pObj->is_initialized = 1U;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return LPS22HB_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <LPS22HB_DeInit>:
 * @brief  Deinitialize the LPS22HB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_DeInit(LPS22HB_Object_t *pObj)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b082      	sub	sp, #8
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d111      	bne.n	8003e30 <LPS22HB_DeInit+0x36>
  {
    if (LPS22HB_PRESS_Disable(pObj) != LPS22HB_OK)
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 f877 	bl	8003f00 <LPS22HB_PRESS_Disable>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d002      	beq.n	8003e1e <LPS22HB_DeInit+0x24>
    {
      return LPS22HB_ERROR;
 8003e18:	f04f 33ff 	mov.w	r3, #4294967295
 8003e1c:	e00d      	b.n	8003e3a <LPS22HB_DeInit+0x40>
    }

    if (LPS22HB_TEMP_Disable(pObj) != LPS22HB_OK)
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 f913 	bl	800404a <LPS22HB_TEMP_Disable>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d002      	beq.n	8003e30 <LPS22HB_DeInit+0x36>
    {
      return LPS22HB_ERROR;
 8003e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2e:	e004      	b.n	8003e3a <LPS22HB_DeInit+0x40>
    }
  }

  pObj->is_initialized = 0;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return LPS22HB_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <LPS22HB_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_ReadID(LPS22HB_Object_t *pObj, uint8_t *Id)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b082      	sub	sp, #8
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
 8003e4a:	6039      	str	r1, [r7, #0]
  if (lps22hb_device_id_get(&(pObj->Ctx), Id) != LPS22HB_OK)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	331c      	adds	r3, #28
 8003e50:	6839      	ldr	r1, [r7, #0]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 fcb1 	bl	80047ba <lps22hb_device_id_get>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d002      	beq.n	8003e64 <LPS22HB_ReadID+0x22>
  {
    return LPS22HB_ERROR;
 8003e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e62:	e000      	b.n	8003e66 <LPS22HB_ReadID+0x24>
  }

  return LPS22HB_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <LPS22HB_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LPS22HB sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_GetCapabilities(LPS22HB_Object_t *pObj, LPS22HB_Capabilities_t *Capabilities)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 0;
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 1;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	2201      	movs	r2, #1
 8003e84:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	701a      	strb	r2, [r3, #0]
  Capabilities->LowPower    = 0;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	70da      	strb	r2, [r3, #3]
  Capabilities->HumMaxOdr   = 0.0f;
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	f04f 0200 	mov.w	r2, #0
 8003e98:	605a      	str	r2, [r3, #4]
  Capabilities->TempMaxOdr  = 75.0f;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	4a05      	ldr	r2, [pc, #20]	@ (8003eb4 <LPS22HB_GetCapabilities+0x44>)
 8003e9e:	609a      	str	r2, [r3, #8]
  Capabilities->PressMaxOdr = 75.0f;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	4a04      	ldr	r2, [pc, #16]	@ (8003eb4 <LPS22HB_GetCapabilities+0x44>)
 8003ea4:	60da      	str	r2, [r3, #12]
  return LPS22HB_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bc80      	pop	{r7}
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	42960000 	.word	0x42960000

08003eb8 <LPS22HB_PRESS_Enable>:
 * @brief  Enable the LPS22HB pressure sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_Enable(LPS22HB_Object_t *pObj)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->press_is_enabled == 1U)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d101      	bne.n	8003ece <LPS22HB_PRESS_Enable+0x16>
  {
    return LPS22HB_OK;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	e014      	b.n	8003ef8 <LPS22HB_PRESS_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lps22hb_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HB_OK)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f103 021c 	add.w	r2, r3, #28
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8003eda:	4619      	mov	r1, r3
 8003edc:	4610      	mov	r0, r2
 8003ede:	f000 fbb7 	bl	8004650 <lps22hb_data_rate_set>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d002      	beq.n	8003eee <LPS22HB_PRESS_Enable+0x36>
  {
    return LPS22HB_ERROR;
 8003ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8003eec:	e004      	b.n	8003ef8 <LPS22HB_PRESS_Enable+0x40>
  }

  pObj->press_is_enabled = 1;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return LPS22HB_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3708      	adds	r7, #8
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <LPS22HB_PRESS_Disable>:
 * @brief  Disable the LPS22HB pressure sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_Disable(LPS22HB_Object_t *pObj)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->press_is_enabled == 0U)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <LPS22HB_PRESS_Disable+0x16>
  {
    return LPS22HB_OK;
 8003f12:	2300      	movs	r3, #0
 8003f14:	e024      	b.n	8003f60 <LPS22HB_PRESS_Disable+0x60>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->temp_is_enabled == 0U)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d11a      	bne.n	8003f56 <LPS22HB_PRESS_Disable+0x56>
  {
    /* Get current output data rate. */
    if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f103 021c 	add.w	r2, r3, #28
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	332b      	adds	r3, #43	@ 0x2b
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	4610      	mov	r0, r2
 8003f2e:	f000 fbb5 	bl	800469c <lps22hb_data_rate_get>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d002      	beq.n	8003f3e <LPS22HB_PRESS_Disable+0x3e>
    {
      return LPS22HB_ERROR;
 8003f38:	f04f 33ff 	mov.w	r3, #4294967295
 8003f3c:	e010      	b.n	8003f60 <LPS22HB_PRESS_Disable+0x60>
    }

    /* Output data rate selection - power down. */
    if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	331c      	adds	r3, #28
 8003f42:	2100      	movs	r1, #0
 8003f44:	4618      	mov	r0, r3
 8003f46:	f000 fb83 	bl	8004650 <lps22hb_data_rate_set>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d002      	beq.n	8003f56 <LPS22HB_PRESS_Disable+0x56>
    {
      return LPS22HB_ERROR;
 8003f50:	f04f 33ff 	mov.w	r3, #4294967295
 8003f54:	e004      	b.n	8003f60 <LPS22HB_PRESS_Disable+0x60>
    }
  }

  pObj->press_is_enabled = 0;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return LPS22HB_OK;
 8003f5e:	2300      	movs	r3, #0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <LPS22HB_PRESS_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_GetOutputDataRate(LPS22HB_Object_t *pObj, float *Odr)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  return LPS22HB_GetOutputDataRate(pObj, Odr);
 8003f72:	6839      	ldr	r1, [r7, #0]
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 f905 	bl	8004184 <LPS22HB_GetOutputDataRate>
 8003f7a:	4603      	mov	r3, r0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3708      	adds	r7, #8
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <LPS22HB_PRESS_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_SetOutputDataRate(LPS22HB_Object_t *pObj, float Odr)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  /* Check if the component is enabled */
  if (pObj->press_is_enabled == 1U)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d105      	bne.n	8003fa4 <LPS22HB_PRESS_SetOutputDataRate+0x20>
  {
    return LPS22HB_SetOutputDataRate_When_Enabled(pObj, Odr);
 8003f98:	6839      	ldr	r1, [r7, #0]
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f946 	bl	800422c <LPS22HB_SetOutputDataRate_When_Enabled>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	e004      	b.n	8003fae <LPS22HB_PRESS_SetOutputDataRate+0x2a>
  }
  else
  {
    return LPS22HB_SetOutputDataRate_When_Disabled(pObj, Odr);
 8003fa4:	6839      	ldr	r1, [r7, #0]
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f994 	bl	80042d4 <LPS22HB_SetOutputDataRate_When_Disabled>
 8003fac:	4603      	mov	r3, r0
  }
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <LPS22HB_PRESS_GetPressure>:
 * @param  pObj the device pObj
 * @param  Value pointer where the pressure value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_PRESS_GetPressure(LPS22HB_Object_t *pObj, float *Value)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b084      	sub	sp, #16
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
 8003fbe:	6039      	str	r1, [r7, #0]
  lps22hb_axis1bit32_t data_raw_pressure;

  (void)memset(data_raw_pressure.u8bit, 0x00, sizeof(int32_t));
 8003fc0:	f107 030c 	add.w	r3, r7, #12
 8003fc4:	2204      	movs	r2, #4
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f019 fa2d 	bl	801d428 <memset>
  if (lps22hb_pressure_raw_get(&(pObj->Ctx), (uint32_t *)&data_raw_pressure.i32bit) != LPS22HB_OK)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	331c      	adds	r3, #28
 8003fd2:	f107 020c 	add.w	r2, r7, #12
 8003fd6:	4611      	mov	r1, r2
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f000 fba3 	bl	8004724 <lps22hb_pressure_raw_get>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d002      	beq.n	8003fea <LPS22HB_PRESS_GetPressure+0x34>
  {
    return LPS22HB_ERROR;
 8003fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8003fe8:	e007      	b.n	8003ffa <LPS22HB_PRESS_GetPressure+0x44>
  }

  *Value = lps22hb_from_lsb_to_hpa(data_raw_pressure.i32bit);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f000 faba 	bl	8004566 <lps22hb_from_lsb_to_hpa>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <LPS22HB_TEMP_Enable>:
 * @brief  Enable the LPS22HB temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_Enable(LPS22HB_Object_t *pObj)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b082      	sub	sp, #8
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8004010:	2b01      	cmp	r3, #1
 8004012:	d101      	bne.n	8004018 <LPS22HB_TEMP_Enable+0x16>
  {
    return LPS22HB_OK;
 8004014:	2300      	movs	r3, #0
 8004016:	e014      	b.n	8004042 <LPS22HB_TEMP_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lps22hb_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HB_OK)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f103 021c 	add.w	r2, r3, #28
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8004024:	4619      	mov	r1, r3
 8004026:	4610      	mov	r0, r2
 8004028:	f000 fb12 	bl	8004650 <lps22hb_data_rate_set>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <LPS22HB_TEMP_Enable+0x36>
  {
    return LPS22HB_ERROR;
 8004032:	f04f 33ff 	mov.w	r3, #4294967295
 8004036:	e004      	b.n	8004042 <LPS22HB_TEMP_Enable+0x40>
  }

  pObj->temp_is_enabled = 1;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return LPS22HB_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3708      	adds	r7, #8
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <LPS22HB_TEMP_Disable>:
 * @brief  Disable the LPS22HB temperature sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_Disable(LPS22HB_Object_t *pObj)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b082      	sub	sp, #8
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <LPS22HB_TEMP_Disable+0x16>
  {
    return LPS22HB_OK;
 800405c:	2300      	movs	r3, #0
 800405e:	e024      	b.n	80040aa <LPS22HB_TEMP_Disable+0x60>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if (pObj->press_is_enabled == 0U)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004066:	2b00      	cmp	r3, #0
 8004068:	d11a      	bne.n	80040a0 <LPS22HB_TEMP_Disable+0x56>
  {
    /* Get current output data rate. */
    if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f103 021c 	add.w	r2, r3, #28
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	332b      	adds	r3, #43	@ 0x2b
 8004074:	4619      	mov	r1, r3
 8004076:	4610      	mov	r0, r2
 8004078:	f000 fb10 	bl	800469c <lps22hb_data_rate_get>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d002      	beq.n	8004088 <LPS22HB_TEMP_Disable+0x3e>
    {
      return LPS22HB_ERROR;
 8004082:	f04f 33ff 	mov.w	r3, #4294967295
 8004086:	e010      	b.n	80040aa <LPS22HB_TEMP_Disable+0x60>
    }

    /* Output data rate selection - power down. */
    if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	331c      	adds	r3, #28
 800408c:	2100      	movs	r1, #0
 800408e:	4618      	mov	r0, r3
 8004090:	f000 fade 	bl	8004650 <lps22hb_data_rate_set>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <LPS22HB_TEMP_Disable+0x56>
    {
      return LPS22HB_ERROR;
 800409a:	f04f 33ff 	mov.w	r3, #4294967295
 800409e:	e004      	b.n	80040aa <LPS22HB_TEMP_Disable+0x60>
    }
  }

  pObj->temp_is_enabled = 0;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return LPS22HB_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3708      	adds	r7, #8
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <LPS22HB_TEMP_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_GetOutputDataRate(LPS22HB_Object_t *pObj, float *Odr)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
 80040ba:	6039      	str	r1, [r7, #0]
  return LPS22HB_GetOutputDataRate(pObj, Odr);
 80040bc:	6839      	ldr	r1, [r7, #0]
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f860 	bl	8004184 <LPS22HB_GetOutputDataRate>
 80040c4:	4603      	mov	r3, r0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <LPS22HB_TEMP_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_SetOutputDataRate(LPS22HB_Object_t *pObj, float Odr)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
 80040d6:	6039      	str	r1, [r7, #0]
  /* Check if the component is enabled */
  if (pObj->temp_is_enabled == 1U)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d105      	bne.n	80040ee <LPS22HB_TEMP_SetOutputDataRate+0x20>
  {
    return LPS22HB_SetOutputDataRate_When_Enabled(pObj, Odr);
 80040e2:	6839      	ldr	r1, [r7, #0]
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 f8a1 	bl	800422c <LPS22HB_SetOutputDataRate_When_Enabled>
 80040ea:	4603      	mov	r3, r0
 80040ec:	e004      	b.n	80040f8 <LPS22HB_TEMP_SetOutputDataRate+0x2a>
  }
  else
  {
    return LPS22HB_SetOutputDataRate_When_Disabled(pObj, Odr);
 80040ee:	6839      	ldr	r1, [r7, #0]
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 f8ef 	bl	80042d4 <LPS22HB_SetOutputDataRate_When_Disabled>
 80040f6:	4603      	mov	r3, r0
  }
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <LPS22HB_TEMP_GetTemperature>:
 * @param  pObj the device pObj
 * @param  Value pointer where the temperature value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_TEMP_GetTemperature(LPS22HB_Object_t *pObj, float *Value)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  lps22hb_axis1bit16_t data_raw_temperature;

  (void)memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 800410a:	f107 030c 	add.w	r3, r7, #12
 800410e:	2202      	movs	r2, #2
 8004110:	2100      	movs	r1, #0
 8004112:	4618      	mov	r0, r3
 8004114:	f019 f988 	bl	801d428 <memset>
  if (lps22hb_temperature_raw_get(&(pObj->Ctx), &data_raw_temperature.i16bit) != LPS22HB_OK)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	331c      	adds	r3, #28
 800411c:	f107 020c 	add.w	r2, r7, #12
 8004120:	4611      	mov	r1, r2
 8004122:	4618      	mov	r0, r3
 8004124:	f000 fb27 	bl	8004776 <lps22hb_temperature_raw_get>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <LPS22HB_TEMP_GetTemperature+0x34>
  {
    return LPS22HB_ERROR;
 800412e:	f04f 33ff 	mov.w	r3, #4294967295
 8004132:	e008      	b.n	8004146 <LPS22HB_TEMP_GetTemperature+0x46>
  }

  *Value = lps22hb_from_lsb_to_degc(data_raw_temperature.i16bit);
 8004134:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004138:	4618      	mov	r0, r3
 800413a:	f000 fa27 	bl	800458c <lps22hb_from_lsb_to_degc>
 800413e:	4602      	mov	r2, r0
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3710      	adds	r7, #16
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}

0800414e <LPS22HB_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LPS22HB_Write_Reg(LPS22HB_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800414e:	b580      	push	{r7, lr}
 8004150:	b082      	sub	sp, #8
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
 8004156:	460b      	mov	r3, r1
 8004158:	70fb      	strb	r3, [r7, #3]
 800415a:	4613      	mov	r3, r2
 800415c:	70bb      	strb	r3, [r7, #2]
  if (lps22hb_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LPS22HB_OK)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f103 001c 	add.w	r0, r3, #28
 8004164:	1cba      	adds	r2, r7, #2
 8004166:	78f9      	ldrb	r1, [r7, #3]
 8004168:	2301      	movs	r3, #1
 800416a:	f000 f9e4 	bl	8004536 <lps22hb_write_reg>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d002      	beq.n	800417a <LPS22HB_Write_Reg+0x2c>
  {
    return LPS22HB_ERROR;
 8004174:	f04f 33ff 	mov.w	r3, #4294967295
 8004178:	e000      	b.n	800417c <LPS22HB_Write_Reg+0x2e>
  }

  return LPS22HB_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3708      	adds	r7, #8
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <LPS22HB_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_GetOutputDataRate(LPS22HB_Object_t *pObj, float *Odr)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22HB_OK;
 800418e:	2300      	movs	r3, #0
 8004190:	60fb      	str	r3, [r7, #12]
  lps22hb_odr_t odr_low_level;

  if (lps22hb_data_rate_get(&(pObj->Ctx), &odr_low_level) != LPS22HB_OK)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	331c      	adds	r3, #28
 8004196:	f107 020b 	add.w	r2, r7, #11
 800419a:	4611      	mov	r1, r2
 800419c:	4618      	mov	r0, r3
 800419e:	f000 fa7d 	bl	800469c <lps22hb_data_rate_get>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d002      	beq.n	80041ae <LPS22HB_GetOutputDataRate+0x2a>
  {
    return LPS22HB_ERROR;
 80041a8:	f04f 33ff 	mov.w	r3, #4294967295
 80041ac:	e031      	b.n	8004212 <LPS22HB_GetOutputDataRate+0x8e>
  }

  switch (odr_low_level)
 80041ae:	7afb      	ldrb	r3, [r7, #11]
 80041b0:	2b05      	cmp	r3, #5
 80041b2:	d829      	bhi.n	8004208 <LPS22HB_GetOutputDataRate+0x84>
 80041b4:	a201      	add	r2, pc, #4	@ (adr r2, 80041bc <LPS22HB_GetOutputDataRate+0x38>)
 80041b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ba:	bf00      	nop
 80041bc:	080041d5 	.word	0x080041d5
 80041c0:	080041df 	.word	0x080041df
 80041c4:	080041e9 	.word	0x080041e9
 80041c8:	080041f1 	.word	0x080041f1
 80041cc:	080041f9 	.word	0x080041f9
 80041d0:	08004201 	.word	0x08004201
  {
    case LPS22HB_POWER_DOWN:
      *Odr = 0.0f;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	f04f 0200 	mov.w	r2, #0
 80041da:	601a      	str	r2, [r3, #0]
      break;
 80041dc:	e018      	b.n	8004210 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_1_Hz:
      *Odr = 1.0f;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80041e4:	601a      	str	r2, [r3, #0]
      break;
 80041e6:	e013      	b.n	8004210 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_10_Hz:
      *Odr = 10.0f;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	4a0c      	ldr	r2, [pc, #48]	@ (800421c <LPS22HB_GetOutputDataRate+0x98>)
 80041ec:	601a      	str	r2, [r3, #0]
      break;
 80041ee:	e00f      	b.n	8004210 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_25_Hz:
      *Odr = 25.0f;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	4a0b      	ldr	r2, [pc, #44]	@ (8004220 <LPS22HB_GetOutputDataRate+0x9c>)
 80041f4:	601a      	str	r2, [r3, #0]
      break;
 80041f6:	e00b      	b.n	8004210 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_50_Hz:
      *Odr = 50.0f;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004224 <LPS22HB_GetOutputDataRate+0xa0>)
 80041fc:	601a      	str	r2, [r3, #0]
      break;
 80041fe:	e007      	b.n	8004210 <LPS22HB_GetOutputDataRate+0x8c>

    case LPS22HB_ODR_75_Hz:
      *Odr = 75.0f;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	4a09      	ldr	r2, [pc, #36]	@ (8004228 <LPS22HB_GetOutputDataRate+0xa4>)
 8004204:	601a      	str	r2, [r3, #0]
      break;
 8004206:	e003      	b.n	8004210 <LPS22HB_GetOutputDataRate+0x8c>

    default:
      ret = LPS22HB_ERROR;
 8004208:	f04f 33ff 	mov.w	r3, #4294967295
 800420c:	60fb      	str	r3, [r7, #12]
      break;
 800420e:	bf00      	nop
  }

  return ret;
 8004210:	68fb      	ldr	r3, [r7, #12]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	41200000 	.word	0x41200000
 8004220:	41c80000 	.word	0x41c80000
 8004224:	42480000 	.word	0x42480000
 8004228:	42960000 	.word	0x42960000

0800422c <LPS22HB_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_SetOutputDataRate_When_Enabled(LPS22HB_Object_t *pObj, float Odr)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  lps22hb_odr_t new_odr;

  new_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
            : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 8004236:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800423a:	6838      	ldr	r0, [r7, #0]
 800423c:	f7fc fcc6 	bl	8000bcc <__aeabi_fcmple>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <LPS22HB_SetOutputDataRate_When_Enabled+0x1e>
 8004246:	2301      	movs	r3, #1
 8004248:	e01b      	b.n	8004282 <LPS22HB_SetOutputDataRate_When_Enabled+0x56>
 800424a:	491f      	ldr	r1, [pc, #124]	@ (80042c8 <LPS22HB_SetOutputDataRate_When_Enabled+0x9c>)
 800424c:	6838      	ldr	r0, [r7, #0]
 800424e:	f7fc fcbd 	bl	8000bcc <__aeabi_fcmple>
 8004252:	4603      	mov	r3, r0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <LPS22HB_SetOutputDataRate_When_Enabled+0x30>
 8004258:	2302      	movs	r3, #2
 800425a:	e012      	b.n	8004282 <LPS22HB_SetOutputDataRate_When_Enabled+0x56>
 800425c:	491b      	ldr	r1, [pc, #108]	@ (80042cc <LPS22HB_SetOutputDataRate_When_Enabled+0xa0>)
 800425e:	6838      	ldr	r0, [r7, #0]
 8004260:	f7fc fcb4 	bl	8000bcc <__aeabi_fcmple>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <LPS22HB_SetOutputDataRate_When_Enabled+0x42>
 800426a:	2303      	movs	r3, #3
 800426c:	e009      	b.n	8004282 <LPS22HB_SetOutputDataRate_When_Enabled+0x56>
 800426e:	4918      	ldr	r1, [pc, #96]	@ (80042d0 <LPS22HB_SetOutputDataRate_When_Enabled+0xa4>)
 8004270:	6838      	ldr	r0, [r7, #0]
 8004272:	f7fc fcab 	bl	8000bcc <__aeabi_fcmple>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <LPS22HB_SetOutputDataRate_When_Enabled+0x54>
 800427c:	2304      	movs	r3, #4
 800427e:	e000      	b.n	8004282 <LPS22HB_SetOutputDataRate_When_Enabled+0x56>
 8004280:	2305      	movs	r3, #5
  new_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
 8004282:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 25.0f) ? LPS22HB_ODR_25_Hz
            : (Odr <= 50.0f) ? LPS22HB_ODR_50_Hz
            :                  LPS22HB_ODR_75_Hz;

  if (lps22hb_data_rate_set(&(pObj->Ctx), new_odr) != LPS22HB_OK)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	331c      	adds	r3, #28
 8004288:	7bfa      	ldrb	r2, [r7, #15]
 800428a:	4611      	mov	r1, r2
 800428c:	4618      	mov	r0, r3
 800428e:	f000 f9df 	bl	8004650 <lps22hb_data_rate_set>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d002      	beq.n	800429e <LPS22HB_SetOutputDataRate_When_Enabled+0x72>
  {
    return LPS22HB_ERROR;
 8004298:	f04f 33ff 	mov.w	r3, #4294967295
 800429c:	e00f      	b.n	80042be <LPS22HB_SetOutputDataRate_When_Enabled+0x92>
  }

  if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f103 021c 	add.w	r2, r3, #28
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	332b      	adds	r3, #43	@ 0x2b
 80042a8:	4619      	mov	r1, r3
 80042aa:	4610      	mov	r0, r2
 80042ac:	f000 f9f6 	bl	800469c <lps22hb_data_rate_get>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <LPS22HB_SetOutputDataRate_When_Enabled+0x90>
  {
    return LPS22HB_ERROR;
 80042b6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ba:	e000      	b.n	80042be <LPS22HB_SetOutputDataRate_When_Enabled+0x92>
  }

  return LPS22HB_OK;
 80042bc:	2300      	movs	r3, #0
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	41200000 	.word	0x41200000
 80042cc:	41c80000 	.word	0x41c80000
 80042d0:	42480000 	.word	0x42480000

080042d4 <LPS22HB_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_SetOutputDataRate_When_Disabled(LPS22HB_Object_t *pObj, float Odr)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  pObj->last_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
                   : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 80042de:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80042e2:	6838      	ldr	r0, [r7, #0]
 80042e4:	f7fc fc72 	bl	8000bcc <__aeabi_fcmple>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d001      	beq.n	80042f2 <LPS22HB_SetOutputDataRate_When_Disabled+0x1e>
 80042ee:	2301      	movs	r3, #1
 80042f0:	e01b      	b.n	800432a <LPS22HB_SetOutputDataRate_When_Disabled+0x56>
 80042f2:	4912      	ldr	r1, [pc, #72]	@ (800433c <LPS22HB_SetOutputDataRate_When_Disabled+0x68>)
 80042f4:	6838      	ldr	r0, [r7, #0]
 80042f6:	f7fc fc69 	bl	8000bcc <__aeabi_fcmple>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d001      	beq.n	8004304 <LPS22HB_SetOutputDataRate_When_Disabled+0x30>
 8004300:	2302      	movs	r3, #2
 8004302:	e012      	b.n	800432a <LPS22HB_SetOutputDataRate_When_Disabled+0x56>
 8004304:	490e      	ldr	r1, [pc, #56]	@ (8004340 <LPS22HB_SetOutputDataRate_When_Disabled+0x6c>)
 8004306:	6838      	ldr	r0, [r7, #0]
 8004308:	f7fc fc60 	bl	8000bcc <__aeabi_fcmple>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <LPS22HB_SetOutputDataRate_When_Disabled+0x42>
 8004312:	2303      	movs	r3, #3
 8004314:	e009      	b.n	800432a <LPS22HB_SetOutputDataRate_When_Disabled+0x56>
 8004316:	490b      	ldr	r1, [pc, #44]	@ (8004344 <LPS22HB_SetOutputDataRate_When_Disabled+0x70>)
 8004318:	6838      	ldr	r0, [r7, #0]
 800431a:	f7fc fc57 	bl	8000bcc <__aeabi_fcmple>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d001      	beq.n	8004328 <LPS22HB_SetOutputDataRate_When_Disabled+0x54>
 8004324:	2304      	movs	r3, #4
 8004326:	e000      	b.n	800432a <LPS22HB_SetOutputDataRate_When_Disabled+0x56>
 8004328:	2305      	movs	r3, #5
  pObj->last_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	f882 302b 	strb.w	r3, [r2, #43]	@ 0x2b
                   : (Odr <= 25.0f) ? LPS22HB_ODR_25_Hz
                   : (Odr <= 50.0f) ? LPS22HB_ODR_50_Hz
                   :                  LPS22HB_ODR_75_Hz;

  return LPS22HB_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	41200000 	.word	0x41200000
 8004340:	41c80000 	.word	0x41c80000
 8004344:	42480000 	.word	0x42480000

08004348 <LPS22HB_Initialize>:
 * @brief  Initialize the LPS22HB sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_Initialize(LPS22HB_Object_t *pObj)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Set Power mode */
  if (lps22hb_low_power_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	331c      	adds	r3, #28
 8004354:	2101      	movs	r1, #1
 8004356:	4618      	mov	r0, r3
 8004358:	f000 fa40 	bl	80047dc <lps22hb_low_power_set>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <LPS22HB_Initialize+0x20>
  {
    return LPS22HB_ERROR;
 8004362:	f04f 33ff 	mov.w	r3, #4294967295
 8004366:	e044      	b.n	80043f2 <LPS22HB_Initialize+0xaa>
  }

  /* Power down the device */
  if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	331c      	adds	r3, #28
 800436c:	2100      	movs	r1, #0
 800436e:	4618      	mov	r0, r3
 8004370:	f000 f96e 	bl	8004650 <lps22hb_data_rate_set>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d002      	beq.n	8004380 <LPS22HB_Initialize+0x38>
  {
    return LPS22HB_ERROR;
 800437a:	f04f 33ff 	mov.w	r3, #4294967295
 800437e:	e038      	b.n	80043f2 <LPS22HB_Initialize+0xaa>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if (lps22hb_low_pass_filter_mode_set(&(pObj->Ctx), LPS22HB_LPF_ODR_DIV_9) != LPS22HB_OK)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	331c      	adds	r3, #28
 8004384:	2102      	movs	r1, #2
 8004386:	4618      	mov	r0, r3
 8004388:	f000 f93c 	bl	8004604 <lps22hb_low_pass_filter_mode_set>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d002      	beq.n	8004398 <LPS22HB_Initialize+0x50>
  {
    return LPS22HB_ERROR;
 8004392:	f04f 33ff 	mov.w	r3, #4294967295
 8004396:	e02c      	b.n	80043f2 <LPS22HB_Initialize+0xaa>
  }

  if (lps22hb_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	331c      	adds	r3, #28
 800439c:	2101      	movs	r1, #1
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 f90a 	bl	80045b8 <lps22hb_block_data_update_set>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <LPS22HB_Initialize+0x68>
  {
    return LPS22HB_ERROR;
 80043aa:	f04f 33ff 	mov.w	r3, #4294967295
 80043ae:	e020      	b.n	80043f2 <LPS22HB_Initialize+0xaa>
  }

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10b      	bne.n	80043d0 <LPS22HB_Initialize+0x88>
  {
    if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_DISABLE) != LPS22HB_OK)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	331c      	adds	r3, #28
 80043bc:	2100      	movs	r1, #0
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 fa32 	bl	8004828 <lps22hb_auto_add_inc_set>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00e      	beq.n	80043e8 <LPS22HB_Initialize+0xa0>
    {
      return LPS22HB_ERROR;
 80043ca:	f04f 33ff 	mov.w	r3, #4294967295
 80043ce:	e010      	b.n	80043f2 <LPS22HB_Initialize+0xaa>
    }
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	331c      	adds	r3, #28
 80043d4:	2101      	movs	r1, #1
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fa26 	bl	8004828 <lps22hb_auto_add_inc_set>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <LPS22HB_Initialize+0xa0>
    {
      return LPS22HB_ERROR;
 80043e2:	f04f 33ff 	mov.w	r3, #4294967295
 80043e6:	e004      	b.n	80043f2 <LPS22HB_Initialize+0xaa>
    }
  }

  pObj->last_odr = LPS22HB_ODR_25_Hz;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2203      	movs	r2, #3
 80043ec:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  return LPS22HB_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80043fa:	b590      	push	{r4, r7, lr}
 80043fc:	b089      	sub	sp, #36	@ 0x24
 80043fe:	af00      	add	r7, sp, #0
 8004400:	60f8      	str	r0, [r7, #12]
 8004402:	607a      	str	r2, [r7, #4]
 8004404:	461a      	mov	r2, r3
 8004406:	460b      	mov	r3, r1
 8004408:	72fb      	strb	r3, [r7, #11]
 800440a:	4613      	mov	r3, r2
 800440c:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = LPS22HB_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	61bb      	str	r3, [r7, #24]
  LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d121      	bne.n	8004462 <ReadRegWrap+0x68>
  {
    for (i = 0; i < Length; i++)
 800441e:	2300      	movs	r3, #0
 8004420:	83fb      	strh	r3, [r7, #30]
 8004422:	e018      	b.n	8004456 <ReadRegWrap+0x5c>
    {
      ret = pObj->IO.ReadReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	695c      	ldr	r4, [r3, #20]
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	7b1b      	ldrb	r3, [r3, #12]
 800442c:	4618      	mov	r0, r3
 800442e:	7afb      	ldrb	r3, [r7, #11]
 8004430:	b29a      	uxth	r2, r3
 8004432:	8bfb      	ldrh	r3, [r7, #30]
 8004434:	4413      	add	r3, r2
 8004436:	b299      	uxth	r1, r3
 8004438:	8bfb      	ldrh	r3, [r7, #30]
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	441a      	add	r2, r3
 800443e:	2301      	movs	r3, #1
 8004440:	47a0      	blx	r4
 8004442:	61b8      	str	r0, [r7, #24]
      if (ret != LPS22HB_OK)
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d002      	beq.n	8004450 <ReadRegWrap+0x56>
      {
        return LPS22HB_ERROR;
 800444a:	f04f 33ff 	mov.w	r3, #4294967295
 800444e:	e013      	b.n	8004478 <ReadRegWrap+0x7e>
    for (i = 0; i < Length; i++)
 8004450:	8bfb      	ldrh	r3, [r7, #30]
 8004452:	3301      	adds	r3, #1
 8004454:	83fb      	strh	r3, [r7, #30]
 8004456:	8bfa      	ldrh	r2, [r7, #30]
 8004458:	893b      	ldrh	r3, [r7, #8]
 800445a:	429a      	cmp	r2, r3
 800445c:	d3e2      	bcc.n	8004424 <ReadRegWrap+0x2a>
      }
    }

    return ret;
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	e00a      	b.n	8004478 <ReadRegWrap+0x7e>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	695c      	ldr	r4, [r3, #20]
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	7b1b      	ldrb	r3, [r3, #12]
 800446a:	4618      	mov	r0, r3
 800446c:	7afb      	ldrb	r3, [r7, #11]
 800446e:	b299      	uxth	r1, r3
 8004470:	893b      	ldrh	r3, [r7, #8]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	47a0      	blx	r4
 8004476:	4603      	mov	r3, r0
  }
}
 8004478:	4618      	mov	r0, r3
 800447a:	3724      	adds	r7, #36	@ 0x24
 800447c:	46bd      	mov	sp, r7
 800447e:	bd90      	pop	{r4, r7, pc}

08004480 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004480:	b590      	push	{r4, r7, lr}
 8004482:	b089      	sub	sp, #36	@ 0x24
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	607a      	str	r2, [r7, #4]
 800448a:	461a      	mov	r2, r3
 800448c:	460b      	mov	r3, r1
 800448e:	72fb      	strb	r3, [r7, #11]
 8004490:	4613      	mov	r3, r2
 8004492:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = LPS22HB_OK;
 8004494:	2300      	movs	r3, #0
 8004496:	61bb      	str	r3, [r7, #24]
  LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d121      	bne.n	80044e8 <WriteRegWrap+0x68>
  {
    for (i = 0; i < Length; i++)
 80044a4:	2300      	movs	r3, #0
 80044a6:	83fb      	strh	r3, [r7, #30]
 80044a8:	e018      	b.n	80044dc <WriteRegWrap+0x5c>
    {
      ret = pObj->IO.WriteReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	691c      	ldr	r4, [r3, #16]
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	7b1b      	ldrb	r3, [r3, #12]
 80044b2:	4618      	mov	r0, r3
 80044b4:	7afb      	ldrb	r3, [r7, #11]
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	8bfb      	ldrh	r3, [r7, #30]
 80044ba:	4413      	add	r3, r2
 80044bc:	b299      	uxth	r1, r3
 80044be:	8bfb      	ldrh	r3, [r7, #30]
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	441a      	add	r2, r3
 80044c4:	2301      	movs	r3, #1
 80044c6:	47a0      	blx	r4
 80044c8:	61b8      	str	r0, [r7, #24]
      if (ret != LPS22HB_OK)
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d002      	beq.n	80044d6 <WriteRegWrap+0x56>
      {
        return LPS22HB_ERROR;
 80044d0:	f04f 33ff 	mov.w	r3, #4294967295
 80044d4:	e013      	b.n	80044fe <WriteRegWrap+0x7e>
    for (i = 0; i < Length; i++)
 80044d6:	8bfb      	ldrh	r3, [r7, #30]
 80044d8:	3301      	adds	r3, #1
 80044da:	83fb      	strh	r3, [r7, #30]
 80044dc:	8bfa      	ldrh	r2, [r7, #30]
 80044de:	893b      	ldrh	r3, [r7, #8]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d3e2      	bcc.n	80044aa <WriteRegWrap+0x2a>
      }
    }

    return ret;
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	e00a      	b.n	80044fe <WriteRegWrap+0x7e>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	691c      	ldr	r4, [r3, #16]
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	7b1b      	ldrb	r3, [r3, #12]
 80044f0:	4618      	mov	r0, r3
 80044f2:	7afb      	ldrb	r3, [r7, #11]
 80044f4:	b299      	uxth	r1, r3
 80044f6:	893b      	ldrh	r3, [r7, #8]
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	47a0      	blx	r4
 80044fc:	4603      	mov	r3, r0
  }
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3724      	adds	r7, #36	@ 0x24
 8004502:	46bd      	mov	sp, r7
 8004504:	bd90      	pop	{r4, r7, pc}

08004506 <lps22hb_read_reg>:
  *
  */
int32_t lps22hb_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8004506:	b590      	push	{r4, r7, lr}
 8004508:	b087      	sub	sp, #28
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	607a      	str	r2, [r7, #4]
 8004510:	461a      	mov	r2, r3
 8004512:	460b      	mov	r3, r1
 8004514:	72fb      	strb	r3, [r7, #11]
 8004516:	4613      	mov	r3, r2
 8004518:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	685c      	ldr	r4, [r3, #4]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6898      	ldr	r0, [r3, #8]
 8004522:	893b      	ldrh	r3, [r7, #8]
 8004524:	7af9      	ldrb	r1, [r7, #11]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	47a0      	blx	r4
 800452a:	6178      	str	r0, [r7, #20]
  return ret;
 800452c:	697b      	ldr	r3, [r7, #20]
}
 800452e:	4618      	mov	r0, r3
 8004530:	371c      	adds	r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	bd90      	pop	{r4, r7, pc}

08004536 <lps22hb_write_reg>:
  *
  */
int32_t lps22hb_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8004536:	b590      	push	{r4, r7, lr}
 8004538:	b087      	sub	sp, #28
 800453a:	af00      	add	r7, sp, #0
 800453c:	60f8      	str	r0, [r7, #12]
 800453e:	607a      	str	r2, [r7, #4]
 8004540:	461a      	mov	r2, r3
 8004542:	460b      	mov	r3, r1
 8004544:	72fb      	strb	r3, [r7, #11]
 8004546:	4613      	mov	r3, r2
 8004548:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681c      	ldr	r4, [r3, #0]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6898      	ldr	r0, [r3, #8]
 8004552:	893b      	ldrh	r3, [r7, #8]
 8004554:	7af9      	ldrb	r1, [r7, #11]
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	47a0      	blx	r4
 800455a:	6178      	str	r0, [r7, #20]
  return ret;
 800455c:	697b      	ldr	r3, [r7, #20]
}
 800455e:	4618      	mov	r0, r3
 8004560:	371c      	adds	r7, #28
 8004562:	46bd      	mov	sp, r7
 8004564:	bd90      	pop	{r4, r7, pc}

08004566 <lps22hb_from_lsb_to_hpa>:
  * @{
  *
  */

float_t lps22hb_from_lsb_to_hpa(int32_t lsb)
{
 8004566:	b580      	push	{r7, lr}
 8004568:	b082      	sub	sp, #8
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  return ( (float_t)lsb / 1048576.0f );
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fc f930 	bl	80007d4 <__aeabi_i2f>
 8004574:	4603      	mov	r3, r0
 8004576:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 800457a:	4618      	mov	r0, r3
 800457c:	f7fc fa32 	bl	80009e4 <__aeabi_fdiv>
 8004580:	4603      	mov	r3, r0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
	...

0800458c <lps22hb_from_lsb_to_degc>:

float_t lps22hb_from_lsb_to_degc(int16_t lsb)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	80fb      	strh	r3, [r7, #6]
  return ( (float_t)lsb / 100.0f );
 8004596:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800459a:	4618      	mov	r0, r3
 800459c:	f7fc f91a 	bl	80007d4 <__aeabi_i2f>
 80045a0:	4603      	mov	r3, r0
 80045a2:	4904      	ldr	r1, [pc, #16]	@ (80045b4 <lps22hb_from_lsb_to_degc+0x28>)
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7fc fa1d 	bl	80009e4 <__aeabi_fdiv>
 80045aa:	4603      	mov	r3, r0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	42c80000 	.word	0x42c80000

080045b8 <lps22hb_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	460b      	mov	r3, r1
 80045c2:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 80045c4:	f107 0208 	add.w	r2, r7, #8
 80045c8:	2301      	movs	r3, #1
 80045ca:	2110      	movs	r1, #16
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f7ff ff9a 	bl	8004506 <lps22hb_read_reg>
 80045d2:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d10f      	bne.n	80045fa <lps22hb_block_data_update_set+0x42>
    ctrl_reg1.bdu = val;
 80045da:	78fb      	ldrb	r3, [r7, #3]
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	b2da      	uxtb	r2, r3
 80045e2:	7a3b      	ldrb	r3, [r7, #8]
 80045e4:	f362 0341 	bfi	r3, r2, #1, #1
 80045e8:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 80045ea:	f107 0208 	add.w	r2, r7, #8
 80045ee:	2301      	movs	r3, #1
 80045f0:	2110      	movs	r1, #16
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7ff ff9f 	bl	8004536 <lps22hb_write_reg>
 80045f8:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 80045fa:	68fb      	ldr	r3, [r7, #12]
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <lps22hb_low_pass_filter_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_pass_filter_mode_set(stmdev_ctx_t *ctx,
                                         lps22hb_lpfp_t val)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 8004610:	f107 0208 	add.w	r2, r7, #8
 8004614:	2301      	movs	r3, #1
 8004616:	2110      	movs	r1, #16
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f7ff ff74 	bl	8004506 <lps22hb_read_reg>
 800461e:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10f      	bne.n	8004646 <lps22hb_low_pass_filter_mode_set+0x42>
    ctrl_reg1.lpfp = (uint8_t)val;
 8004626:	78fb      	ldrb	r3, [r7, #3]
 8004628:	f003 0303 	and.w	r3, r3, #3
 800462c:	b2da      	uxtb	r2, r3
 800462e:	7a3b      	ldrb	r3, [r7, #8]
 8004630:	f362 0383 	bfi	r3, r2, #2, #2
 8004634:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 8004636:	f107 0208 	add.w	r2, r7, #8
 800463a:	2301      	movs	r3, #1
 800463c:	2110      	movs	r1, #16
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7ff ff79 	bl	8004536 <lps22hb_write_reg>
 8004644:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 8004646:	68fb      	ldr	r3, [r7, #12]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <lps22hb_data_rate_set>:
  * @param  val    Change the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_set(stmdev_ctx_t *ctx, lps22hb_odr_t val)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	460b      	mov	r3, r1
 800465a:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 800465c:	f107 0208 	add.w	r2, r7, #8
 8004660:	2301      	movs	r3, #1
 8004662:	2110      	movs	r1, #16
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f7ff ff4e 	bl	8004506 <lps22hb_read_reg>
 800466a:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10f      	bne.n	8004692 <lps22hb_data_rate_set+0x42>
    ctrl_reg1.odr = (uint8_t)val;
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	f003 0307 	and.w	r3, r3, #7
 8004678:	b2da      	uxtb	r2, r3
 800467a:	7a3b      	ldrb	r3, [r7, #8]
 800467c:	f362 1306 	bfi	r3, r2, #4, #3
 8004680:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 8004682:	f107 0208 	add.w	r2, r7, #8
 8004686:	2301      	movs	r3, #1
 8004688:	2110      	movs	r1, #16
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f7ff ff53 	bl	8004536 <lps22hb_write_reg>
 8004690:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 8004692:	68fb      	ldr	r3, [r7, #12]
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <lps22hb_data_rate_get>:
  * @param  val    Get the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_get(stmdev_ctx_t *ctx, lps22hb_odr_t *val)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1,
 80046a6:	f107 0208 	add.w	r2, r7, #8
 80046aa:	2301      	movs	r3, #1
 80046ac:	2110      	movs	r1, #16
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7ff ff29 	bl	8004506 <lps22hb_read_reg>
 80046b4:	60f8      	str	r0, [r7, #12]
                         1);

  switch (ctrl_reg1.odr) {
 80046b6:	7a3b      	ldrb	r3, [r7, #8]
 80046b8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b05      	cmp	r3, #5
 80046c0:	d826      	bhi.n	8004710 <lps22hb_data_rate_get+0x74>
 80046c2:	a201      	add	r2, pc, #4	@ (adr r2, 80046c8 <lps22hb_data_rate_get+0x2c>)
 80046c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c8:	080046e1 	.word	0x080046e1
 80046cc:	080046e9 	.word	0x080046e9
 80046d0:	080046f1 	.word	0x080046f1
 80046d4:	080046f9 	.word	0x080046f9
 80046d8:	08004701 	.word	0x08004701
 80046dc:	08004709 	.word	0x08004709
    case LPS22HB_POWER_DOWN:
      *val = LPS22HB_POWER_DOWN;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	2200      	movs	r2, #0
 80046e4:	701a      	strb	r2, [r3, #0]
      break;
 80046e6:	e017      	b.n	8004718 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_1_Hz:
      *val = LPS22HB_ODR_1_Hz;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	2201      	movs	r2, #1
 80046ec:	701a      	strb	r2, [r3, #0]
      break;
 80046ee:	e013      	b.n	8004718 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_10_Hz:
      *val = LPS22HB_ODR_10_Hz;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	2202      	movs	r2, #2
 80046f4:	701a      	strb	r2, [r3, #0]
      break;
 80046f6:	e00f      	b.n	8004718 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_25_Hz:
      *val = LPS22HB_ODR_25_Hz;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	2203      	movs	r2, #3
 80046fc:	701a      	strb	r2, [r3, #0]
      break;
 80046fe:	e00b      	b.n	8004718 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_50_Hz:
      *val = LPS22HB_ODR_50_Hz;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2204      	movs	r2, #4
 8004704:	701a      	strb	r2, [r3, #0]
      break;
 8004706:	e007      	b.n	8004718 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_75_Hz:
      *val = LPS22HB_ODR_75_Hz;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	2205      	movs	r2, #5
 800470c:	701a      	strb	r2, [r3, #0]
      break;
 800470e:	e003      	b.n	8004718 <lps22hb_data_rate_get+0x7c>

    default:
      *val = LPS22HB_ODR_1_Hz;
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2201      	movs	r2, #1
 8004714:	701a      	strb	r2, [r3, #0]
      break;
 8004716:	bf00      	nop
  }

  return ret;
 8004718:	68fb      	ldr	r3, [r7, #12]
}
 800471a:	4618      	mov	r0, r3
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop

08004724 <lps22hb_pressure_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint8_t reg[3];
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_PRESS_OUT_XL, reg, 3);
 800472e:	f107 0208 	add.w	r2, r7, #8
 8004732:	2303      	movs	r3, #3
 8004734:	2128      	movs	r1, #40	@ 0x28
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f7ff fee5 	bl	8004506 <lps22hb_read_reg>
 800473c:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 800473e:	7abb      	ldrb	r3, [r7, #10]
 8004740:	461a      	mov	r2, r3
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	021b      	lsls	r3, r3, #8
 800474c:	7a7a      	ldrb	r2, [r7, #9]
 800474e:	441a      	add	r2, r3
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	021b      	lsls	r3, r3, #8
 800475a:	7a3a      	ldrb	r2, [r7, #8]
 800475c:	441a      	add	r2, r3
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	021a      	lsls	r2, r3, #8
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	601a      	str	r2, [r3, #0]
  return ret;
 800476c:	68fb      	ldr	r3, [r7, #12]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <lps22hb_temperature_raw_get>:
  * @param  buff   Buffer that stores data read.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b084      	sub	sp, #16
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
 800477e:	6039      	str	r1, [r7, #0]
  uint8_t reg[2];
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_TEMP_OUT_L, (uint8_t *) reg, 2);
 8004780:	f107 0208 	add.w	r2, r7, #8
 8004784:	2302      	movs	r3, #2
 8004786:	212b      	movs	r1, #43	@ 0x2b
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f7ff febc 	bl	8004506 <lps22hb_read_reg>
 800478e:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8004790:	7a7b      	ldrb	r3, [r7, #9]
 8004792:	b21a      	sxth	r2, r3
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800479e:	b29b      	uxth	r3, r3
 80047a0:	021b      	lsls	r3, r3, #8
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	7a3a      	ldrb	r2, [r7, #8]
 80047a6:	4413      	add	r3, r2
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	b21a      	sxth	r2, r3
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	801a      	strh	r2, [r3, #0]
  return ret;
 80047b0:	68fb      	ldr	r3, [r7, #12]
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <lps22hb_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b084      	sub	sp, #16
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
 80047c2:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_WHO_AM_I, (uint8_t *) buff, 1);
 80047c4:	2301      	movs	r3, #1
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	210f      	movs	r1, #15
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7ff fe9b 	bl	8004506 <lps22hb_read_reg>
 80047d0:	60f8      	str	r0, [r7, #12]
  return ret;
 80047d2:	68fb      	ldr	r3, [r7, #12]
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <lps22hb_low_power_set>:
  * @param  val    Change the values of lc_en in reg RES_CONF
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_power_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	460b      	mov	r3, r1
 80047e6:	70fb      	strb	r3, [r7, #3]
  lps22hb_res_conf_t res_conf;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_RES_CONF, (uint8_t *)&res_conf,
 80047e8:	f107 0208 	add.w	r2, r7, #8
 80047ec:	2301      	movs	r3, #1
 80047ee:	211a      	movs	r1, #26
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f7ff fe88 	bl	8004506 <lps22hb_read_reg>
 80047f6:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10f      	bne.n	800481e <lps22hb_low_power_set+0x42>
    res_conf.lc_en = val;
 80047fe:	78fb      	ldrb	r3, [r7, #3]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	b2da      	uxtb	r2, r3
 8004806:	7a3b      	ldrb	r3, [r7, #8]
 8004808:	f362 0300 	bfi	r3, r2, #0, #1
 800480c:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_RES_CONF, (uint8_t *)&res_conf,
 800480e:	f107 0208 	add.w	r2, r7, #8
 8004812:	2301      	movs	r3, #1
 8004814:	211a      	movs	r1, #26
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7ff fe8d 	bl	8004536 <lps22hb_write_reg>
 800481c:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 800481e:	68fb      	ldr	r3, [r7, #12]
}
 8004820:	4618      	mov	r0, r3
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <lps22hb_auto_add_inc_set>:
  * @param  val    Change the values of if_add_inc in reg CTRL_REG2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_auto_add_inc_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	460b      	mov	r3, r1
 8004832:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg2_t ctrl_reg2;
  int32_t ret;
  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 8004834:	f107 0208 	add.w	r2, r7, #8
 8004838:	2301      	movs	r3, #1
 800483a:	2111      	movs	r1, #17
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7ff fe62 	bl	8004506 <lps22hb_read_reg>
 8004842:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10f      	bne.n	800486a <lps22hb_auto_add_inc_set+0x42>
    ctrl_reg2.if_add_inc = val;
 800484a:	78fb      	ldrb	r3, [r7, #3]
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	b2da      	uxtb	r2, r3
 8004852:	7a3b      	ldrb	r3, [r7, #8]
 8004854:	f362 1304 	bfi	r3, r2, #4, #1
 8004858:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t *)&ctrl_reg2,
 800485a:	f107 0208 	add.w	r2, r7, #8
 800485e:	2301      	movs	r3, #1
 8004860:	2111      	movs	r1, #17
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7ff fe67 	bl	8004536 <lps22hb_write_reg>
 8004868:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 800486a:	68fb      	ldr	r3, [r7, #12]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <IKS01A2_ENV_SENSOR_Init>:
 *         - ENV_TEMPERATURE and/or ENV_HUMIDITY for instance 0
 *         - ENV_TEMPERATURE and/or ENV_PRESSURE for instance 1
 * @retval BSP status
 */
int32_t IKS01A2_ENV_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b08a      	sub	sp, #40	@ 0x28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800487e:	2300      	movs	r3, #0
 8004880:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t function = ENV_TEMPERATURE;
 8004882:	2301      	movs	r3, #1
 8004884:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t component_functions = 0;
 8004886:	2300      	movs	r3, #0
 8004888:	61bb      	str	r3, [r7, #24]
  IKS01A2_ENV_SENSOR_Capabilities_t cap;

  switch (Instance)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <IKS01A2_ENV_SENSOR_Init+0x24>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d032      	beq.n	80048fc <IKS01A2_ENV_SENSOR_Init+0x88>
 8004896:	e063      	b.n	8004960 <IKS01A2_ENV_SENSOR_Init+0xec>
  {
#if (USE_IKS01A2_ENV_SENSOR_HTS221_0 == 1)
    case IKS01A2_HTS221_0:
      if (HTS221_0_Probe(Functions) != BSP_ERROR_NONE)
 8004898:	6838      	ldr	r0, [r7, #0]
 800489a:	f000 f95b 	bl	8004b54 <HTS221_0_Probe>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d002      	beq.n	80048aa <IKS01A2_ENV_SENSOR_Init+0x36>
      {
        return BSP_ERROR_NO_INIT;
 80048a4:	f04f 33ff 	mov.w	r3, #4294967295
 80048a8:	e098      	b.n	80049dc <IKS01A2_ENV_SENSOR_Init+0x168>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 80048aa:	4a4e      	ldr	r2, [pc, #312]	@ (80049e4 <IKS01A2_ENV_SENSOR_Init+0x170>)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	494c      	ldr	r1, [pc, #304]	@ (80049e8 <IKS01A2_ENV_SENSOR_Init+0x174>)
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80048bc:	f107 0108 	add.w	r1, r7, #8
 80048c0:	4610      	mov	r0, r2
 80048c2:	4798      	blx	r3
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d002      	beq.n	80048d0 <IKS01A2_ENV_SENSOR_Init+0x5c>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 80048ca:	f06f 0306 	mvn.w	r3, #6
 80048ce:	e085      	b.n	80049dc <IKS01A2_ENV_SENSOR_Init+0x168>
      }
      if (cap.Temperature == 1U)
 80048d0:	7a3b      	ldrb	r3, [r7, #8]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d103      	bne.n	80048de <IKS01A2_ENV_SENSOR_Init+0x6a>
      {
        component_functions |= ENV_TEMPERATURE;
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	f043 0301 	orr.w	r3, r3, #1
 80048dc:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Humidity == 1U)
 80048de:	7abb      	ldrb	r3, [r7, #10]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d103      	bne.n	80048ec <IKS01A2_ENV_SENSOR_Init+0x78>
      {
        component_functions |= ENV_HUMIDITY;
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	f043 0304 	orr.w	r3, r3, #4
 80048ea:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Pressure == 1U)
 80048ec:	7a7b      	ldrb	r3, [r7, #9]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d13a      	bne.n	8004968 <IKS01A2_ENV_SENSOR_Init+0xf4>
      {
        component_functions |= ENV_PRESSURE;
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	f043 0302 	orr.w	r3, r3, #2
 80048f8:	61bb      	str	r3, [r7, #24]
      }
      break;
 80048fa:	e035      	b.n	8004968 <IKS01A2_ENV_SENSOR_Init+0xf4>
#endif

#if (USE_IKS01A2_ENV_SENSOR_LPS22HB_0 == 1)
    case IKS01A2_LPS22HB_0:
      if (LPS22HB_0_Probe(Functions) != BSP_ERROR_NONE)
 80048fc:	6838      	ldr	r0, [r7, #0]
 80048fe:	f000 f9e3 	bl	8004cc8 <LPS22HB_0_Probe>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d002      	beq.n	800490e <IKS01A2_ENV_SENSOR_Init+0x9a>
      {
        return BSP_ERROR_NO_INIT;
 8004908:	f04f 33ff 	mov.w	r3, #4294967295
 800490c:	e066      	b.n	80049dc <IKS01A2_ENV_SENSOR_Init+0x168>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800490e:	4a35      	ldr	r2, [pc, #212]	@ (80049e4 <IKS01A2_ENV_SENSOR_Init+0x170>)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	4933      	ldr	r1, [pc, #204]	@ (80049e8 <IKS01A2_ENV_SENSOR_Init+0x174>)
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004920:	f107 0108 	add.w	r1, r7, #8
 8004924:	4610      	mov	r0, r2
 8004926:	4798      	blx	r3
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d002      	beq.n	8004934 <IKS01A2_ENV_SENSOR_Init+0xc0>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800492e:	f06f 0306 	mvn.w	r3, #6
 8004932:	e053      	b.n	80049dc <IKS01A2_ENV_SENSOR_Init+0x168>
      }
      if (cap.Temperature == 1U)
 8004934:	7a3b      	ldrb	r3, [r7, #8]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d103      	bne.n	8004942 <IKS01A2_ENV_SENSOR_Init+0xce>
      {
        component_functions |= ENV_TEMPERATURE;
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	f043 0301 	orr.w	r3, r3, #1
 8004940:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Humidity == 1U)
 8004942:	7abb      	ldrb	r3, [r7, #10]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d103      	bne.n	8004950 <IKS01A2_ENV_SENSOR_Init+0xdc>
      {
        component_functions |= ENV_HUMIDITY;
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	f043 0304 	orr.w	r3, r3, #4
 800494e:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Pressure == 1U)
 8004950:	7a7b      	ldrb	r3, [r7, #9]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d10a      	bne.n	800496c <IKS01A2_ENV_SENSOR_Init+0xf8>
      {
        component_functions |= ENV_PRESSURE;
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	f043 0302 	orr.w	r3, r3, #2
 800495c:	61bb      	str	r3, [r7, #24]
      }
      break;
 800495e:	e005      	b.n	800496c <IKS01A2_ENV_SENSOR_Init+0xf8>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8004960:	f06f 0301 	mvn.w	r3, #1
 8004964:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004966:	e002      	b.n	800496e <IKS01A2_ENV_SENSOR_Init+0xfa>
      break;
 8004968:	bf00      	nop
 800496a:	e000      	b.n	800496e <IKS01A2_ENV_SENSOR_Init+0xfa>
      break;
 800496c:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	2b00      	cmp	r3, #0
 8004972:	d001      	beq.n	8004978 <IKS01A2_ENV_SENSOR_Init+0x104>
  {
    return ret;
 8004974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004976:	e031      	b.n	80049dc <IKS01A2_ENV_SENSOR_Init+0x168>
  }

  for (i = 0; i < IKS01A2_ENV_FUNCTIONS_NBR; i++)
 8004978:	2300      	movs	r3, #0
 800497a:	61fb      	str	r3, [r7, #28]
 800497c:	e02a      	b.n	80049d4 <IKS01A2_ENV_SENSOR_Init+0x160>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	6a3b      	ldr	r3, [r7, #32]
 8004982:	4013      	ands	r3, r2
 8004984:	6a3a      	ldr	r2, [r7, #32]
 8004986:	429a      	cmp	r2, r3
 8004988:	d11e      	bne.n	80049c8 <IKS01A2_ENV_SENSOR_Init+0x154>
 800498a:	69ba      	ldr	r2, [r7, #24]
 800498c:	6a3b      	ldr	r3, [r7, #32]
 800498e:	4013      	ands	r3, r2
 8004990:	6a3a      	ldr	r2, [r7, #32]
 8004992:	429a      	cmp	r2, r3
 8004994:	d118      	bne.n	80049c8 <IKS01A2_ENV_SENSOR_Init+0x154>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 8004996:	4a15      	ldr	r2, [pc, #84]	@ (80049ec <IKS01A2_ENV_SENSOR_Init+0x178>)
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800499e:	4814      	ldr	r0, [pc, #80]	@ (80049f0 <IKS01A2_ENV_SENSOR_Init+0x17c>)
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	4613      	mov	r3, r2
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	4413      	add	r3, r2
 80049a8:	440b      	add	r3, r1
 80049aa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	490d      	ldr	r1, [pc, #52]	@ (80049e8 <IKS01A2_ENV_SENSOR_Init+0x174>)
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80049b8:	4610      	mov	r0, r2
 80049ba:	4798      	blx	r3
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d002      	beq.n	80049c8 <IKS01A2_ENV_SENSOR_Init+0x154>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 80049c2:	f06f 0304 	mvn.w	r3, #4
 80049c6:	e009      	b.n	80049dc <IKS01A2_ENV_SENSOR_Init+0x168>
      }
    }
    function = function << 1;
 80049c8:	6a3b      	ldr	r3, [r7, #32]
 80049ca:	005b      	lsls	r3, r3, #1
 80049cc:	623b      	str	r3, [r7, #32]
  for (i = 0; i < IKS01A2_ENV_FUNCTIONS_NBR; i++)
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	3301      	adds	r3, #1
 80049d2:	61fb      	str	r3, [r7, #28]
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d9d1      	bls.n	800497e <IKS01A2_ENV_SENSOR_Init+0x10a>
  }

  return ret;
 80049da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3728      	adds	r7, #40	@ 0x28
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	20000544 	.word	0x20000544
 80049e8:	20000524 	.word	0x20000524
 80049ec:	200000a4 	.word	0x200000a4
 80049f0:	2000052c 	.word	0x2000052c

080049f4 <IKS01A2_ENV_SENSOR_GetCapabilities>:
 * @param  Instance Environmental sensor instance
 * @param  Capabilities pointer to Environmental sensor capabilities
 * @retval BSP status
 */
int32_t IKS01A2_ENV_SENSOR_GetCapabilities(uint32_t Instance, IKS01A2_ENV_SENSOR_Capabilities_t *Capabilities)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A2_ENV_INSTANCES_NBR)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d903      	bls.n	8004a0c <IKS01A2_ENV_SENSOR_GetCapabilities+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004a04:	f06f 0301 	mvn.w	r3, #1
 8004a08:	60fb      	str	r3, [r7, #12]
 8004a0a:	e014      	b.n	8004a36 <IKS01A2_ENV_SENSOR_GetCapabilities+0x42>
  }
  else if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], Capabilities) != BSP_ERROR_NONE)
 8004a0c:	4a0c      	ldr	r2, [pc, #48]	@ (8004a40 <IKS01A2_ENV_SENSOR_GetCapabilities+0x4c>)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	490b      	ldr	r1, [pc, #44]	@ (8004a44 <IKS01A2_ENV_SENSOR_GetCapabilities+0x50>)
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004a1e:	6839      	ldr	r1, [r7, #0]
 8004a20:	4610      	mov	r0, r2
 8004a22:	4798      	blx	r3
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <IKS01A2_ENV_SENSOR_GetCapabilities+0x3e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8004a2a:	f06f 0306 	mvn.w	r3, #6
 8004a2e:	60fb      	str	r3, [r7, #12]
 8004a30:	e001      	b.n	8004a36 <IKS01A2_ENV_SENSOR_GetCapabilities+0x42>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8004a32:	2300      	movs	r3, #0
 8004a34:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004a36:	68fb      	ldr	r3, [r7, #12]
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3710      	adds	r7, #16
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	20000544 	.word	0x20000544
 8004a44:	20000524 	.word	0x20000524

08004a48 <IKS01A2_ENV_SENSOR_Enable>:
 *         - ENV_TEMPERATURE or ENV_HUMIDITY for instance 0
 *         - ENV_TEMPERATURE or ENV_PRESSURE for instance 1
 * @retval BSP status
 */
int32_t IKS01A2_ENV_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A2_ENV_INSTANCES_NBR)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d903      	bls.n	8004a60 <IKS01A2_ENV_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004a58:	f06f 0301 	mvn.w	r3, #1
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	e028      	b.n	8004ab2 <IKS01A2_ENV_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 8004a60:	4a16      	ldr	r2, [pc, #88]	@ (8004abc <IKS01A2_ENV_SENSOR_Enable+0x74>)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d11c      	bne.n	8004aac <IKS01A2_ENV_SENSOR_Enable+0x64>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 8004a72:	4a13      	ldr	r2, [pc, #76]	@ (8004ac0 <IKS01A2_ENV_SENSOR_Enable+0x78>)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004a7a:	4812      	ldr	r0, [pc, #72]	@ (8004ac4 <IKS01A2_ENV_SENSOR_Enable+0x7c>)
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	4613      	mov	r3, r2
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	4413      	add	r3, r2
 8004a84:	440b      	add	r3, r1
 8004a86:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	490e      	ldr	r1, [pc, #56]	@ (8004ac8 <IKS01A2_ENV_SENSOR_Enable+0x80>)
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004a94:	4610      	mov	r0, r2
 8004a96:	4798      	blx	r3
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d003      	beq.n	8004aa6 <IKS01A2_ENV_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8004a9e:	f06f 0304 	mvn.w	r3, #4
 8004aa2:	60fb      	str	r3, [r7, #12]
 8004aa4:	e005      	b.n	8004ab2 <IKS01A2_ENV_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	60fb      	str	r3, [r7, #12]
 8004aaa:	e002      	b.n	8004ab2 <IKS01A2_ENV_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8004aac:	f06f 0301 	mvn.w	r3, #1
 8004ab0:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3710      	adds	r7, #16
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	2000054c 	.word	0x2000054c
 8004ac0:	200000a4 	.word	0x200000a4
 8004ac4:	2000052c 	.word	0x2000052c
 8004ac8:	20000524 	.word	0x20000524

08004acc <IKS01A2_ENV_SENSOR_GetValue>:
 *         - ENV_TEMPERATURE or ENV_PRESSURE for instance 1
 * @param  Value pointer to environmental sensor value
 * @retval BSP status
 */
int32_t IKS01A2_ENV_SENSOR_GetValue(uint32_t Instance, uint32_t Function, float *Value)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A2_ENV_INSTANCES_NBR)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d903      	bls.n	8004ae6 <IKS01A2_ENV_SENSOR_GetValue+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004ade:	f06f 0301 	mvn.w	r3, #1
 8004ae2:	617b      	str	r3, [r7, #20]
 8004ae4:	e029      	b.n	8004b3a <IKS01A2_ENV_SENSOR_GetValue+0x6e>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 8004ae6:	4a17      	ldr	r2, [pc, #92]	@ (8004b44 <IKS01A2_ENV_SENSOR_GetValue+0x78>)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	4013      	ands	r3, r2
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d11d      	bne.n	8004b34 <IKS01A2_ENV_SENSOR_GetValue+0x68>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->GetValue(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8004af8:	4a13      	ldr	r2, [pc, #76]	@ (8004b48 <IKS01A2_ENV_SENSOR_GetValue+0x7c>)
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004b00:	4812      	ldr	r0, [pc, #72]	@ (8004b4c <IKS01A2_ENV_SENSOR_GetValue+0x80>)
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	4613      	mov	r3, r2
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	4413      	add	r3, r2
 8004b0a:	440b      	add	r3, r1
 8004b0c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	490f      	ldr	r1, [pc, #60]	@ (8004b50 <IKS01A2_ENV_SENSOR_GetValue+0x84>)
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004b1a:	6879      	ldr	r1, [r7, #4]
 8004b1c:	4610      	mov	r0, r2
 8004b1e:	4798      	blx	r3
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <IKS01A2_ENV_SENSOR_GetValue+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8004b26:	f06f 0304 	mvn.w	r3, #4
 8004b2a:	617b      	str	r3, [r7, #20]
 8004b2c:	e005      	b.n	8004b3a <IKS01A2_ENV_SENSOR_GetValue+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	617b      	str	r3, [r7, #20]
 8004b32:	e002      	b.n	8004b3a <IKS01A2_ENV_SENSOR_GetValue+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8004b34:	f06f 0301 	mvn.w	r3, #1
 8004b38:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8004b3a:	697b      	ldr	r3, [r7, #20]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3718      	adds	r7, #24
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	2000054c 	.word	0x2000054c
 8004b48:	200000a4 	.word	0x200000a4
 8004b4c:	2000052c 	.word	0x2000052c
 8004b50:	20000524 	.word	0x20000524

08004b54 <HTS221_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE and/or ENV_HUMIDITY
 * @retval BSP status
 */
static int32_t HTS221_0_Probe(uint32_t Functions)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b090      	sub	sp, #64	@ 0x40
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  HTS221_IO_t            io_ctx;
  uint8_t                id;
  int32_t                ret = BSP_ERROR_NONE;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  static HTS221_Object_t hts221_obj_0;
  HTS221_Capabilities_t  cap;

  /* Configure the environmental sensor driver */
  io_ctx.BusType     = HTS221_I2C_BUS; /* I2C */
 8004b60:	2300      	movs	r3, #0
 8004b62:	62bb      	str	r3, [r7, #40]	@ 0x28
  io_ctx.Address     = HTS221_I2C_ADDRESS;
 8004b64:	23bf      	movs	r3, #191	@ 0xbf
 8004b66:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  io_ctx.Init        = IKS01A2_I2C_Init;
 8004b6a:	4b49      	ldr	r3, [pc, #292]	@ (8004c90 <HTS221_0_Probe+0x13c>)
 8004b6c:	623b      	str	r3, [r7, #32]
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 8004b6e:	4b49      	ldr	r3, [pc, #292]	@ (8004c94 <HTS221_0_Probe+0x140>)
 8004b70:	627b      	str	r3, [r7, #36]	@ 0x24
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 8004b72:	4b49      	ldr	r3, [pc, #292]	@ (8004c98 <HTS221_0_Probe+0x144>)
 8004b74:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 8004b76:	4b49      	ldr	r3, [pc, #292]	@ (8004c9c <HTS221_0_Probe+0x148>)
 8004b78:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.GetTick     = IKS01A2_GetTick;
 8004b7a:	4b49      	ldr	r3, [pc, #292]	@ (8004ca0 <HTS221_0_Probe+0x14c>)
 8004b7c:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (HTS221_RegisterBusIO(&hts221_obj_0, &io_ctx) != HTS221_OK)
 8004b7e:	f107 0320 	add.w	r3, r7, #32
 8004b82:	4619      	mov	r1, r3
 8004b84:	4847      	ldr	r0, [pc, #284]	@ (8004ca4 <HTS221_0_Probe+0x150>)
 8004b86:	f7fe faa1 	bl	80030cc <HTS221_RegisterBusIO>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d003      	beq.n	8004b98 <HTS221_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8004b90:	f06f 0306 	mvn.w	r3, #6
 8004b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b96:	e076      	b.n	8004c86 <HTS221_0_Probe+0x132>
  }
  else if (HTS221_ReadID(&hts221_obj_0, &id) != HTS221_OK)
 8004b98:	f107 031f 	add.w	r3, r7, #31
 8004b9c:	4619      	mov	r1, r3
 8004b9e:	4841      	ldr	r0, [pc, #260]	@ (8004ca4 <HTS221_0_Probe+0x150>)
 8004ba0:	f7fe fb19 	bl	80031d6 <HTS221_ReadID>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d003      	beq.n	8004bb2 <HTS221_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8004baa:	f06f 0306 	mvn.w	r3, #6
 8004bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bb0:	e069      	b.n	8004c86 <HTS221_0_Probe+0x132>
  }
  else if (id != HTS221_ID)
 8004bb2:	7ffb      	ldrb	r3, [r7, #31]
 8004bb4:	2bbc      	cmp	r3, #188	@ 0xbc
 8004bb6:	d003      	beq.n	8004bc0 <HTS221_0_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8004bb8:	f06f 0306 	mvn.w	r3, #6
 8004bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bbe:	e062      	b.n	8004c86 <HTS221_0_Probe+0x132>
  }
  else
  {
    (void)HTS221_GetCapabilities(&hts221_obj_0, &cap);
 8004bc0:	f107 030c 	add.w	r3, r7, #12
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	4837      	ldr	r0, [pc, #220]	@ (8004ca4 <HTS221_0_Probe+0x150>)
 8004bc8:	f7fe fb1c 	bl	8003204 <HTS221_GetCapabilities>
    EnvCtx[IKS01A2_HTS221_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 8004bcc:	7b3b      	ldrb	r3, [r7, #12]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	7b7b      	ldrb	r3, [r7, #13]
 8004bd2:	005b      	lsls	r3, r3, #1
 8004bd4:	431a      	orrs	r2, r3
                                           uint32_t)cap.Humidity << 2);
 8004bd6:	7bbb      	ldrb	r3, [r7, #14]
 8004bd8:	009b      	lsls	r3, r3, #2
    EnvCtx[IKS01A2_HTS221_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	4a32      	ldr	r2, [pc, #200]	@ (8004ca8 <HTS221_0_Probe+0x154>)
 8004bde:	6013      	str	r3, [r2, #0]

    EnvCompObj[IKS01A2_HTS221_0] = &hts221_obj_0;
 8004be0:	4b32      	ldr	r3, [pc, #200]	@ (8004cac <HTS221_0_Probe+0x158>)
 8004be2:	4a30      	ldr	r2, [pc, #192]	@ (8004ca4 <HTS221_0_Probe+0x150>)
 8004be4:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[IKS01A2_HTS221_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&HTS221_COMMON_Driver;
 8004be6:	4b32      	ldr	r3, [pc, #200]	@ (8004cb0 <HTS221_0_Probe+0x15c>)
 8004be8:	4a32      	ldr	r2, [pc, #200]	@ (8004cb4 <HTS221_0_Probe+0x160>)
 8004bea:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 8004bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d11d      	bne.n	8004c2e <HTS221_0_Probe+0xda>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d018      	beq.n	8004c2e <HTS221_0_Probe+0xda>
 8004bfc:	7b3b      	ldrb	r3, [r7, #12]
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d115      	bne.n	8004c2e <HTS221_0_Probe+0xda>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_HTS221_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&HTS221_TEMP_Driver;
 8004c02:	4b2d      	ldr	r3, [pc, #180]	@ (8004cb8 <HTS221_0_Probe+0x164>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	4a2d      	ldr	r2, [pc, #180]	@ (8004cbc <HTS221_0_Probe+0x168>)
 8004c08:	492d      	ldr	r1, [pc, #180]	@ (8004cc0 <HTS221_0_Probe+0x16c>)
 8004c0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_HTS221_0]->Init(EnvCompObj[IKS01A2_HTS221_0]) != HTS221_OK)
 8004c0e:	4b28      	ldr	r3, [pc, #160]	@ (8004cb0 <HTS221_0_Probe+0x15c>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a25      	ldr	r2, [pc, #148]	@ (8004cac <HTS221_0_Probe+0x158>)
 8004c16:	6812      	ldr	r2, [r2, #0]
 8004c18:	4610      	mov	r0, r2
 8004c1a:	4798      	blx	r3
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d003      	beq.n	8004c2a <HTS221_0_Probe+0xd6>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8004c22:	f06f 0304 	mvn.w	r3, #4
 8004c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c28:	e001      	b.n	8004c2e <HTS221_0_Probe+0xda>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY) && (cap.Humidity == 1U))
 8004c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d11d      	bne.n	8004c70 <HTS221_0_Probe+0x11c>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f003 0304 	and.w	r3, r3, #4
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d018      	beq.n	8004c70 <HTS221_0_Probe+0x11c>
 8004c3e:	7bbb      	ldrb	r3, [r7, #14]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d115      	bne.n	8004c70 <HTS221_0_Probe+0x11c>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_HTS221_0][FunctionIndex[ENV_HUMIDITY]] = (ENV_SENSOR_FuncDrv_t *)(void *)&HTS221_HUM_Driver;
 8004c44:	4b1c      	ldr	r3, [pc, #112]	@ (8004cb8 <HTS221_0_Probe+0x164>)
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	4a1c      	ldr	r2, [pc, #112]	@ (8004cbc <HTS221_0_Probe+0x168>)
 8004c4a:	491e      	ldr	r1, [pc, #120]	@ (8004cc4 <HTS221_0_Probe+0x170>)
 8004c4c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_HTS221_0]->Init(EnvCompObj[IKS01A2_HTS221_0]) != HTS221_OK)
 8004c50:	4b17      	ldr	r3, [pc, #92]	@ (8004cb0 <HTS221_0_Probe+0x15c>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a15      	ldr	r2, [pc, #84]	@ (8004cac <HTS221_0_Probe+0x158>)
 8004c58:	6812      	ldr	r2, [r2, #0]
 8004c5a:	4610      	mov	r0, r2
 8004c5c:	4798      	blx	r3
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d003      	beq.n	8004c6c <HTS221_0_Probe+0x118>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8004c64:	f06f 0304 	mvn.w	r3, #4
 8004c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c6a:	e001      	b.n	8004c70 <HTS221_0_Probe+0x11c>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE))
 8004c70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d107      	bne.n	8004c86 <HTS221_0_Probe+0x132>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <HTS221_0_Probe+0x132>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004c80:	f06f 0304 	mvn.w	r3, #4
 8004c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }
  }

  return ret;
 8004c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3740      	adds	r7, #64	@ 0x40
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	08001e49 	.word	0x08001e49
 8004c94:	08001ec5 	.word	0x08001ec5
 8004c98:	08001f79 	.word	0x08001f79
 8004c9c:	08001f15 	.word	0x08001f15
 8004ca0:	08001fdd 	.word	0x08001fdd
 8004ca4:	20000554 	.word	0x20000554
 8004ca8:	2000054c 	.word	0x2000054c
 8004cac:	20000524 	.word	0x20000524
 8004cb0:	20000544 	.word	0x20000544
 8004cb4:	20000034 	.word	0x20000034
 8004cb8:	200000a4 	.word	0x200000a4
 8004cbc:	2000052c 	.word	0x2000052c
 8004cc0:	20000058 	.word	0x20000058
 8004cc4:	20000044 	.word	0x20000044

08004cc8 <LPS22HB_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE and/or ENV_PRESSURE
 * @retval BSP status
 */
static int32_t LPS22HB_0_Probe(uint32_t Functions)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b090      	sub	sp, #64	@ 0x40
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  LPS22HB_IO_t            io_ctx;
  uint8_t                 id;
  int32_t                 ret = BSP_ERROR_NONE;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  static LPS22HB_Object_t lps22hb_obj_0;
  LPS22HB_Capabilities_t  cap;

  /* Configure the pressure driver */
  io_ctx.BusType     = LPS22HB_I2C_BUS; /* I2C */
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  io_ctx.Address     = LPS22HB_I2C_ADD_H;
 8004cd8:	23bb      	movs	r3, #187	@ 0xbb
 8004cda:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  io_ctx.Init        = IKS01A2_I2C_Init;
 8004cde:	4b4a      	ldr	r3, [pc, #296]	@ (8004e08 <LPS22HB_0_Probe+0x140>)
 8004ce0:	623b      	str	r3, [r7, #32]
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 8004ce2:	4b4a      	ldr	r3, [pc, #296]	@ (8004e0c <LPS22HB_0_Probe+0x144>)
 8004ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 8004ce6:	4b4a      	ldr	r3, [pc, #296]	@ (8004e10 <LPS22HB_0_Probe+0x148>)
 8004ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 8004cea:	4b4a      	ldr	r3, [pc, #296]	@ (8004e14 <LPS22HB_0_Probe+0x14c>)
 8004cec:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.GetTick     = IKS01A2_GetTick;
 8004cee:	4b4a      	ldr	r3, [pc, #296]	@ (8004e18 <LPS22HB_0_Probe+0x150>)
 8004cf0:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (LPS22HB_RegisterBusIO(&lps22hb_obj_0, &io_ctx) != LPS22HB_OK)
 8004cf2:	f107 0320 	add.w	r3, r7, #32
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4848      	ldr	r0, [pc, #288]	@ (8004e1c <LPS22HB_0_Probe+0x154>)
 8004cfa:	f7fe fffd 	bl	8003cf8 <LPS22HB_RegisterBusIO>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d003      	beq.n	8004d0c <LPS22HB_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8004d04:	f06f 0306 	mvn.w	r3, #6
 8004d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d0a:	e078      	b.n	8004dfe <LPS22HB_0_Probe+0x136>
  }
  else if (LPS22HB_ReadID(&lps22hb_obj_0, &id) != LPS22HB_OK)
 8004d0c:	f107 031f 	add.w	r3, r7, #31
 8004d10:	4619      	mov	r1, r3
 8004d12:	4842      	ldr	r0, [pc, #264]	@ (8004e1c <LPS22HB_0_Probe+0x154>)
 8004d14:	f7ff f895 	bl	8003e42 <LPS22HB_ReadID>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <LPS22HB_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8004d1e:	f06f 0306 	mvn.w	r3, #6
 8004d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d24:	e06b      	b.n	8004dfe <LPS22HB_0_Probe+0x136>
  }
  else if (id != LPS22HB_ID)
 8004d26:	7ffb      	ldrb	r3, [r7, #31]
 8004d28:	2bb1      	cmp	r3, #177	@ 0xb1
 8004d2a:	d003      	beq.n	8004d34 <LPS22HB_0_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8004d2c:	f06f 0306 	mvn.w	r3, #6
 8004d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d32:	e064      	b.n	8004dfe <LPS22HB_0_Probe+0x136>
  }
  else
  {
    (void)LPS22HB_GetCapabilities(&lps22hb_obj_0, &cap);
 8004d34:	f107 030c 	add.w	r3, r7, #12
 8004d38:	4619      	mov	r1, r3
 8004d3a:	4838      	ldr	r0, [pc, #224]	@ (8004e1c <LPS22HB_0_Probe+0x154>)
 8004d3c:	f7ff f898 	bl	8003e70 <LPS22HB_GetCapabilities>

    EnvCtx[IKS01A2_LPS22HB_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 8004d40:	7b3b      	ldrb	r3, [r7, #12]
 8004d42:	461a      	mov	r2, r3
 8004d44:	7b7b      	ldrb	r3, [r7, #13]
 8004d46:	005b      	lsls	r3, r3, #1
 8004d48:	431a      	orrs	r2, r3
                                            uint32_t)cap.Humidity << 2);
 8004d4a:	7bbb      	ldrb	r3, [r7, #14]
 8004d4c:	009b      	lsls	r3, r3, #2
    EnvCtx[IKS01A2_LPS22HB_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	4a33      	ldr	r2, [pc, #204]	@ (8004e20 <LPS22HB_0_Probe+0x158>)
 8004d52:	6053      	str	r3, [r2, #4]

    EnvCompObj[IKS01A2_LPS22HB_0] = &lps22hb_obj_0;
 8004d54:	4b33      	ldr	r3, [pc, #204]	@ (8004e24 <LPS22HB_0_Probe+0x15c>)
 8004d56:	4a31      	ldr	r2, [pc, #196]	@ (8004e1c <LPS22HB_0_Probe+0x154>)
 8004d58:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[IKS01A2_LPS22HB_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&LPS22HB_COMMON_Driver;
 8004d5a:	4b33      	ldr	r3, [pc, #204]	@ (8004e28 <LPS22HB_0_Probe+0x160>)
 8004d5c:	4a33      	ldr	r2, [pc, #204]	@ (8004e2c <LPS22HB_0_Probe+0x164>)
 8004d5e:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 8004d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d11e      	bne.n	8004da4 <LPS22HB_0_Probe+0xdc>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f003 0301 	and.w	r3, r3, #1
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d019      	beq.n	8004da4 <LPS22HB_0_Probe+0xdc>
 8004d70:	7b3b      	ldrb	r3, [r7, #12]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d116      	bne.n	8004da4 <LPS22HB_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_LPS22HB_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HB_TEMP_Driver;
 8004d76:	4b2e      	ldr	r3, [pc, #184]	@ (8004e30 <LPS22HB_0_Probe+0x168>)
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	4a2e      	ldr	r2, [pc, #184]	@ (8004e34 <LPS22HB_0_Probe+0x16c>)
 8004d7c:	3303      	adds	r3, #3
 8004d7e:	492e      	ldr	r1, [pc, #184]	@ (8004e38 <LPS22HB_0_Probe+0x170>)
 8004d80:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_LPS22HB_0]->Init(EnvCompObj[IKS01A2_LPS22HB_0]) != LPS22HB_OK)
 8004d84:	4b28      	ldr	r3, [pc, #160]	@ (8004e28 <LPS22HB_0_Probe+0x160>)
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a26      	ldr	r2, [pc, #152]	@ (8004e24 <LPS22HB_0_Probe+0x15c>)
 8004d8c:	6852      	ldr	r2, [r2, #4]
 8004d8e:	4610      	mov	r0, r2
 8004d90:	4798      	blx	r3
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d003      	beq.n	8004da0 <LPS22HB_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8004d98:	f06f 0304 	mvn.w	r3, #4
 8004d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d9e:	e001      	b.n	8004da4 <LPS22HB_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8004da0:	2300      	movs	r3, #0
 8004da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE) && (cap.Pressure == 1U))
 8004da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d11e      	bne.n	8004de8 <LPS22HB_0_Probe+0x120>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f003 0302 	and.w	r3, r3, #2
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d019      	beq.n	8004de8 <LPS22HB_0_Probe+0x120>
 8004db4:	7b7b      	ldrb	r3, [r7, #13]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d116      	bne.n	8004de8 <LPS22HB_0_Probe+0x120>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[IKS01A2_LPS22HB_0][FunctionIndex[ENV_PRESSURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HB_PRESS_Driver;
 8004dba:	4b1d      	ldr	r3, [pc, #116]	@ (8004e30 <LPS22HB_0_Probe+0x168>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	4a1d      	ldr	r2, [pc, #116]	@ (8004e34 <LPS22HB_0_Probe+0x16c>)
 8004dc0:	3303      	adds	r3, #3
 8004dc2:	491e      	ldr	r1, [pc, #120]	@ (8004e3c <LPS22HB_0_Probe+0x174>)
 8004dc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[IKS01A2_LPS22HB_0]->Init(EnvCompObj[IKS01A2_LPS22HB_0]) != LPS22HB_OK)
 8004dc8:	4b17      	ldr	r3, [pc, #92]	@ (8004e28 <LPS22HB_0_Probe+0x160>)
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a15      	ldr	r2, [pc, #84]	@ (8004e24 <LPS22HB_0_Probe+0x15c>)
 8004dd0:	6852      	ldr	r2, [r2, #4]
 8004dd2:	4610      	mov	r0, r2
 8004dd4:	4798      	blx	r3
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d003      	beq.n	8004de4 <LPS22HB_0_Probe+0x11c>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8004ddc:	f06f 0304 	mvn.w	r3, #4
 8004de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004de2:	e001      	b.n	8004de8 <LPS22HB_0_Probe+0x120>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8004de4:	2300      	movs	r3, #0
 8004de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY))
 8004de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d107      	bne.n	8004dfe <LPS22HB_0_Probe+0x136>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <LPS22HB_0_Probe+0x136>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004df8:	f06f 0304 	mvn.w	r3, #4
 8004dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }
  }
  return ret;
 8004dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3740      	adds	r7, #64	@ 0x40
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	08001e49 	.word	0x08001e49
 8004e0c:	08001ec5 	.word	0x08001ec5
 8004e10:	08001f79 	.word	0x08001f79
 8004e14:	08001f15 	.word	0x08001f15
 8004e18:	08001fdd 	.word	0x08001fdd
 8004e1c:	20000580 	.word	0x20000580
 8004e20:	2000054c 	.word	0x2000054c
 8004e24:	20000524 	.word	0x20000524
 8004e28:	20000544 	.word	0x20000544
 8004e2c:	2000006c 	.word	0x2000006c
 8004e30:	200000a4 	.word	0x200000a4
 8004e34:	2000052c 	.word	0x2000052c
 8004e38:	20000090 	.word	0x20000090
 8004e3c:	2000007c 	.word	0x2000007c

08004e40 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8004e44:	4b04      	ldr	r3, [pc, #16]	@ (8004e58 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	4a03      	ldr	r2, [pc, #12]	@ (8004e58 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8004e4a:	f043 0301 	orr.w	r3, r3, #1
 8004e4e:	6053      	str	r3, [r2, #4]
}
 8004e50:	bf00      	nop
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bc80      	pop	{r7}
 8004e56:	4770      	bx	lr
 8004e58:	e0042000 	.word	0xe0042000

08004e5c <LL_DBGMCU_EnableDBGStopMode>:
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8004e60:	4b04      	ldr	r3, [pc, #16]	@ (8004e74 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	4a03      	ldr	r2, [pc, #12]	@ (8004e74 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8004e66:	f043 0302 	orr.w	r3, r3, #2
 8004e6a:	6053      	str	r3, [r2, #4]
}
 8004e6c:	bf00      	nop
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bc80      	pop	{r7}
 8004e72:	4770      	bx	lr
 8004e74:	e0042000 	.word	0xe0042000

08004e78 <LL_DBGMCU_EnableDBGStandbyMode>:
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8004e7c:	4b04      	ldr	r3, [pc, #16]	@ (8004e90 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	4a03      	ldr	r2, [pc, #12]	@ (8004e90 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8004e82:	f043 0304 	orr.w	r3, r3, #4
 8004e86:	6053      	str	r3, [r2, #4]
}
 8004e88:	bf00      	nop
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bc80      	pop	{r7}
 8004e8e:	4770      	bx	lr
 8004e90:	e0042000 	.word	0xe0042000

08004e94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e9e:	2003      	movs	r0, #3
 8004ea0:	f001 f8ea 	bl	8006078 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004ea4:	f003 ffe4 	bl	8008e70 <HAL_RCC_GetHCLKFreq>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	4a09      	ldr	r2, [pc, #36]	@ (8004ed0 <HAL_Init+0x3c>)
 8004eac:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004eae:	200f      	movs	r0, #15
 8004eb0:	f7fd fb66 	bl	8002580 <HAL_InitTick>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d002      	beq.n	8004ec0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	71fb      	strb	r3, [r7, #7]
 8004ebe:	e001      	b.n	8004ec4 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004ec0:	f7fc ff0d 	bl	8001cde <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004ec4:	79fb      	ldrb	r3, [r7, #7]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3708      	adds	r7, #8
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	20000030 	.word	0x20000030

08004ed4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004ed8:	4b05      	ldr	r3, [pc, #20]	@ (8004ef0 <HAL_IncTick+0x1c>)
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	461a      	mov	r2, r3
 8004ede:	4b05      	ldr	r3, [pc, #20]	@ (8004ef4 <HAL_IncTick+0x20>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	4a03      	ldr	r2, [pc, #12]	@ (8004ef4 <HAL_IncTick+0x20>)
 8004ee6:	6013      	str	r3, [r2, #0]
}
 8004ee8:	bf00      	nop
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bc80      	pop	{r7}
 8004eee:	4770      	bx	lr
 8004ef0:	200000bc 	.word	0x200000bc
 8004ef4:	200005ac 	.word	0x200005ac

08004ef8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004efc:	4b04      	ldr	r3, [pc, #16]	@ (8004f10 <HAL_SuspendTick+0x18>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a03      	ldr	r2, [pc, #12]	@ (8004f10 <HAL_SuspendTick+0x18>)
 8004f02:	f023 0302 	bic.w	r3, r3, #2
 8004f06:	6013      	str	r3, [r2, #0]
}
 8004f08:	bf00      	nop
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr
 8004f10:	e000e010 	.word	0xe000e010

08004f14 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004f14:	b480      	push	{r7}
 8004f16:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004f18:	4b04      	ldr	r3, [pc, #16]	@ (8004f2c <HAL_ResumeTick+0x18>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a03      	ldr	r2, [pc, #12]	@ (8004f2c <HAL_ResumeTick+0x18>)
 8004f1e:	f043 0302 	orr.w	r3, r3, #2
 8004f22:	6013      	str	r3, [r2, #0]
}
 8004f24:	bf00      	nop
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr
 8004f2c:	e000e010 	.word	0xe000e010

08004f30 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8004f34:	4b02      	ldr	r3, [pc, #8]	@ (8004f40 <HAL_GetUIDw0+0x10>)
 8004f36:	681b      	ldr	r3, [r3, #0]
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bc80      	pop	{r7}
 8004f3e:	4770      	bx	lr
 8004f40:	1fff7590 	.word	0x1fff7590

08004f44 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8004f44:	b480      	push	{r7}
 8004f46:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8004f48:	4b02      	ldr	r3, [pc, #8]	@ (8004f54 <HAL_GetUIDw1+0x10>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr
 8004f54:	1fff7594 	.word	0x1fff7594

08004f58 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8004f5c:	4b02      	ldr	r3, [pc, #8]	@ (8004f68 <HAL_GetUIDw2+0x10>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr
 8004f68:	1fff7598 	.word	0x1fff7598

08004f6c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8004f70:	f7ff ff66 	bl	8004e40 <LL_DBGMCU_EnableDBGSleepMode>
}
 8004f74:	bf00      	nop
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8004f7c:	f7ff ff6e 	bl	8004e5c <LL_DBGMCU_EnableDBGStopMode>
}
 8004f80:	bf00      	nop
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8004f88:	f7ff ff76 	bl	8004e78 <LL_DBGMCU_EnableDBGStandbyMode>
}
 8004f8c:	bf00      	nop
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	431a      	orrs	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	601a      	str	r2, [r3, #0]
}
 8004faa:	bf00      	nop
 8004fac:	370c      	adds	r7, #12
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bc80      	pop	{r7}
 8004fb2:	4770      	bx	lr

08004fb4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bc80      	pop	{r7}
 8004fcc:	4770      	bx	lr

08004fce <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b085      	sub	sp, #20
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	60f8      	str	r0, [r7, #12]
 8004fd6:	60b9      	str	r1, [r7, #8]
 8004fd8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	695a      	ldr	r2, [r3, #20]
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2107      	movs	r1, #7
 8004fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8004fea:	43db      	mvns	r3, r3
 8004fec:	401a      	ands	r2, r3
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f003 0304 	and.w	r3, r3, #4
 8004ff4:	6879      	ldr	r1, [r7, #4]
 8004ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8004ffa:	431a      	orrs	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8005000:	bf00      	nop
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	bc80      	pop	{r7}
 8005008:	4770      	bx	lr

0800500a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800500a:	b480      	push	{r7}
 800500c:	b083      	sub	sp, #12
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800501a:	2b00      	cmp	r3, #0
 800501c:	d101      	bne.n	8005022 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800501e:	2301      	movs	r3, #1
 8005020:	e000      	b.n	8005024 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	bc80      	pop	{r7}
 800502c:	4770      	bx	lr

0800502e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800502e:	b480      	push	{r7}
 8005030:	b085      	sub	sp, #20
 8005032:	af00      	add	r7, sp, #0
 8005034:	60f8      	str	r0, [r7, #12]
 8005036:	60b9      	str	r1, [r7, #8]
 8005038:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	f003 031f 	and.w	r3, r3, #31
 8005044:	210f      	movs	r1, #15
 8005046:	fa01 f303 	lsl.w	r3, r1, r3
 800504a:	43db      	mvns	r3, r3
 800504c:	401a      	ands	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	0e9b      	lsrs	r3, r3, #26
 8005052:	f003 010f 	and.w	r1, r3, #15
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	f003 031f 	and.w	r3, r3, #31
 800505c:	fa01 f303 	lsl.w	r3, r1, r3
 8005060:	431a      	orrs	r2, r3
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005066:	bf00      	nop
 8005068:	3714      	adds	r7, #20
 800506a:	46bd      	mov	sp, r7
 800506c:	bc80      	pop	{r7}
 800506e:	4770      	bx	lr

08005070 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8005084:	431a      	orrs	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	bc80      	pop	{r7}
 8005092:	4770      	bx	lr

08005094 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80050a8:	43db      	mvns	r3, r3
 80050aa:	401a      	ands	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bc80      	pop	{r7}
 80050b8:	4770      	bx	lr

080050ba <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b085      	sub	sp, #20
 80050be:	af00      	add	r7, sp, #0
 80050c0:	60f8      	str	r0, [r7, #12]
 80050c2:	60b9      	str	r1, [r7, #8]
 80050c4:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	695a      	ldr	r2, [r3, #20]
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	021b      	lsls	r3, r3, #8
 80050ce:	43db      	mvns	r3, r3
 80050d0:	401a      	ands	r2, r3
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	0219      	lsls	r1, r3, #8
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	400b      	ands	r3, r1
 80050da:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 80050de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80050e2:	431a      	orrs	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80050e8:	bf00      	nop
 80050ea:	3714      	adds	r7, #20
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bc80      	pop	{r7}
 80050f0:	4770      	bx	lr

080050f2 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005102:	f023 0317 	bic.w	r3, r3, #23
 8005106:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800510e:	bf00      	nop
 8005110:	370c      	adds	r7, #12
 8005112:	46bd      	mov	sp, r7
 8005114:	bc80      	pop	{r7}
 8005116:	4770      	bx	lr

08005118 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005128:	f023 0317 	bic.w	r3, r3, #23
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6093      	str	r3, [r2, #8]
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	bc80      	pop	{r7}
 8005138:	4770      	bx	lr

0800513a <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800513a:	b480      	push	{r7}
 800513c:	b083      	sub	sp, #12
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800514a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800514e:	d101      	bne.n	8005154 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005150:	2301      	movs	r3, #1
 8005152:	e000      	b.n	8005156 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	370c      	adds	r7, #12
 800515a:	46bd      	mov	sp, r7
 800515c:	bc80      	pop	{r7}
 800515e:	4770      	bx	lr

08005160 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005170:	f023 0317 	bic.w	r3, r3, #23
 8005174:	f043 0201 	orr.w	r2, r3, #1
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	bc80      	pop	{r7}
 8005184:	4770      	bx	lr

08005186 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005186:	b480      	push	{r7}
 8005188:	b083      	sub	sp, #12
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005196:	f023 0317 	bic.w	r3, r3, #23
 800519a:	f043 0202 	orr.w	r2, r3, #2
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80051a2:	bf00      	nop
 80051a4:	370c      	adds	r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bc80      	pop	{r7}
 80051aa:	4770      	bx	lr

080051ac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f003 0301 	and.w	r3, r3, #1
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d101      	bne.n	80051c4 <LL_ADC_IsEnabled+0x18>
 80051c0:	2301      	movs	r3, #1
 80051c2:	e000      	b.n	80051c6 <LL_ADC_IsEnabled+0x1a>
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bc80      	pop	{r7}
 80051ce:	4770      	bx	lr

080051d0 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f003 0302 	and.w	r3, r3, #2
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d101      	bne.n	80051e8 <LL_ADC_IsDisableOngoing+0x18>
 80051e4:	2301      	movs	r3, #1
 80051e6:	e000      	b.n	80051ea <LL_ADC_IsDisableOngoing+0x1a>
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bc80      	pop	{r7}
 80051f2:	4770      	bx	lr

080051f4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005204:	f023 0317 	bic.w	r3, r3, #23
 8005208:	f043 0204 	orr.w	r2, r3, #4
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005210:	bf00      	nop
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	bc80      	pop	{r7}
 8005218:	4770      	bx	lr

0800521a <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800521a:	b480      	push	{r7}
 800521c:	b083      	sub	sp, #12
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800522a:	f023 0317 	bic.w	r3, r3, #23
 800522e:	f043 0210 	orr.w	r2, r3, #16
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005236:	bf00      	nop
 8005238:	370c      	adds	r7, #12
 800523a:	46bd      	mov	sp, r7
 800523c:	bc80      	pop	{r7}
 800523e:	4770      	bx	lr

08005240 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f003 0304 	and.w	r3, r3, #4
 8005250:	2b04      	cmp	r3, #4
 8005252:	d101      	bne.n	8005258 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005254:	2301      	movs	r3, #1
 8005256:	e000      	b.n	800525a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	bc80      	pop	{r7}
 8005262:	4770      	bx	lr

08005264 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b088      	sub	sp, #32
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800526c:	2300      	movs	r3, #0
 800526e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8005270:	2300      	movs	r3, #0
 8005272:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8005274:	2300      	movs	r3, #0
 8005276:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005278:	2300      	movs	r3, #0
 800527a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e1a8      	b.n	80055d8 <HAL_ADC_Init+0x374>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005290:	2b00      	cmp	r3, #0
 8005292:	d109      	bne.n	80052a8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f7fb ff4f 	bl	8001138 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7ff ff44 	bl	800513a <LL_ADC_IsInternalRegulatorEnabled>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d114      	bne.n	80052e2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4618      	mov	r0, r3
 80052be:	f7ff ff18 	bl	80050f2 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80052c2:	4b98      	ldr	r3, [pc, #608]	@ (8005524 <HAL_ADC_Init+0x2c0>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	099b      	lsrs	r3, r3, #6
 80052c8:	4a97      	ldr	r2, [pc, #604]	@ (8005528 <HAL_ADC_Init+0x2c4>)
 80052ca:	fba2 2303 	umull	r2, r3, r2, r3
 80052ce:	099b      	lsrs	r3, r3, #6
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80052d4:	e002      	b.n	80052dc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	3b01      	subs	r3, #1
 80052da:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1f9      	bne.n	80052d6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4618      	mov	r0, r3
 80052e8:	f7ff ff27 	bl	800513a <LL_ADC_IsInternalRegulatorEnabled>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10d      	bne.n	800530e <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f6:	f043 0210 	orr.w	r2, r3, #16
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005302:	f043 0201 	orr.w	r2, r3, #1
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4618      	mov	r0, r3
 8005314:	f7ff ff94 	bl	8005240 <LL_ADC_REG_IsConversionOngoing>
 8005318:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800531e:	f003 0310 	and.w	r3, r3, #16
 8005322:	2b00      	cmp	r3, #0
 8005324:	f040 814f 	bne.w	80055c6 <HAL_ADC_Init+0x362>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2b00      	cmp	r3, #0
 800532c:	f040 814b 	bne.w	80055c6 <HAL_ADC_Init+0x362>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005334:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005338:	f043 0202 	orr.w	r2, r3, #2
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4618      	mov	r0, r3
 8005346:	f7ff ff31 	bl	80051ac <LL_ADC_IsEnabled>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d14a      	bne.n	80053e6 <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f023 0118 	bic.w	r1, r3, #24
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	689a      	ldr	r2, [r3, #8]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005372:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                   hadc->Init.Oversampling.Ratio         |
 8005378:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                   hadc->Init.Oversampling.RightBitShift |
 800537e:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8005384:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	4313      	orrs	r3, r2
 800538a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005392:	2b01      	cmp	r3, #1
 8005394:	d103      	bne.n	800539e <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	f043 0301 	orr.w	r3, r3, #1
 800539c:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	691a      	ldr	r2, [r3, #16]
 80053a4:	4b61      	ldr	r3, [pc, #388]	@ (800552c <HAL_ADC_Init+0x2c8>)
 80053a6:	4013      	ands	r3, r2
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6812      	ldr	r2, [r2, #0]
 80053ac:	6979      	ldr	r1, [r7, #20]
 80053ae:	430b      	orrs	r3, r1
 80053b0:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80053ba:	d014      	beq.n	80053e6 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80053c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053c4:	d00f      	beq.n	80053e6 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80053ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053ce:	d00a      	beq.n	80053e6 <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 80053d0:	4b57      	ldr	r3, [pc, #348]	@ (8005530 <HAL_ADC_Init+0x2cc>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 80053e0:	4953      	ldr	r1, [pc, #332]	@ (8005530 <HAL_ADC_Init+0x2cc>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	7e1b      	ldrb	r3, [r3, #24]
 80053ea:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	7e5b      	ldrb	r3, [r3, #25]
 80053f0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80053f2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	7e9b      	ldrb	r3, [r3, #26]
 80053f8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80053fa:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005400:	2a00      	cmp	r2, #0
 8005402:	d002      	beq.n	800540a <HAL_ADC_Init+0x1a6>
 8005404:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005408:	e000      	b.n	800540c <HAL_ADC_Init+0x1a8>
 800540a:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800540c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8005412:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	da04      	bge.n	8005426 <HAL_ADC_Init+0x1c2>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005424:	e001      	b.n	800542a <HAL_ADC_Init+0x1c6>
 8005426:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                 hadc->Init.DataAlign                                           |
 800542a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005432:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8005434:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005436:	69ba      	ldr	r2, [r7, #24]
 8005438:	4313      	orrs	r3, r2
 800543a:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d114      	bne.n	8005470 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	7e9b      	ldrb	r3, [r3, #26]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d104      	bne.n	8005458 <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005454:	61bb      	str	r3, [r7, #24]
 8005456:	e00b      	b.n	8005470 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800545c:	f043 0220 	orr.w	r2, r3, #32
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005468:	f043 0201 	orr.w	r2, r3, #1
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005474:	2b00      	cmp	r3, #0
 8005476:	d009      	beq.n	800548c <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547c:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005484:	4313      	orrs	r3, r2
 8005486:	69ba      	ldr	r2, [r7, #24]
 8005488:	4313      	orrs	r3, r2
 800548a:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 8005496:	f423 73f3 	bic.w	r3, r3, #486	@ 0x1e6
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	6812      	ldr	r2, [r2, #0]
 800549e:	69b9      	ldr	r1, [r7, #24]
 80054a0:	430b      	orrs	r3, r1
 80054a2:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	691a      	ldr	r2, [r3, #16]
 80054aa:	4b22      	ldr	r3, [pc, #136]	@ (8005534 <HAL_ADC_Init+0x2d0>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	6812      	ldr	r2, [r2, #0]
 80054b2:	6979      	ldr	r1, [r7, #20]
 80054b4:	430b      	orrs	r3, r1
 80054b6:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6818      	ldr	r0, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054c0:	461a      	mov	r2, r3
 80054c2:	2100      	movs	r1, #0
 80054c4:	f7ff fd83 	bl	8004fce <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6818      	ldr	r0, [r3, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d0:	461a      	mov	r2, r3
 80054d2:	4919      	ldr	r1, [pc, #100]	@ (8005538 <HAL_ADC_Init+0x2d4>)
 80054d4:	f7ff fd7b 	bl	8004fce <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d108      	bne.n	80054f2 <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f062 020f 	orn	r2, r2, #15
 80054ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80054f0:	e044      	b.n	800557c <HAL_ADC_Init+0x318>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054fa:	d13f      	bne.n	800557c <HAL_ADC_Init+0x318>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80054fc:	2300      	movs	r3, #0
 80054fe:	613b      	str	r3, [r7, #16]
 8005500:	e00c      	b.n	800551c <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	fa22 f303 	lsr.w	r3, r2, r3
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	2b0f      	cmp	r3, #15
 8005514:	d012      	beq.n	800553c <HAL_ADC_Init+0x2d8>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	3301      	adds	r3, #1
 800551a:	613b      	str	r3, [r7, #16]
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	2b07      	cmp	r3, #7
 8005520:	d9ef      	bls.n	8005502 <HAL_ADC_Init+0x29e>
 8005522:	e00c      	b.n	800553e <HAL_ADC_Init+0x2da>
 8005524:	20000030 	.word	0x20000030
 8005528:	053e2d63 	.word	0x053e2d63
 800552c:	1ffffc02 	.word	0x1ffffc02
 8005530:	40012708 	.word	0x40012708
 8005534:	dffffc02 	.word	0xdffffc02
 8005538:	03ffff04 	.word	0x03ffff04
            ADC_CHSELR_SQ1)
        {
          break;
 800553c:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d108      	bne.n	8005556 <HAL_ADC_Init+0x2f2>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f062 020f 	orn	r2, r2, #15
 8005552:	629a      	str	r2, [r3, #40]	@ 0x28
 8005554:	e012      	b.n	800557c <HAL_ADC_Init+0x318>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	69db      	ldr	r3, [r3, #28]
 8005560:	3b01      	subs	r3, #1
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	f003 031c 	and.w	r3, r3, #28
 8005568:	f06f 020f 	mvn.w	r2, #15
 800556c:	fa02 f103 	lsl.w	r1, r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	430a      	orrs	r2, r1
 800557a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68da      	ldr	r2, [r3, #12]
 8005582:	4b17      	ldr	r3, [pc, #92]	@ (80055e0 <HAL_ADC_Init+0x37c>)
 8005584:	4013      	ands	r3, r2
 8005586:	69ba      	ldr	r2, [r7, #24]
 8005588:	429a      	cmp	r2, r3
 800558a:	d10b      	bne.n	80055a4 <HAL_ADC_Init+0x340>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005596:	f023 0303 	bic.w	r3, r3, #3
 800559a:	f043 0201 	orr.w	r2, r3, #1
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	659a      	str	r2, [r3, #88]	@ 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80055a2:	e018      	b.n	80055d6 <HAL_ADC_Init+0x372>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a8:	f023 0312 	bic.w	r3, r3, #18
 80055ac:	f043 0210 	orr.w	r2, r3, #16
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055b8:	f043 0201 	orr.w	r2, r3, #1
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80055c4:	e007      	b.n	80055d6 <HAL_ADC_Init+0x372>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ca:	f043 0210 	orr.w	r2, r3, #16
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80055d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3720      	adds	r7, #32
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	833fffe7 	.word	0x833fffe7

080055e4 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e06a      	b.n	80056cc <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fa:	f043 0202 	orr.w	r2, r3, #2
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 fab6 	bl	8005b74 <ADC_ConversionStop>
 8005608:	4603      	mov	r3, r0
 800560a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800560c:	7bfb      	ldrb	r3, [r7, #15]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d10f      	bne.n	8005632 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 fb6a 	bl	8005cec <ADC_Disable>
 8005618:	4603      	mov	r3, r0
 800561a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800561c:	7bfb      	ldrb	r3, [r7, #15]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d102      	bne.n	8005628 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4618      	mov	r0, r3
 800562e:	f7ff fd73 	bl	8005118 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	6812      	ldr	r2, [r2, #0]
 800563c:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8005640:	f023 0303 	bic.w	r3, r3, #3
 8005644:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f240 329f 	movw	r2, #927	@ 0x39f
 800564e:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68d9      	ldr	r1, [r3, #12]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	4b1e      	ldr	r3, [pc, #120]	@ (80056d4 <HAL_ADC_DeInit+0xf0>)
 800565c:	400b      	ands	r3, r1
 800565e:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	691a      	ldr	r2, [r3, #16]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 800566e:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	695a      	ldr	r2, [r3, #20]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f022 0207 	bic.w	r2, r2, #7
 800567e:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	6a1a      	ldr	r2, [r3, #32]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 800568e:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2200      	movs	r2, #0
 800569c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800569e:	4b0e      	ldr	r3, [pc, #56]	@ (80056d8 <HAL_ADC_DeInit+0xf4>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a0d      	ldr	r2, [pc, #52]	@ (80056d8 <HAL_ADC_DeInit+0xf4>)
 80056a4:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 80056a8:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7fb fd82 	bl	80011b4 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80056ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	833e0200 	.word	0x833e0200
 80056d8:	40012708 	.word	0x40012708

080056dc <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7ff fda9 	bl	8005240 <LL_ADC_REG_IsConversionOngoing>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d132      	bne.n	800575a <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d101      	bne.n	8005702 <HAL_ADC_Start+0x26>
 80056fe:	2302      	movs	r3, #2
 8005700:	e02e      	b.n	8005760 <HAL_ADC_Start+0x84>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 fa70 	bl	8005bf0 <ADC_Enable>
 8005710:	4603      	mov	r3, r0
 8005712:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005714:	7bfb      	ldrb	r3, [r7, #15]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d11a      	bne.n	8005750 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800571e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005722:	f023 0301 	bic.w	r3, r3, #1
 8005726:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	221c      	movs	r2, #28
 800573a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4618      	mov	r0, r3
 800574a:	f7ff fd53 	bl	80051f4 <LL_ADC_REG_StartConversion>
 800574e:	e006      	b.n	800575e <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8005758:	e001      	b.n	800575e <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800575a:	2302      	movs	r3, #2
 800575c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800575e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005760:	4618      	mov	r0, r3
 8005762:	3710      	adds	r7, #16
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005776:	2b01      	cmp	r3, #1
 8005778:	d101      	bne.n	800577e <HAL_ADC_Stop+0x16>
 800577a:	2302      	movs	r3, #2
 800577c:	e022      	b.n	80057c4 <HAL_ADC_Stop+0x5c>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f000 f9f4 	bl	8005b74 <ADC_ConversionStop>
 800578c:	4603      	mov	r3, r0
 800578e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005790:	7bfb      	ldrb	r3, [r7, #15]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d111      	bne.n	80057ba <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 faa8 	bl	8005cec <ADC_Disable>
 800579c:	4603      	mov	r3, r0
 800579e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80057a0:	7bfb      	ldrb	r3, [r7, #15]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d109      	bne.n	80057ba <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057ae:	f023 0301 	bic.w	r3, r3, #1
 80057b2:	f043 0201 	orr.w	r2, r3, #1
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	2b08      	cmp	r3, #8
 80057dc:	d102      	bne.n	80057e4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80057de:	2308      	movs	r3, #8
 80057e0:	60fb      	str	r3, [r7, #12]
 80057e2:	e010      	b.n	8005806 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d007      	beq.n	8005802 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f6:	f043 0220 	orr.w	r2, r3, #32
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e070      	b.n	80058e4 <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8005802:	2304      	movs	r3, #4
 8005804:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005806:	f7fc fec5 	bl	8002594 <HAL_GetTick>
 800580a:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800580c:	e01a      	b.n	8005844 <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005814:	d016      	beq.n	8005844 <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8005816:	f7fc febd 	bl	8002594 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	429a      	cmp	r2, r3
 8005824:	d302      	bcc.n	800582c <HAL_ADC_PollForConversion+0x60>
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10b      	bne.n	8005844 <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005830:	f043 0204 	orr.w	r2, r3, #4
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e04f      	b.n	80058e4 <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	4013      	ands	r3, r2
 800584e:	2b00      	cmp	r3, #0
 8005850:	d0dd      	beq.n	800580e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005856:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4618      	mov	r0, r3
 8005864:	f7ff fbd1 	bl	800500a <LL_ADC_REG_IsTriggerSourceSWStart>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d031      	beq.n	80058d2 <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	7e9b      	ldrb	r3, [r3, #26]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d12d      	bne.n	80058d2 <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0308 	and.w	r3, r3, #8
 8005880:	2b08      	cmp	r3, #8
 8005882:	d126      	bne.n	80058d2 <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4618      	mov	r0, r3
 800588a:	f7ff fcd9 	bl	8005240 <LL_ADC_REG_IsConversionOngoing>
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d112      	bne.n	80058ba <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685a      	ldr	r2, [r3, #4]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 020c 	bic.w	r2, r2, #12
 80058a2:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058ac:	f023 0301 	bic.w	r3, r3, #1
 80058b0:	f043 0201 	orr.w	r2, r3, #1
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80058b8:	e00b      	b.n	80058d2 <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058be:	f043 0220 	orr.w	r2, r3, #32
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ca:	f043 0201 	orr.w	r2, r3, #1
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	7e1b      	ldrb	r3, [r3, #24]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d103      	bne.n	80058e2 <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	220c      	movs	r2, #12
 80058e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	bc80      	pop	{r7}
 8005902:	4770      	bx	lr

08005904 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b088      	sub	sp, #32
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800590e:	2300      	movs	r3, #0
 8005910:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005912:	2300      	movs	r3, #0
 8005914:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005924:	2b01      	cmp	r3, #1
 8005926:	d101      	bne.n	800592c <HAL_ADC_ConfigChannel+0x28>
 8005928:	2302      	movs	r3, #2
 800592a:	e110      	b.n	8005b4e <HAL_ADC_ConfigChannel+0x24a>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4618      	mov	r0, r3
 800593a:	f7ff fc81 	bl	8005240 <LL_ADC_REG_IsConversionOngoing>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	f040 80f7 	bne.w	8005b34 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	2b02      	cmp	r3, #2
 800594c:	f000 80b1 	beq.w	8005ab2 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	691b      	ldr	r3, [r3, #16]
 8005954:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005958:	d004      	beq.n	8005964 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800595e:	4a7e      	ldr	r2, [pc, #504]	@ (8005b58 <HAL_ADC_ConfigChannel+0x254>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d108      	bne.n	8005976 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4619      	mov	r1, r3
 800596e:	4610      	mov	r0, r2
 8005970:	f7ff fb7e 	bl	8005070 <LL_ADC_REG_SetSequencerChAdd>
 8005974:	e041      	b.n	80059fa <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f003 031f 	and.w	r3, r3, #31
 8005982:	210f      	movs	r1, #15
 8005984:	fa01 f303 	lsl.w	r3, r1, r3
 8005988:	43db      	mvns	r3, r3
 800598a:	401a      	ands	r2, r3
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8005994:	2b00      	cmp	r3, #0
 8005996:	d105      	bne.n	80059a4 <HAL_ADC_ConfigChannel+0xa0>
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	0e9b      	lsrs	r3, r3, #26
 800599e:	f003 031f 	and.w	r3, r3, #31
 80059a2:	e011      	b.n	80059c8 <HAL_ADC_ConfigChannel+0xc4>
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	fa93 f3a3 	rbit	r3, r3
 80059b0:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d101      	bne.n	80059c0 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80059bc:	2320      	movs	r3, #32
 80059be:	e003      	b.n	80059c8 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	fab3 f383 	clz	r3, r3
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	6839      	ldr	r1, [r7, #0]
 80059ca:	6849      	ldr	r1, [r1, #4]
 80059cc:	f001 011f 	and.w	r1, r1, #31
 80059d0:	408b      	lsls	r3, r1
 80059d2:	431a      	orrs	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	089b      	lsrs	r3, r3, #2
 80059de:	1c5a      	adds	r2, r3, #1
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d808      	bhi.n	80059fa <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6818      	ldr	r0, [r3, #0]
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	6859      	ldr	r1, [r3, #4]
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	461a      	mov	r2, r3
 80059f6:	f7ff fb1a 	bl	800502e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6818      	ldr	r0, [r3, #0]
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	6819      	ldr	r1, [r3, #0]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	461a      	mov	r2, r3
 8005a08:	f7ff fb57 	bl	80050ba <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f280 8097 	bge.w	8005b44 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a16:	4851      	ldr	r0, [pc, #324]	@ (8005b5c <HAL_ADC_ConfigChannel+0x258>)
 8005a18:	f7ff facc 	bl	8004fb4 <LL_ADC_GetCommonPathInternalCh>
 8005a1c:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a4f      	ldr	r2, [pc, #316]	@ (8005b60 <HAL_ADC_ConfigChannel+0x25c>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d120      	bne.n	8005a6a <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d11b      	bne.n	8005a6a <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4848      	ldr	r0, [pc, #288]	@ (8005b5c <HAL_ADC_ConfigChannel+0x258>)
 8005a3c:	f7ff faa8 	bl	8004f90 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8005a40:	4b48      	ldr	r3, [pc, #288]	@ (8005b64 <HAL_ADC_ConfigChannel+0x260>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	099b      	lsrs	r3, r3, #6
 8005a46:	4a48      	ldr	r2, [pc, #288]	@ (8005b68 <HAL_ADC_ConfigChannel+0x264>)
 8005a48:	fba2 2303 	umull	r2, r3, r2, r3
 8005a4c:	099a      	lsrs	r2, r3, #6
 8005a4e:	4613      	mov	r3, r2
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	4413      	add	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	3301      	adds	r3, #1
 8005a58:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005a5a:	e002      	b.n	8005a62 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d1f9      	bne.n	8005a5c <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005a68:	e06c      	b.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a3f      	ldr	r2, [pc, #252]	@ (8005b6c <HAL_ADC_ConfigChannel+0x268>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d10c      	bne.n	8005a8e <HAL_ADC_ConfigChannel+0x18a>
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d107      	bne.n	8005a8e <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a84:	4619      	mov	r1, r3
 8005a86:	4835      	ldr	r0, [pc, #212]	@ (8005b5c <HAL_ADC_ConfigChannel+0x258>)
 8005a88:	f7ff fa82 	bl	8004f90 <LL_ADC_SetCommonPathInternalCh>
 8005a8c:	e05a      	b.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a37      	ldr	r2, [pc, #220]	@ (8005b70 <HAL_ADC_ConfigChannel+0x26c>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d155      	bne.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d150      	bne.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	482c      	ldr	r0, [pc, #176]	@ (8005b5c <HAL_ADC_ConfigChannel+0x258>)
 8005aac:	f7ff fa70 	bl	8004f90 <LL_ADC_SetCommonPathInternalCh>
 8005ab0:	e048      	b.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005aba:	d004      	beq.n	8005ac6 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005ac0:	4a25      	ldr	r2, [pc, #148]	@ (8005b58 <HAL_ADC_ConfigChannel+0x254>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d107      	bne.n	8005ad6 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4619      	mov	r1, r3
 8005ad0:	4610      	mov	r0, r2
 8005ad2:	f7ff fadf 	bl	8005094 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	da32      	bge.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005ade:	481f      	ldr	r0, [pc, #124]	@ (8005b5c <HAL_ADC_ConfigChannel+0x258>)
 8005ae0:	f7ff fa68 	bl	8004fb4 <LL_ADC_GetCommonPathInternalCh>
 8005ae4:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a1d      	ldr	r2, [pc, #116]	@ (8005b60 <HAL_ADC_ConfigChannel+0x25c>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d107      	bne.n	8005b00 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005af6:	4619      	mov	r1, r3
 8005af8:	4818      	ldr	r0, [pc, #96]	@ (8005b5c <HAL_ADC_ConfigChannel+0x258>)
 8005afa:	f7ff fa49 	bl	8004f90 <LL_ADC_SetCommonPathInternalCh>
 8005afe:	e021      	b.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a19      	ldr	r2, [pc, #100]	@ (8005b6c <HAL_ADC_ConfigChannel+0x268>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d107      	bne.n	8005b1a <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b10:	4619      	mov	r1, r3
 8005b12:	4812      	ldr	r0, [pc, #72]	@ (8005b5c <HAL_ADC_ConfigChannel+0x258>)
 8005b14:	f7ff fa3c 	bl	8004f90 <LL_ADC_SetCommonPathInternalCh>
 8005b18:	e014      	b.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a14      	ldr	r2, [pc, #80]	@ (8005b70 <HAL_ADC_ConfigChannel+0x26c>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d10f      	bne.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	480b      	ldr	r0, [pc, #44]	@ (8005b5c <HAL_ADC_ConfigChannel+0x258>)
 8005b2e:	f7ff fa2f 	bl	8004f90 <LL_ADC_SetCommonPathInternalCh>
 8005b32:	e007      	b.n	8005b44 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b38:	f043 0220 	orr.w	r2, r3, #32
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8005b4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3720      	adds	r7, #32
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	80000004 	.word	0x80000004
 8005b5c:	40012708 	.word	0x40012708
 8005b60:	b0001000 	.word	0xb0001000
 8005b64:	20000030 	.word	0x20000030
 8005b68:	053e2d63 	.word	0x053e2d63
 8005b6c:	b8004000 	.word	0xb8004000
 8005b70:	b4002000 	.word	0xb4002000

08005b74 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b084      	sub	sp, #16
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7ff fb5d 	bl	8005240 <LL_ADC_REG_IsConversionOngoing>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d02c      	beq.n	8005be6 <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7ff fb1d 	bl	80051d0 <LL_ADC_IsDisableOngoing>
 8005b96:	4603      	mov	r3, r0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d104      	bne.n	8005ba6 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f7ff fb3a 	bl	800521a <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005ba6:	f7fc fcf5 	bl	8002594 <HAL_GetTick>
 8005baa:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8005bac:	e014      	b.n	8005bd8 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005bae:	f7fc fcf1 	bl	8002594 <HAL_GetTick>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d90d      	bls.n	8005bd8 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc0:	f043 0210 	orr.w	r2, r3, #16
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bcc:	f043 0201 	orr.w	r2, r3, #1
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e007      	b.n	8005be8 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f003 0304 	and.w	r3, r3, #4
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1e3      	bne.n	8005bae <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3710      	adds	r7, #16
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4618      	mov	r0, r3
 8005c02:	f7ff fad3 	bl	80051ac <LL_ADC_IsEnabled>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d162      	bne.n	8005cd2 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689a      	ldr	r2, [r3, #8]
 8005c12:	4b32      	ldr	r3, [pc, #200]	@ (8005cdc <ADC_Enable+0xec>)
 8005c14:	4013      	ands	r3, r2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00d      	beq.n	8005c36 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c1e:	f043 0210 	orr.w	r2, r3, #16
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c2a:	f043 0201 	orr.w	r2, r3, #1
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e04e      	b.n	8005cd4 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7ff fa90 	bl	8005160 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005c40:	4827      	ldr	r0, [pc, #156]	@ (8005ce0 <ADC_Enable+0xf0>)
 8005c42:	f7ff f9b7 	bl	8004fb4 <LL_ADC_GetCommonPathInternalCh>
 8005c46:	4603      	mov	r3, r0
 8005c48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d00f      	beq.n	8005c70 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8005c50:	4b24      	ldr	r3, [pc, #144]	@ (8005ce4 <ADC_Enable+0xf4>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	099b      	lsrs	r3, r3, #6
 8005c56:	4a24      	ldr	r2, [pc, #144]	@ (8005ce8 <ADC_Enable+0xf8>)
 8005c58:	fba2 2303 	umull	r2, r3, r2, r3
 8005c5c:	099b      	lsrs	r3, r3, #6
 8005c5e:	3301      	adds	r3, #1
 8005c60:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005c62:	e002      	b.n	8005c6a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	3b01      	subs	r3, #1
 8005c68:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1f9      	bne.n	8005c64 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	7e5b      	ldrb	r3, [r3, #25]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d02c      	beq.n	8005cd2 <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8005c78:	f7fc fc8c 	bl	8002594 <HAL_GetTick>
 8005c7c:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005c7e:	e021      	b.n	8005cc4 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4618      	mov	r0, r3
 8005c86:	f7ff fa91 	bl	80051ac <LL_ADC_IsEnabled>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d104      	bne.n	8005c9a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4618      	mov	r0, r3
 8005c96:	f7ff fa63 	bl	8005160 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005c9a:	f7fc fc7b 	bl	8002594 <HAL_GetTick>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d90d      	bls.n	8005cc4 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cac:	f043 0210 	orr.w	r2, r3, #16
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cb8:	f043 0201 	orr.w	r2, r3, #1
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e007      	b.n	8005cd4 <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d1d6      	bne.n	8005c80 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}
 8005cdc:	80000017 	.word	0x80000017
 8005ce0:	40012708 	.word	0x40012708
 8005ce4:	20000030 	.word	0x20000030
 8005ce8:	053e2d63 	.word	0x053e2d63

08005cec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f7ff fa69 	bl	80051d0 <LL_ADC_IsDisableOngoing>
 8005cfe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7ff fa51 	bl	80051ac <LL_ADC_IsEnabled>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d040      	beq.n	8005d92 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d13d      	bne.n	8005d92 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	f003 0305 	and.w	r3, r3, #5
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d10c      	bne.n	8005d3e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7ff fa2c 	bl	8005186 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2203      	movs	r2, #3
 8005d34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005d36:	f7fc fc2d 	bl	8002594 <HAL_GetTick>
 8005d3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005d3c:	e022      	b.n	8005d84 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d42:	f043 0210 	orr.w	r2, r3, #16
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d4e:	f043 0201 	orr.w	r2, r3, #1
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e01c      	b.n	8005d94 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005d5a:	f7fc fc1b 	bl	8002594 <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d90d      	bls.n	8005d84 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d6c:	f043 0210 	orr.w	r2, r3, #16
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d78:	f043 0201 	orr.w	r2, r3, #1
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e007      	b.n	8005d94 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d1e3      	bne.n	8005d5a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3710      	adds	r7, #16
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <LL_ADC_IsEnabled>:
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f003 0301 	and.w	r3, r3, #1
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d101      	bne.n	8005db4 <LL_ADC_IsEnabled+0x18>
 8005db0:	2301      	movs	r3, #1
 8005db2:	e000      	b.n	8005db6 <LL_ADC_IsEnabled+0x1a>
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	370c      	adds	r7, #12
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bc80      	pop	{r7}
 8005dbe:	4770      	bx	lr

08005dc0 <LL_ADC_IsCalibrationOnGoing>:
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005dd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005dd4:	d101      	bne.n	8005dda <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e000      	b.n	8005ddc <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005dda:	2300      	movs	r3, #0
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bc80      	pop	{r7}
 8005de4:	4770      	bx	lr

08005de6 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b086      	sub	sp, #24
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005dee:	2300      	movs	r3, #0
 8005df0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d101      	bne.n	8005e00 <HAL_ADCEx_Calibration_Start+0x1a>
 8005dfc:	2302      	movs	r3, #2
 8005dfe:	e068      	b.n	8005ed2 <HAL_ADCEx_Calibration_Start+0xec>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f7ff ff6f 	bl	8005cec <ADC_Disable>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7ff ffc0 	bl	8005d9c <LL_ADC_IsEnabled>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d14c      	bne.n	8005ebc <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e26:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005e2a:	f043 0202 	orr.w	r2, r3, #2
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	f003 0303 	and.w	r3, r3, #3
 8005e3c:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68da      	ldr	r2, [r3, #12]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f022 0203 	bic.w	r2, r2, #3
 8005e4c:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	689a      	ldr	r2, [r3, #8]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005e5c:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005e5e:	e014      	b.n	8005e8a <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	3301      	adds	r3, #1
 8005e64:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 8005e6c:	d30d      	bcc.n	8005e8a <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e72:	f023 0312 	bic.w	r3, r3, #18
 8005e76:	f043 0210 	orr.w	r2, r3, #16
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e023      	b.n	8005ed2 <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7ff ff96 	bl	8005dc0 <LL_ADC_IsCalibrationOnGoing>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d1e2      	bne.n	8005e60 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68d9      	ldr	r1, [r3, #12]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	693a      	ldr	r2, [r7, #16]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eae:	f023 0303 	bic.w	r3, r3, #3
 8005eb2:	f043 0201 	orr.w	r2, r3, #1
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	659a      	str	r2, [r3, #88]	@ 0x58
 8005eba:	e005      	b.n	8005ec8 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec0:	f043 0210 	orr.w	r2, r3, #16
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8005ed0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3718      	adds	r7, #24
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
	...

08005edc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f003 0307 	and.w	r3, r3, #7
 8005eea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005eec:	4b0c      	ldr	r3, [pc, #48]	@ (8005f20 <__NVIC_SetPriorityGrouping+0x44>)
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ef2:	68ba      	ldr	r2, [r7, #8]
 8005ef4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005ef8:	4013      	ands	r3, r2
 8005efa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005f04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005f08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005f0e:	4a04      	ldr	r2, [pc, #16]	@ (8005f20 <__NVIC_SetPriorityGrouping+0x44>)
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	60d3      	str	r3, [r2, #12]
}
 8005f14:	bf00      	nop
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bc80      	pop	{r7}
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	e000ed00 	.word	0xe000ed00

08005f24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005f24:	b480      	push	{r7}
 8005f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f28:	4b04      	ldr	r3, [pc, #16]	@ (8005f3c <__NVIC_GetPriorityGrouping+0x18>)
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	0a1b      	lsrs	r3, r3, #8
 8005f2e:	f003 0307 	and.w	r3, r3, #7
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bc80      	pop	{r7}
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	e000ed00 	.word	0xe000ed00

08005f40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	4603      	mov	r3, r0
 8005f48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	db0b      	blt.n	8005f6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f52:	79fb      	ldrb	r3, [r7, #7]
 8005f54:	f003 021f 	and.w	r2, r3, #31
 8005f58:	4906      	ldr	r1, [pc, #24]	@ (8005f74 <__NVIC_EnableIRQ+0x34>)
 8005f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f5e:	095b      	lsrs	r3, r3, #5
 8005f60:	2001      	movs	r0, #1
 8005f62:	fa00 f202 	lsl.w	r2, r0, r2
 8005f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005f6a:	bf00      	nop
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bc80      	pop	{r7}
 8005f72:	4770      	bx	lr
 8005f74:	e000e100 	.word	0xe000e100

08005f78 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	4603      	mov	r3, r0
 8005f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	db12      	blt.n	8005fb0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f8a:	79fb      	ldrb	r3, [r7, #7]
 8005f8c:	f003 021f 	and.w	r2, r3, #31
 8005f90:	490a      	ldr	r1, [pc, #40]	@ (8005fbc <__NVIC_DisableIRQ+0x44>)
 8005f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f96:	095b      	lsrs	r3, r3, #5
 8005f98:	2001      	movs	r0, #1
 8005f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8005f9e:	3320      	adds	r3, #32
 8005fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005fa4:	f3bf 8f4f 	dsb	sy
}
 8005fa8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005faa:	f3bf 8f6f 	isb	sy
}
 8005fae:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bc80      	pop	{r7}
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	e000e100 	.word	0xe000e100

08005fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	6039      	str	r1, [r7, #0]
 8005fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	db0a      	blt.n	8005fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	490c      	ldr	r1, [pc, #48]	@ (800600c <__NVIC_SetPriority+0x4c>)
 8005fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fde:	0112      	lsls	r2, r2, #4
 8005fe0:	b2d2      	uxtb	r2, r2
 8005fe2:	440b      	add	r3, r1
 8005fe4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005fe8:	e00a      	b.n	8006000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	b2da      	uxtb	r2, r3
 8005fee:	4908      	ldr	r1, [pc, #32]	@ (8006010 <__NVIC_SetPriority+0x50>)
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	f003 030f 	and.w	r3, r3, #15
 8005ff6:	3b04      	subs	r3, #4
 8005ff8:	0112      	lsls	r2, r2, #4
 8005ffa:	b2d2      	uxtb	r2, r2
 8005ffc:	440b      	add	r3, r1
 8005ffe:	761a      	strb	r2, [r3, #24]
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	bc80      	pop	{r7}
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	e000e100 	.word	0xe000e100
 8006010:	e000ed00 	.word	0xe000ed00

08006014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006014:	b480      	push	{r7}
 8006016:	b089      	sub	sp, #36	@ 0x24
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f003 0307 	and.w	r3, r3, #7
 8006026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	f1c3 0307 	rsb	r3, r3, #7
 800602e:	2b04      	cmp	r3, #4
 8006030:	bf28      	it	cs
 8006032:	2304      	movcs	r3, #4
 8006034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	3304      	adds	r3, #4
 800603a:	2b06      	cmp	r3, #6
 800603c:	d902      	bls.n	8006044 <NVIC_EncodePriority+0x30>
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	3b03      	subs	r3, #3
 8006042:	e000      	b.n	8006046 <NVIC_EncodePriority+0x32>
 8006044:	2300      	movs	r3, #0
 8006046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006048:	f04f 32ff 	mov.w	r2, #4294967295
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	fa02 f303 	lsl.w	r3, r2, r3
 8006052:	43da      	mvns	r2, r3
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	401a      	ands	r2, r3
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800605c:	f04f 31ff 	mov.w	r1, #4294967295
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	fa01 f303 	lsl.w	r3, r1, r3
 8006066:	43d9      	mvns	r1, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800606c:	4313      	orrs	r3, r2
         );
}
 800606e:	4618      	mov	r0, r3
 8006070:	3724      	adds	r7, #36	@ 0x24
 8006072:	46bd      	mov	sp, r7
 8006074:	bc80      	pop	{r7}
 8006076:	4770      	bx	lr

08006078 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f7ff ff2b 	bl	8005edc <__NVIC_SetPriorityGrouping>
}
 8006086:	bf00      	nop
 8006088:	3708      	adds	r7, #8
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800608e:	b580      	push	{r7, lr}
 8006090:	b086      	sub	sp, #24
 8006092:	af00      	add	r7, sp, #0
 8006094:	4603      	mov	r3, r0
 8006096:	60b9      	str	r1, [r7, #8]
 8006098:	607a      	str	r2, [r7, #4]
 800609a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800609c:	f7ff ff42 	bl	8005f24 <__NVIC_GetPriorityGrouping>
 80060a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	68b9      	ldr	r1, [r7, #8]
 80060a6:	6978      	ldr	r0, [r7, #20]
 80060a8:	f7ff ffb4 	bl	8006014 <NVIC_EncodePriority>
 80060ac:	4602      	mov	r2, r0
 80060ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060b2:	4611      	mov	r1, r2
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7ff ff83 	bl	8005fc0 <__NVIC_SetPriority>
}
 80060ba:	bf00      	nop
 80060bc:	3718      	adds	r7, #24
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}

080060c2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060c2:	b580      	push	{r7, lr}
 80060c4:	b082      	sub	sp, #8
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	4603      	mov	r3, r0
 80060ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80060cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060d0:	4618      	mov	r0, r3
 80060d2:	f7ff ff35 	bl	8005f40 <__NVIC_EnableIRQ>
}
 80060d6:	bf00      	nop
 80060d8:	3708      	adds	r7, #8
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80060de:	b580      	push	{r7, lr}
 80060e0:	b082      	sub	sp, #8
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	4603      	mov	r3, r0
 80060e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80060e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7ff ff43 	bl	8005f78 <__NVIC_DisableIRQ>
}
 80060f2:	bf00      	nop
 80060f4:	3708      	adds	r7, #8
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
	...

080060fc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e08e      	b.n	800622c <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	461a      	mov	r2, r3
 8006114:	4b47      	ldr	r3, [pc, #284]	@ (8006234 <HAL_DMA_Init+0x138>)
 8006116:	429a      	cmp	r2, r3
 8006118:	d80f      	bhi.n	800613a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	461a      	mov	r2, r3
 8006120:	4b45      	ldr	r3, [pc, #276]	@ (8006238 <HAL_DMA_Init+0x13c>)
 8006122:	4413      	add	r3, r2
 8006124:	4a45      	ldr	r2, [pc, #276]	@ (800623c <HAL_DMA_Init+0x140>)
 8006126:	fba2 2303 	umull	r2, r3, r2, r3
 800612a:	091b      	lsrs	r3, r3, #4
 800612c:	009a      	lsls	r2, r3, #2
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a42      	ldr	r2, [pc, #264]	@ (8006240 <HAL_DMA_Init+0x144>)
 8006136:	641a      	str	r2, [r3, #64]	@ 0x40
 8006138:	e00e      	b.n	8006158 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	461a      	mov	r2, r3
 8006140:	4b40      	ldr	r3, [pc, #256]	@ (8006244 <HAL_DMA_Init+0x148>)
 8006142:	4413      	add	r3, r2
 8006144:	4a3d      	ldr	r2, [pc, #244]	@ (800623c <HAL_DMA_Init+0x140>)
 8006146:	fba2 2303 	umull	r2, r3, r2, r3
 800614a:	091b      	lsrs	r3, r3, #4
 800614c:	009a      	lsls	r2, r3, #2
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a3c      	ldr	r2, [pc, #240]	@ (8006248 <HAL_DMA_Init+0x14c>)
 8006156:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2202      	movs	r2, #2
 800615c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	6812      	ldr	r2, [r2, #0]
 800616a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800616e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006172:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	6819      	ldr	r1, [r3, #0]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	689a      	ldr	r2, [r3, #8]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	431a      	orrs	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	431a      	orrs	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	695b      	ldr	r3, [r3, #20]
 800618e:	431a      	orrs	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	431a      	orrs	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	69db      	ldr	r3, [r3, #28]
 800619a:	431a      	orrs	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a1b      	ldr	r3, [r3, #32]
 80061a0:	431a      	orrs	r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	430a      	orrs	r2, r1
 80061a8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 fb52 	bl	8006854 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061b8:	d102      	bne.n	80061c0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	685a      	ldr	r2, [r3, #4]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80061cc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80061d6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d010      	beq.n	8006202 <HAL_DMA_Init+0x106>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	2b04      	cmp	r3, #4
 80061e6:	d80c      	bhi.n	8006202 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 fb7b 	bl	80068e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061f2:	2200      	movs	r2, #0
 80061f4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80061fe:	605a      	str	r2, [r3, #4]
 8006200:	e008      	b.n	8006214 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3708      	adds	r7, #8
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	40020407 	.word	0x40020407
 8006238:	bffdfff8 	.word	0xbffdfff8
 800623c:	cccccccd 	.word	0xcccccccd
 8006240:	40020000 	.word	0x40020000
 8006244:	bffdfbf8 	.word	0xbffdfbf8
 8006248:	40020400 	.word	0x40020400

0800624c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e07b      	b.n	8006356 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f022 0201 	bic.w	r2, r2, #1
 800626c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	461a      	mov	r2, r3
 8006274:	4b3a      	ldr	r3, [pc, #232]	@ (8006360 <HAL_DMA_DeInit+0x114>)
 8006276:	429a      	cmp	r2, r3
 8006278:	d80f      	bhi.n	800629a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	461a      	mov	r2, r3
 8006280:	4b38      	ldr	r3, [pc, #224]	@ (8006364 <HAL_DMA_DeInit+0x118>)
 8006282:	4413      	add	r3, r2
 8006284:	4a38      	ldr	r2, [pc, #224]	@ (8006368 <HAL_DMA_DeInit+0x11c>)
 8006286:	fba2 2303 	umull	r2, r3, r2, r3
 800628a:	091b      	lsrs	r3, r3, #4
 800628c:	009a      	lsls	r2, r3, #2
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a35      	ldr	r2, [pc, #212]	@ (800636c <HAL_DMA_DeInit+0x120>)
 8006296:	641a      	str	r2, [r3, #64]	@ 0x40
 8006298:	e00e      	b.n	80062b8 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	461a      	mov	r2, r3
 80062a0:	4b33      	ldr	r3, [pc, #204]	@ (8006370 <HAL_DMA_DeInit+0x124>)
 80062a2:	4413      	add	r3, r2
 80062a4:	4a30      	ldr	r2, [pc, #192]	@ (8006368 <HAL_DMA_DeInit+0x11c>)
 80062a6:	fba2 2303 	umull	r2, r3, r2, r3
 80062aa:	091b      	lsrs	r3, r3, #4
 80062ac:	009a      	lsls	r2, r3, #2
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a2f      	ldr	r2, [pc, #188]	@ (8006374 <HAL_DMA_DeInit+0x128>)
 80062b6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2200      	movs	r2, #0
 80062be:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062c4:	f003 021c 	and.w	r2, r3, #28
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062cc:	2101      	movs	r1, #1
 80062ce:	fa01 f202 	lsl.w	r2, r1, r2
 80062d2:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f000 fabd 	bl	8006854 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062de:	2200      	movs	r2, #0
 80062e0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80062ea:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00f      	beq.n	8006314 <HAL_DMA_DeInit+0xc8>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	d80b      	bhi.n	8006314 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 faf1 	bl	80068e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006306:	2200      	movs	r2, #0
 8006308:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006312:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2200      	movs	r2, #0
 8006318:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3708      	adds	r7, #8
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	40020407 	.word	0x40020407
 8006364:	bffdfff8 	.word	0xbffdfff8
 8006368:	cccccccd 	.word	0xcccccccd
 800636c:	40020000 	.word	0x40020000
 8006370:	bffdfbf8 	.word	0xbffdfbf8
 8006374:	40020400 	.word	0x40020400

08006378 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	607a      	str	r2, [r7, #4]
 8006384:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006386:	2300      	movs	r3, #0
 8006388:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006390:	2b01      	cmp	r3, #1
 8006392:	d101      	bne.n	8006398 <HAL_DMA_Start_IT+0x20>
 8006394:	2302      	movs	r3, #2
 8006396:	e069      	b.n	800646c <HAL_DMA_Start_IT+0xf4>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d155      	bne.n	8006458 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2202      	movs	r2, #2
 80063b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0201 	bic.w	r2, r2, #1
 80063c8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	68b9      	ldr	r1, [r7, #8]
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f000 fa02 	bl	80067da <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d008      	beq.n	80063f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f042 020e 	orr.w	r2, r2, #14
 80063ec:	601a      	str	r2, [r3, #0]
 80063ee:	e00f      	b.n	8006410 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f022 0204 	bic.w	r2, r2, #4
 80063fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f042 020a 	orr.w	r2, r2, #10
 800640e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d007      	beq.n	800642e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006428:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800642c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006432:	2b00      	cmp	r3, #0
 8006434:	d007      	beq.n	8006446 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006440:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006444:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f042 0201 	orr.w	r2, r2, #1
 8006454:	601a      	str	r2, [r3, #0]
 8006456:	e008      	b.n	800646a <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2280      	movs	r2, #128	@ 0x80
 800645c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800646a:	7dfb      	ldrb	r3, [r7, #23]
}
 800646c:	4618      	mov	r0, r3
 800646e:	3718      	adds	r7, #24
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e04f      	b.n	8006526 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800648c:	b2db      	uxtb	r3, r3
 800648e:	2b02      	cmp	r3, #2
 8006490:	d008      	beq.n	80064a4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2204      	movs	r2, #4
 8006496:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e040      	b.n	8006526 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f022 020e 	bic.w	r2, r2, #14
 80064b2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80064c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 0201 	bic.w	r2, r2, #1
 80064d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064d8:	f003 021c 	and.w	r2, r3, #28
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e0:	2101      	movs	r1, #1
 80064e2:	fa01 f202 	lsl.w	r2, r1, r2
 80064e6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80064f0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00c      	beq.n	8006514 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006504:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006508:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800650e:	687a      	ldr	r2, [r7, #4]
 8006510:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006512:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	bc80      	pop	{r7}
 800652e:	4770      	bx	lr

08006530 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006538:	2300      	movs	r3, #0
 800653a:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006542:	b2db      	uxtb	r3, r3
 8006544:	2b02      	cmp	r3, #2
 8006546:	d005      	beq.n	8006554 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2204      	movs	r2, #4
 800654c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	73fb      	strb	r3, [r7, #15]
 8006552:	e047      	b.n	80065e4 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f022 020e 	bic.w	r2, r2, #14
 8006562:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f022 0201 	bic.w	r2, r2, #1
 8006572:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800657e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006582:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006588:	f003 021c 	and.w	r2, r3, #28
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006590:	2101      	movs	r1, #1
 8006592:	fa01 f202 	lsl.w	r2, r1, r2
 8006596:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80065a0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00c      	beq.n	80065c4 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80065b8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80065c2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d003      	beq.n	80065e4 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	4798      	blx	r3
    }
  }
  return status;
 80065e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
	...

080065f0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660c:	f003 031c 	and.w	r3, r3, #28
 8006610:	2204      	movs	r2, #4
 8006612:	409a      	lsls	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	4013      	ands	r3, r2
 8006618:	2b00      	cmp	r3, #0
 800661a:	d027      	beq.n	800666c <HAL_DMA_IRQHandler+0x7c>
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	f003 0304 	and.w	r3, r3, #4
 8006622:	2b00      	cmp	r3, #0
 8006624:	d022      	beq.n	800666c <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 0320 	and.w	r3, r3, #32
 8006630:	2b00      	cmp	r3, #0
 8006632:	d107      	bne.n	8006644 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f022 0204 	bic.w	r2, r2, #4
 8006642:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006648:	f003 021c 	and.w	r2, r3, #28
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006650:	2104      	movs	r1, #4
 8006652:	fa01 f202 	lsl.w	r2, r1, r2
 8006656:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800665c:	2b00      	cmp	r3, #0
 800665e:	f000 8081 	beq.w	8006764 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800666a:	e07b      	b.n	8006764 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006670:	f003 031c 	and.w	r3, r3, #28
 8006674:	2202      	movs	r2, #2
 8006676:	409a      	lsls	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	4013      	ands	r3, r2
 800667c:	2b00      	cmp	r3, #0
 800667e:	d03d      	beq.n	80066fc <HAL_DMA_IRQHandler+0x10c>
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d038      	beq.n	80066fc <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0320 	and.w	r3, r3, #32
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10b      	bne.n	80066b0 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f022 020a 	bic.w	r2, r2, #10
 80066a6:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	461a      	mov	r2, r3
 80066b6:	4b2e      	ldr	r3, [pc, #184]	@ (8006770 <HAL_DMA_IRQHandler+0x180>)
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d909      	bls.n	80066d0 <HAL_DMA_IRQHandler+0xe0>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066c0:	f003 031c 	and.w	r3, r3, #28
 80066c4:	4a2b      	ldr	r2, [pc, #172]	@ (8006774 <HAL_DMA_IRQHandler+0x184>)
 80066c6:	2102      	movs	r1, #2
 80066c8:	fa01 f303 	lsl.w	r3, r1, r3
 80066cc:	6053      	str	r3, [r2, #4]
 80066ce:	e008      	b.n	80066e2 <HAL_DMA_IRQHandler+0xf2>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d4:	f003 031c 	and.w	r3, r3, #28
 80066d8:	4a27      	ldr	r2, [pc, #156]	@ (8006778 <HAL_DMA_IRQHandler+0x188>)
 80066da:	2102      	movs	r1, #2
 80066dc:	fa01 f303 	lsl.w	r3, r1, r3
 80066e0:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d038      	beq.n	8006764 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80066fa:	e033      	b.n	8006764 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006700:	f003 031c 	and.w	r3, r3, #28
 8006704:	2208      	movs	r2, #8
 8006706:	409a      	lsls	r2, r3
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	4013      	ands	r3, r2
 800670c:	2b00      	cmp	r3, #0
 800670e:	d02a      	beq.n	8006766 <HAL_DMA_IRQHandler+0x176>
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	f003 0308 	and.w	r3, r3, #8
 8006716:	2b00      	cmp	r3, #0
 8006718:	d025      	beq.n	8006766 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f022 020e 	bic.w	r2, r2, #14
 8006728:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800672e:	f003 021c 	and.w	r2, r3, #28
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006736:	2101      	movs	r1, #1
 8006738:	fa01 f202 	lsl.w	r2, r1, r2
 800673c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2201      	movs	r2, #1
 8006742:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006758:	2b00      	cmp	r3, #0
 800675a:	d004      	beq.n	8006766 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006764:	bf00      	nop
 8006766:	bf00      	nop
}
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	40020080 	.word	0x40020080
 8006774:	40020400 	.word	0x40020400
 8006778:	40020000 	.word	0x40020000

0800677c <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 800677c:	b480      	push	{r7}
 800677e:	b085      	sub	sp, #20
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006786:	2300      	movs	r3, #0
 8006788:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d103      	bne.n	8006798 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	72fb      	strb	r3, [r7, #11]
    return status;
 8006794:	7afb      	ldrb	r3, [r7, #11]
 8006796:	e01b      	b.n	80067d0 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	f003 0310 	and.w	r3, r3, #16
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00d      	beq.n	80067c6 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d004      	beq.n	80067be <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067ba:	60fb      	str	r3, [r7, #12]
 80067bc:	e003      	b.n	80067c6 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80067c4:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	601a      	str	r2, [r3, #0]

  return status;
 80067ce:	7afb      	ldrb	r3, [r7, #11]
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3714      	adds	r7, #20
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bc80      	pop	{r7}
 80067d8:	4770      	bx	lr

080067da <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067da:	b480      	push	{r7}
 80067dc:	b085      	sub	sp, #20
 80067de:	af00      	add	r7, sp, #0
 80067e0:	60f8      	str	r0, [r7, #12]
 80067e2:	60b9      	str	r1, [r7, #8]
 80067e4:	607a      	str	r2, [r7, #4]
 80067e6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80067f0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d004      	beq.n	8006804 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006802:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006808:	f003 021c 	and.w	r2, r3, #28
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006810:	2101      	movs	r1, #1
 8006812:	fa01 f202 	lsl.w	r2, r1, r2
 8006816:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	683a      	ldr	r2, [r7, #0]
 800681e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	2b10      	cmp	r3, #16
 8006826:	d108      	bne.n	800683a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006838:	e007      	b.n	800684a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68ba      	ldr	r2, [r7, #8]
 8006840:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	60da      	str	r2, [r3, #12]
}
 800684a:	bf00      	nop
 800684c:	3714      	adds	r7, #20
 800684e:	46bd      	mov	sp, r7
 8006850:	bc80      	pop	{r7}
 8006852:	4770      	bx	lr

08006854 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006854:	b480      	push	{r7}
 8006856:	b085      	sub	sp, #20
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	461a      	mov	r2, r3
 8006862:	4b1c      	ldr	r3, [pc, #112]	@ (80068d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8006864:	429a      	cmp	r2, r3
 8006866:	d813      	bhi.n	8006890 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800686c:	089b      	lsrs	r3, r3, #2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006874:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	b2db      	uxtb	r3, r3
 8006882:	3b08      	subs	r3, #8
 8006884:	4a14      	ldr	r2, [pc, #80]	@ (80068d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8006886:	fba2 2303 	umull	r2, r3, r2, r3
 800688a:	091b      	lsrs	r3, r3, #4
 800688c:	60fb      	str	r3, [r7, #12]
 800688e:	e011      	b.n	80068b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006894:	089b      	lsrs	r3, r3, #2
 8006896:	009a      	lsls	r2, r3, #2
 8006898:	4b10      	ldr	r3, [pc, #64]	@ (80068dc <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800689a:	4413      	add	r3, r2
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	3b08      	subs	r3, #8
 80068a8:	4a0b      	ldr	r2, [pc, #44]	@ (80068d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80068aa:	fba2 2303 	umull	r2, r3, r2, r3
 80068ae:	091b      	lsrs	r3, r3, #4
 80068b0:	3307      	adds	r3, #7
 80068b2:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a0a      	ldr	r2, [pc, #40]	@ (80068e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80068b8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f003 031f 	and.w	r3, r3, #31
 80068c0:	2201      	movs	r2, #1
 80068c2:	409a      	lsls	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80068c8:	bf00      	nop
 80068ca:	3714      	adds	r7, #20
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bc80      	pop	{r7}
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	40020407 	.word	0x40020407
 80068d8:	cccccccd 	.word	0xcccccccd
 80068dc:	4002081c 	.word	0x4002081c
 80068e0:	40020880 	.word	0x40020880

080068e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068f4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006924 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80068fa:	4413      	add	r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	461a      	mov	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a08      	ldr	r2, [pc, #32]	@ (8006928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006908:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	3b01      	subs	r3, #1
 800690e:	f003 0303 	and.w	r3, r3, #3
 8006912:	2201      	movs	r2, #1
 8006914:	409a      	lsls	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800691a:	bf00      	nop
 800691c:	3714      	adds	r7, #20
 800691e:	46bd      	mov	sp, r7
 8006920:	bc80      	pop	{r7}
 8006922:	4770      	bx	lr
 8006924:	1000823f 	.word	0x1000823f
 8006928:	40020940 	.word	0x40020940

0800692c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800692c:	b480      	push	{r7}
 800692e:	b087      	sub	sp, #28
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	460b      	mov	r3, r1
 8006936:	607a      	str	r2, [r7, #4]
 8006938:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800693a:	2300      	movs	r3, #0
 800693c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800693e:	7afb      	ldrb	r3, [r7, #11]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d103      	bne.n	800694c <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	605a      	str	r2, [r3, #4]
      break;
 800694a:	e002      	b.n	8006952 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	75fb      	strb	r3, [r7, #23]
      break;
 8006950:	bf00      	nop
  }

  return status;
 8006952:	7dfb      	ldrb	r3, [r7, #23]
}
 8006954:	4618      	mov	r0, r3
 8006956:	371c      	adds	r7, #28
 8006958:	46bd      	mov	sp, r7
 800695a:	bc80      	pop	{r7}
 800695c:	4770      	bx	lr

0800695e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800695e:	b480      	push	{r7}
 8006960:	b083      	sub	sp, #12
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
 8006966:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d101      	bne.n	8006972 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e003      	b.n	800697a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006978:	2300      	movs	r3, #0
  }
}
 800697a:	4618      	mov	r0, r3
 800697c:	370c      	adds	r7, #12
 800697e:	46bd      	mov	sp, r7
 8006980:	bc80      	pop	{r7}
 8006982:	4770      	bx	lr

08006984 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006984:	b480      	push	{r7}
 8006986:	b087      	sub	sp, #28
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800698e:	2300      	movs	r3, #0
 8006990:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006992:	e140      	b.n	8006c16 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	2101      	movs	r1, #1
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	fa01 f303 	lsl.w	r3, r1, r3
 80069a0:	4013      	ands	r3, r2
 80069a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f000 8132 	beq.w	8006c10 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d00b      	beq.n	80069cc <HAL_GPIO_Init+0x48>
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d007      	beq.n	80069cc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80069c0:	2b11      	cmp	r3, #17
 80069c2:	d003      	beq.n	80069cc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	2b12      	cmp	r3, #18
 80069ca:	d130      	bne.n	8006a2e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	005b      	lsls	r3, r3, #1
 80069d6:	2203      	movs	r2, #3
 80069d8:	fa02 f303 	lsl.w	r3, r2, r3
 80069dc:	43db      	mvns	r3, r3
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	4013      	ands	r3, r2
 80069e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	68da      	ldr	r2, [r3, #12]
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	005b      	lsls	r3, r3, #1
 80069ec:	fa02 f303 	lsl.w	r3, r2, r3
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	693a      	ldr	r2, [r7, #16]
 80069fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006a02:	2201      	movs	r2, #1
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	fa02 f303 	lsl.w	r3, r2, r3
 8006a0a:	43db      	mvns	r3, r3
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	4013      	ands	r3, r2
 8006a10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	091b      	lsrs	r3, r3, #4
 8006a18:	f003 0201 	and.w	r2, r3, #1
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	693a      	ldr	r2, [r7, #16]
 8006a2c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	005b      	lsls	r3, r3, #1
 8006a38:	2203      	movs	r2, #3
 8006a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3e:	43db      	mvns	r3, r3
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	4013      	ands	r3, r2
 8006a44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	689a      	ldr	r2, [r3, #8]
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	2b02      	cmp	r3, #2
 8006a64:	d003      	beq.n	8006a6e <HAL_GPIO_Init+0xea>
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	2b12      	cmp	r3, #18
 8006a6c:	d123      	bne.n	8006ab6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	08da      	lsrs	r2, r3, #3
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	3208      	adds	r2, #8
 8006a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	f003 0307 	and.w	r3, r3, #7
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	220f      	movs	r2, #15
 8006a86:	fa02 f303 	lsl.w	r3, r2, r3
 8006a8a:	43db      	mvns	r3, r3
 8006a8c:	693a      	ldr	r2, [r7, #16]
 8006a8e:	4013      	ands	r3, r2
 8006a90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	691a      	ldr	r2, [r3, #16]
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	f003 0307 	and.w	r3, r3, #7
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa2:	693a      	ldr	r2, [r7, #16]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	08da      	lsrs	r2, r3, #3
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	3208      	adds	r2, #8
 8006ab0:	6939      	ldr	r1, [r7, #16]
 8006ab2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	005b      	lsls	r3, r3, #1
 8006ac0:	2203      	movs	r2, #3
 8006ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac6:	43db      	mvns	r3, r3
 8006ac8:	693a      	ldr	r2, [r7, #16]
 8006aca:	4013      	ands	r3, r2
 8006acc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f003 0203 	and.w	r2, r3, #3
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	005b      	lsls	r3, r3, #1
 8006ada:	fa02 f303 	lsl.w	r3, r2, r3
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f000 808c 	beq.w	8006c10 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8006af8:	4a4e      	ldr	r2, [pc, #312]	@ (8006c34 <HAL_GPIO_Init+0x2b0>)
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	089b      	lsrs	r3, r3, #2
 8006afe:	3302      	adds	r3, #2
 8006b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f003 0303 	and.w	r3, r3, #3
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	2207      	movs	r2, #7
 8006b10:	fa02 f303 	lsl.w	r3, r2, r3
 8006b14:	43db      	mvns	r3, r3
 8006b16:	693a      	ldr	r2, [r7, #16]
 8006b18:	4013      	ands	r3, r2
 8006b1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006b22:	d00d      	beq.n	8006b40 <HAL_GPIO_Init+0x1bc>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	4a44      	ldr	r2, [pc, #272]	@ (8006c38 <HAL_GPIO_Init+0x2b4>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d007      	beq.n	8006b3c <HAL_GPIO_Init+0x1b8>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a43      	ldr	r2, [pc, #268]	@ (8006c3c <HAL_GPIO_Init+0x2b8>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d101      	bne.n	8006b38 <HAL_GPIO_Init+0x1b4>
 8006b34:	2302      	movs	r3, #2
 8006b36:	e004      	b.n	8006b42 <HAL_GPIO_Init+0x1be>
 8006b38:	2307      	movs	r3, #7
 8006b3a:	e002      	b.n	8006b42 <HAL_GPIO_Init+0x1be>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e000      	b.n	8006b42 <HAL_GPIO_Init+0x1be>
 8006b40:	2300      	movs	r3, #0
 8006b42:	697a      	ldr	r2, [r7, #20]
 8006b44:	f002 0203 	and.w	r2, r2, #3
 8006b48:	0092      	lsls	r2, r2, #2
 8006b4a:	4093      	lsls	r3, r2
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006b52:	4938      	ldr	r1, [pc, #224]	@ (8006c34 <HAL_GPIO_Init+0x2b0>)
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	089b      	lsrs	r3, r3, #2
 8006b58:	3302      	adds	r3, #2
 8006b5a:	693a      	ldr	r2, [r7, #16]
 8006b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8006b60:	4b37      	ldr	r3, [pc, #220]	@ (8006c40 <HAL_GPIO_Init+0x2bc>)
 8006b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b66:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	43db      	mvns	r3, r3
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	4013      	ands	r3, r2
 8006b70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d003      	beq.n	8006b86 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8006b86:	4a2e      	ldr	r2, [pc, #184]	@ (8006c40 <HAL_GPIO_Init+0x2bc>)
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8006b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8006c40 <HAL_GPIO_Init+0x2bc>)
 8006b90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b94:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	43db      	mvns	r3, r3
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d003      	beq.n	8006bb4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006bac:	693a      	ldr	r2, [r7, #16]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8006bb4:	4a22      	ldr	r2, [pc, #136]	@ (8006c40 <HAL_GPIO_Init+0x2bc>)
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006bbc:	4b20      	ldr	r3, [pc, #128]	@ (8006c40 <HAL_GPIO_Init+0x2bc>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	43db      	mvns	r3, r3
 8006bc6:	693a      	ldr	r2, [r7, #16]
 8006bc8:	4013      	ands	r3, r2
 8006bca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d003      	beq.n	8006be0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006be0:	4a17      	ldr	r2, [pc, #92]	@ (8006c40 <HAL_GPIO_Init+0x2bc>)
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006be6:	4b16      	ldr	r3, [pc, #88]	@ (8006c40 <HAL_GPIO_Init+0x2bc>)
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	43db      	mvns	r3, r3
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	4013      	ands	r3, r2
 8006bf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d003      	beq.n	8006c0a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006c0a:	4a0d      	ldr	r2, [pc, #52]	@ (8006c40 <HAL_GPIO_Init+0x2bc>)
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	3301      	adds	r3, #1
 8006c14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f47f aeb7 	bne.w	8006994 <HAL_GPIO_Init+0x10>
  }
}
 8006c26:	bf00      	nop
 8006c28:	bf00      	nop
 8006c2a:	371c      	adds	r7, #28
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bc80      	pop	{r7}
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	40010000 	.word	0x40010000
 8006c38:	48000400 	.word	0x48000400
 8006c3c:	48000800 	.word	0x48000800
 8006c40:	58000800 	.word	0x58000800

08006c44 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b087      	sub	sp, #28
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8006c52:	e0af      	b.n	8006db4 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006c54:	2201      	movs	r2, #1
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	4013      	ands	r3, r2
 8006c60:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 80a2 	beq.w	8006dae <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8006c6a:	4a59      	ldr	r2, [pc, #356]	@ (8006dd0 <HAL_GPIO_DeInit+0x18c>)
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	089b      	lsrs	r3, r3, #2
 8006c70:	3302      	adds	r3, #2
 8006c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c76:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	f003 0303 	and.w	r3, r3, #3
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	2207      	movs	r2, #7
 8006c82:	fa02 f303 	lsl.w	r3, r2, r3
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	4013      	ands	r3, r2
 8006c8a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006c92:	d00d      	beq.n	8006cb0 <HAL_GPIO_DeInit+0x6c>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a4f      	ldr	r2, [pc, #316]	@ (8006dd4 <HAL_GPIO_DeInit+0x190>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d007      	beq.n	8006cac <HAL_GPIO_DeInit+0x68>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a4e      	ldr	r2, [pc, #312]	@ (8006dd8 <HAL_GPIO_DeInit+0x194>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d101      	bne.n	8006ca8 <HAL_GPIO_DeInit+0x64>
 8006ca4:	2302      	movs	r3, #2
 8006ca6:	e004      	b.n	8006cb2 <HAL_GPIO_DeInit+0x6e>
 8006ca8:	2307      	movs	r3, #7
 8006caa:	e002      	b.n	8006cb2 <HAL_GPIO_DeInit+0x6e>
 8006cac:	2301      	movs	r3, #1
 8006cae:	e000      	b.n	8006cb2 <HAL_GPIO_DeInit+0x6e>
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	f002 0203 	and.w	r2, r2, #3
 8006cb8:	0092      	lsls	r2, r2, #2
 8006cba:	4093      	lsls	r3, r2
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d136      	bne.n	8006d30 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8006cc2:	4b46      	ldr	r3, [pc, #280]	@ (8006ddc <HAL_GPIO_DeInit+0x198>)
 8006cc4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	43db      	mvns	r3, r3
 8006ccc:	4943      	ldr	r1, [pc, #268]	@ (8006ddc <HAL_GPIO_DeInit+0x198>)
 8006cce:	4013      	ands	r3, r2
 8006cd0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8006cd4:	4b41      	ldr	r3, [pc, #260]	@ (8006ddc <HAL_GPIO_DeInit+0x198>)
 8006cd6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	43db      	mvns	r3, r3
 8006cde:	493f      	ldr	r1, [pc, #252]	@ (8006ddc <HAL_GPIO_DeInit+0x198>)
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8006ce6:	4b3d      	ldr	r3, [pc, #244]	@ (8006ddc <HAL_GPIO_DeInit+0x198>)
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	43db      	mvns	r3, r3
 8006cee:	493b      	ldr	r1, [pc, #236]	@ (8006ddc <HAL_GPIO_DeInit+0x198>)
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8006cf4:	4b39      	ldr	r3, [pc, #228]	@ (8006ddc <HAL_GPIO_DeInit+0x198>)
 8006cf6:	685a      	ldr	r2, [r3, #4]
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	43db      	mvns	r3, r3
 8006cfc:	4937      	ldr	r1, [pc, #220]	@ (8006ddc <HAL_GPIO_DeInit+0x198>)
 8006cfe:	4013      	ands	r3, r2
 8006d00:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	f003 0303 	and.w	r3, r3, #3
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	2207      	movs	r2, #7
 8006d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d10:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8006d12:	4a2f      	ldr	r2, [pc, #188]	@ (8006dd0 <HAL_GPIO_DeInit+0x18c>)
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	089b      	lsrs	r3, r3, #2
 8006d18:	3302      	adds	r3, #2
 8006d1a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	43da      	mvns	r2, r3
 8006d22:	482b      	ldr	r0, [pc, #172]	@ (8006dd0 <HAL_GPIO_DeInit+0x18c>)
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	089b      	lsrs	r3, r3, #2
 8006d28:	400a      	ands	r2, r1
 8006d2a:	3302      	adds	r3, #2
 8006d2c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	005b      	lsls	r3, r3, #1
 8006d38:	2103      	movs	r1, #3
 8006d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d3e:	431a      	orrs	r2, r3
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	08da      	lsrs	r2, r3, #3
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	3208      	adds	r2, #8
 8006d4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	f003 0307 	and.w	r3, r3, #7
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	220f      	movs	r2, #15
 8006d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5e:	43db      	mvns	r3, r3
 8006d60:	697a      	ldr	r2, [r7, #20]
 8006d62:	08d2      	lsrs	r2, r2, #3
 8006d64:	4019      	ands	r1, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	3208      	adds	r2, #8
 8006d6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	689a      	ldr	r2, [r3, #8]
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	005b      	lsls	r3, r3, #1
 8006d76:	2103      	movs	r1, #3
 8006d78:	fa01 f303 	lsl.w	r3, r1, r3
 8006d7c:	43db      	mvns	r3, r3
 8006d7e:	401a      	ands	r2, r3
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685a      	ldr	r2, [r3, #4]
 8006d88:	2101      	movs	r1, #1
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006d90:	43db      	mvns	r3, r3
 8006d92:	401a      	ands	r2, r3
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	68da      	ldr	r2, [r3, #12]
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	005b      	lsls	r3, r3, #1
 8006da0:	2103      	movs	r1, #3
 8006da2:	fa01 f303 	lsl.w	r3, r1, r3
 8006da6:	43db      	mvns	r3, r3
 8006da8:	401a      	ands	r2, r3
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	60da      	str	r2, [r3, #12]
    }

    position++;
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	3301      	adds	r3, #1
 8006db2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8006db4:	683a      	ldr	r2, [r7, #0]
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	fa22 f303 	lsr.w	r3, r2, r3
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f47f af49 	bne.w	8006c54 <HAL_GPIO_DeInit+0x10>
  }
}
 8006dc2:	bf00      	nop
 8006dc4:	bf00      	nop
 8006dc6:	371c      	adds	r7, #28
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bc80      	pop	{r7}
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	40010000 	.word	0x40010000
 8006dd4:	48000400 	.word	0x48000400
 8006dd8:	48000800 	.word	0x48000800
 8006ddc:	58000800 	.word	0x58000800

08006de0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	460b      	mov	r3, r1
 8006dea:	807b      	strh	r3, [r7, #2]
 8006dec:	4613      	mov	r3, r2
 8006dee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006df0:	787b      	ldrb	r3, [r7, #1]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d003      	beq.n	8006dfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006df6:	887a      	ldrh	r2, [r7, #2]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006dfc:	e002      	b.n	8006e04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006dfe:	887a      	ldrh	r2, [r7, #2]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006e04:	bf00      	nop
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bc80      	pop	{r7}
 8006e0c:	4770      	bx	lr

08006e0e <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006e0e:	b480      	push	{r7}
 8006e10:	b085      	sub	sp, #20
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	6078      	str	r0, [r7, #4]
 8006e16:	460b      	mov	r3, r1
 8006e18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006e20:	887a      	ldrh	r2, [r7, #2]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	4013      	ands	r3, r2
 8006e26:	041a      	lsls	r2, r3, #16
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	43d9      	mvns	r1, r3
 8006e2c:	887b      	ldrh	r3, [r7, #2]
 8006e2e:	400b      	ands	r3, r1
 8006e30:	431a      	orrs	r2, r3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	619a      	str	r2, [r3, #24]
}
 8006e36:	bf00      	nop
 8006e38:	3714      	adds	r7, #20
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bc80      	pop	{r7}
 8006e3e:	4770      	bx	lr

08006e40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	4603      	mov	r3, r0
 8006e48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006e4a:	4b08      	ldr	r3, [pc, #32]	@ (8006e6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006e4c:	68da      	ldr	r2, [r3, #12]
 8006e4e:	88fb      	ldrh	r3, [r7, #6]
 8006e50:	4013      	ands	r3, r2
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d006      	beq.n	8006e64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006e56:	4a05      	ldr	r2, [pc, #20]	@ (8006e6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006e58:	88fb      	ldrh	r3, [r7, #6]
 8006e5a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006e5c:	88fb      	ldrh	r3, [r7, #6]
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f005 fc7c 	bl	800c75c <HAL_GPIO_EXTI_Callback>
  }
}
 8006e64:	bf00      	nop
 8006e66:	3708      	adds	r7, #8
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	58000800 	.word	0x58000800

08006e70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e081      	b.n	8006f86 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d106      	bne.n	8006e9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f7fa fcec 	bl	8001874 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2224      	movs	r2, #36	@ 0x24
 8006ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f022 0201 	bic.w	r2, r2, #1
 8006eb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685a      	ldr	r2, [r3, #4]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ec0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	689a      	ldr	r2, [r3, #8]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ed0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d107      	bne.n	8006eea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	689a      	ldr	r2, [r3, #8]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006ee6:	609a      	str	r2, [r3, #8]
 8006ee8:	e006      	b.n	8006ef8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	689a      	ldr	r2, [r3, #8]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006ef6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	2b02      	cmp	r3, #2
 8006efe:	d104      	bne.n	8006f0a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f08:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	687a      	ldr	r2, [r7, #4]
 8006f12:	6812      	ldr	r2, [r2, #0]
 8006f14:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006f18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f1c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68da      	ldr	r2, [r3, #12]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006f2c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	691a      	ldr	r2, [r3, #16]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	695b      	ldr	r3, [r3, #20]
 8006f36:	ea42 0103 	orr.w	r1, r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	021a      	lsls	r2, r3, #8
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	430a      	orrs	r2, r1
 8006f46:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	69d9      	ldr	r1, [r3, #28]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a1a      	ldr	r2, [r3, #32]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	430a      	orrs	r2, r1
 8006f56:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f042 0201 	orr.w	r2, r2, #1
 8006f66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2220      	movs	r2, #32
 8006f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006f84:	2300      	movs	r3, #0
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3708      	adds	r7, #8
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006f8e:	b580      	push	{r7, lr}
 8006f90:	b082      	sub	sp, #8
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d101      	bne.n	8006fa0 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e021      	b.n	8006fe4 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2224      	movs	r2, #36	@ 0x24
 8006fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f022 0201 	bic.w	r2, r2, #1
 8006fb6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f7fa fce7 	bl	800198c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3708      	adds	r7, #8
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b088      	sub	sp, #32
 8006ff0:	af02      	add	r7, sp, #8
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	4608      	mov	r0, r1
 8006ff6:	4611      	mov	r1, r2
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	817b      	strh	r3, [r7, #10]
 8006ffe:	460b      	mov	r3, r1
 8007000:	813b      	strh	r3, [r7, #8]
 8007002:	4613      	mov	r3, r2
 8007004:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800700c:	b2db      	uxtb	r3, r3
 800700e:	2b20      	cmp	r3, #32
 8007010:	f040 80f9 	bne.w	8007206 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007014:	6a3b      	ldr	r3, [r7, #32]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d002      	beq.n	8007020 <HAL_I2C_Mem_Write+0x34>
 800701a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800701c:	2b00      	cmp	r3, #0
 800701e:	d105      	bne.n	800702c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007026:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e0ed      	b.n	8007208 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007032:	2b01      	cmp	r3, #1
 8007034:	d101      	bne.n	800703a <HAL_I2C_Mem_Write+0x4e>
 8007036:	2302      	movs	r3, #2
 8007038:	e0e6      	b.n	8007208 <HAL_I2C_Mem_Write+0x21c>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2201      	movs	r2, #1
 800703e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007042:	f7fb faa7 	bl	8002594 <HAL_GetTick>
 8007046:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	2319      	movs	r3, #25
 800704e:	2201      	movs	r2, #1
 8007050:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f000 fbe2 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d001      	beq.n	8007064 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e0d1      	b.n	8007208 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2221      	movs	r2, #33	@ 0x21
 8007068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2240      	movs	r2, #64	@ 0x40
 8007070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6a3a      	ldr	r2, [r7, #32]
 800707e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007084:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800708c:	88f8      	ldrh	r0, [r7, #6]
 800708e:	893a      	ldrh	r2, [r7, #8]
 8007090:	8979      	ldrh	r1, [r7, #10]
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	9301      	str	r3, [sp, #4]
 8007096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007098:	9300      	str	r3, [sp, #0]
 800709a:	4603      	mov	r3, r0
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f000 faf3 	bl	8007688 <I2C_RequestMemoryWrite>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d005      	beq.n	80070b4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2200      	movs	r2, #0
 80070ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	e0a9      	b.n	8007208 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	2bff      	cmp	r3, #255	@ 0xff
 80070bc:	d90e      	bls.n	80070dc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	22ff      	movs	r2, #255	@ 0xff
 80070c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070c8:	b2da      	uxtb	r2, r3
 80070ca:	8979      	ldrh	r1, [r7, #10]
 80070cc:	2300      	movs	r3, #0
 80070ce:	9300      	str	r3, [sp, #0]
 80070d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f000 fcc5 	bl	8007a64 <I2C_TransferConfig>
 80070da:	e00f      	b.n	80070fc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070ea:	b2da      	uxtb	r2, r3
 80070ec:	8979      	ldrh	r1, [r7, #10]
 80070ee:	2300      	movs	r3, #0
 80070f0:	9300      	str	r3, [sp, #0]
 80070f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80070f6:	68f8      	ldr	r0, [r7, #12]
 80070f8:	f000 fcb4 	bl	8007a64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070fc:	697a      	ldr	r2, [r7, #20]
 80070fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f000 fbcc 	bl	800789e <I2C_WaitOnTXISFlagUntilTimeout>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d001      	beq.n	8007110 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e07b      	b.n	8007208 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007114:	781a      	ldrb	r2, [r3, #0]
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007120:	1c5a      	adds	r2, r3, #1
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800712a:	b29b      	uxth	r3, r3
 800712c:	3b01      	subs	r3, #1
 800712e:	b29a      	uxth	r2, r3
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007138:	3b01      	subs	r3, #1
 800713a:	b29a      	uxth	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007144:	b29b      	uxth	r3, r3
 8007146:	2b00      	cmp	r3, #0
 8007148:	d034      	beq.n	80071b4 <HAL_I2C_Mem_Write+0x1c8>
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800714e:	2b00      	cmp	r3, #0
 8007150:	d130      	bne.n	80071b4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	9300      	str	r3, [sp, #0]
 8007156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007158:	2200      	movs	r2, #0
 800715a:	2180      	movs	r1, #128	@ 0x80
 800715c:	68f8      	ldr	r0, [r7, #12]
 800715e:	f000 fb5e 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d001      	beq.n	800716c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	e04d      	b.n	8007208 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007170:	b29b      	uxth	r3, r3
 8007172:	2bff      	cmp	r3, #255	@ 0xff
 8007174:	d90e      	bls.n	8007194 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	22ff      	movs	r2, #255	@ 0xff
 800717a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007180:	b2da      	uxtb	r2, r3
 8007182:	8979      	ldrh	r1, [r7, #10]
 8007184:	2300      	movs	r3, #0
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	f000 fc69 	bl	8007a64 <I2C_TransferConfig>
 8007192:	e00f      	b.n	80071b4 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007198:	b29a      	uxth	r2, r3
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071a2:	b2da      	uxtb	r2, r3
 80071a4:	8979      	ldrh	r1, [r7, #10]
 80071a6:	2300      	movs	r3, #0
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f000 fc58 	bl	8007a64 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d19e      	bne.n	80070fc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071be:	697a      	ldr	r2, [r7, #20]
 80071c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071c2:	68f8      	ldr	r0, [r7, #12]
 80071c4:	f000 fbab 	bl	800791e <I2C_WaitOnSTOPFlagUntilTimeout>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d001      	beq.n	80071d2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e01a      	b.n	8007208 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2220      	movs	r2, #32
 80071d8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	6859      	ldr	r1, [r3, #4]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007210 <HAL_I2C_Mem_Write+0x224>)
 80071e6:	400b      	ands	r3, r1
 80071e8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2220      	movs	r2, #32
 80071ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007202:	2300      	movs	r3, #0
 8007204:	e000      	b.n	8007208 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007206:	2302      	movs	r3, #2
  }
}
 8007208:	4618      	mov	r0, r3
 800720a:	3718      	adds	r7, #24
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}
 8007210:	fe00e800 	.word	0xfe00e800

08007214 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b088      	sub	sp, #32
 8007218:	af02      	add	r7, sp, #8
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	4608      	mov	r0, r1
 800721e:	4611      	mov	r1, r2
 8007220:	461a      	mov	r2, r3
 8007222:	4603      	mov	r3, r0
 8007224:	817b      	strh	r3, [r7, #10]
 8007226:	460b      	mov	r3, r1
 8007228:	813b      	strh	r3, [r7, #8]
 800722a:	4613      	mov	r3, r2
 800722c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007234:	b2db      	uxtb	r3, r3
 8007236:	2b20      	cmp	r3, #32
 8007238:	f040 80fd 	bne.w	8007436 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800723c:	6a3b      	ldr	r3, [r7, #32]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d002      	beq.n	8007248 <HAL_I2C_Mem_Read+0x34>
 8007242:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007244:	2b00      	cmp	r3, #0
 8007246:	d105      	bne.n	8007254 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800724e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	e0f1      	b.n	8007438 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800725a:	2b01      	cmp	r3, #1
 800725c:	d101      	bne.n	8007262 <HAL_I2C_Mem_Read+0x4e>
 800725e:	2302      	movs	r3, #2
 8007260:	e0ea      	b.n	8007438 <HAL_I2C_Mem_Read+0x224>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2201      	movs	r2, #1
 8007266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800726a:	f7fb f993 	bl	8002594 <HAL_GetTick>
 800726e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	9300      	str	r3, [sp, #0]
 8007274:	2319      	movs	r3, #25
 8007276:	2201      	movs	r2, #1
 8007278:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800727c:	68f8      	ldr	r0, [r7, #12]
 800727e:	f000 face 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 8007282:	4603      	mov	r3, r0
 8007284:	2b00      	cmp	r3, #0
 8007286:	d001      	beq.n	800728c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e0d5      	b.n	8007438 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2222      	movs	r2, #34	@ 0x22
 8007290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2240      	movs	r2, #64	@ 0x40
 8007298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2200      	movs	r2, #0
 80072a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	6a3a      	ldr	r2, [r7, #32]
 80072a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80072ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80072b4:	88f8      	ldrh	r0, [r7, #6]
 80072b6:	893a      	ldrh	r2, [r7, #8]
 80072b8:	8979      	ldrh	r1, [r7, #10]
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	9301      	str	r3, [sp, #4]
 80072be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c0:	9300      	str	r3, [sp, #0]
 80072c2:	4603      	mov	r3, r0
 80072c4:	68f8      	ldr	r0, [r7, #12]
 80072c6:	f000 fa33 	bl	8007730 <I2C_RequestMemoryRead>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d005      	beq.n	80072dc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e0ad      	b.n	8007438 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	2bff      	cmp	r3, #255	@ 0xff
 80072e4:	d90e      	bls.n	8007304 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	22ff      	movs	r2, #255	@ 0xff
 80072ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072f0:	b2da      	uxtb	r2, r3
 80072f2:	8979      	ldrh	r1, [r7, #10]
 80072f4:	4b52      	ldr	r3, [pc, #328]	@ (8007440 <HAL_I2C_Mem_Read+0x22c>)
 80072f6:	9300      	str	r3, [sp, #0]
 80072f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f000 fbb1 	bl	8007a64 <I2C_TransferConfig>
 8007302:	e00f      	b.n	8007324 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007308:	b29a      	uxth	r2, r3
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007312:	b2da      	uxtb	r2, r3
 8007314:	8979      	ldrh	r1, [r7, #10]
 8007316:	4b4a      	ldr	r3, [pc, #296]	@ (8007440 <HAL_I2C_Mem_Read+0x22c>)
 8007318:	9300      	str	r3, [sp, #0]
 800731a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f000 fba0 	bl	8007a64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800732a:	2200      	movs	r2, #0
 800732c:	2104      	movs	r1, #4
 800732e:	68f8      	ldr	r0, [r7, #12]
 8007330:	f000 fa75 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d001      	beq.n	800733e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	e07c      	b.n	8007438 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007348:	b2d2      	uxtb	r2, r2
 800734a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007350:	1c5a      	adds	r2, r3, #1
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800735a:	3b01      	subs	r3, #1
 800735c:	b29a      	uxth	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007366:	b29b      	uxth	r3, r3
 8007368:	3b01      	subs	r3, #1
 800736a:	b29a      	uxth	r2, r3
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007374:	b29b      	uxth	r3, r3
 8007376:	2b00      	cmp	r3, #0
 8007378:	d034      	beq.n	80073e4 <HAL_I2C_Mem_Read+0x1d0>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800737e:	2b00      	cmp	r3, #0
 8007380:	d130      	bne.n	80073e4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007388:	2200      	movs	r2, #0
 800738a:	2180      	movs	r1, #128	@ 0x80
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f000 fa46 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d001      	beq.n	800739c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e04d      	b.n	8007438 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	2bff      	cmp	r3, #255	@ 0xff
 80073a4:	d90e      	bls.n	80073c4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	22ff      	movs	r2, #255	@ 0xff
 80073aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073b0:	b2da      	uxtb	r2, r3
 80073b2:	8979      	ldrh	r1, [r7, #10]
 80073b4:	2300      	movs	r3, #0
 80073b6:	9300      	str	r3, [sp, #0]
 80073b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f000 fb51 	bl	8007a64 <I2C_TransferConfig>
 80073c2:	e00f      	b.n	80073e4 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073c8:	b29a      	uxth	r2, r3
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073d2:	b2da      	uxtb	r2, r3
 80073d4:	8979      	ldrh	r1, [r7, #10]
 80073d6:	2300      	movs	r3, #0
 80073d8:	9300      	str	r3, [sp, #0]
 80073da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073de:	68f8      	ldr	r0, [r7, #12]
 80073e0:	f000 fb40 	bl	8007a64 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d19a      	bne.n	8007324 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073ee:	697a      	ldr	r2, [r7, #20]
 80073f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f000 fa93 	bl	800791e <I2C_WaitOnSTOPFlagUntilTimeout>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d001      	beq.n	8007402 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e01a      	b.n	8007438 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2220      	movs	r2, #32
 8007408:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	6859      	ldr	r1, [r3, #4]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	4b0b      	ldr	r3, [pc, #44]	@ (8007444 <HAL_I2C_Mem_Read+0x230>)
 8007416:	400b      	ands	r3, r1
 8007418:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2220      	movs	r2, #32
 800741e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007432:	2300      	movs	r3, #0
 8007434:	e000      	b.n	8007438 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007436:	2302      	movs	r3, #2
  }
}
 8007438:	4618      	mov	r0, r3
 800743a:	3718      	adds	r7, #24
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	80002400 	.word	0x80002400
 8007444:	fe00e800 	.word	0xfe00e800

08007448 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b08a      	sub	sp, #40	@ 0x28
 800744c:	af02      	add	r7, sp, #8
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	607a      	str	r2, [r7, #4]
 8007452:	603b      	str	r3, [r7, #0]
 8007454:	460b      	mov	r3, r1
 8007456:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8007458:	2300      	movs	r3, #0
 800745a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007462:	b2db      	uxtb	r3, r3
 8007464:	2b20      	cmp	r3, #32
 8007466:	f040 80f1 	bne.w	800764c <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007474:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007478:	d101      	bne.n	800747e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800747a:	2302      	movs	r3, #2
 800747c:	e0e7      	b.n	800764e <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007484:	2b01      	cmp	r3, #1
 8007486:	d101      	bne.n	800748c <HAL_I2C_IsDeviceReady+0x44>
 8007488:	2302      	movs	r3, #2
 800748a:	e0e0      	b.n	800764e <HAL_I2C_IsDeviceReady+0x206>
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2224      	movs	r2, #36	@ 0x24
 8007498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d107      	bne.n	80074ba <HAL_I2C_IsDeviceReady+0x72>
 80074aa:	897b      	ldrh	r3, [r7, #10]
 80074ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80074b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80074b8:	e004      	b.n	80074c4 <HAL_I2C_IsDeviceReady+0x7c>
 80074ba:	897b      	ldrh	r3, [r7, #10]
 80074bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074c0:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80074c4:	68fa      	ldr	r2, [r7, #12]
 80074c6:	6812      	ldr	r2, [r2, #0]
 80074c8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80074ca:	f7fb f863 	bl	8002594 <HAL_GetTick>
 80074ce:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	f003 0320 	and.w	r3, r3, #32
 80074da:	2b20      	cmp	r3, #32
 80074dc:	bf0c      	ite	eq
 80074de:	2301      	moveq	r3, #1
 80074e0:	2300      	movne	r3, #0
 80074e2:	b2db      	uxtb	r3, r3
 80074e4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	699b      	ldr	r3, [r3, #24]
 80074ec:	f003 0310 	and.w	r3, r3, #16
 80074f0:	2b10      	cmp	r3, #16
 80074f2:	bf0c      	ite	eq
 80074f4:	2301      	moveq	r3, #1
 80074f6:	2300      	movne	r3, #0
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80074fc:	e034      	b.n	8007568 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007504:	d01a      	beq.n	800753c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007506:	f7fb f845 	bl	8002594 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	69bb      	ldr	r3, [r7, #24]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	683a      	ldr	r2, [r7, #0]
 8007512:	429a      	cmp	r2, r3
 8007514:	d302      	bcc.n	800751c <HAL_I2C_IsDeviceReady+0xd4>
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d10f      	bne.n	800753c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2220      	movs	r2, #32
 8007520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007528:	f043 0220 	orr.w	r2, r3, #32
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2200      	movs	r2, #0
 8007534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	e088      	b.n	800764e <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	f003 0320 	and.w	r3, r3, #32
 8007546:	2b20      	cmp	r3, #32
 8007548:	bf0c      	ite	eq
 800754a:	2301      	moveq	r3, #1
 800754c:	2300      	movne	r3, #0
 800754e:	b2db      	uxtb	r3, r3
 8007550:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	f003 0310 	and.w	r3, r3, #16
 800755c:	2b10      	cmp	r3, #16
 800755e:	bf0c      	ite	eq
 8007560:	2301      	moveq	r3, #1
 8007562:	2300      	movne	r3, #0
 8007564:	b2db      	uxtb	r3, r3
 8007566:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007568:	7ffb      	ldrb	r3, [r7, #31]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d102      	bne.n	8007574 <HAL_I2C_IsDeviceReady+0x12c>
 800756e:	7fbb      	ldrb	r3, [r7, #30]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d0c4      	beq.n	80074fe <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	699b      	ldr	r3, [r3, #24]
 800757a:	f003 0310 	and.w	r3, r3, #16
 800757e:	2b10      	cmp	r3, #16
 8007580:	d01a      	beq.n	80075b8 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	2200      	movs	r2, #0
 800758a:	2120      	movs	r1, #32
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	f000 f946 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d001      	beq.n	800759c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	e058      	b.n	800764e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2220      	movs	r2, #32
 80075a2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2220      	movs	r2, #32
 80075a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80075b4:	2300      	movs	r3, #0
 80075b6:	e04a      	b.n	800764e <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80075b8:	69bb      	ldr	r3, [r7, #24]
 80075ba:	9300      	str	r3, [sp, #0]
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	2200      	movs	r2, #0
 80075c0:	2120      	movs	r1, #32
 80075c2:	68f8      	ldr	r0, [r7, #12]
 80075c4:	f000 f92b 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d001      	beq.n	80075d2 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	e03d      	b.n	800764e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2210      	movs	r2, #16
 80075d8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2220      	movs	r2, #32
 80075e0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d118      	bne.n	800761c <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	685a      	ldr	r2, [r3, #4]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80075f8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	9300      	str	r3, [sp, #0]
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	2200      	movs	r2, #0
 8007602:	2120      	movs	r1, #32
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f000 f90a 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 800760a:	4603      	mov	r3, r0
 800760c:	2b00      	cmp	r3, #0
 800760e:	d001      	beq.n	8007614 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e01c      	b.n	800764e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2220      	movs	r2, #32
 800761a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	3301      	adds	r3, #1
 8007620:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	687a      	ldr	r2, [r7, #4]
 8007626:	429a      	cmp	r2, r3
 8007628:	f63f af3b 	bhi.w	80074a2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2220      	movs	r2, #32
 8007630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007638:	f043 0220 	orr.w	r2, r3, #32
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e000      	b.n	800764e <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 800764c:	2302      	movs	r3, #2
  }
}
 800764e:	4618      	mov	r0, r3
 8007650:	3720      	adds	r7, #32
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007656:	b480      	push	{r7}
 8007658:	b083      	sub	sp, #12
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007664:	b2db      	uxtb	r3, r3
}
 8007666:	4618      	mov	r0, r3
 8007668:	370c      	adds	r7, #12
 800766a:	46bd      	mov	sp, r7
 800766c:	bc80      	pop	{r7}
 800766e:	4770      	bx	lr

08007670 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 800767c:	4618      	mov	r0, r3
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	bc80      	pop	{r7}
 8007684:	4770      	bx	lr
	...

08007688 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b086      	sub	sp, #24
 800768c:	af02      	add	r7, sp, #8
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	4608      	mov	r0, r1
 8007692:	4611      	mov	r1, r2
 8007694:	461a      	mov	r2, r3
 8007696:	4603      	mov	r3, r0
 8007698:	817b      	strh	r3, [r7, #10]
 800769a:	460b      	mov	r3, r1
 800769c:	813b      	strh	r3, [r7, #8]
 800769e:	4613      	mov	r3, r2
 80076a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80076a2:	88fb      	ldrh	r3, [r7, #6]
 80076a4:	b2da      	uxtb	r2, r3
 80076a6:	8979      	ldrh	r1, [r7, #10]
 80076a8:	4b20      	ldr	r3, [pc, #128]	@ (800772c <I2C_RequestMemoryWrite+0xa4>)
 80076aa:	9300      	str	r3, [sp, #0]
 80076ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f000 f9d7 	bl	8007a64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076b6:	69fa      	ldr	r2, [r7, #28]
 80076b8:	69b9      	ldr	r1, [r7, #24]
 80076ba:	68f8      	ldr	r0, [r7, #12]
 80076bc:	f000 f8ef 	bl	800789e <I2C_WaitOnTXISFlagUntilTimeout>
 80076c0:	4603      	mov	r3, r0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d001      	beq.n	80076ca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e02c      	b.n	8007724 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80076ca:	88fb      	ldrh	r3, [r7, #6]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d105      	bne.n	80076dc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80076d0:	893b      	ldrh	r3, [r7, #8]
 80076d2:	b2da      	uxtb	r2, r3
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80076da:	e015      	b.n	8007708 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80076dc:	893b      	ldrh	r3, [r7, #8]
 80076de:	0a1b      	lsrs	r3, r3, #8
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	b2da      	uxtb	r2, r3
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ea:	69fa      	ldr	r2, [r7, #28]
 80076ec:	69b9      	ldr	r1, [r7, #24]
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f000 f8d5 	bl	800789e <I2C_WaitOnTXISFlagUntilTimeout>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d001      	beq.n	80076fe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	e012      	b.n	8007724 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80076fe:	893b      	ldrh	r3, [r7, #8]
 8007700:	b2da      	uxtb	r2, r3
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007708:	69fb      	ldr	r3, [r7, #28]
 800770a:	9300      	str	r3, [sp, #0]
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	2200      	movs	r2, #0
 8007710:	2180      	movs	r1, #128	@ 0x80
 8007712:	68f8      	ldr	r0, [r7, #12]
 8007714:	f000 f883 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 8007718:	4603      	mov	r3, r0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d001      	beq.n	8007722 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e000      	b.n	8007724 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3710      	adds	r7, #16
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	80002000 	.word	0x80002000

08007730 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b086      	sub	sp, #24
 8007734:	af02      	add	r7, sp, #8
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	4608      	mov	r0, r1
 800773a:	4611      	mov	r1, r2
 800773c:	461a      	mov	r2, r3
 800773e:	4603      	mov	r3, r0
 8007740:	817b      	strh	r3, [r7, #10]
 8007742:	460b      	mov	r3, r1
 8007744:	813b      	strh	r3, [r7, #8]
 8007746:	4613      	mov	r3, r2
 8007748:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800774a:	88fb      	ldrh	r3, [r7, #6]
 800774c:	b2da      	uxtb	r2, r3
 800774e:	8979      	ldrh	r1, [r7, #10]
 8007750:	4b20      	ldr	r3, [pc, #128]	@ (80077d4 <I2C_RequestMemoryRead+0xa4>)
 8007752:	9300      	str	r3, [sp, #0]
 8007754:	2300      	movs	r3, #0
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 f984 	bl	8007a64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800775c:	69fa      	ldr	r2, [r7, #28]
 800775e:	69b9      	ldr	r1, [r7, #24]
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 f89c 	bl	800789e <I2C_WaitOnTXISFlagUntilTimeout>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d001      	beq.n	8007770 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e02c      	b.n	80077ca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007770:	88fb      	ldrh	r3, [r7, #6]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d105      	bne.n	8007782 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007776:	893b      	ldrh	r3, [r7, #8]
 8007778:	b2da      	uxtb	r2, r3
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007780:	e015      	b.n	80077ae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007782:	893b      	ldrh	r3, [r7, #8]
 8007784:	0a1b      	lsrs	r3, r3, #8
 8007786:	b29b      	uxth	r3, r3
 8007788:	b2da      	uxtb	r2, r3
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007790:	69fa      	ldr	r2, [r7, #28]
 8007792:	69b9      	ldr	r1, [r7, #24]
 8007794:	68f8      	ldr	r0, [r7, #12]
 8007796:	f000 f882 	bl	800789e <I2C_WaitOnTXISFlagUntilTimeout>
 800779a:	4603      	mov	r3, r0
 800779c:	2b00      	cmp	r3, #0
 800779e:	d001      	beq.n	80077a4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e012      	b.n	80077ca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80077a4:	893b      	ldrh	r3, [r7, #8]
 80077a6:	b2da      	uxtb	r2, r3
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	9300      	str	r3, [sp, #0]
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	2200      	movs	r2, #0
 80077b6:	2140      	movs	r1, #64	@ 0x40
 80077b8:	68f8      	ldr	r0, [r7, #12]
 80077ba:	f000 f830 	bl	800781e <I2C_WaitOnFlagUntilTimeout>
 80077be:	4603      	mov	r3, r0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d001      	beq.n	80077c8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e000      	b.n	80077ca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80077c8:	2300      	movs	r3, #0
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3710      	adds	r7, #16
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}
 80077d2:	bf00      	nop
 80077d4:	80002000 	.word	0x80002000

080077d8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	699b      	ldr	r3, [r3, #24]
 80077e6:	f003 0302 	and.w	r3, r3, #2
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d103      	bne.n	80077f6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	2200      	movs	r2, #0
 80077f4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	699b      	ldr	r3, [r3, #24]
 80077fc:	f003 0301 	and.w	r3, r3, #1
 8007800:	2b01      	cmp	r3, #1
 8007802:	d007      	beq.n	8007814 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	699a      	ldr	r2, [r3, #24]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f042 0201 	orr.w	r2, r2, #1
 8007812:	619a      	str	r2, [r3, #24]
  }
}
 8007814:	bf00      	nop
 8007816:	370c      	adds	r7, #12
 8007818:	46bd      	mov	sp, r7
 800781a:	bc80      	pop	{r7}
 800781c:	4770      	bx	lr

0800781e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800781e:	b580      	push	{r7, lr}
 8007820:	b084      	sub	sp, #16
 8007822:	af00      	add	r7, sp, #0
 8007824:	60f8      	str	r0, [r7, #12]
 8007826:	60b9      	str	r1, [r7, #8]
 8007828:	603b      	str	r3, [r7, #0]
 800782a:	4613      	mov	r3, r2
 800782c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800782e:	e022      	b.n	8007876 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007836:	d01e      	beq.n	8007876 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007838:	f7fa feac 	bl	8002594 <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	683a      	ldr	r2, [r7, #0]
 8007844:	429a      	cmp	r2, r3
 8007846:	d302      	bcc.n	800784e <I2C_WaitOnFlagUntilTimeout+0x30>
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d113      	bne.n	8007876 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007852:	f043 0220 	orr.w	r2, r3, #32
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2220      	movs	r2, #32
 800785e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e00f      	b.n	8007896 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	699a      	ldr	r2, [r3, #24]
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	4013      	ands	r3, r2
 8007880:	68ba      	ldr	r2, [r7, #8]
 8007882:	429a      	cmp	r2, r3
 8007884:	bf0c      	ite	eq
 8007886:	2301      	moveq	r3, #1
 8007888:	2300      	movne	r3, #0
 800788a:	b2db      	uxtb	r3, r3
 800788c:	461a      	mov	r2, r3
 800788e:	79fb      	ldrb	r3, [r7, #7]
 8007890:	429a      	cmp	r2, r3
 8007892:	d0cd      	beq.n	8007830 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007894:	2300      	movs	r3, #0
}
 8007896:	4618      	mov	r0, r3
 8007898:	3710      	adds	r7, #16
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b084      	sub	sp, #16
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	60f8      	str	r0, [r7, #12]
 80078a6:	60b9      	str	r1, [r7, #8]
 80078a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80078aa:	e02c      	b.n	8007906 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	68b9      	ldr	r1, [r7, #8]
 80078b0:	68f8      	ldr	r0, [r7, #12]
 80078b2:	f000 f871 	bl	8007998 <I2C_IsAcknowledgeFailed>
 80078b6:	4603      	mov	r3, r0
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d001      	beq.n	80078c0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80078bc:	2301      	movs	r3, #1
 80078be:	e02a      	b.n	8007916 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078c6:	d01e      	beq.n	8007906 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078c8:	f7fa fe64 	bl	8002594 <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d302      	bcc.n	80078de <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d113      	bne.n	8007906 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078e2:	f043 0220 	orr.w	r2, r3, #32
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2220      	movs	r2, #32
 80078ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2200      	movs	r2, #0
 80078f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	e007      	b.n	8007916 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	699b      	ldr	r3, [r3, #24]
 800790c:	f003 0302 	and.w	r3, r3, #2
 8007910:	2b02      	cmp	r3, #2
 8007912:	d1cb      	bne.n	80078ac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	3710      	adds	r7, #16
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}

0800791e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800791e:	b580      	push	{r7, lr}
 8007920:	b084      	sub	sp, #16
 8007922:	af00      	add	r7, sp, #0
 8007924:	60f8      	str	r0, [r7, #12]
 8007926:	60b9      	str	r1, [r7, #8]
 8007928:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800792a:	e028      	b.n	800797e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800792c:	687a      	ldr	r2, [r7, #4]
 800792e:	68b9      	ldr	r1, [r7, #8]
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f000 f831 	bl	8007998 <I2C_IsAcknowledgeFailed>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d001      	beq.n	8007940 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e026      	b.n	800798e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007940:	f7fa fe28 	bl	8002594 <HAL_GetTick>
 8007944:	4602      	mov	r2, r0
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	68ba      	ldr	r2, [r7, #8]
 800794c:	429a      	cmp	r2, r3
 800794e:	d302      	bcc.n	8007956 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d113      	bne.n	800797e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800795a:	f043 0220 	orr.w	r2, r3, #32
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2220      	movs	r2, #32
 8007966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2200      	movs	r2, #0
 8007976:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	e007      	b.n	800798e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	699b      	ldr	r3, [r3, #24]
 8007984:	f003 0320 	and.w	r3, r3, #32
 8007988:	2b20      	cmp	r3, #32
 800798a:	d1cf      	bne.n	800792c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800798c:	2300      	movs	r3, #0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
	...

08007998 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	60b9      	str	r1, [r7, #8]
 80079a2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	f003 0310 	and.w	r3, r3, #16
 80079ae:	2b10      	cmp	r3, #16
 80079b0:	d151      	bne.n	8007a56 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079b2:	e022      	b.n	80079fa <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ba:	d01e      	beq.n	80079fa <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079bc:	f7fa fdea 	bl	8002594 <HAL_GetTick>
 80079c0:	4602      	mov	r2, r0
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d302      	bcc.n	80079d2 <I2C_IsAcknowledgeFailed+0x3a>
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d113      	bne.n	80079fa <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079d6:	f043 0220 	orr.w	r2, r3, #32
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2220      	movs	r2, #32
 80079e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	e02e      	b.n	8007a58 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	f003 0320 	and.w	r3, r3, #32
 8007a04:	2b20      	cmp	r3, #32
 8007a06:	d1d5      	bne.n	80079b4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2210      	movs	r2, #16
 8007a0e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2220      	movs	r2, #32
 8007a16:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	f7ff fedd 	bl	80077d8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	6859      	ldr	r1, [r3, #4]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	4b0d      	ldr	r3, [pc, #52]	@ (8007a60 <I2C_IsAcknowledgeFailed+0xc8>)
 8007a2a:	400b      	ands	r3, r1
 8007a2c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a32:	f043 0204 	orr.w	r2, r3, #4
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2220      	movs	r2, #32
 8007a3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e000      	b.n	8007a58 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8007a56:	2300      	movs	r3, #0
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3710      	adds	r7, #16
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	fe00e800 	.word	0xfe00e800

08007a64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	607b      	str	r3, [r7, #4]
 8007a6e:	460b      	mov	r3, r1
 8007a70:	817b      	strh	r3, [r7, #10]
 8007a72:	4613      	mov	r3, r2
 8007a74:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	685a      	ldr	r2, [r3, #4]
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	0d5b      	lsrs	r3, r3, #21
 8007a80:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007a84:	4b0c      	ldr	r3, [pc, #48]	@ (8007ab8 <I2C_TransferConfig+0x54>)
 8007a86:	430b      	orrs	r3, r1
 8007a88:	43db      	mvns	r3, r3
 8007a8a:	ea02 0103 	and.w	r1, r2, r3
 8007a8e:	897b      	ldrh	r3, [r7, #10]
 8007a90:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007a94:	7a7b      	ldrb	r3, [r7, #9]
 8007a96:	041b      	lsls	r3, r3, #16
 8007a98:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007a9c:	431a      	orrs	r2, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	431a      	orrs	r2, r3
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	431a      	orrs	r2, r3
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8007aae:	bf00      	nop
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bc80      	pop	{r7}
 8007ab6:	4770      	bx	lr
 8007ab8:	03ff63ff 	.word	0x03ff63ff

08007abc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 8007ac4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	2b20      	cmp	r3, #32
 8007ad0:	d138      	bne.n	8007b44 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d101      	bne.n	8007ae0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007adc:	2302      	movs	r3, #2
 8007ade:	e032      	b.n	8007b46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2224      	movs	r2, #36	@ 0x24
 8007aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f022 0201 	bic.w	r2, r2, #1
 8007afe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007b0e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	6819      	ldr	r1, [r3, #0]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	683a      	ldr	r2, [r7, #0]
 8007b1c:	430a      	orrs	r2, r1
 8007b1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f042 0201 	orr.w	r2, r2, #1
 8007b2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2220      	movs	r2, #32
 8007b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007b40:	2300      	movs	r3, #0
 8007b42:	e000      	b.n	8007b46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007b44:	2302      	movs	r3, #2
  }
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	370c      	adds	r7, #12
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bc80      	pop	{r7}
 8007b4e:	4770      	bx	lr

08007b50 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b085      	sub	sp, #20
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	2b20      	cmp	r3, #32
 8007b64:	d139      	bne.n	8007bda <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d101      	bne.n	8007b74 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007b70:	2302      	movs	r3, #2
 8007b72:	e033      	b.n	8007bdc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2224      	movs	r2, #36	@ 0x24
 8007b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681a      	ldr	r2, [r3, #0]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f022 0201 	bic.w	r2, r2, #1
 8007b92:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007ba2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	021b      	lsls	r3, r3, #8
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f042 0201 	orr.w	r2, r2, #1
 8007bc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2220      	movs	r2, #32
 8007bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	e000      	b.n	8007bdc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007bda:	2302      	movs	r3, #2
  }
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3714      	adds	r7, #20
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bc80      	pop	{r7}
 8007be4:	4770      	bx	lr
	...

08007be8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007be8:	b480      	push	{r7}
 8007bea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007bec:	4b04      	ldr	r3, [pc, #16]	@ (8007c00 <HAL_PWR_EnableBkUpAccess+0x18>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a03      	ldr	r2, [pc, #12]	@ (8007c00 <HAL_PWR_EnableBkUpAccess+0x18>)
 8007bf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bf6:	6013      	str	r3, [r2, #0]
}
 8007bf8:	bf00      	nop
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bc80      	pop	{r7}
 8007bfe:	4770      	bx	lr
 8007c00:	58000400 	.word	0x58000400

08007c04 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b082      	sub	sp, #8
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d10c      	bne.n	8007c30 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8007c16:	4b13      	ldr	r3, [pc, #76]	@ (8007c64 <HAL_PWR_EnterSLEEPMode+0x60>)
 8007c18:	695b      	ldr	r3, [r3, #20]
 8007c1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c22:	d10d      	bne.n	8007c40 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8007c24:	f000 f83c 	bl	8007ca0 <HAL_PWREx_DisableLowPowerRunMode>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d008      	beq.n	8007c40 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8007c2e:	e015      	b.n	8007c5c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8007c30:	4b0c      	ldr	r3, [pc, #48]	@ (8007c64 <HAL_PWR_EnterSLEEPMode+0x60>)
 8007c32:	695b      	ldr	r3, [r3, #20]
 8007c34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d101      	bne.n	8007c40 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8007c3c:	f000 f822 	bl	8007c84 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007c40:	4b09      	ldr	r3, [pc, #36]	@ (8007c68 <HAL_PWR_EnterSLEEPMode+0x64>)
 8007c42:	691b      	ldr	r3, [r3, #16]
 8007c44:	4a08      	ldr	r2, [pc, #32]	@ (8007c68 <HAL_PWR_EnterSLEEPMode+0x64>)
 8007c46:	f023 0304 	bic.w	r3, r3, #4
 8007c4a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8007c4c:	78fb      	ldrb	r3, [r7, #3]
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d101      	bne.n	8007c56 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8007c52:	bf30      	wfi
 8007c54:	e002      	b.n	8007c5c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8007c56:	bf40      	sev
    __WFE();
 8007c58:	bf20      	wfe
    __WFE();
 8007c5a:	bf20      	wfe
  }
}
 8007c5c:	3708      	adds	r7, #8
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop
 8007c64:	58000400 	.word	0x58000400
 8007c68:	e000ed00 	.word	0xe000ed00

08007c6c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8007c70:	4b03      	ldr	r3, [pc, #12]	@ (8007c80 <HAL_PWREx_GetVoltageRange+0x14>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bc80      	pop	{r7}
 8007c7e:	4770      	bx	lr
 8007c80:	58000400 	.word	0x58000400

08007c84 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8007c84:	b480      	push	{r7}
 8007c86:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8007c88:	4b04      	ldr	r3, [pc, #16]	@ (8007c9c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a03      	ldr	r2, [pc, #12]	@ (8007c9c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8007c8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007c92:	6013      	str	r3, [r2, #0]
}
 8007c94:	bf00      	nop
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bc80      	pop	{r7}
 8007c9a:	4770      	bx	lr
 8007c9c:	58000400 	.word	0x58000400

08007ca0 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8007ca6:	4b16      	ldr	r3, [pc, #88]	@ (8007d00 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a15      	ldr	r2, [pc, #84]	@ (8007d00 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8007cac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cb0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8007cb2:	4b14      	ldr	r3, [pc, #80]	@ (8007d04 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	2232      	movs	r2, #50	@ 0x32
 8007cb8:	fb02 f303 	mul.w	r3, r2, r3
 8007cbc:	4a12      	ldr	r2, [pc, #72]	@ (8007d08 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8007cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc2:	0c9b      	lsrs	r3, r3, #18
 8007cc4:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8007cc6:	e002      	b.n	8007cce <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8007cce:	4b0c      	ldr	r3, [pc, #48]	@ (8007d00 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8007cd0:	695b      	ldr	r3, [r3, #20]
 8007cd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cda:	d102      	bne.n	8007ce2 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d1f2      	bne.n	8007cc8 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8007ce2:	4b07      	ldr	r3, [pc, #28]	@ (8007d00 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8007ce4:	695b      	ldr	r3, [r3, #20]
 8007ce6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cee:	d101      	bne.n	8007cf4 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8007cf0:	2303      	movs	r3, #3
 8007cf2:	e000      	b.n	8007cf6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	370c      	adds	r7, #12
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bc80      	pop	{r7}
 8007cfe:	4770      	bx	lr
 8007d00:	58000400 	.word	0x58000400
 8007d04:	20000030 	.word	0x20000030
 8007d08:	431bde83 	.word	0x431bde83

08007d0c <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b083      	sub	sp, #12
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	4603      	mov	r3, r0
 8007d14:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8007d16:	4b10      	ldr	r3, [pc, #64]	@ (8007d58 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f023 0307 	bic.w	r3, r3, #7
 8007d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8007d58 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8007d20:	f043 0302 	orr.w	r3, r3, #2
 8007d24:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007d26:	4b0d      	ldr	r3, [pc, #52]	@ (8007d5c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8007d28:	691b      	ldr	r3, [r3, #16]
 8007d2a:	4a0c      	ldr	r2, [pc, #48]	@ (8007d5c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8007d2c:	f043 0304 	orr.w	r3, r3, #4
 8007d30:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8007d32:	79fb      	ldrb	r3, [r7, #7]
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d101      	bne.n	8007d3c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8007d38:	bf30      	wfi
 8007d3a:	e002      	b.n	8007d42 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8007d3c:	bf40      	sev
    __WFE();
 8007d3e:	bf20      	wfe
    __WFE();
 8007d40:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007d42:	4b06      	ldr	r3, [pc, #24]	@ (8007d5c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8007d44:	691b      	ldr	r3, [r3, #16]
 8007d46:	4a05      	ldr	r2, [pc, #20]	@ (8007d5c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8007d48:	f023 0304 	bic.w	r3, r3, #4
 8007d4c:	6113      	str	r3, [r2, #16]
}
 8007d4e:	bf00      	nop
 8007d50:	370c      	adds	r7, #12
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bc80      	pop	{r7}
 8007d56:	4770      	bx	lr
 8007d58:	58000400 	.word	0x58000400
 8007d5c:	e000ed00 	.word	0xe000ed00

08007d60 <LL_PWR_IsEnabledBkUpAccess>:
{
 8007d60:	b480      	push	{r7}
 8007d62:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8007d64:	4b06      	ldr	r3, [pc, #24]	@ (8007d80 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d70:	d101      	bne.n	8007d76 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8007d72:	2301      	movs	r3, #1
 8007d74:	e000      	b.n	8007d78 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bc80      	pop	{r7}
 8007d7e:	4770      	bx	lr
 8007d80:	58000400 	.word	0x58000400

08007d84 <LL_RCC_HSE_EnableTcxo>:
{
 8007d84:	b480      	push	{r7}
 8007d86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8007d88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007d92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d96:	6013      	str	r3, [r2, #0]
}
 8007d98:	bf00      	nop
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bc80      	pop	{r7}
 8007d9e:	4770      	bx	lr

08007da0 <LL_RCC_HSE_DisableTcxo>:
{
 8007da0:	b480      	push	{r7}
 8007da2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8007da4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007dae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007db2:	6013      	str	r3, [r2, #0]
}
 8007db4:	bf00      	nop
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bc80      	pop	{r7}
 8007dba:	4770      	bx	lr

08007dbc <LL_RCC_HSE_IsEnabledDiv2>:
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8007dc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007dca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007dce:	d101      	bne.n	8007dd4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	e000      	b.n	8007dd6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bc80      	pop	{r7}
 8007ddc:	4770      	bx	lr

08007dde <LL_RCC_HSE_Enable>:
{
 8007dde:	b480      	push	{r7}
 8007de0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8007de2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007df0:	6013      	str	r3, [r2, #0]
}
 8007df2:	bf00      	nop
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bc80      	pop	{r7}
 8007df8:	4770      	bx	lr

08007dfa <LL_RCC_HSE_Disable>:
{
 8007dfa:	b480      	push	{r7}
 8007dfc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8007dfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e0c:	6013      	str	r3, [r2, #0]
}
 8007e0e:	bf00      	nop
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bc80      	pop	{r7}
 8007e14:	4770      	bx	lr

08007e16 <LL_RCC_HSE_IsReady>:
{
 8007e16:	b480      	push	{r7}
 8007e18:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8007e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e28:	d101      	bne.n	8007e2e <LL_RCC_HSE_IsReady+0x18>
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e000      	b.n	8007e30 <LL_RCC_HSE_IsReady+0x1a>
 8007e2e:	2300      	movs	r3, #0
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bc80      	pop	{r7}
 8007e36:	4770      	bx	lr

08007e38 <LL_RCC_HSI_Enable>:
{
 8007e38:	b480      	push	{r7}
 8007e3a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8007e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e4a:	6013      	str	r3, [r2, #0]
}
 8007e4c:	bf00      	nop
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bc80      	pop	{r7}
 8007e52:	4770      	bx	lr

08007e54 <LL_RCC_HSI_Disable>:
{
 8007e54:	b480      	push	{r7}
 8007e56:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8007e58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e66:	6013      	str	r3, [r2, #0]
}
 8007e68:	bf00      	nop
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bc80      	pop	{r7}
 8007e6e:	4770      	bx	lr

08007e70 <LL_RCC_HSI_IsReady>:
{
 8007e70:	b480      	push	{r7}
 8007e72:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8007e74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e82:	d101      	bne.n	8007e88 <LL_RCC_HSI_IsReady+0x18>
 8007e84:	2301      	movs	r3, #1
 8007e86:	e000      	b.n	8007e8a <LL_RCC_HSI_IsReady+0x1a>
 8007e88:	2300      	movs	r3, #0
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bc80      	pop	{r7}
 8007e90:	4770      	bx	lr

08007e92 <LL_RCC_HSI_SetCalibTrimming>:
{
 8007e92:	b480      	push	{r7}
 8007e94:	b083      	sub	sp, #12
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8007e9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	061b      	lsls	r3, r3, #24
 8007ea8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007eac:	4313      	orrs	r3, r2
 8007eae:	604b      	str	r3, [r1, #4]
}
 8007eb0:	bf00      	nop
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bc80      	pop	{r7}
 8007eb8:	4770      	bx	lr

08007eba <LL_RCC_LSE_IsReady>:
{
 8007eba:	b480      	push	{r7}
 8007ebc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8007ebe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ec6:	f003 0302 	and.w	r3, r3, #2
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d101      	bne.n	8007ed2 <LL_RCC_LSE_IsReady+0x18>
 8007ece:	2301      	movs	r3, #1
 8007ed0:	e000      	b.n	8007ed4 <LL_RCC_LSE_IsReady+0x1a>
 8007ed2:	2300      	movs	r3, #0
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bc80      	pop	{r7}
 8007eda:	4770      	bx	lr

08007edc <LL_RCC_LSI_Enable>:
{
 8007edc:	b480      	push	{r7}
 8007ede:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8007ee0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ee8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007eec:	f043 0301 	orr.w	r3, r3, #1
 8007ef0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007ef4:	bf00      	nop
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bc80      	pop	{r7}
 8007efa:	4770      	bx	lr

08007efc <LL_RCC_LSI_Disable>:
{
 8007efc:	b480      	push	{r7}
 8007efe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8007f00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007f0c:	f023 0301 	bic.w	r3, r3, #1
 8007f10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007f14:	bf00      	nop
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bc80      	pop	{r7}
 8007f1a:	4770      	bx	lr

08007f1c <LL_RCC_LSI_IsReady>:
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8007f20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f28:	f003 0302 	and.w	r3, r3, #2
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	d101      	bne.n	8007f34 <LL_RCC_LSI_IsReady+0x18>
 8007f30:	2301      	movs	r3, #1
 8007f32:	e000      	b.n	8007f36 <LL_RCC_LSI_IsReady+0x1a>
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bc80      	pop	{r7}
 8007f3c:	4770      	bx	lr

08007f3e <LL_RCC_MSI_Enable>:
{
 8007f3e:	b480      	push	{r7}
 8007f40:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8007f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007f4c:	f043 0301 	orr.w	r3, r3, #1
 8007f50:	6013      	str	r3, [r2, #0]
}
 8007f52:	bf00      	nop
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bc80      	pop	{r7}
 8007f58:	4770      	bx	lr

08007f5a <LL_RCC_MSI_Disable>:
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8007f5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007f68:	f023 0301 	bic.w	r3, r3, #1
 8007f6c:	6013      	str	r3, [r2, #0]
}
 8007f6e:	bf00      	nop
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bc80      	pop	{r7}
 8007f74:	4770      	bx	lr

08007f76 <LL_RCC_MSI_IsReady>:
{
 8007f76:	b480      	push	{r7}
 8007f78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8007f7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 0302 	and.w	r3, r3, #2
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d101      	bne.n	8007f8c <LL_RCC_MSI_IsReady+0x16>
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e000      	b.n	8007f8e <LL_RCC_MSI_IsReady+0x18>
 8007f8c:	2300      	movs	r3, #0
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bc80      	pop	{r7}
 8007f94:	4770      	bx	lr

08007f96 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8007f96:	b480      	push	{r7}
 8007f98:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8007f9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f003 0308 	and.w	r3, r3, #8
 8007fa4:	2b08      	cmp	r3, #8
 8007fa6:	d101      	bne.n	8007fac <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8007fa8:	2301      	movs	r3, #1
 8007faa:	e000      	b.n	8007fae <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bc80      	pop	{r7}
 8007fb4:	4770      	bx	lr

08007fb6 <LL_RCC_MSI_GetRange>:
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8007fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bc80      	pop	{r7}
 8007fca:	4770      	bx	lr

08007fcc <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8007fcc:	b480      	push	{r7}
 8007fce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8007fd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fd8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bc80      	pop	{r7}
 8007fe2:	4770      	bx	lr

08007fe4 <LL_RCC_MSI_SetCalibTrimming>:
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8007fec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	021b      	lsls	r3, r3, #8
 8007ffa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007ffe:	4313      	orrs	r3, r2
 8008000:	604b      	str	r3, [r1, #4]
}
 8008002:	bf00      	nop
 8008004:	370c      	adds	r7, #12
 8008006:	46bd      	mov	sp, r7
 8008008:	bc80      	pop	{r7}
 800800a:	4770      	bx	lr

0800800c <LL_RCC_SetSysClkSource>:
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8008014:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f023 0203 	bic.w	r2, r3, #3
 800801e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	4313      	orrs	r3, r2
 8008026:	608b      	str	r3, [r1, #8]
}
 8008028:	bf00      	nop
 800802a:	370c      	adds	r7, #12
 800802c:	46bd      	mov	sp, r7
 800802e:	bc80      	pop	{r7}
 8008030:	4770      	bx	lr

08008032 <LL_RCC_GetSysClkSource>:
{
 8008032:	b480      	push	{r7}
 8008034:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008036:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	f003 030c 	and.w	r3, r3, #12
}
 8008040:	4618      	mov	r0, r3
 8008042:	46bd      	mov	sp, r7
 8008044:	bc80      	pop	{r7}
 8008046:	4770      	bx	lr

08008048 <LL_RCC_SetAHBPrescaler>:
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8008050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008054:	689b      	ldr	r3, [r3, #8]
 8008056:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800805a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4313      	orrs	r3, r2
 8008062:	608b      	str	r3, [r1, #8]
}
 8008064:	bf00      	nop
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	bc80      	pop	{r7}
 800806c:	4770      	bx	lr

0800806e <LL_C2_RCC_SetAHBPrescaler>:
{
 800806e:	b480      	push	{r7}
 8008070:	b083      	sub	sp, #12
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8008076:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800807a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800807e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008082:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4313      	orrs	r3, r2
 800808a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800808e:	bf00      	nop
 8008090:	370c      	adds	r7, #12
 8008092:	46bd      	mov	sp, r7
 8008094:	bc80      	pop	{r7}
 8008096:	4770      	bx	lr

08008098 <LL_RCC_SetAHB3Prescaler>:
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80080a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80080a8:	f023 020f 	bic.w	r2, r3, #15
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	091b      	lsrs	r3, r3, #4
 80080b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80080b4:	4313      	orrs	r3, r2
 80080b6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80080ba:	bf00      	nop
 80080bc:	370c      	adds	r7, #12
 80080be:	46bd      	mov	sp, r7
 80080c0:	bc80      	pop	{r7}
 80080c2:	4770      	bx	lr

080080c4 <LL_RCC_SetAPB1Prescaler>:
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80080cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80080d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	4313      	orrs	r3, r2
 80080de:	608b      	str	r3, [r1, #8]
}
 80080e0:	bf00      	nop
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bc80      	pop	{r7}
 80080e8:	4770      	bx	lr

080080ea <LL_RCC_SetAPB2Prescaler>:
{
 80080ea:	b480      	push	{r7}
 80080ec:	b083      	sub	sp, #12
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80080f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80080fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4313      	orrs	r3, r2
 8008104:	608b      	str	r3, [r1, #8]
}
 8008106:	bf00      	nop
 8008108:	370c      	adds	r7, #12
 800810a:	46bd      	mov	sp, r7
 800810c:	bc80      	pop	{r7}
 800810e:	4770      	bx	lr

08008110 <LL_RCC_GetAHBPrescaler>:
{
 8008110:	b480      	push	{r7}
 8008112:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800811e:	4618      	mov	r0, r3
 8008120:	46bd      	mov	sp, r7
 8008122:	bc80      	pop	{r7}
 8008124:	4770      	bx	lr

08008126 <LL_RCC_GetAHB3Prescaler>:
{
 8008126:	b480      	push	{r7}
 8008128:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800812a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800812e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008132:	011b      	lsls	r3, r3, #4
 8008134:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8008138:	4618      	mov	r0, r3
 800813a:	46bd      	mov	sp, r7
 800813c:	bc80      	pop	{r7}
 800813e:	4770      	bx	lr

08008140 <LL_RCC_GetAPB1Prescaler>:
{
 8008140:	b480      	push	{r7}
 8008142:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8008144:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800814e:	4618      	mov	r0, r3
 8008150:	46bd      	mov	sp, r7
 8008152:	bc80      	pop	{r7}
 8008154:	4770      	bx	lr

08008156 <LL_RCC_GetAPB2Prescaler>:
{
 8008156:	b480      	push	{r7}
 8008158:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800815a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8008164:	4618      	mov	r0, r3
 8008166:	46bd      	mov	sp, r7
 8008168:	bc80      	pop	{r7}
 800816a:	4770      	bx	lr

0800816c <LL_RCC_ConfigMCO>:
{
 800816c:	b480      	push	{r7}
 800816e:	b083      	sub	sp, #12
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 8008176:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008180:	6879      	ldr	r1, [r7, #4]
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	430b      	orrs	r3, r1
 8008186:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800818a:	4313      	orrs	r3, r2
 800818c:	608b      	str	r3, [r1, #8]
}
 800818e:	bf00      	nop
 8008190:	370c      	adds	r7, #12
 8008192:	46bd      	mov	sp, r7
 8008194:	bc80      	pop	{r7}
 8008196:	4770      	bx	lr

08008198 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8008198:	b480      	push	{r7}
 800819a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800819c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80081a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80081aa:	6013      	str	r3, [r2, #0]
}
 80081ac:	bf00      	nop
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bc80      	pop	{r7}
 80081b2:	4770      	bx	lr

080081b4 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80081b4:	b480      	push	{r7}
 80081b6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80081b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80081c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80081c6:	6013      	str	r3, [r2, #0]
}
 80081c8:	bf00      	nop
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bc80      	pop	{r7}
 80081ce:	4770      	bx	lr

080081d0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80081d0:	b480      	push	{r7}
 80081d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80081d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081e2:	d101      	bne.n	80081e8 <LL_RCC_PLL_IsReady+0x18>
 80081e4:	2301      	movs	r3, #1
 80081e6:	e000      	b.n	80081ea <LL_RCC_PLL_IsReady+0x1a>
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bc80      	pop	{r7}
 80081f0:	4770      	bx	lr

080081f2 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80081f2:	b480      	push	{r7}
 80081f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80081f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	0a1b      	lsrs	r3, r3, #8
 80081fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8008202:	4618      	mov	r0, r3
 8008204:	46bd      	mov	sp, r7
 8008206:	bc80      	pop	{r7}
 8008208:	4770      	bx	lr

0800820a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800820a:	b480      	push	{r7}
 800820c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800820e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8008218:	4618      	mov	r0, r3
 800821a:	46bd      	mov	sp, r7
 800821c:	bc80      	pop	{r7}
 800821e:	4770      	bx	lr

08008220 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8008220:	b480      	push	{r7}
 8008222:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8008224:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008228:	68db      	ldr	r3, [r3, #12]
 800822a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800822e:	4618      	mov	r0, r3
 8008230:	46bd      	mov	sp, r7
 8008232:	bc80      	pop	{r7}
 8008234:	4770      	bx	lr

08008236 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8008236:	b480      	push	{r7}
 8008238:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800823a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800823e:	68db      	ldr	r3, [r3, #12]
 8008240:	f003 0303 	and.w	r3, r3, #3
}
 8008244:	4618      	mov	r0, r3
 8008246:	46bd      	mov	sp, r7
 8008248:	bc80      	pop	{r7}
 800824a:	4770      	bx	lr

0800824c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800824c:	b480      	push	{r7}
 800824e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8008250:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800825a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800825e:	d101      	bne.n	8008264 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8008260:	2301      	movs	r3, #1
 8008262:	e000      	b.n	8008266 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8008264:	2300      	movs	r3, #0
}
 8008266:	4618      	mov	r0, r3
 8008268:	46bd      	mov	sp, r7
 800826a:	bc80      	pop	{r7}
 800826c:	4770      	bx	lr

0800826e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800826e:	b480      	push	{r7}
 8008270:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8008272:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008276:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800827a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800827e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008282:	d101      	bne.n	8008288 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8008284:	2301      	movs	r3, #1
 8008286:	e000      	b.n	800828a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	46bd      	mov	sp, r7
 800828e:	bc80      	pop	{r7}
 8008290:	4770      	bx	lr

08008292 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8008292:	b480      	push	{r7}
 8008294:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8008296:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800829a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800829e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80082a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082a6:	d101      	bne.n	80082ac <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80082a8:	2301      	movs	r3, #1
 80082aa:	e000      	b.n	80082ae <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80082ac:	2300      	movs	r3, #0
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bc80      	pop	{r7}
 80082b4:	4770      	bx	lr

080082b6 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80082b6:	b480      	push	{r7}
 80082b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80082ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082c8:	d101      	bne.n	80082ce <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80082ca:	2301      	movs	r3, #1
 80082cc:	e000      	b.n	80082d0 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80082ce:	2300      	movs	r3, #0
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bc80      	pop	{r7}
 80082d6:	4770      	bx	lr

080082d8 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80082d8:	b480      	push	{r7}
 80082da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80082dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80082e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082ea:	d101      	bne.n	80082f0 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80082ec:	2301      	movs	r3, #1
 80082ee:	e000      	b.n	80082f2 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80082f0:	2300      	movs	r3, #0
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bc80      	pop	{r7}
 80082f8:	4770      	bx	lr

080082fa <LL_AHB2_GRP1_EnableClock>:
{
 80082fa:	b480      	push	{r7}
 80082fc:	b085      	sub	sp, #20
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8008302:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008306:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008308:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4313      	orrs	r3, r2
 8008310:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8008312:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008316:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	4013      	ands	r3, r2
 800831c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800831e:	68fb      	ldr	r3, [r7, #12]
}
 8008320:	bf00      	nop
 8008322:	3714      	adds	r7, #20
 8008324:	46bd      	mov	sp, r7
 8008326:	bc80      	pop	{r7}
 8008328:	4770      	bx	lr
	...

0800832c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b088      	sub	sp, #32
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d101      	bne.n	800833e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800833a:	2301      	movs	r3, #1
 800833c:	e38b      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800833e:	f7ff fe78 	bl	8008032 <LL_RCC_GetSysClkSource>
 8008342:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008344:	f7ff ff77 	bl	8008236 <LL_RCC_PLL_GetMainSource>
 8008348:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f003 0320 	and.w	r3, r3, #32
 8008352:	2b00      	cmp	r3, #0
 8008354:	f000 80c9 	beq.w	80084ea <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d005      	beq.n	800836a <HAL_RCC_OscConfig+0x3e>
 800835e:	69fb      	ldr	r3, [r7, #28]
 8008360:	2b0c      	cmp	r3, #12
 8008362:	d17b      	bne.n	800845c <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008364:	69bb      	ldr	r3, [r7, #24]
 8008366:	2b01      	cmp	r3, #1
 8008368:	d178      	bne.n	800845c <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800836a:	f7ff fe04 	bl	8007f76 <LL_RCC_MSI_IsReady>
 800836e:	4603      	mov	r3, r0
 8008370:	2b00      	cmp	r3, #0
 8008372:	d005      	beq.n	8008380 <HAL_RCC_OscConfig+0x54>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6a1b      	ldr	r3, [r3, #32]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d101      	bne.n	8008380 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e36a      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008384:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0308 	and.w	r3, r3, #8
 800838e:	2b00      	cmp	r3, #0
 8008390:	d005      	beq.n	800839e <HAL_RCC_OscConfig+0x72>
 8008392:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800839c:	e006      	b.n	80083ac <HAL_RCC_OscConfig+0x80>
 800839e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083a6:	091b      	lsrs	r3, r3, #4
 80083a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d222      	bcs.n	80083f6 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b4:	4618      	mov	r0, r3
 80083b6:	f000 fd93 	bl	8008ee0 <RCC_SetFlashLatencyFromMSIRange>
 80083ba:	4603      	mov	r3, r0
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d001      	beq.n	80083c4 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	e348      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80083c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80083ce:	f043 0308 	orr.w	r3, r3, #8
 80083d2:	6013      	str	r3, [r2, #0]
 80083d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80083e6:	4313      	orrs	r3, r2
 80083e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ee:	4618      	mov	r0, r3
 80083f0:	f7ff fdf8 	bl	8007fe4 <LL_RCC_MSI_SetCalibTrimming>
 80083f4:	e021      	b.n	800843a <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80083f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008400:	f043 0308 	orr.w	r3, r3, #8
 8008404:	6013      	str	r3, [r2, #0]
 8008406:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008414:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008418:	4313      	orrs	r3, r2
 800841a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008420:	4618      	mov	r0, r3
 8008422:	f7ff fddf 	bl	8007fe4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800842a:	4618      	mov	r0, r3
 800842c:	f000 fd58 	bl	8008ee0 <RCC_SetFlashLatencyFromMSIRange>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d001      	beq.n	800843a <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	e30d      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800843a:	f000 fd19 	bl	8008e70 <HAL_RCC_GetHCLKFreq>
 800843e:	4603      	mov	r3, r0
 8008440:	4aa1      	ldr	r2, [pc, #644]	@ (80086c8 <HAL_RCC_OscConfig+0x39c>)
 8008442:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008444:	4ba1      	ldr	r3, [pc, #644]	@ (80086cc <HAL_RCC_OscConfig+0x3a0>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4618      	mov	r0, r3
 800844a:	f7fa f899 	bl	8002580 <HAL_InitTick>
 800844e:	4603      	mov	r3, r0
 8008450:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8008452:	7cfb      	ldrb	r3, [r7, #19]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d047      	beq.n	80084e8 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8008458:	7cfb      	ldrb	r3, [r7, #19]
 800845a:	e2fc      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d02c      	beq.n	80084be <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008464:	f7ff fd6b 	bl	8007f3e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008468:	f7fa f894 	bl	8002594 <HAL_GetTick>
 800846c:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800846e:	e008      	b.n	8008482 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008470:	f7fa f890 	bl	8002594 <HAL_GetTick>
 8008474:	4602      	mov	r2, r0
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	1ad3      	subs	r3, r2, r3
 800847a:	2b02      	cmp	r3, #2
 800847c:	d901      	bls.n	8008482 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800847e:	2303      	movs	r3, #3
 8008480:	e2e9      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 8008482:	f7ff fd78 	bl	8007f76 <LL_RCC_MSI_IsReady>
 8008486:	4603      	mov	r3, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d0f1      	beq.n	8008470 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800848c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008496:	f043 0308 	orr.w	r3, r3, #8
 800849a:	6013      	str	r3, [r2, #0]
 800849c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80084ae:	4313      	orrs	r3, r2
 80084b0:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b6:	4618      	mov	r0, r3
 80084b8:	f7ff fd94 	bl	8007fe4 <LL_RCC_MSI_SetCalibTrimming>
 80084bc:	e015      	b.n	80084ea <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80084be:	f7ff fd4c 	bl	8007f5a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80084c2:	f7fa f867 	bl	8002594 <HAL_GetTick>
 80084c6:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80084c8:	e008      	b.n	80084dc <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80084ca:	f7fa f863 	bl	8002594 <HAL_GetTick>
 80084ce:	4602      	mov	r2, r0
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	1ad3      	subs	r3, r2, r3
 80084d4:	2b02      	cmp	r3, #2
 80084d6:	d901      	bls.n	80084dc <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80084d8:	2303      	movs	r3, #3
 80084da:	e2bc      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 80084dc:	f7ff fd4b 	bl	8007f76 <LL_RCC_MSI_IsReady>
 80084e0:	4603      	mov	r3, r0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1f1      	bne.n	80084ca <HAL_RCC_OscConfig+0x19e>
 80084e6:	e000      	b.n	80084ea <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80084e8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 0301 	and.w	r3, r3, #1
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d05f      	beq.n	80085b6 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	2b08      	cmp	r3, #8
 80084fa:	d005      	beq.n	8008508 <HAL_RCC_OscConfig+0x1dc>
 80084fc:	69fb      	ldr	r3, [r7, #28]
 80084fe:	2b0c      	cmp	r3, #12
 8008500:	d10d      	bne.n	800851e <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	2b03      	cmp	r3, #3
 8008506:	d10a      	bne.n	800851e <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008508:	f7ff fc85 	bl	8007e16 <LL_RCC_HSE_IsReady>
 800850c:	4603      	mov	r3, r0
 800850e:	2b00      	cmp	r3, #0
 8008510:	d050      	beq.n	80085b4 <HAL_RCC_OscConfig+0x288>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d14c      	bne.n	80085b4 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	e29b      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800851e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008530:	4313      	orrs	r3, r2
 8008532:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800853c:	d102      	bne.n	8008544 <HAL_RCC_OscConfig+0x218>
 800853e:	f7ff fc4e 	bl	8007dde <LL_RCC_HSE_Enable>
 8008542:	e00d      	b.n	8008560 <HAL_RCC_OscConfig+0x234>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 800854c:	d104      	bne.n	8008558 <HAL_RCC_OscConfig+0x22c>
 800854e:	f7ff fc19 	bl	8007d84 <LL_RCC_HSE_EnableTcxo>
 8008552:	f7ff fc44 	bl	8007dde <LL_RCC_HSE_Enable>
 8008556:	e003      	b.n	8008560 <HAL_RCC_OscConfig+0x234>
 8008558:	f7ff fc4f 	bl	8007dfa <LL_RCC_HSE_Disable>
 800855c:	f7ff fc20 	bl	8007da0 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d012      	beq.n	800858e <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008568:	f7fa f814 	bl	8002594 <HAL_GetTick>
 800856c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800856e:	e008      	b.n	8008582 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008570:	f7fa f810 	bl	8002594 <HAL_GetTick>
 8008574:	4602      	mov	r2, r0
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	2b64      	cmp	r3, #100	@ 0x64
 800857c:	d901      	bls.n	8008582 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800857e:	2303      	movs	r3, #3
 8008580:	e269      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 8008582:	f7ff fc48 	bl	8007e16 <LL_RCC_HSE_IsReady>
 8008586:	4603      	mov	r3, r0
 8008588:	2b00      	cmp	r3, #0
 800858a:	d0f1      	beq.n	8008570 <HAL_RCC_OscConfig+0x244>
 800858c:	e013      	b.n	80085b6 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800858e:	f7fa f801 	bl	8002594 <HAL_GetTick>
 8008592:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8008594:	e008      	b.n	80085a8 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008596:	f7f9 fffd 	bl	8002594 <HAL_GetTick>
 800859a:	4602      	mov	r2, r0
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	1ad3      	subs	r3, r2, r3
 80085a0:	2b64      	cmp	r3, #100	@ 0x64
 80085a2:	d901      	bls.n	80085a8 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80085a4:	2303      	movs	r3, #3
 80085a6:	e256      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 80085a8:	f7ff fc35 	bl	8007e16 <LL_RCC_HSE_IsReady>
 80085ac:	4603      	mov	r3, r0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d1f1      	bne.n	8008596 <HAL_RCC_OscConfig+0x26a>
 80085b2:	e000      	b.n	80085b6 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085b4:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f003 0302 	and.w	r3, r3, #2
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d04b      	beq.n	800865a <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	2b04      	cmp	r3, #4
 80085c6:	d005      	beq.n	80085d4 <HAL_RCC_OscConfig+0x2a8>
 80085c8:	69fb      	ldr	r3, [r7, #28]
 80085ca:	2b0c      	cmp	r3, #12
 80085cc:	d113      	bne.n	80085f6 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80085ce:	69bb      	ldr	r3, [r7, #24]
 80085d0:	2b02      	cmp	r3, #2
 80085d2:	d110      	bne.n	80085f6 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80085d4:	f7ff fc4c 	bl	8007e70 <LL_RCC_HSI_IsReady>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d005      	beq.n	80085ea <HAL_RCC_OscConfig+0x2be>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d101      	bne.n	80085ea <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 80085e6:	2301      	movs	r3, #1
 80085e8:	e235      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	695b      	ldr	r3, [r3, #20]
 80085ee:	4618      	mov	r0, r3
 80085f0:	f7ff fc4f 	bl	8007e92 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80085f4:	e031      	b.n	800865a <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d019      	beq.n	8008632 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80085fe:	f7ff fc1b 	bl	8007e38 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008602:	f7f9 ffc7 	bl	8002594 <HAL_GetTick>
 8008606:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8008608:	e008      	b.n	800861c <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800860a:	f7f9 ffc3 	bl	8002594 <HAL_GetTick>
 800860e:	4602      	mov	r2, r0
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	1ad3      	subs	r3, r2, r3
 8008614:	2b02      	cmp	r3, #2
 8008616:	d901      	bls.n	800861c <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8008618:	2303      	movs	r3, #3
 800861a:	e21c      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 800861c:	f7ff fc28 	bl	8007e70 <LL_RCC_HSI_IsReady>
 8008620:	4603      	mov	r3, r0
 8008622:	2b00      	cmp	r3, #0
 8008624:	d0f1      	beq.n	800860a <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	695b      	ldr	r3, [r3, #20]
 800862a:	4618      	mov	r0, r3
 800862c:	f7ff fc31 	bl	8007e92 <LL_RCC_HSI_SetCalibTrimming>
 8008630:	e013      	b.n	800865a <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008632:	f7ff fc0f 	bl	8007e54 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008636:	f7f9 ffad 	bl	8002594 <HAL_GetTick>
 800863a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800863c:	e008      	b.n	8008650 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800863e:	f7f9 ffa9 	bl	8002594 <HAL_GetTick>
 8008642:	4602      	mov	r2, r0
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	1ad3      	subs	r3, r2, r3
 8008648:	2b02      	cmp	r3, #2
 800864a:	d901      	bls.n	8008650 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 800864c:	2303      	movs	r3, #3
 800864e:	e202      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8008650:	f7ff fc0e 	bl	8007e70 <LL_RCC_HSI_IsReady>
 8008654:	4603      	mov	r3, r0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d1f1      	bne.n	800863e <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f003 0308 	and.w	r3, r3, #8
 8008662:	2b00      	cmp	r3, #0
 8008664:	d06f      	beq.n	8008746 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	699b      	ldr	r3, [r3, #24]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d057      	beq.n	800871e <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 800866e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008672:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008676:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	69da      	ldr	r2, [r3, #28]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f003 0310 	and.w	r3, r3, #16
 8008682:	429a      	cmp	r2, r3
 8008684:	d036      	beq.n	80086f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	f003 0302 	and.w	r3, r3, #2
 800868c:	2b00      	cmp	r3, #0
 800868e:	d006      	beq.n	800869e <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8008696:	2b00      	cmp	r3, #0
 8008698:	d101      	bne.n	800869e <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e1db      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f003 0301 	and.w	r3, r3, #1
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d018      	beq.n	80086da <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 80086a8:	f7ff fc28 	bl	8007efc <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80086ac:	f7f9 ff72 	bl	8002594 <HAL_GetTick>
 80086b0:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80086b2:	e00d      	b.n	80086d0 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80086b4:	f7f9 ff6e 	bl	8002594 <HAL_GetTick>
 80086b8:	4602      	mov	r2, r0
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	1ad3      	subs	r3, r2, r3
 80086be:	2b11      	cmp	r3, #17
 80086c0:	d906      	bls.n	80086d0 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 80086c2:	2303      	movs	r3, #3
 80086c4:	e1c7      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
 80086c6:	bf00      	nop
 80086c8:	20000030 	.word	0x20000030
 80086cc:	200000b8 	.word	0x200000b8
          while (LL_RCC_LSI_IsReady() != 0U)
 80086d0:	f7ff fc24 	bl	8007f1c <LL_RCC_LSI_IsReady>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1ec      	bne.n	80086b4 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80086da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80086de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80086e2:	f023 0210 	bic.w	r2, r3, #16
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	69db      	ldr	r3, [r3, #28]
 80086ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80086ee:	4313      	orrs	r3, r2
 80086f0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80086f4:	f7ff fbf2 	bl	8007edc <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086f8:	f7f9 ff4c 	bl	8002594 <HAL_GetTick>
 80086fc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80086fe:	e008      	b.n	8008712 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008700:	f7f9 ff48 	bl	8002594 <HAL_GetTick>
 8008704:	4602      	mov	r2, r0
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	1ad3      	subs	r3, r2, r3
 800870a:	2b11      	cmp	r3, #17
 800870c:	d901      	bls.n	8008712 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 800870e:	2303      	movs	r3, #3
 8008710:	e1a1      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 8008712:	f7ff fc03 	bl	8007f1c <LL_RCC_LSI_IsReady>
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d0f1      	beq.n	8008700 <HAL_RCC_OscConfig+0x3d4>
 800871c:	e013      	b.n	8008746 <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800871e:	f7ff fbed 	bl	8007efc <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008722:	f7f9 ff37 	bl	8002594 <HAL_GetTick>
 8008726:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8008728:	e008      	b.n	800873c <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800872a:	f7f9 ff33 	bl	8002594 <HAL_GetTick>
 800872e:	4602      	mov	r2, r0
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	1ad3      	subs	r3, r2, r3
 8008734:	2b11      	cmp	r3, #17
 8008736:	d901      	bls.n	800873c <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 8008738:	2303      	movs	r3, #3
 800873a:	e18c      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 800873c:	f7ff fbee 	bl	8007f1c <LL_RCC_LSI_IsReady>
 8008740:	4603      	mov	r3, r0
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1f1      	bne.n	800872a <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f003 0304 	and.w	r3, r3, #4
 800874e:	2b00      	cmp	r3, #0
 8008750:	f000 80d8 	beq.w	8008904 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8008754:	f7ff fb04 	bl	8007d60 <LL_PWR_IsEnabledBkUpAccess>
 8008758:	4603      	mov	r3, r0
 800875a:	2b00      	cmp	r3, #0
 800875c:	d113      	bne.n	8008786 <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800875e:	f7ff fa43 	bl	8007be8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008762:	f7f9 ff17 	bl	8002594 <HAL_GetTick>
 8008766:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8008768:	e008      	b.n	800877c <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800876a:	f7f9 ff13 	bl	8002594 <HAL_GetTick>
 800876e:	4602      	mov	r2, r0
 8008770:	697b      	ldr	r3, [r7, #20]
 8008772:	1ad3      	subs	r3, r2, r3
 8008774:	2b02      	cmp	r3, #2
 8008776:	d901      	bls.n	800877c <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8008778:	2303      	movs	r3, #3
 800877a:	e16c      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800877c:	f7ff faf0 	bl	8007d60 <LL_PWR_IsEnabledBkUpAccess>
 8008780:	4603      	mov	r3, r0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d0f1      	beq.n	800876a <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	68db      	ldr	r3, [r3, #12]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d07b      	beq.n	8008886 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	68db      	ldr	r3, [r3, #12]
 8008792:	2b85      	cmp	r3, #133	@ 0x85
 8008794:	d003      	beq.n	800879e <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	2b05      	cmp	r3, #5
 800879c:	d109      	bne.n	80087b2 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800879e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80087a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80087aa:	f043 0304 	orr.w	r3, r3, #4
 80087ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087b2:	f7f9 feef 	bl	8002594 <HAL_GetTick>
 80087b6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80087b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80087bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80087c4:	f043 0301 	orr.w	r3, r3, #1
 80087c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80087cc:	e00a      	b.n	80087e4 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087ce:	f7f9 fee1 	bl	8002594 <HAL_GetTick>
 80087d2:	4602      	mov	r2, r0
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	1ad3      	subs	r3, r2, r3
 80087d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087dc:	4293      	cmp	r3, r2
 80087de:	d901      	bls.n	80087e4 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 80087e0:	2303      	movs	r3, #3
 80087e2:	e138      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 80087e4:	f7ff fb69 	bl	8007eba <LL_RCC_LSE_IsReady>
 80087e8:	4603      	mov	r3, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d0ef      	beq.n	80087ce <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	2b81      	cmp	r3, #129	@ 0x81
 80087f4:	d003      	beq.n	80087fe <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	68db      	ldr	r3, [r3, #12]
 80087fa:	2b85      	cmp	r3, #133	@ 0x85
 80087fc:	d121      	bne.n	8008842 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087fe:	f7f9 fec9 	bl	8002594 <HAL_GetTick>
 8008802:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008804:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800880c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008814:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8008818:	e00a      	b.n	8008830 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800881a:	f7f9 febb 	bl	8002594 <HAL_GetTick>
 800881e:	4602      	mov	r2, r0
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008828:	4293      	cmp	r3, r2
 800882a:	d901      	bls.n	8008830 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 800882c:	2303      	movs	r3, #3
 800882e:	e112      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8008830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008838:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800883c:	2b00      	cmp	r3, #0
 800883e:	d0ec      	beq.n	800881a <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8008840:	e060      	b.n	8008904 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008842:	f7f9 fea7 	bl	8002594 <HAL_GetTick>
 8008846:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008848:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800884c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008850:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008854:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800885c:	e00a      	b.n	8008874 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800885e:	f7f9 fe99 	bl	8002594 <HAL_GetTick>
 8008862:	4602      	mov	r2, r0
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	1ad3      	subs	r3, r2, r3
 8008868:	f241 3288 	movw	r2, #5000	@ 0x1388
 800886c:	4293      	cmp	r3, r2
 800886e:	d901      	bls.n	8008874 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 8008870:	2303      	movs	r3, #3
 8008872:	e0f0      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008874:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800887c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1ec      	bne.n	800885e <HAL_RCC_OscConfig+0x532>
 8008884:	e03e      	b.n	8008904 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008886:	f7f9 fe85 	bl	8002594 <HAL_GetTick>
 800888a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800888c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008894:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008898:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800889c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80088a0:	e00a      	b.n	80088b8 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088a2:	f7f9 fe77 	bl	8002594 <HAL_GetTick>
 80088a6:	4602      	mov	r2, r0
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	1ad3      	subs	r3, r2, r3
 80088ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d901      	bls.n	80088b8 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 80088b4:	2303      	movs	r3, #3
 80088b6:	e0ce      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80088b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80088bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d1ec      	bne.n	80088a2 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088c8:	f7f9 fe64 	bl	8002594 <HAL_GetTick>
 80088cc:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80088ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80088d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80088da:	f023 0301 	bic.w	r3, r3, #1
 80088de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80088e2:	e00a      	b.n	80088fa <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088e4:	f7f9 fe56 	bl	8002594 <HAL_GetTick>
 80088e8:	4602      	mov	r2, r0
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d901      	bls.n	80088fa <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 80088f6:	2303      	movs	r3, #3
 80088f8:	e0ad      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 80088fa:	f7ff fade 	bl	8007eba <LL_RCC_LSE_IsReady>
 80088fe:	4603      	mov	r3, r0
 8008900:	2b00      	cmp	r3, #0
 8008902:	d1ef      	bne.n	80088e4 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008908:	2b00      	cmp	r3, #0
 800890a:	f000 80a3 	beq.w	8008a54 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	2b0c      	cmp	r3, #12
 8008912:	d076      	beq.n	8008a02 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008918:	2b02      	cmp	r3, #2
 800891a:	d14b      	bne.n	80089b4 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800891c:	f7ff fc4a 	bl	80081b4 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008920:	f7f9 fe38 	bl	8002594 <HAL_GetTick>
 8008924:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8008926:	e008      	b.n	800893a <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008928:	f7f9 fe34 	bl	8002594 <HAL_GetTick>
 800892c:	4602      	mov	r2, r0
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	1ad3      	subs	r3, r2, r3
 8008932:	2b0a      	cmp	r3, #10
 8008934:	d901      	bls.n	800893a <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 8008936:	2303      	movs	r3, #3
 8008938:	e08d      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800893a:	f7ff fc49 	bl	80081d0 <LL_RCC_PLL_IsReady>
 800893e:	4603      	mov	r3, r0
 8008940:	2b00      	cmp	r3, #0
 8008942:	d1f1      	bne.n	8008928 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008944:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008948:	68da      	ldr	r2, [r3, #12]
 800894a:	4b45      	ldr	r3, [pc, #276]	@ (8008a60 <HAL_RCC_OscConfig+0x734>)
 800894c:	4013      	ands	r3, r2
 800894e:	687a      	ldr	r2, [r7, #4]
 8008950:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008956:	4311      	orrs	r1, r2
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800895c:	0212      	lsls	r2, r2, #8
 800895e:	4311      	orrs	r1, r2
 8008960:	687a      	ldr	r2, [r7, #4]
 8008962:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008964:	4311      	orrs	r1, r2
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800896a:	4311      	orrs	r1, r2
 800896c:	687a      	ldr	r2, [r7, #4]
 800896e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008970:	430a      	orrs	r2, r1
 8008972:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008976:	4313      	orrs	r3, r2
 8008978:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800897a:	f7ff fc0d 	bl	8008198 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800897e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800898c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800898e:	f7f9 fe01 	bl	8002594 <HAL_GetTick>
 8008992:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8008994:	e008      	b.n	80089a8 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008996:	f7f9 fdfd 	bl	8002594 <HAL_GetTick>
 800899a:	4602      	mov	r2, r0
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	2b0a      	cmp	r3, #10
 80089a2:	d901      	bls.n	80089a8 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 80089a4:	2303      	movs	r3, #3
 80089a6:	e056      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 80089a8:	f7ff fc12 	bl	80081d0 <LL_RCC_PLL_IsReady>
 80089ac:	4603      	mov	r3, r0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d0f1      	beq.n	8008996 <HAL_RCC_OscConfig+0x66a>
 80089b2:	e04f      	b.n	8008a54 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089b4:	f7ff fbfe 	bl	80081b4 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80089b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80089c2:	f023 0303 	bic.w	r3, r3, #3
 80089c6:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 80089c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089cc:	68db      	ldr	r3, [r3, #12]
 80089ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80089d2:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 80089d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089da:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089dc:	f7f9 fdda 	bl	8002594 <HAL_GetTick>
 80089e0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80089e2:	e008      	b.n	80089f6 <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089e4:	f7f9 fdd6 	bl	8002594 <HAL_GetTick>
 80089e8:	4602      	mov	r2, r0
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	1ad3      	subs	r3, r2, r3
 80089ee:	2b0a      	cmp	r3, #10
 80089f0:	d901      	bls.n	80089f6 <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 80089f2:	2303      	movs	r3, #3
 80089f4:	e02f      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 80089f6:	f7ff fbeb 	bl	80081d0 <LL_RCC_PLL_IsReady>
 80089fa:	4603      	mov	r3, r0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d1f1      	bne.n	80089e4 <HAL_RCC_OscConfig+0x6b8>
 8008a00:	e028      	b.n	8008a54 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d101      	bne.n	8008a0e <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e023      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008a0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8008a16:	69bb      	ldr	r3, [r7, #24]
 8008a18:	f003 0203 	and.w	r2, r3, #3
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d115      	bne.n	8008a50 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8008a24:	69bb      	ldr	r3, [r7, #24]
 8008a26:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d10e      	bne.n	8008a50 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a3c:	021b      	lsls	r3, r3, #8
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d106      	bne.n	8008a50 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8008a42:	69bb      	ldr	r3, [r7, #24]
 8008a44:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d001      	beq.n	8008a54 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 8008a50:	2301      	movs	r3, #1
 8008a52:	e000      	b.n	8008a56 <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8008a54:	2300      	movs	r3, #0
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3720      	adds	r7, #32
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	11c1808c 	.word	0x11c1808c

08008a64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b084      	sub	sp, #16
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d101      	bne.n	8008a78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008a74:	2301      	movs	r3, #1
 8008a76:	e12c      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008a78:	4b98      	ldr	r3, [pc, #608]	@ (8008cdc <HAL_RCC_ClockConfig+0x278>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f003 0307 	and.w	r3, r3, #7
 8008a80:	683a      	ldr	r2, [r7, #0]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d91b      	bls.n	8008abe <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a86:	4b95      	ldr	r3, [pc, #596]	@ (8008cdc <HAL_RCC_ClockConfig+0x278>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f023 0207 	bic.w	r2, r3, #7
 8008a8e:	4993      	ldr	r1, [pc, #588]	@ (8008cdc <HAL_RCC_ClockConfig+0x278>)
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a96:	f7f9 fd7d 	bl	8002594 <HAL_GetTick>
 8008a9a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a9c:	e008      	b.n	8008ab0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008a9e:	f7f9 fd79 	bl	8002594 <HAL_GetTick>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	1ad3      	subs	r3, r2, r3
 8008aa8:	2b02      	cmp	r3, #2
 8008aaa:	d901      	bls.n	8008ab0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8008aac:	2303      	movs	r3, #3
 8008aae:	e110      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ab0:	4b8a      	ldr	r3, [pc, #552]	@ (8008cdc <HAL_RCC_ClockConfig+0x278>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f003 0307 	and.w	r3, r3, #7
 8008ab8:	683a      	ldr	r2, [r7, #0]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d1ef      	bne.n	8008a9e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f003 0302 	and.w	r3, r3, #2
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d016      	beq.n	8008af8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7ff faba 	bl	8008048 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008ad4:	f7f9 fd5e 	bl	8002594 <HAL_GetTick>
 8008ad8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8008ada:	e008      	b.n	8008aee <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008adc:	f7f9 fd5a 	bl	8002594 <HAL_GetTick>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	2b02      	cmp	r3, #2
 8008ae8:	d901      	bls.n	8008aee <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8008aea:	2303      	movs	r3, #3
 8008aec:	e0f1      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8008aee:	f7ff fbad 	bl	800824c <LL_RCC_IsActiveFlag_HPRE>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d0f1      	beq.n	8008adc <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 0320 	and.w	r3, r3, #32
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d016      	beq.n	8008b32 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	695b      	ldr	r3, [r3, #20]
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f7ff fab0 	bl	800806e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008b0e:	f7f9 fd41 	bl	8002594 <HAL_GetTick>
 8008b12:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8008b14:	e008      	b.n	8008b28 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008b16:	f7f9 fd3d 	bl	8002594 <HAL_GetTick>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	1ad3      	subs	r3, r2, r3
 8008b20:	2b02      	cmp	r3, #2
 8008b22:	d901      	bls.n	8008b28 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8008b24:	2303      	movs	r3, #3
 8008b26:	e0d4      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8008b28:	f7ff fba1 	bl	800826e <LL_RCC_IsActiveFlag_C2HPRE>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d0f1      	beq.n	8008b16 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d016      	beq.n	8008b6c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	699b      	ldr	r3, [r3, #24]
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7ff faa8 	bl	8008098 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008b48:	f7f9 fd24 	bl	8002594 <HAL_GetTick>
 8008b4c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8008b4e:	e008      	b.n	8008b62 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008b50:	f7f9 fd20 	bl	8002594 <HAL_GetTick>
 8008b54:	4602      	mov	r2, r0
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	1ad3      	subs	r3, r2, r3
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	d901      	bls.n	8008b62 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	e0b7      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8008b62:	f7ff fb96 	bl	8008292 <LL_RCC_IsActiveFlag_SHDHPRE>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d0f1      	beq.n	8008b50 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f003 0304 	and.w	r3, r3, #4
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d016      	beq.n	8008ba6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	68db      	ldr	r3, [r3, #12]
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f7ff faa1 	bl	80080c4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008b82:	f7f9 fd07 	bl	8002594 <HAL_GetTick>
 8008b86:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8008b88:	e008      	b.n	8008b9c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008b8a:	f7f9 fd03 	bl	8002594 <HAL_GetTick>
 8008b8e:	4602      	mov	r2, r0
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	1ad3      	subs	r3, r2, r3
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d901      	bls.n	8008b9c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8008b98:	2303      	movs	r3, #3
 8008b9a:	e09a      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8008b9c:	f7ff fb8b 	bl	80082b6 <LL_RCC_IsActiveFlag_PPRE1>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d0f1      	beq.n	8008b8a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f003 0308 	and.w	r3, r3, #8
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d017      	beq.n	8008be2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	691b      	ldr	r3, [r3, #16]
 8008bb6:	00db      	lsls	r3, r3, #3
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f7ff fa96 	bl	80080ea <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008bbe:	f7f9 fce9 	bl	8002594 <HAL_GetTick>
 8008bc2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8008bc4:	e008      	b.n	8008bd8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008bc6:	f7f9 fce5 	bl	8002594 <HAL_GetTick>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	1ad3      	subs	r3, r2, r3
 8008bd0:	2b02      	cmp	r3, #2
 8008bd2:	d901      	bls.n	8008bd8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8008bd4:	2303      	movs	r3, #3
 8008bd6:	e07c      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8008bd8:	f7ff fb7e 	bl	80082d8 <LL_RCC_IsActiveFlag_PPRE2>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d0f1      	beq.n	8008bc6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f003 0301 	and.w	r3, r3, #1
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d043      	beq.n	8008c76 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	2b02      	cmp	r3, #2
 8008bf4:	d106      	bne.n	8008c04 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8008bf6:	f7ff f90e 	bl	8007e16 <LL_RCC_HSE_IsReady>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d11e      	bne.n	8008c3e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008c00:	2301      	movs	r3, #1
 8008c02:	e066      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	2b03      	cmp	r3, #3
 8008c0a:	d106      	bne.n	8008c1a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8008c0c:	f7ff fae0 	bl	80081d0 <LL_RCC_PLL_IsReady>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d113      	bne.n	8008c3e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008c16:	2301      	movs	r3, #1
 8008c18:	e05b      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d106      	bne.n	8008c30 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8008c22:	f7ff f9a8 	bl	8007f76 <LL_RCC_MSI_IsReady>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d108      	bne.n	8008c3e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	e050      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8008c30:	f7ff f91e 	bl	8007e70 <LL_RCC_HSI_IsReady>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d101      	bne.n	8008c3e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e049      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	4618      	mov	r0, r3
 8008c44:	f7ff f9e2 	bl	800800c <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c48:	f7f9 fca4 	bl	8002594 <HAL_GetTick>
 8008c4c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c4e:	e00a      	b.n	8008c66 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008c50:	f7f9 fca0 	bl	8002594 <HAL_GetTick>
 8008c54:	4602      	mov	r2, r0
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	1ad3      	subs	r3, r2, r3
 8008c5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d901      	bls.n	8008c66 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8008c62:	2303      	movs	r3, #3
 8008c64:	e035      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c66:	f7ff f9e4 	bl	8008032 <LL_RCC_GetSysClkSource>
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	009b      	lsls	r3, r3, #2
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d1ec      	bne.n	8008c50 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008c76:	4b19      	ldr	r3, [pc, #100]	@ (8008cdc <HAL_RCC_ClockConfig+0x278>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f003 0307 	and.w	r3, r3, #7
 8008c7e:	683a      	ldr	r2, [r7, #0]
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d21b      	bcs.n	8008cbc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c84:	4b15      	ldr	r3, [pc, #84]	@ (8008cdc <HAL_RCC_ClockConfig+0x278>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f023 0207 	bic.w	r2, r3, #7
 8008c8c:	4913      	ldr	r1, [pc, #76]	@ (8008cdc <HAL_RCC_ClockConfig+0x278>)
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	4313      	orrs	r3, r2
 8008c92:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c94:	f7f9 fc7e 	bl	8002594 <HAL_GetTick>
 8008c98:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c9a:	e008      	b.n	8008cae <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008c9c:	f7f9 fc7a 	bl	8002594 <HAL_GetTick>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	1ad3      	subs	r3, r2, r3
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d901      	bls.n	8008cae <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8008caa:	2303      	movs	r3, #3
 8008cac:	e011      	b.n	8008cd2 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cae:	4b0b      	ldr	r3, [pc, #44]	@ (8008cdc <HAL_RCC_ClockConfig+0x278>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f003 0307 	and.w	r3, r3, #7
 8008cb6:	683a      	ldr	r2, [r7, #0]
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	d1ef      	bne.n	8008c9c <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8008cbc:	f000 f8d8 	bl	8008e70 <HAL_RCC_GetHCLKFreq>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	4a07      	ldr	r2, [pc, #28]	@ (8008ce0 <HAL_RCC_ClockConfig+0x27c>)
 8008cc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008cc6:	4b07      	ldr	r3, [pc, #28]	@ (8008ce4 <HAL_RCC_ClockConfig+0x280>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f7f9 fc58 	bl	8002580 <HAL_InitTick>
 8008cd0:	4603      	mov	r3, r0
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3710      	adds	r7, #16
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
 8008cda:	bf00      	nop
 8008cdc:	58004000 	.word	0x58004000
 8008ce0:	20000030 	.word	0x20000030
 8008ce4:	200000b8 	.word	0x200000b8

08008ce8 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b08a      	sub	sp, #40	@ 0x28
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* MCO1 Clock Enable */
  __MCO1_CLK_ENABLE();
 8008cf4:	2001      	movs	r0, #1
 8008cf6:	f7ff fb00 	bl	80082fa <LL_AHB2_GRP1_EnableClock>

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin       = MCO1_PIN;
 8008cfa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008cfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8008d00:	2302      	movs	r3, #2
 8008d02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8008d04:	2303      	movs	r3, #3
 8008d06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008d10:	f107 0314 	add.w	r3, r7, #20
 8008d14:	4619      	mov	r1, r3
 8008d16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008d1a:	f7fd fe33 	bl	8006984 <HAL_GPIO_Init>

  /* Configure the microcontroller clock output (MCO) */
  LL_RCC_ConfigMCO(RCC_MCOSource, RCC_MCODiv);
 8008d1e:	6879      	ldr	r1, [r7, #4]
 8008d20:	68b8      	ldr	r0, [r7, #8]
 8008d22:	f7ff fa23 	bl	800816c <LL_RCC_ConfigMCO>
}
 8008d26:	bf00      	nop
 8008d28:	3728      	adds	r7, #40	@ 0x28
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
	...

08008d30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008d30:	b590      	push	{r4, r7, lr}
 8008d32:	b087      	sub	sp, #28
 8008d34:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8008d36:	2300      	movs	r3, #0
 8008d38:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d3e:	f7ff f978 	bl	8008032 <LL_RCC_GetSysClkSource>
 8008d42:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008d44:	f7ff fa77 	bl	8008236 <LL_RCC_PLL_GetMainSource>
 8008d48:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d005      	beq.n	8008d5c <HAL_RCC_GetSysClockFreq+0x2c>
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	2b0c      	cmp	r3, #12
 8008d54:	d139      	bne.n	8008dca <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d136      	bne.n	8008dca <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8008d5c:	f7ff f91b 	bl	8007f96 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d115      	bne.n	8008d92 <HAL_RCC_GetSysClockFreq+0x62>
 8008d66:	f7ff f916 	bl	8007f96 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d106      	bne.n	8008d7e <HAL_RCC_GetSysClockFreq+0x4e>
 8008d70:	f7ff f921 	bl	8007fb6 <LL_RCC_MSI_GetRange>
 8008d74:	4603      	mov	r3, r0
 8008d76:	0a1b      	lsrs	r3, r3, #8
 8008d78:	f003 030f 	and.w	r3, r3, #15
 8008d7c:	e005      	b.n	8008d8a <HAL_RCC_GetSysClockFreq+0x5a>
 8008d7e:	f7ff f925 	bl	8007fcc <LL_RCC_MSI_GetRangeAfterStandby>
 8008d82:	4603      	mov	r3, r0
 8008d84:	0a1b      	lsrs	r3, r3, #8
 8008d86:	f003 030f 	and.w	r3, r3, #15
 8008d8a:	4a36      	ldr	r2, [pc, #216]	@ (8008e64 <HAL_RCC_GetSysClockFreq+0x134>)
 8008d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d90:	e014      	b.n	8008dbc <HAL_RCC_GetSysClockFreq+0x8c>
 8008d92:	f7ff f900 	bl	8007f96 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d106      	bne.n	8008daa <HAL_RCC_GetSysClockFreq+0x7a>
 8008d9c:	f7ff f90b 	bl	8007fb6 <LL_RCC_MSI_GetRange>
 8008da0:	4603      	mov	r3, r0
 8008da2:	091b      	lsrs	r3, r3, #4
 8008da4:	f003 030f 	and.w	r3, r3, #15
 8008da8:	e005      	b.n	8008db6 <HAL_RCC_GetSysClockFreq+0x86>
 8008daa:	f7ff f90f 	bl	8007fcc <LL_RCC_MSI_GetRangeAfterStandby>
 8008dae:	4603      	mov	r3, r0
 8008db0:	091b      	lsrs	r3, r3, #4
 8008db2:	f003 030f 	and.w	r3, r3, #15
 8008db6:	4a2b      	ldr	r2, [pc, #172]	@ (8008e64 <HAL_RCC_GetSysClockFreq+0x134>)
 8008db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008dbc:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d115      	bne.n	8008df0 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008dc8:	e012      	b.n	8008df0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	2b04      	cmp	r3, #4
 8008dce:	d102      	bne.n	8008dd6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008dd0:	4b25      	ldr	r3, [pc, #148]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0x138>)
 8008dd2:	617b      	str	r3, [r7, #20]
 8008dd4:	e00c      	b.n	8008df0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	2b08      	cmp	r3, #8
 8008dda:	d109      	bne.n	8008df0 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8008ddc:	f7fe ffee 	bl	8007dbc <LL_RCC_HSE_IsEnabledDiv2>
 8008de0:	4603      	mov	r3, r0
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d102      	bne.n	8008dec <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8008de6:	4b20      	ldr	r3, [pc, #128]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0x138>)
 8008de8:	617b      	str	r3, [r7, #20]
 8008dea:	e001      	b.n	8008df0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8008dec:	4b1f      	ldr	r3, [pc, #124]	@ (8008e6c <HAL_RCC_GetSysClockFreq+0x13c>)
 8008dee:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008df0:	f7ff f91f 	bl	8008032 <LL_RCC_GetSysClkSource>
 8008df4:	4603      	mov	r3, r0
 8008df6:	2b0c      	cmp	r3, #12
 8008df8:	d12f      	bne.n	8008e5a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8008dfa:	f7ff fa1c 	bl	8008236 <LL_RCC_PLL_GetMainSource>
 8008dfe:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2b02      	cmp	r3, #2
 8008e04:	d003      	beq.n	8008e0e <HAL_RCC_GetSysClockFreq+0xde>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2b03      	cmp	r3, #3
 8008e0a:	d003      	beq.n	8008e14 <HAL_RCC_GetSysClockFreq+0xe4>
 8008e0c:	e00d      	b.n	8008e2a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8008e0e:	4b16      	ldr	r3, [pc, #88]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0x138>)
 8008e10:	60fb      	str	r3, [r7, #12]
        break;
 8008e12:	e00d      	b.n	8008e30 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8008e14:	f7fe ffd2 	bl	8007dbc <LL_RCC_HSE_IsEnabledDiv2>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d102      	bne.n	8008e24 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8008e1e:	4b12      	ldr	r3, [pc, #72]	@ (8008e68 <HAL_RCC_GetSysClockFreq+0x138>)
 8008e20:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8008e22:	e005      	b.n	8008e30 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8008e24:	4b11      	ldr	r3, [pc, #68]	@ (8008e6c <HAL_RCC_GetSysClockFreq+0x13c>)
 8008e26:	60fb      	str	r3, [r7, #12]
        break;
 8008e28:	e002      	b.n	8008e30 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	60fb      	str	r3, [r7, #12]
        break;
 8008e2e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8008e30:	f7ff f9df 	bl	80081f2 <LL_RCC_PLL_GetN>
 8008e34:	4602      	mov	r2, r0
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	fb03 f402 	mul.w	r4, r3, r2
 8008e3c:	f7ff f9f0 	bl	8008220 <LL_RCC_PLL_GetDivider>
 8008e40:	4603      	mov	r3, r0
 8008e42:	091b      	lsrs	r3, r3, #4
 8008e44:	3301      	adds	r3, #1
 8008e46:	fbb4 f4f3 	udiv	r4, r4, r3
 8008e4a:	f7ff f9de 	bl	800820a <LL_RCC_PLL_GetR>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	0f5b      	lsrs	r3, r3, #29
 8008e52:	3301      	adds	r3, #1
 8008e54:	fbb4 f3f3 	udiv	r3, r4, r3
 8008e58:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8008e5a:	697b      	ldr	r3, [r7, #20]
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	371c      	adds	r7, #28
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd90      	pop	{r4, r7, pc}
 8008e64:	0801e0f4 	.word	0x0801e0f4
 8008e68:	00f42400 	.word	0x00f42400
 8008e6c:	01e84800 	.word	0x01e84800

08008e70 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008e70:	b598      	push	{r3, r4, r7, lr}
 8008e72:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8008e74:	f7ff ff5c 	bl	8008d30 <HAL_RCC_GetSysClockFreq>
 8008e78:	4604      	mov	r4, r0
 8008e7a:	f7ff f949 	bl	8008110 <LL_RCC_GetAHBPrescaler>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	091b      	lsrs	r3, r3, #4
 8008e82:	f003 030f 	and.w	r3, r3, #15
 8008e86:	4a03      	ldr	r2, [pc, #12]	@ (8008e94 <HAL_RCC_GetHCLKFreq+0x24>)
 8008e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e8c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	bd98      	pop	{r3, r4, r7, pc}
 8008e94:	0801e094 	.word	0x0801e094

08008e98 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008e98:	b598      	push	{r3, r4, r7, lr}
 8008e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8008e9c:	f7ff ffe8 	bl	8008e70 <HAL_RCC_GetHCLKFreq>
 8008ea0:	4604      	mov	r4, r0
 8008ea2:	f7ff f94d 	bl	8008140 <LL_RCC_GetAPB1Prescaler>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	0a1b      	lsrs	r3, r3, #8
 8008eaa:	4a03      	ldr	r2, [pc, #12]	@ (8008eb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008eb0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	bd98      	pop	{r3, r4, r7, pc}
 8008eb8:	0801e0d4 	.word	0x0801e0d4

08008ebc <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ebc:	b598      	push	{r3, r4, r7, lr}
 8008ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8008ec0:	f7ff ffd6 	bl	8008e70 <HAL_RCC_GetHCLKFreq>
 8008ec4:	4604      	mov	r4, r0
 8008ec6:	f7ff f946 	bl	8008156 <LL_RCC_GetAPB2Prescaler>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	0adb      	lsrs	r3, r3, #11
 8008ece:	4a03      	ldr	r2, [pc, #12]	@ (8008edc <HAL_RCC_GetPCLK2Freq+0x20>)
 8008ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ed4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	bd98      	pop	{r3, r4, r7, pc}
 8008edc:	0801e0d4 	.word	0x0801e0d4

08008ee0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8008ee0:	b590      	push	{r4, r7, lr}
 8008ee2:	b085      	sub	sp, #20
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	091b      	lsrs	r3, r3, #4
 8008eec:	f003 030f 	and.w	r3, r3, #15
 8008ef0:	4a10      	ldr	r2, [pc, #64]	@ (8008f34 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8008ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ef6:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8008ef8:	f7ff f915 	bl	8008126 <LL_RCC_GetAHB3Prescaler>
 8008efc:	4603      	mov	r3, r0
 8008efe:	091b      	lsrs	r3, r3, #4
 8008f00:	f003 030f 	and.w	r3, r3, #15
 8008f04:	4a0c      	ldr	r2, [pc, #48]	@ (8008f38 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8008f06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f0a:	68fa      	ldr	r2, [r7, #12]
 8008f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f10:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	4a09      	ldr	r2, [pc, #36]	@ (8008f3c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8008f16:	fba2 2303 	umull	r2, r3, r2, r3
 8008f1a:	0c9c      	lsrs	r4, r3, #18
 8008f1c:	f7fe fea6 	bl	8007c6c <HAL_PWREx_GetVoltageRange>
 8008f20:	4603      	mov	r3, r0
 8008f22:	4619      	mov	r1, r3
 8008f24:	4620      	mov	r0, r4
 8008f26:	f000 f80b 	bl	8008f40 <RCC_SetFlashLatency>
 8008f2a:	4603      	mov	r3, r0
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3714      	adds	r7, #20
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd90      	pop	{r4, r7, pc}
 8008f34:	0801e0f4 	.word	0x0801e0f4
 8008f38:	0801e094 	.word	0x0801e094
 8008f3c:	431bde83 	.word	0x431bde83

08008f40 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b08e      	sub	sp, #56	@ 0x38
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8008f4a:	4a3a      	ldr	r2, [pc, #232]	@ (8009034 <RCC_SetFlashLatency+0xf4>)
 8008f4c:	f107 0320 	add.w	r3, r7, #32
 8008f50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008f54:	6018      	str	r0, [r3, #0]
 8008f56:	3304      	adds	r3, #4
 8008f58:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8008f5a:	4a37      	ldr	r2, [pc, #220]	@ (8009038 <RCC_SetFlashLatency+0xf8>)
 8008f5c:	f107 0318 	add.w	r3, r7, #24
 8008f60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008f64:	6018      	str	r0, [r3, #0]
 8008f66:	3304      	adds	r3, #4
 8008f68:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8008f6a:	4a34      	ldr	r2, [pc, #208]	@ (800903c <RCC_SetFlashLatency+0xfc>)
 8008f6c:	f107 030c 	add.w	r3, r7, #12
 8008f70:	ca07      	ldmia	r2, {r0, r1, r2}
 8008f72:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8008f76:	2300      	movs	r3, #0
 8008f78:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f80:	d11b      	bne.n	8008fba <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8008f82:	2300      	movs	r3, #0
 8008f84:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f86:	e014      	b.n	8008fb2 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8008f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8a:	005b      	lsls	r3, r3, #1
 8008f8c:	3338      	adds	r3, #56	@ 0x38
 8008f8e:	443b      	add	r3, r7
 8008f90:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8008f94:	461a      	mov	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d807      	bhi.n	8008fac <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8008f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	3338      	adds	r3, #56	@ 0x38
 8008fa2:	443b      	add	r3, r7
 8008fa4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8008fa8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008faa:	e021      	b.n	8008ff0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8008fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fae:	3301      	adds	r3, #1
 8008fb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb4:	2b02      	cmp	r3, #2
 8008fb6:	d9e7      	bls.n	8008f88 <RCC_SetFlashLatency+0x48>
 8008fb8:	e01a      	b.n	8008ff0 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8008fba:	2300      	movs	r3, #0
 8008fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fbe:	e014      	b.n	8008fea <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8008fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fc2:	005b      	lsls	r3, r3, #1
 8008fc4:	3338      	adds	r3, #56	@ 0x38
 8008fc6:	443b      	add	r3, r7
 8008fc8:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8008fcc:	461a      	mov	r2, r3
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d807      	bhi.n	8008fe4 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8008fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd6:	009b      	lsls	r3, r3, #2
 8008fd8:	3338      	adds	r3, #56	@ 0x38
 8008fda:	443b      	add	r3, r7
 8008fdc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8008fe0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008fe2:	e005      	b.n	8008ff0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8008fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d9e7      	bls.n	8008fc0 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008ff0:	4b13      	ldr	r3, [pc, #76]	@ (8009040 <RCC_SetFlashLatency+0x100>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f023 0207 	bic.w	r2, r3, #7
 8008ff8:	4911      	ldr	r1, [pc, #68]	@ (8009040 <RCC_SetFlashLatency+0x100>)
 8008ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009000:	f7f9 fac8 	bl	8002594 <HAL_GetTick>
 8009004:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8009006:	e008      	b.n	800901a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009008:	f7f9 fac4 	bl	8002594 <HAL_GetTick>
 800900c:	4602      	mov	r2, r0
 800900e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	2b02      	cmp	r3, #2
 8009014:	d901      	bls.n	800901a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8009016:	2303      	movs	r3, #3
 8009018:	e007      	b.n	800902a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800901a:	4b09      	ldr	r3, [pc, #36]	@ (8009040 <RCC_SetFlashLatency+0x100>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f003 0307 	and.w	r3, r3, #7
 8009022:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009024:	429a      	cmp	r2, r3
 8009026:	d1ef      	bne.n	8009008 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8009028:	2300      	movs	r3, #0
}
 800902a:	4618      	mov	r0, r3
 800902c:	3738      	adds	r7, #56	@ 0x38
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop
 8009034:	0801d5bc 	.word	0x0801d5bc
 8009038:	0801d5c4 	.word	0x0801d5c4
 800903c:	0801d5cc 	.word	0x0801d5cc
 8009040:	58004000 	.word	0x58004000

08009044 <LL_RCC_LSE_IsReady>:
{
 8009044:	b480      	push	{r7}
 8009046:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800904c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009050:	f003 0302 	and.w	r3, r3, #2
 8009054:	2b02      	cmp	r3, #2
 8009056:	d101      	bne.n	800905c <LL_RCC_LSE_IsReady+0x18>
 8009058:	2301      	movs	r3, #1
 800905a:	e000      	b.n	800905e <LL_RCC_LSE_IsReady+0x1a>
 800905c:	2300      	movs	r3, #0
}
 800905e:	4618      	mov	r0, r3
 8009060:	46bd      	mov	sp, r7
 8009062:	bc80      	pop	{r7}
 8009064:	4770      	bx	lr

08009066 <LL_RCC_SetUSARTClockSource>:
{
 8009066:	b480      	push	{r7}
 8009068:	b083      	sub	sp, #12
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800906e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009072:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	0c1b      	lsrs	r3, r3, #16
 800907a:	43db      	mvns	r3, r3
 800907c:	401a      	ands	r2, r3
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	b29b      	uxth	r3, r3
 8009082:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009086:	4313      	orrs	r3, r2
 8009088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800908c:	bf00      	nop
 800908e:	370c      	adds	r7, #12
 8009090:	46bd      	mov	sp, r7
 8009092:	bc80      	pop	{r7}
 8009094:	4770      	bx	lr

08009096 <LL_RCC_SetI2SClockSource>:
{
 8009096:	b480      	push	{r7}
 8009098:	b083      	sub	sp, #12
 800909a:	af00      	add	r7, sp, #0
 800909c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800909e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80090b6:	bf00      	nop
 80090b8:	370c      	adds	r7, #12
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bc80      	pop	{r7}
 80090be:	4770      	bx	lr

080090c0 <LL_RCC_SetLPUARTClockSource>:
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80090c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090d0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80090d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	4313      	orrs	r3, r2
 80090dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80090e0:	bf00      	nop
 80090e2:	370c      	adds	r7, #12
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bc80      	pop	{r7}
 80090e8:	4770      	bx	lr

080090ea <LL_RCC_SetI2CClockSource>:
{
 80090ea:	b480      	push	{r7}
 80090ec:	b083      	sub	sp, #12
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80090f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	091b      	lsrs	r3, r3, #4
 80090fe:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8009102:	43db      	mvns	r3, r3
 8009104:	401a      	ands	r2, r3
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	011b      	lsls	r3, r3, #4
 800910a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800910e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009112:	4313      	orrs	r3, r2
 8009114:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009118:	bf00      	nop
 800911a:	370c      	adds	r7, #12
 800911c:	46bd      	mov	sp, r7
 800911e:	bc80      	pop	{r7}
 8009120:	4770      	bx	lr

08009122 <LL_RCC_SetLPTIMClockSource>:
{
 8009122:	b480      	push	{r7}
 8009124:	b083      	sub	sp, #12
 8009126:	af00      	add	r7, sp, #0
 8009128:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800912a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800912e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	0c1b      	lsrs	r3, r3, #16
 8009136:	041b      	lsls	r3, r3, #16
 8009138:	43db      	mvns	r3, r3
 800913a:	401a      	ands	r2, r3
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	041b      	lsls	r3, r3, #16
 8009140:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009144:	4313      	orrs	r3, r2
 8009146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800914a:	bf00      	nop
 800914c:	370c      	adds	r7, #12
 800914e:	46bd      	mov	sp, r7
 8009150:	bc80      	pop	{r7}
 8009152:	4770      	bx	lr

08009154 <LL_RCC_SetRNGClockSource>:
{
 8009154:	b480      	push	{r7}
 8009156:	b083      	sub	sp, #12
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800915c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009164:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009168:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	4313      	orrs	r3, r2
 8009170:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009174:	bf00      	nop
 8009176:	370c      	adds	r7, #12
 8009178:	46bd      	mov	sp, r7
 800917a:	bc80      	pop	{r7}
 800917c:	4770      	bx	lr

0800917e <LL_RCC_SetADCClockSource>:
{
 800917e:	b480      	push	{r7}
 8009180:	b083      	sub	sp, #12
 8009182:	af00      	add	r7, sp, #0
 8009184:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8009186:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800918a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800918e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009192:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	4313      	orrs	r3, r2
 800919a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800919e:	bf00      	nop
 80091a0:	370c      	adds	r7, #12
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bc80      	pop	{r7}
 80091a6:	4770      	bx	lr

080091a8 <LL_RCC_SetRTCClockSource>:
{
 80091a8:	b480      	push	{r7}
 80091aa:	b083      	sub	sp, #12
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80091b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80091bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	4313      	orrs	r3, r2
 80091c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80091c8:	bf00      	nop
 80091ca:	370c      	adds	r7, #12
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bc80      	pop	{r7}
 80091d0:	4770      	bx	lr

080091d2 <LL_RCC_GetRTCClockSource>:
{
 80091d2:	b480      	push	{r7}
 80091d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80091d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bc80      	pop	{r7}
 80091e8:	4770      	bx	lr

080091ea <LL_RCC_ForceBackupDomainReset>:
{
 80091ea:	b480      	push	{r7}
 80091ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80091ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80091fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80091fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009202:	bf00      	nop
 8009204:	46bd      	mov	sp, r7
 8009206:	bc80      	pop	{r7}
 8009208:	4770      	bx	lr

0800920a <LL_RCC_ReleaseBackupDomainReset>:
{
 800920a:	b480      	push	{r7}
 800920c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800920e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009216:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800921a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800921e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009222:	bf00      	nop
 8009224:	46bd      	mov	sp, r7
 8009226:	bc80      	pop	{r7}
 8009228:	4770      	bx	lr
	...

0800922c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b086      	sub	sp, #24
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8009234:	2300      	movs	r3, #0
 8009236:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8009238:	2300      	movs	r3, #0
 800923a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800923c:	2300      	movs	r3, #0
 800923e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009248:	2b00      	cmp	r3, #0
 800924a:	d058      	beq.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800924c:	f7fe fccc 	bl	8007be8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009250:	f7f9 f9a0 	bl	8002594 <HAL_GetTick>
 8009254:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8009256:	e009      	b.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009258:	f7f9 f99c 	bl	8002594 <HAL_GetTick>
 800925c:	4602      	mov	r2, r0
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	1ad3      	subs	r3, r2, r3
 8009262:	2b02      	cmp	r3, #2
 8009264:	d902      	bls.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8009266:	2303      	movs	r3, #3
 8009268:	74fb      	strb	r3, [r7, #19]
        break;
 800926a:	e006      	b.n	800927a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800926c:	4b7b      	ldr	r3, [pc, #492]	@ (800945c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009278:	d1ee      	bne.n	8009258 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800927a:	7cfb      	ldrb	r3, [r7, #19]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d13c      	bne.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8009280:	f7ff ffa7 	bl	80091d2 <LL_RCC_GetRTCClockSource>
 8009284:	4602      	mov	r2, r0
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800928a:	429a      	cmp	r2, r3
 800928c:	d00f      	beq.n	80092ae <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800928e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009296:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800929a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800929c:	f7ff ffa5 	bl	80091ea <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80092a0:	f7ff ffb3 	bl	800920a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80092a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	f003 0302 	and.w	r3, r3, #2
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d014      	beq.n	80092e2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092b8:	f7f9 f96c 	bl	8002594 <HAL_GetTick>
 80092bc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80092be:	e00b      	b.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092c0:	f7f9 f968 	bl	8002594 <HAL_GetTick>
 80092c4:	4602      	mov	r2, r0
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d902      	bls.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80092d2:	2303      	movs	r3, #3
 80092d4:	74fb      	strb	r3, [r7, #19]
            break;
 80092d6:	e004      	b.n	80092e2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80092d8:	f7ff feb4 	bl	8009044 <LL_RCC_LSE_IsReady>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d1ee      	bne.n	80092c0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80092e2:	7cfb      	ldrb	r3, [r7, #19]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d105      	bne.n	80092f4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092ec:	4618      	mov	r0, r3
 80092ee:	f7ff ff5b 	bl	80091a8 <LL_RCC_SetRTCClockSource>
 80092f2:	e004      	b.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80092f4:	7cfb      	ldrb	r3, [r7, #19]
 80092f6:	74bb      	strb	r3, [r7, #18]
 80092f8:	e001      	b.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092fa:	7cfb      	ldrb	r3, [r7, #19]
 80092fc:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f003 0301 	and.w	r3, r3, #1
 8009306:	2b00      	cmp	r3, #0
 8009308:	d004      	beq.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	4618      	mov	r0, r3
 8009310:	f7ff fea9 	bl	8009066 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f003 0302 	and.w	r3, r3, #2
 800931c:	2b00      	cmp	r3, #0
 800931e:	d004      	beq.n	800932a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	689b      	ldr	r3, [r3, #8]
 8009324:	4618      	mov	r0, r3
 8009326:	f7ff fe9e 	bl	8009066 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 0320 	and.w	r3, r3, #32
 8009332:	2b00      	cmp	r3, #0
 8009334:	d004      	beq.n	8009340 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	4618      	mov	r0, r3
 800933c:	f7ff fec0 	bl	80090c0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009348:	2b00      	cmp	r3, #0
 800934a:	d004      	beq.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6a1b      	ldr	r3, [r3, #32]
 8009350:	4618      	mov	r0, r3
 8009352:	f7ff fee6 	bl	8009122 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800935e:	2b00      	cmp	r3, #0
 8009360:	d004      	beq.n	800936c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009366:	4618      	mov	r0, r3
 8009368:	f7ff fedb 	bl	8009122 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009374:	2b00      	cmp	r3, #0
 8009376:	d004      	beq.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800937c:	4618      	mov	r0, r3
 800937e:	f7ff fed0 	bl	8009122 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800938a:	2b00      	cmp	r3, #0
 800938c:	d004      	beq.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	695b      	ldr	r3, [r3, #20]
 8009392:	4618      	mov	r0, r3
 8009394:	f7ff fea9 	bl	80090ea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d004      	beq.n	80093ae <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	699b      	ldr	r3, [r3, #24]
 80093a8:	4618      	mov	r0, r3
 80093aa:	f7ff fe9e 	bl	80090ea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d004      	beq.n	80093c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	69db      	ldr	r3, [r3, #28]
 80093be:	4618      	mov	r0, r3
 80093c0:	f7ff fe93 	bl	80090ea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f003 0310 	and.w	r3, r3, #16
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d011      	beq.n	80093f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	68db      	ldr	r3, [r3, #12]
 80093d4:	4618      	mov	r0, r3
 80093d6:	f7ff fe5e 	bl	8009096 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093e2:	d107      	bne.n	80093f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80093e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093e8:	68db      	ldr	r3, [r3, #12]
 80093ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80093ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80093f2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d010      	beq.n	8009422 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009404:	4618      	mov	r0, r3
 8009406:	f7ff fea5 	bl	8009154 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800940e:	2b00      	cmp	r3, #0
 8009410:	d107      	bne.n	8009422 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8009412:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800941c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009420:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800942a:	2b00      	cmp	r3, #0
 800942c:	d011      	beq.n	8009452 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009432:	4618      	mov	r0, r3
 8009434:	f7ff fea3 	bl	800917e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800943c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009440:	d107      	bne.n	8009452 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009442:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800944c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009450:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8009452:	7cbb      	ldrb	r3, [r7, #18]
}
 8009454:	4618      	mov	r0, r3
 8009456:	3718      	adds	r7, #24
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	58000400 	.word	0x58000400

08009460 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009468:	2301      	movs	r3, #1
 800946a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d068      	beq.n	8009544 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009478:	b2db      	uxtb	r3, r3
 800947a:	2b00      	cmp	r3, #0
 800947c:	d106      	bne.n	800948c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2200      	movs	r2, #0
 8009482:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8009486:	6878      	ldr	r0, [r7, #4]
 8009488:	f7f8 fbb2 	bl	8001bf0 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2202      	movs	r2, #2
 8009490:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009494:	4b2e      	ldr	r3, [pc, #184]	@ (8009550 <HAL_RTC_Init+0xf0>)
 8009496:	22ca      	movs	r2, #202	@ 0xca
 8009498:	625a      	str	r2, [r3, #36]	@ 0x24
 800949a:	4b2d      	ldr	r3, [pc, #180]	@ (8009550 <HAL_RTC_Init+0xf0>)
 800949c:	2253      	movs	r2, #83	@ 0x53
 800949e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 f9fb 	bl	800989c <RTC_EnterInitMode>
 80094a6:	4603      	mov	r3, r0
 80094a8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 80094aa:	7bfb      	ldrb	r3, [r7, #15]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d13f      	bne.n	8009530 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80094b0:	4b27      	ldr	r3, [pc, #156]	@ (8009550 <HAL_RTC_Init+0xf0>)
 80094b2:	699b      	ldr	r3, [r3, #24]
 80094b4:	4a26      	ldr	r2, [pc, #152]	@ (8009550 <HAL_RTC_Init+0xf0>)
 80094b6:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 80094ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094be:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80094c0:	4b23      	ldr	r3, [pc, #140]	@ (8009550 <HAL_RTC_Init+0xf0>)
 80094c2:	699a      	ldr	r2, [r3, #24]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6859      	ldr	r1, [r3, #4]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	691b      	ldr	r3, [r3, #16]
 80094cc:	4319      	orrs	r1, r3
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	699b      	ldr	r3, [r3, #24]
 80094d2:	430b      	orrs	r3, r1
 80094d4:	491e      	ldr	r1, [pc, #120]	@ (8009550 <HAL_RTC_Init+0xf0>)
 80094d6:	4313      	orrs	r3, r2
 80094d8:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	68da      	ldr	r2, [r3, #12]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	689b      	ldr	r3, [r3, #8]
 80094e2:	041b      	lsls	r3, r3, #16
 80094e4:	491a      	ldr	r1, [pc, #104]	@ (8009550 <HAL_RTC_Init+0xf0>)
 80094e6:	4313      	orrs	r3, r2
 80094e8:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80094ea:	4b19      	ldr	r3, [pc, #100]	@ (8009550 <HAL_RTC_Init+0xf0>)
 80094ec:	68db      	ldr	r3, [r3, #12]
 80094ee:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094fa:	430b      	orrs	r3, r1
 80094fc:	4914      	ldr	r1, [pc, #80]	@ (8009550 <HAL_RTC_Init+0xf0>)
 80094fe:	4313      	orrs	r3, r2
 8009500:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 f9fe 	bl	8009904 <RTC_ExitInitMode>
 8009508:	4603      	mov	r3, r0
 800950a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800950c:	7bfb      	ldrb	r3, [r7, #15]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d10e      	bne.n	8009530 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8009512:	4b0f      	ldr	r3, [pc, #60]	@ (8009550 <HAL_RTC_Init+0xf0>)
 8009514:	699b      	ldr	r3, [r3, #24]
 8009516:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6a19      	ldr	r1, [r3, #32]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	69db      	ldr	r3, [r3, #28]
 8009522:	4319      	orrs	r1, r3
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	695b      	ldr	r3, [r3, #20]
 8009528:	430b      	orrs	r3, r1
 800952a:	4909      	ldr	r1, [pc, #36]	@ (8009550 <HAL_RTC_Init+0xf0>)
 800952c:	4313      	orrs	r3, r2
 800952e:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009530:	4b07      	ldr	r3, [pc, #28]	@ (8009550 <HAL_RTC_Init+0xf0>)
 8009532:	22ff      	movs	r2, #255	@ 0xff
 8009534:	625a      	str	r2, [r3, #36]	@ 0x24

    if (status == HAL_OK)
 8009536:	7bfb      	ldrb	r3, [r7, #15]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d103      	bne.n	8009544 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8009544:	7bfb      	ldrb	r3, [r7, #15]
}
 8009546:	4618      	mov	r0, r3
 8009548:	3710      	adds	r7, #16
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}
 800954e:	bf00      	nop
 8009550:	40002800 	.word	0x40002800

08009554 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8009554:	b590      	push	{r4, r7, lr}
 8009556:	b087      	sub	sp, #28
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8009560:	2300      	movs	r3, #0
 8009562:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800956a:	2b01      	cmp	r3, #1
 800956c:	d101      	bne.n	8009572 <HAL_RTC_SetAlarm_IT+0x1e>
 800956e:	2302      	movs	r3, #2
 8009570:	e0e5      	b.n	800973e <HAL_RTC_SetAlarm_IT+0x1ea>
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2201      	movs	r2, #1
 8009576:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2202      	movs	r2, #2
 800957e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8009582:	4b71      	ldr	r3, [pc, #452]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009584:	68db      	ldr	r3, [r3, #12]
 8009586:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800958a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800958c:	693b      	ldr	r3, [r7, #16]
 800958e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009592:	d05c      	beq.n	800964e <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d136      	bne.n	8009608 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800959a:	4b6b      	ldr	r3, [pc, #428]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800959c:	699b      	ldr	r3, [r3, #24]
 800959e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d102      	bne.n	80095ac <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	2200      	movs	r2, #0
 80095aa:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	4618      	mov	r0, r3
 80095b2:	f000 f9e5 	bl	8009980 <RTC_ByteToBcd2>
 80095b6:	4603      	mov	r3, r0
 80095b8:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	785b      	ldrb	r3, [r3, #1]
 80095be:	4618      	mov	r0, r3
 80095c0:	f000 f9de 	bl	8009980 <RTC_ByteToBcd2>
 80095c4:	4603      	mov	r3, r0
 80095c6:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80095c8:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	789b      	ldrb	r3, [r3, #2]
 80095ce:	4618      	mov	r0, r3
 80095d0:	f000 f9d6 	bl	8009980 <RTC_ByteToBcd2>
 80095d4:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80095d6:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	78db      	ldrb	r3, [r3, #3]
 80095de:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80095e0:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80095ea:	4618      	mov	r0, r3
 80095ec:	f000 f9c8 	bl	8009980 <RTC_ByteToBcd2>
 80095f0:	4603      	mov	r3, r0
 80095f2:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80095f4:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80095fc:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8009602:	4313      	orrs	r3, r2
 8009604:	617b      	str	r3, [r7, #20]
 8009606:	e022      	b.n	800964e <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8009608:	4b4f      	ldr	r3, [pc, #316]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800960a:	699b      	ldr	r3, [r3, #24]
 800960c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009610:	2b00      	cmp	r3, #0
 8009612:	d102      	bne.n	800961a <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	2200      	movs	r2, #0
 8009618:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	785b      	ldrb	r3, [r3, #1]
 8009624:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8009626:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8009628:	68ba      	ldr	r2, [r7, #8]
 800962a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800962c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	78db      	ldrb	r3, [r3, #3]
 8009632:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8009634:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800963c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800963e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8009644:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800964a:	4313      	orrs	r3, r2
 800964c:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800964e:	4b3e      	ldr	r3, [pc, #248]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009650:	22ca      	movs	r2, #202	@ 0xca
 8009652:	625a      	str	r2, [r3, #36]	@ 0x24
 8009654:	4b3c      	ldr	r3, [pc, #240]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009656:	2253      	movs	r2, #83	@ 0x53
 8009658:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800965e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009662:	d12c      	bne.n	80096be <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8009664:	4b38      	ldr	r3, [pc, #224]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009666:	699b      	ldr	r3, [r3, #24]
 8009668:	4a37      	ldr	r2, [pc, #220]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800966a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800966e:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8009670:	4b35      	ldr	r3, [pc, #212]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009672:	2201      	movs	r2, #1
 8009674:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800967c:	d107      	bne.n	800968e <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	699a      	ldr	r2, [r3, #24]
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	69db      	ldr	r3, [r3, #28]
 8009686:	4930      	ldr	r1, [pc, #192]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009688:	4313      	orrs	r3, r2
 800968a:	644b      	str	r3, [r1, #68]	@ 0x44
 800968c:	e006      	b.n	800969c <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800968e:	4a2e      	ldr	r2, [pc, #184]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8009694:	4a2c      	ldr	r2, [pc, #176]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	699b      	ldr	r3, [r3, #24]
 800969a:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800969c:	4a2a      	ldr	r2, [pc, #168]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096a8:	f043 0201 	orr.w	r2, r3, #1
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80096b0:	4b25      	ldr	r3, [pc, #148]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80096b2:	699b      	ldr	r3, [r3, #24]
 80096b4:	4a24      	ldr	r2, [pc, #144]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80096b6:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 80096ba:	6193      	str	r3, [r2, #24]
 80096bc:	e02b      	b.n	8009716 <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80096be:	4b22      	ldr	r3, [pc, #136]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80096c0:	699b      	ldr	r3, [r3, #24]
 80096c2:	4a21      	ldr	r2, [pc, #132]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80096c4:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80096c8:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80096ca:	4b1f      	ldr	r3, [pc, #124]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80096cc:	2202      	movs	r2, #2
 80096ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80096d6:	d107      	bne.n	80096e8 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	699a      	ldr	r2, [r3, #24]
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	69db      	ldr	r3, [r3, #28]
 80096e0:	4919      	ldr	r1, [pc, #100]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80096e2:	4313      	orrs	r3, r2
 80096e4:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80096e6:	e006      	b.n	80096f6 <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80096e8:	4a17      	ldr	r2, [pc, #92]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80096ee:	4a16      	ldr	r2, [pc, #88]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	699b      	ldr	r3, [r3, #24]
 80096f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80096f6:	4a14      	ldr	r2, [pc, #80]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009702:	f043 0202 	orr.w	r2, r3, #2
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800970a:	4b0f      	ldr	r3, [pc, #60]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800970c:	699b      	ldr	r3, [r3, #24]
 800970e:	4a0e      	ldr	r2, [pc, #56]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009710:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8009714:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8009716:	4b0d      	ldr	r3, [pc, #52]	@ (800974c <HAL_RTC_SetAlarm_IT+0x1f8>)
 8009718:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800971c:	4a0b      	ldr	r2, [pc, #44]	@ (800974c <HAL_RTC_SetAlarm_IT+0x1f8>)
 800971e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009722:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009726:	4b08      	ldr	r3, [pc, #32]	@ (8009748 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8009728:	22ff      	movs	r2, #255	@ 0xff
 800972a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2201      	movs	r2, #1
 8009730:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2200      	movs	r2, #0
 8009738:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800973c:	2300      	movs	r3, #0
}
 800973e:	4618      	mov	r0, r3
 8009740:	371c      	adds	r7, #28
 8009742:	46bd      	mov	sp, r7
 8009744:	bd90      	pop	{r4, r7, pc}
 8009746:	bf00      	nop
 8009748:	40002800 	.word	0x40002800
 800974c:	58000800 	.word	0x58000800

08009750 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009760:	2b01      	cmp	r3, #1
 8009762:	d101      	bne.n	8009768 <HAL_RTC_DeactivateAlarm+0x18>
 8009764:	2302      	movs	r3, #2
 8009766:	e042      	b.n	80097ee <HAL_RTC_DeactivateAlarm+0x9e>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2201      	movs	r2, #1
 800976c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2202      	movs	r2, #2
 8009774:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009778:	4b1f      	ldr	r3, [pc, #124]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800977a:	22ca      	movs	r2, #202	@ 0xca
 800977c:	625a      	str	r2, [r3, #36]	@ 0x24
 800977e:	4b1e      	ldr	r3, [pc, #120]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 8009780:	2253      	movs	r2, #83	@ 0x53
 8009782:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800978a:	d112      	bne.n	80097b2 <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800978c:	4b1a      	ldr	r3, [pc, #104]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800978e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009790:	4a19      	ldr	r2, [pc, #100]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 8009792:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009796:	6453      	str	r3, [r2, #68]	@ 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8009798:	4b17      	ldr	r3, [pc, #92]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800979a:	699b      	ldr	r3, [r3, #24]
 800979c:	4a16      	ldr	r2, [pc, #88]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 800979e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80097a2:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097a8:	f023 0201 	bic.w	r2, r3, #1
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80097b0:	e011      	b.n	80097d6 <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80097b2:	4b11      	ldr	r3, [pc, #68]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80097b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097b6:	4a10      	ldr	r2, [pc, #64]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80097b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80097bc:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80097be:	4b0e      	ldr	r3, [pc, #56]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80097c0:	699b      	ldr	r3, [r3, #24]
 80097c2:	4a0d      	ldr	r2, [pc, #52]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80097c4:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80097c8:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097ce:	f023 0202 	bic.w	r2, r3, #2
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097d6:	4b08      	ldr	r3, [pc, #32]	@ (80097f8 <HAL_RTC_DeactivateAlarm+0xa8>)
 80097d8:	22ff      	movs	r2, #255	@ 0xff
 80097da:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2200      	movs	r2, #0
 80097e8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	370c      	adds	r7, #12
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bc80      	pop	{r7}
 80097f6:	4770      	bx	lr
 80097f8:	40002800 	.word	0x40002800

080097fc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b084      	sub	sp, #16
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8009804:	4b11      	ldr	r3, [pc, #68]	@ (800984c <HAL_RTC_AlarmIRQHandler+0x50>)
 8009806:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800980c:	4013      	ands	r3, r2
 800980e:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f003 0301 	and.w	r3, r3, #1
 8009816:	2b00      	cmp	r3, #0
 8009818:	d005      	beq.n	8009826 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800981a:	4b0c      	ldr	r3, [pc, #48]	@ (800984c <HAL_RTC_AlarmIRQHandler+0x50>)
 800981c:	2201      	movs	r2, #1
 800981e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f7f9 f938 	bl	8002a96 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	f003 0302 	and.w	r3, r3, #2
 800982c:	2b00      	cmp	r3, #0
 800982e:	d005      	beq.n	800983c <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8009830:	4b06      	ldr	r3, [pc, #24]	@ (800984c <HAL_RTC_AlarmIRQHandler+0x50>)
 8009832:	2202      	movs	r2, #2
 8009834:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f000 f94a 	bl	8009ad0 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2201      	movs	r2, #1
 8009840:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8009844:	bf00      	nop
 8009846:	3710      	adds	r7, #16
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}
 800984c:	40002800 	.word	0x40002800

08009850 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b084      	sub	sp, #16
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 8009858:	4b0f      	ldr	r3, [pc, #60]	@ (8009898 <HAL_RTC_WaitForSynchro+0x48>)
 800985a:	68db      	ldr	r3, [r3, #12]
 800985c:	4a0e      	ldr	r2, [pc, #56]	@ (8009898 <HAL_RTC_WaitForSynchro+0x48>)
 800985e:	f063 03a0 	orn	r3, r3, #160	@ 0xa0
 8009862:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8009864:	f7f8 fe96 	bl	8002594 <HAL_GetTick>
 8009868:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800986a:	e009      	b.n	8009880 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800986c:	f7f8 fe92 	bl	8002594 <HAL_GetTick>
 8009870:	4602      	mov	r2, r0
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	1ad3      	subs	r3, r2, r3
 8009876:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800987a:	d901      	bls.n	8009880 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800987c:	2303      	movs	r3, #3
 800987e:	e006      	b.n	800988e <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8009880:	4b05      	ldr	r3, [pc, #20]	@ (8009898 <HAL_RTC_WaitForSynchro+0x48>)
 8009882:	68db      	ldr	r3, [r3, #12]
 8009884:	f003 0320 	and.w	r3, r3, #32
 8009888:	2b00      	cmp	r3, #0
 800988a:	d0ef      	beq.n	800986c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3710      	adds	r7, #16
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	40002800 	.word	0x40002800

0800989c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80098a4:	2300      	movs	r3, #0
 80098a6:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80098a8:	4b15      	ldr	r3, [pc, #84]	@ (8009900 <RTC_EnterInitMode+0x64>)
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d120      	bne.n	80098f6 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80098b4:	4b12      	ldr	r3, [pc, #72]	@ (8009900 <RTC_EnterInitMode+0x64>)
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	4a11      	ldr	r2, [pc, #68]	@ (8009900 <RTC_EnterInitMode+0x64>)
 80098ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098be:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80098c0:	f7f8 fe68 	bl	8002594 <HAL_GetTick>
 80098c4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80098c6:	e00d      	b.n	80098e4 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80098c8:	f7f8 fe64 	bl	8002594 <HAL_GetTick>
 80098cc:	4602      	mov	r2, r0
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	1ad3      	subs	r3, r2, r3
 80098d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80098d6:	d905      	bls.n	80098e4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80098d8:	2303      	movs	r3, #3
 80098da:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2203      	movs	r2, #3
 80098e0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80098e4:	4b06      	ldr	r3, [pc, #24]	@ (8009900 <RTC_EnterInitMode+0x64>)
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d102      	bne.n	80098f6 <RTC_EnterInitMode+0x5a>
 80098f0:	7bfb      	ldrb	r3, [r7, #15]
 80098f2:	2b03      	cmp	r3, #3
 80098f4:	d1e8      	bne.n	80098c8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80098f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3710      	adds	r7, #16
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}
 8009900:	40002800 	.word	0x40002800

08009904 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800990c:	2300      	movs	r3, #0
 800990e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8009910:	4b1a      	ldr	r3, [pc, #104]	@ (800997c <RTC_ExitInitMode+0x78>)
 8009912:	68db      	ldr	r3, [r3, #12]
 8009914:	4a19      	ldr	r2, [pc, #100]	@ (800997c <RTC_ExitInitMode+0x78>)
 8009916:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800991a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800991c:	4b17      	ldr	r3, [pc, #92]	@ (800997c <RTC_ExitInitMode+0x78>)
 800991e:	699b      	ldr	r3, [r3, #24]
 8009920:	f003 0320 	and.w	r3, r3, #32
 8009924:	2b00      	cmp	r3, #0
 8009926:	d10c      	bne.n	8009942 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f7ff ff91 	bl	8009850 <HAL_RTC_WaitForSynchro>
 800992e:	4603      	mov	r3, r0
 8009930:	2b00      	cmp	r3, #0
 8009932:	d01e      	beq.n	8009972 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2203      	movs	r2, #3
 8009938:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800993c:	2303      	movs	r3, #3
 800993e:	73fb      	strb	r3, [r7, #15]
 8009940:	e017      	b.n	8009972 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009942:	4b0e      	ldr	r3, [pc, #56]	@ (800997c <RTC_ExitInitMode+0x78>)
 8009944:	699b      	ldr	r3, [r3, #24]
 8009946:	4a0d      	ldr	r2, [pc, #52]	@ (800997c <RTC_ExitInitMode+0x78>)
 8009948:	f023 0320 	bic.w	r3, r3, #32
 800994c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f7ff ff7e 	bl	8009850 <HAL_RTC_WaitForSynchro>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	d005      	beq.n	8009966 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2203      	movs	r2, #3
 800995e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8009962:	2303      	movs	r3, #3
 8009964:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009966:	4b05      	ldr	r3, [pc, #20]	@ (800997c <RTC_ExitInitMode+0x78>)
 8009968:	699b      	ldr	r3, [r3, #24]
 800996a:	4a04      	ldr	r2, [pc, #16]	@ (800997c <RTC_ExitInitMode+0x78>)
 800996c:	f043 0320 	orr.w	r3, r3, #32
 8009970:	6193      	str	r3, [r2, #24]
  }

  return status;
 8009972:	7bfb      	ldrb	r3, [r7, #15]
}
 8009974:	4618      	mov	r0, r3
 8009976:	3710      	adds	r7, #16
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}
 800997c:	40002800 	.word	0x40002800

08009980 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009980:	b480      	push	{r7}
 8009982:	b085      	sub	sp, #20
 8009984:	af00      	add	r7, sp, #0
 8009986:	4603      	mov	r3, r0
 8009988:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800998a:	2300      	movs	r3, #0
 800998c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800998e:	79fb      	ldrb	r3, [r7, #7]
 8009990:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8009992:	e005      	b.n	80099a0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	3301      	adds	r3, #1
 8009998:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800999a:	7afb      	ldrb	r3, [r7, #11]
 800999c:	3b0a      	subs	r3, #10
 800999e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80099a0:	7afb      	ldrb	r3, [r7, #11]
 80099a2:	2b09      	cmp	r3, #9
 80099a4:	d8f6      	bhi.n	8009994 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	011b      	lsls	r3, r3, #4
 80099ac:	b2da      	uxtb	r2, r3
 80099ae:	7afb      	ldrb	r3, [r7, #11]
 80099b0:	4313      	orrs	r3, r2
 80099b2:	b2db      	uxtb	r3, r3
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3714      	adds	r7, #20
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bc80      	pop	{r7}
 80099bc:	4770      	bx	lr
	...

080099c0 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b083      	sub	sp, #12
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d101      	bne.n	80099d6 <HAL_RTCEx_EnableBypassShadow+0x16>
 80099d2:	2302      	movs	r3, #2
 80099d4:	e01f      	b.n	8009a16 <HAL_RTCEx_EnableBypassShadow+0x56>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2201      	movs	r2, #1
 80099da:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2202      	movs	r2, #2
 80099e2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80099e6:	4b0e      	ldr	r3, [pc, #56]	@ (8009a20 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80099e8:	22ca      	movs	r2, #202	@ 0xca
 80099ea:	625a      	str	r2, [r3, #36]	@ 0x24
 80099ec:	4b0c      	ldr	r3, [pc, #48]	@ (8009a20 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80099ee:	2253      	movs	r2, #83	@ 0x53
 80099f0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80099f2:	4b0b      	ldr	r3, [pc, #44]	@ (8009a20 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80099f4:	699b      	ldr	r3, [r3, #24]
 80099f6:	4a0a      	ldr	r2, [pc, #40]	@ (8009a20 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80099f8:	f043 0320 	orr.w	r3, r3, #32
 80099fc:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80099fe:	4b08      	ldr	r3, [pc, #32]	@ (8009a20 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8009a00:	22ff      	movs	r2, #255	@ 0xff
 8009a02:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2201      	movs	r2, #1
 8009a08:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009a14:	2300      	movs	r3, #0
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	370c      	adds	r7, #12
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bc80      	pop	{r7}
 8009a1e:	4770      	bx	lr
 8009a20:	40002800 	.word	0x40002800

08009a24 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b083      	sub	sp, #12
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d101      	bne.n	8009a3a <HAL_RTCEx_SetSSRU_IT+0x16>
 8009a36:	2302      	movs	r3, #2
 8009a38:	e027      	b.n	8009a8a <HAL_RTCEx_SetSSRU_IT+0x66>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2202      	movs	r2, #2
 8009a46:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009a4a:	4b12      	ldr	r3, [pc, #72]	@ (8009a94 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8009a4c:	22ca      	movs	r2, #202	@ 0xca
 8009a4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8009a50:	4b10      	ldr	r3, [pc, #64]	@ (8009a94 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8009a52:	2253      	movs	r2, #83	@ 0x53
 8009a54:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8009a56:	4b0f      	ldr	r3, [pc, #60]	@ (8009a94 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8009a58:	699b      	ldr	r3, [r3, #24]
 8009a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8009a94 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8009a5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a60:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8009a62:	4b0d      	ldr	r3, [pc, #52]	@ (8009a98 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8009a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a68:	4a0b      	ldr	r2, [pc, #44]	@ (8009a98 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8009a6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009a6e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a72:	4b08      	ldr	r3, [pc, #32]	@ (8009a94 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8009a74:	22ff      	movs	r2, #255	@ 0xff
 8009a76:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009a88:	2300      	movs	r3, #0
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	370c      	adds	r7, #12
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bc80      	pop	{r7}
 8009a92:	4770      	bx	lr
 8009a94:	40002800 	.word	0x40002800
 8009a98:	58000800 	.word	0x58000800

08009a9c <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b082      	sub	sp, #8
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8009aa4:	4b09      	ldr	r3, [pc, #36]	@ (8009acc <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8009aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d005      	beq.n	8009abc <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8009ab0:	4b06      	ldr	r3, [pc, #24]	@ (8009acc <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8009ab2:	2240      	movs	r2, #64	@ 0x40
 8009ab4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f7f8 fff7 	bl	8002aaa <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8009ac4:	bf00      	nop
 8009ac6:	3708      	adds	r7, #8
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	40002800 	.word	0x40002800

08009ad0 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b083      	sub	sp, #12
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8009ad8:	bf00      	nop
 8009ada:	370c      	adds	r7, #12
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bc80      	pop	{r7}
 8009ae0:	4770      	bx	lr
	...

08009ae4 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b087      	sub	sp, #28
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	60b9      	str	r1, [r7, #8]
 8009aee:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8009af0:	4b07      	ldr	r3, [pc, #28]	@ (8009b10 <HAL_RTCEx_BKUPWrite+0x2c>)
 8009af2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	697a      	ldr	r2, [r7, #20]
 8009afa:	4413      	add	r3, r2
 8009afc:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	687a      	ldr	r2, [r7, #4]
 8009b02:	601a      	str	r2, [r3, #0]
}
 8009b04:	bf00      	nop
 8009b06:	371c      	adds	r7, #28
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bc80      	pop	{r7}
 8009b0c:	4770      	bx	lr
 8009b0e:	bf00      	nop
 8009b10:	4000b100 	.word	0x4000b100

08009b14 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b085      	sub	sp, #20
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8009b1e:	4b07      	ldr	r3, [pc, #28]	@ (8009b3c <HAL_RTCEx_BKUPRead+0x28>)
 8009b20:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	009b      	lsls	r3, r3, #2
 8009b26:	68fa      	ldr	r2, [r7, #12]
 8009b28:	4413      	add	r3, r2
 8009b2a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3714      	adds	r7, #20
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bc80      	pop	{r7}
 8009b38:	4770      	bx	lr
 8009b3a:	bf00      	nop
 8009b3c:	4000b100 	.word	0x4000b100

08009b40 <LL_PWR_SetRadioBusyTrigger>:
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8009b48:	4b06      	ldr	r3, [pc, #24]	@ (8009b64 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8009b4a:	689b      	ldr	r3, [r3, #8]
 8009b4c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009b50:	4904      	ldr	r1, [pc, #16]	@ (8009b64 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	608b      	str	r3, [r1, #8]
}
 8009b58:	bf00      	nop
 8009b5a:	370c      	adds	r7, #12
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bc80      	pop	{r7}
 8009b60:	4770      	bx	lr
 8009b62:	bf00      	nop
 8009b64:	58000400 	.word	0x58000400

08009b68 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8009b68:	b480      	push	{r7}
 8009b6a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8009b6c:	4b05      	ldr	r3, [pc, #20]	@ (8009b84 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8009b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b72:	4a04      	ldr	r2, [pc, #16]	@ (8009b84 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8009b74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009b7c:	bf00      	nop
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bc80      	pop	{r7}
 8009b82:	4770      	bx	lr
 8009b84:	58000400 	.word	0x58000400

08009b88 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8009b88:	b480      	push	{r7}
 8009b8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8009b8c:	4b05      	ldr	r3, [pc, #20]	@ (8009ba4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8009b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b92:	4a04      	ldr	r2, [pc, #16]	@ (8009ba4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8009b94:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009b98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009b9c:	bf00      	nop
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bc80      	pop	{r7}
 8009ba2:	4770      	bx	lr
 8009ba4:	58000400 	.word	0x58000400

08009ba8 <LL_PWR_ClearFlag_RFBUSY>:
{
 8009ba8:	b480      	push	{r7}
 8009baa:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8009bac:	4b03      	ldr	r3, [pc, #12]	@ (8009bbc <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8009bae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009bb2:	619a      	str	r2, [r3, #24]
}
 8009bb4:	bf00      	nop
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bc80      	pop	{r7}
 8009bba:	4770      	bx	lr
 8009bbc:	58000400 	.word	0x58000400

08009bc0 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8009bc4:	4b06      	ldr	r3, [pc, #24]	@ (8009be0 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8009bc6:	695b      	ldr	r3, [r3, #20]
 8009bc8:	f003 0302 	and.w	r3, r3, #2
 8009bcc:	2b02      	cmp	r3, #2
 8009bce:	d101      	bne.n	8009bd4 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e000      	b.n	8009bd6 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8009bd4:	2300      	movs	r3, #0
}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bc80      	pop	{r7}
 8009bdc:	4770      	bx	lr
 8009bde:	bf00      	nop
 8009be0:	58000400 	.word	0x58000400

08009be4 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8009be4:	b480      	push	{r7}
 8009be6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8009be8:	4b06      	ldr	r3, [pc, #24]	@ (8009c04 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8009bea:	695b      	ldr	r3, [r3, #20]
 8009bec:	f003 0304 	and.w	r3, r3, #4
 8009bf0:	2b04      	cmp	r3, #4
 8009bf2:	d101      	bne.n	8009bf8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	e000      	b.n	8009bfa <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8009bf8:	2300      	movs	r3, #0
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bc80      	pop	{r7}
 8009c00:	4770      	bx	lr
 8009c02:	bf00      	nop
 8009c04:	58000400 	.word	0x58000400

08009c08 <LL_RCC_RF_DisableReset>:
{
 8009c08:	b480      	push	{r7}
 8009c0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8009c0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009c18:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009c1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009c20:	bf00      	nop
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bc80      	pop	{r7}
 8009c26:	4770      	bx	lr

08009c28 <LL_RCC_IsRFUnderReset>:
{
 8009c28:	b480      	push	{r7}
 8009c2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8009c2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c3c:	d101      	bne.n	8009c42 <LL_RCC_IsRFUnderReset+0x1a>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e000      	b.n	8009c44 <LL_RCC_IsRFUnderReset+0x1c>
 8009c42:	2300      	movs	r3, #0
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bc80      	pop	{r7}
 8009c4a:	4770      	bx	lr

08009c4c <LL_EXTI_EnableIT_32_63>:
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b083      	sub	sp, #12
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8009c54:	4b06      	ldr	r3, [pc, #24]	@ (8009c70 <LL_EXTI_EnableIT_32_63+0x24>)
 8009c56:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8009c5a:	4905      	ldr	r1, [pc, #20]	@ (8009c70 <LL_EXTI_EnableIT_32_63+0x24>)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8009c64:	bf00      	nop
 8009c66:	370c      	adds	r7, #12
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bc80      	pop	{r7}
 8009c6c:	4770      	bx	lr
 8009c6e:	bf00      	nop
 8009c70:	58000800 	.word	0x58000800

08009c74 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b084      	sub	sp, #16
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d103      	bne.n	8009c8a <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8009c82:	2301      	movs	r3, #1
 8009c84:	73fb      	strb	r3, [r7, #15]
    return status;
 8009c86:	7bfb      	ldrb	r3, [r7, #15]
 8009c88:	e04b      	b.n	8009d22 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	799b      	ldrb	r3, [r3, #6]
 8009c92:	b2db      	uxtb	r3, r3
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d105      	bne.n	8009ca4 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f7f8 fa5e 	bl	8002160 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2202      	movs	r2, #2
 8009ca8:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8009caa:	f7ff ffad 	bl	8009c08 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8009cae:	4b1f      	ldr	r3, [pc, #124]	@ (8009d2c <HAL_SUBGHZ_Init+0xb8>)
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	00db      	lsls	r3, r3, #3
 8009cb6:	1a9b      	subs	r3, r3, r2
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	0cdb      	lsrs	r3, r3, #19
 8009cbc:	2264      	movs	r2, #100	@ 0x64
 8009cbe:	fb02 f303 	mul.w	r3, r2, r3
 8009cc2:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d105      	bne.n	8009cd6 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2201      	movs	r2, #1
 8009cd2:	609a      	str	r2, [r3, #8]
      break;
 8009cd4:	e007      	b.n	8009ce6 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	3b01      	subs	r3, #1
 8009cda:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8009cdc:	f7ff ffa4 	bl	8009c28 <LL_RCC_IsRFUnderReset>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d1ee      	bne.n	8009cc4 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8009ce6:	f7ff ff3f 	bl	8009b68 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8009cea:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8009cee:	f7ff ffad 	bl	8009c4c <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8009cf2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009cf6:	f7ff ff23 	bl	8009b40 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8009cfa:	f7ff ff55 	bl	8009ba8 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8009cfe:	7bfb      	ldrb	r3, [r7, #15]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d10a      	bne.n	8009d1a <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f000 faa5 	bl	800a258 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2201      	movs	r2, #1
 8009d12:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2200      	movs	r2, #0
 8009d18:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	719a      	strb	r2, [r3, #6]

  return status;
 8009d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3710      	adds	r7, #16
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	20000030 	.word	0x20000030

08009d30 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b086      	sub	sp, #24
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	60f8      	str	r0, [r7, #12]
 8009d38:	607a      	str	r2, [r7, #4]
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	460b      	mov	r3, r1
 8009d3e:	817b      	strh	r3, [r7, #10]
 8009d40:	4613      	mov	r3, r2
 8009d42:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	799b      	ldrb	r3, [r3, #6]
 8009d48:	b2db      	uxtb	r3, r3
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d14a      	bne.n	8009de4 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	795b      	ldrb	r3, [r3, #5]
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d101      	bne.n	8009d5a <HAL_SUBGHZ_WriteRegisters+0x2a>
 8009d56:	2302      	movs	r3, #2
 8009d58:	e045      	b.n	8009de6 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2202      	movs	r2, #2
 8009d64:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8009d66:	68f8      	ldr	r0, [r7, #12]
 8009d68:	f000 fb44 	bl	800a3f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8009d6c:	f7ff ff0c 	bl	8009b88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8009d70:	210d      	movs	r1, #13
 8009d72:	68f8      	ldr	r0, [r7, #12]
 8009d74:	f000 fa90 	bl	800a298 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8009d78:	897b      	ldrh	r3, [r7, #10]
 8009d7a:	0a1b      	lsrs	r3, r3, #8
 8009d7c:	b29b      	uxth	r3, r3
 8009d7e:	b2db      	uxtb	r3, r3
 8009d80:	4619      	mov	r1, r3
 8009d82:	68f8      	ldr	r0, [r7, #12]
 8009d84:	f000 fa88 	bl	800a298 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8009d88:	897b      	ldrh	r3, [r7, #10]
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	68f8      	ldr	r0, [r7, #12]
 8009d90:	f000 fa82 	bl	800a298 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8009d94:	2300      	movs	r3, #0
 8009d96:	82bb      	strh	r3, [r7, #20]
 8009d98:	e00a      	b.n	8009db0 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8009d9a:	8abb      	ldrh	r3, [r7, #20]
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	4413      	add	r3, r2
 8009da0:	781b      	ldrb	r3, [r3, #0]
 8009da2:	4619      	mov	r1, r3
 8009da4:	68f8      	ldr	r0, [r7, #12]
 8009da6:	f000 fa77 	bl	800a298 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8009daa:	8abb      	ldrh	r3, [r7, #20]
 8009dac:	3301      	adds	r3, #1
 8009dae:	82bb      	strh	r3, [r7, #20]
 8009db0:	8aba      	ldrh	r2, [r7, #20]
 8009db2:	893b      	ldrh	r3, [r7, #8]
 8009db4:	429a      	cmp	r2, r3
 8009db6:	d3f0      	bcc.n	8009d9a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8009db8:	f7ff fed6 	bl	8009b68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8009dbc:	68f8      	ldr	r0, [r7, #12]
 8009dbe:	f000 fb31 	bl	800a424 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d002      	beq.n	8009dd0 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8009dca:	2301      	movs	r3, #1
 8009dcc:	75fb      	strb	r3, [r7, #23]
 8009dce:	e001      	b.n	8009dd4 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	715a      	strb	r2, [r3, #5]

    return status;
 8009de0:	7dfb      	ldrb	r3, [r7, #23]
 8009de2:	e000      	b.n	8009de6 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8009de4:	2302      	movs	r3, #2
  }
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3718      	adds	r7, #24
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}

08009dee <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8009dee:	b580      	push	{r7, lr}
 8009df0:	b088      	sub	sp, #32
 8009df2:	af00      	add	r7, sp, #0
 8009df4:	60f8      	str	r0, [r7, #12]
 8009df6:	607a      	str	r2, [r7, #4]
 8009df8:	461a      	mov	r2, r3
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	817b      	strh	r3, [r7, #10]
 8009dfe:	4613      	mov	r3, r2
 8009e00:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	799b      	ldrb	r3, [r3, #6]
 8009e0a:	b2db      	uxtb	r3, r3
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d14a      	bne.n	8009ea6 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	795b      	ldrb	r3, [r3, #5]
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	d101      	bne.n	8009e1c <HAL_SUBGHZ_ReadRegisters+0x2e>
 8009e18:	2302      	movs	r3, #2
 8009e1a:	e045      	b.n	8009ea8 <HAL_SUBGHZ_ReadRegisters+0xba>
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8009e22:	68f8      	ldr	r0, [r7, #12]
 8009e24:	f000 fae6 	bl	800a3f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8009e28:	f7ff feae 	bl	8009b88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8009e2c:	211d      	movs	r1, #29
 8009e2e:	68f8      	ldr	r0, [r7, #12]
 8009e30:	f000 fa32 	bl	800a298 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8009e34:	897b      	ldrh	r3, [r7, #10]
 8009e36:	0a1b      	lsrs	r3, r3, #8
 8009e38:	b29b      	uxth	r3, r3
 8009e3a:	b2db      	uxtb	r3, r3
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	68f8      	ldr	r0, [r7, #12]
 8009e40:	f000 fa2a 	bl	800a298 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8009e44:	897b      	ldrh	r3, [r7, #10]
 8009e46:	b2db      	uxtb	r3, r3
 8009e48:	4619      	mov	r1, r3
 8009e4a:	68f8      	ldr	r0, [r7, #12]
 8009e4c:	f000 fa24 	bl	800a298 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8009e50:	2100      	movs	r1, #0
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f000 fa20 	bl	800a298 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8009e58:	2300      	movs	r3, #0
 8009e5a:	82fb      	strh	r3, [r7, #22]
 8009e5c:	e009      	b.n	8009e72 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8009e5e:	69b9      	ldr	r1, [r7, #24]
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f000 fa6f 	bl	800a344 <SUBGHZSPI_Receive>
      pData++;
 8009e66:	69bb      	ldr	r3, [r7, #24]
 8009e68:	3301      	adds	r3, #1
 8009e6a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8009e6c:	8afb      	ldrh	r3, [r7, #22]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	82fb      	strh	r3, [r7, #22]
 8009e72:	8afa      	ldrh	r2, [r7, #22]
 8009e74:	893b      	ldrh	r3, [r7, #8]
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d3f1      	bcc.n	8009e5e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8009e7a:	f7ff fe75 	bl	8009b68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8009e7e:	68f8      	ldr	r0, [r7, #12]
 8009e80:	f000 fad0 	bl	800a424 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d002      	beq.n	8009e92 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	77fb      	strb	r3, [r7, #31]
 8009e90:	e001      	b.n	8009e96 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8009e92:	2300      	movs	r3, #0
 8009e94:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	2201      	movs	r2, #1
 8009e9a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	715a      	strb	r2, [r3, #5]

    return status;
 8009ea2:	7ffb      	ldrb	r3, [r7, #31]
 8009ea4:	e000      	b.n	8009ea8 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8009ea6:	2302      	movs	r3, #2
  }
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	3720      	adds	r7, #32
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b086      	sub	sp, #24
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	607a      	str	r2, [r7, #4]
 8009eba:	461a      	mov	r2, r3
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	72fb      	strb	r3, [r7, #11]
 8009ec0:	4613      	mov	r3, r2
 8009ec2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	799b      	ldrb	r3, [r3, #6]
 8009ec8:	b2db      	uxtb	r3, r3
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d14a      	bne.n	8009f64 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	795b      	ldrb	r3, [r3, #5]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d101      	bne.n	8009eda <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8009ed6:	2302      	movs	r3, #2
 8009ed8:	e045      	b.n	8009f66 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2201      	movs	r2, #1
 8009ede:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8009ee0:	68f8      	ldr	r0, [r7, #12]
 8009ee2:	f000 fa87 	bl	800a3f4 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8009ee6:	7afb      	ldrb	r3, [r7, #11]
 8009ee8:	2b84      	cmp	r3, #132	@ 0x84
 8009eea:	d002      	beq.n	8009ef2 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8009eec:	7afb      	ldrb	r3, [r7, #11]
 8009eee:	2b94      	cmp	r3, #148	@ 0x94
 8009ef0:	d103      	bne.n	8009efa <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	711a      	strb	r2, [r3, #4]
 8009ef8:	e002      	b.n	8009f00 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2200      	movs	r2, #0
 8009efe:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8009f00:	f7ff fe42 	bl	8009b88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8009f04:	7afb      	ldrb	r3, [r7, #11]
 8009f06:	4619      	mov	r1, r3
 8009f08:	68f8      	ldr	r0, [r7, #12]
 8009f0a:	f000 f9c5 	bl	800a298 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8009f0e:	2300      	movs	r3, #0
 8009f10:	82bb      	strh	r3, [r7, #20]
 8009f12:	e00a      	b.n	8009f2a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8009f14:	8abb      	ldrh	r3, [r7, #20]
 8009f16:	687a      	ldr	r2, [r7, #4]
 8009f18:	4413      	add	r3, r2
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	68f8      	ldr	r0, [r7, #12]
 8009f20:	f000 f9ba 	bl	800a298 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8009f24:	8abb      	ldrh	r3, [r7, #20]
 8009f26:	3301      	adds	r3, #1
 8009f28:	82bb      	strh	r3, [r7, #20]
 8009f2a:	8aba      	ldrh	r2, [r7, #20]
 8009f2c:	893b      	ldrh	r3, [r7, #8]
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d3f0      	bcc.n	8009f14 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8009f32:	f7ff fe19 	bl	8009b68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8009f36:	7afb      	ldrb	r3, [r7, #11]
 8009f38:	2b84      	cmp	r3, #132	@ 0x84
 8009f3a:	d002      	beq.n	8009f42 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8009f3c:	68f8      	ldr	r0, [r7, #12]
 8009f3e:	f000 fa71 	bl	800a424 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	689b      	ldr	r3, [r3, #8]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d002      	beq.n	8009f50 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	75fb      	strb	r3, [r7, #23]
 8009f4e:	e001      	b.n	8009f54 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8009f50:	2300      	movs	r3, #0
 8009f52:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	2201      	movs	r2, #1
 8009f58:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	715a      	strb	r2, [r3, #5]

    return status;
 8009f60:	7dfb      	ldrb	r3, [r7, #23]
 8009f62:	e000      	b.n	8009f66 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8009f64:	2302      	movs	r3, #2
  }
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3718      	adds	r7, #24
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}

08009f6e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8009f6e:	b580      	push	{r7, lr}
 8009f70:	b088      	sub	sp, #32
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	60f8      	str	r0, [r7, #12]
 8009f76:	607a      	str	r2, [r7, #4]
 8009f78:	461a      	mov	r2, r3
 8009f7a:	460b      	mov	r3, r1
 8009f7c:	72fb      	strb	r3, [r7, #11]
 8009f7e:	4613      	mov	r3, r2
 8009f80:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	799b      	ldrb	r3, [r3, #6]
 8009f8a:	b2db      	uxtb	r3, r3
 8009f8c:	2b01      	cmp	r3, #1
 8009f8e:	d13d      	bne.n	800a00c <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	795b      	ldrb	r3, [r3, #5]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d101      	bne.n	8009f9c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8009f98:	2302      	movs	r3, #2
 8009f9a:	e038      	b.n	800a00e <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8009fa2:	68f8      	ldr	r0, [r7, #12]
 8009fa4:	f000 fa26 	bl	800a3f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8009fa8:	f7ff fdee 	bl	8009b88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8009fac:	7afb      	ldrb	r3, [r7, #11]
 8009fae:	4619      	mov	r1, r3
 8009fb0:	68f8      	ldr	r0, [r7, #12]
 8009fb2:	f000 f971 	bl	800a298 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8009fb6:	2100      	movs	r1, #0
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	f000 f96d 	bl	800a298 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	82fb      	strh	r3, [r7, #22]
 8009fc2:	e009      	b.n	8009fd8 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8009fc4:	69b9      	ldr	r1, [r7, #24]
 8009fc6:	68f8      	ldr	r0, [r7, #12]
 8009fc8:	f000 f9bc 	bl	800a344 <SUBGHZSPI_Receive>
      pData++;
 8009fcc:	69bb      	ldr	r3, [r7, #24]
 8009fce:	3301      	adds	r3, #1
 8009fd0:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8009fd2:	8afb      	ldrh	r3, [r7, #22]
 8009fd4:	3301      	adds	r3, #1
 8009fd6:	82fb      	strh	r3, [r7, #22]
 8009fd8:	8afa      	ldrh	r2, [r7, #22]
 8009fda:	893b      	ldrh	r3, [r7, #8]
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d3f1      	bcc.n	8009fc4 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8009fe0:	f7ff fdc2 	bl	8009b68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8009fe4:	68f8      	ldr	r0, [r7, #12]
 8009fe6:	f000 fa1d 	bl	800a424 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	689b      	ldr	r3, [r3, #8]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d002      	beq.n	8009ff8 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	77fb      	strb	r3, [r7, #31]
 8009ff6:	e001      	b.n	8009ffc <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2201      	movs	r2, #1
 800a000:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2200      	movs	r2, #0
 800a006:	715a      	strb	r2, [r3, #5]

    return status;
 800a008:	7ffb      	ldrb	r3, [r7, #31]
 800a00a:	e000      	b.n	800a00e <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a00c:	2302      	movs	r3, #2
  }
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3720      	adds	r7, #32
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}

0800a016 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b086      	sub	sp, #24
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	60f8      	str	r0, [r7, #12]
 800a01e:	607a      	str	r2, [r7, #4]
 800a020:	461a      	mov	r2, r3
 800a022:	460b      	mov	r3, r1
 800a024:	72fb      	strb	r3, [r7, #11]
 800a026:	4613      	mov	r3, r2
 800a028:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	799b      	ldrb	r3, [r3, #6]
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	2b01      	cmp	r3, #1
 800a032:	d13e      	bne.n	800a0b2 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	795b      	ldrb	r3, [r3, #5]
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d101      	bne.n	800a040 <HAL_SUBGHZ_WriteBuffer+0x2a>
 800a03c:	2302      	movs	r3, #2
 800a03e:	e039      	b.n	800a0b4 <HAL_SUBGHZ_WriteBuffer+0x9e>
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2201      	movs	r2, #1
 800a044:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800a046:	68f8      	ldr	r0, [r7, #12]
 800a048:	f000 f9d4 	bl	800a3f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800a04c:	f7ff fd9c 	bl	8009b88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800a050:	210e      	movs	r1, #14
 800a052:	68f8      	ldr	r0, [r7, #12]
 800a054:	f000 f920 	bl	800a298 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800a058:	7afb      	ldrb	r3, [r7, #11]
 800a05a:	4619      	mov	r1, r3
 800a05c:	68f8      	ldr	r0, [r7, #12]
 800a05e:	f000 f91b 	bl	800a298 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800a062:	2300      	movs	r3, #0
 800a064:	82bb      	strh	r3, [r7, #20]
 800a066:	e00a      	b.n	800a07e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800a068:	8abb      	ldrh	r3, [r7, #20]
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	4413      	add	r3, r2
 800a06e:	781b      	ldrb	r3, [r3, #0]
 800a070:	4619      	mov	r1, r3
 800a072:	68f8      	ldr	r0, [r7, #12]
 800a074:	f000 f910 	bl	800a298 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800a078:	8abb      	ldrh	r3, [r7, #20]
 800a07a:	3301      	adds	r3, #1
 800a07c:	82bb      	strh	r3, [r7, #20]
 800a07e:	8aba      	ldrh	r2, [r7, #20]
 800a080:	893b      	ldrh	r3, [r7, #8]
 800a082:	429a      	cmp	r2, r3
 800a084:	d3f0      	bcc.n	800a068 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800a086:	f7ff fd6f 	bl	8009b68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800a08a:	68f8      	ldr	r0, [r7, #12]
 800a08c:	f000 f9ca 	bl	800a424 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	689b      	ldr	r3, [r3, #8]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d002      	beq.n	800a09e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800a098:	2301      	movs	r3, #1
 800a09a:	75fb      	strb	r3, [r7, #23]
 800a09c:	e001      	b.n	800a0a2 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	715a      	strb	r2, [r3, #5]

    return status;
 800a0ae:	7dfb      	ldrb	r3, [r7, #23]
 800a0b0:	e000      	b.n	800a0b4 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800a0b2:	2302      	movs	r3, #2
  }
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3718      	adds	r7, #24
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b088      	sub	sp, #32
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	60f8      	str	r0, [r7, #12]
 800a0c4:	607a      	str	r2, [r7, #4]
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	72fb      	strb	r3, [r7, #11]
 800a0cc:	4613      	mov	r3, r2
 800a0ce:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	799b      	ldrb	r3, [r3, #6]
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	2b01      	cmp	r3, #1
 800a0dc:	d141      	bne.n	800a162 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	795b      	ldrb	r3, [r3, #5]
 800a0e2:	2b01      	cmp	r3, #1
 800a0e4:	d101      	bne.n	800a0ea <HAL_SUBGHZ_ReadBuffer+0x2e>
 800a0e6:	2302      	movs	r3, #2
 800a0e8:	e03c      	b.n	800a164 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800a0f0:	68f8      	ldr	r0, [r7, #12]
 800a0f2:	f000 f97f 	bl	800a3f4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800a0f6:	f7ff fd47 	bl	8009b88 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800a0fa:	211e      	movs	r1, #30
 800a0fc:	68f8      	ldr	r0, [r7, #12]
 800a0fe:	f000 f8cb 	bl	800a298 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800a102:	7afb      	ldrb	r3, [r7, #11]
 800a104:	4619      	mov	r1, r3
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f000 f8c6 	bl	800a298 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800a10c:	2100      	movs	r1, #0
 800a10e:	68f8      	ldr	r0, [r7, #12]
 800a110:	f000 f8c2 	bl	800a298 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800a114:	2300      	movs	r3, #0
 800a116:	82fb      	strh	r3, [r7, #22]
 800a118:	e009      	b.n	800a12e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800a11a:	69b9      	ldr	r1, [r7, #24]
 800a11c:	68f8      	ldr	r0, [r7, #12]
 800a11e:	f000 f911 	bl	800a344 <SUBGHZSPI_Receive>
      pData++;
 800a122:	69bb      	ldr	r3, [r7, #24]
 800a124:	3301      	adds	r3, #1
 800a126:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800a128:	8afb      	ldrh	r3, [r7, #22]
 800a12a:	3301      	adds	r3, #1
 800a12c:	82fb      	strh	r3, [r7, #22]
 800a12e:	8afa      	ldrh	r2, [r7, #22]
 800a130:	893b      	ldrh	r3, [r7, #8]
 800a132:	429a      	cmp	r2, r3
 800a134:	d3f1      	bcc.n	800a11a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800a136:	f7ff fd17 	bl	8009b68 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800a13a:	68f8      	ldr	r0, [r7, #12]
 800a13c:	f000 f972 	bl	800a424 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d002      	beq.n	800a14e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800a148:	2301      	movs	r3, #1
 800a14a:	77fb      	strb	r3, [r7, #31]
 800a14c:	e001      	b.n	800a152 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800a14e:	2300      	movs	r3, #0
 800a150:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2201      	movs	r2, #1
 800a156:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2200      	movs	r2, #0
 800a15c:	715a      	strb	r2, [r3, #5]

    return status;
 800a15e:	7ffb      	ldrb	r3, [r7, #31]
 800a160:	e000      	b.n	800a164 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800a162:	2302      	movs	r3, #2
  }
}
 800a164:	4618      	mov	r0, r3
 800a166:	3720      	adds	r7, #32
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b084      	sub	sp, #16
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 800a174:	2300      	movs	r3, #0
 800a176:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800a178:	f107 020c 	add.w	r2, r7, #12
 800a17c:	2302      	movs	r3, #2
 800a17e:	2112      	movs	r1, #18
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f7ff fef4 	bl	8009f6e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800a186:	7b3b      	ldrb	r3, [r7, #12]
 800a188:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800a18a:	89fb      	ldrh	r3, [r7, #14]
 800a18c:	021b      	lsls	r3, r3, #8
 800a18e:	b21a      	sxth	r2, r3
 800a190:	7b7b      	ldrb	r3, [r7, #13]
 800a192:	b21b      	sxth	r3, r3
 800a194:	4313      	orrs	r3, r2
 800a196:	b21b      	sxth	r3, r3
 800a198:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800a19a:	89fb      	ldrh	r3, [r7, #14]
 800a19c:	f003 0301 	and.w	r3, r3, #1
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d002      	beq.n	800a1aa <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f011 fdbb 	bl	801bd20 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800a1aa:	89fb      	ldrh	r3, [r7, #14]
 800a1ac:	f003 0302 	and.w	r3, r3, #2
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d002      	beq.n	800a1ba <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f011 fdc1 	bl	801bd3c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800a1ba:	89fb      	ldrh	r3, [r7, #14]
 800a1bc:	f003 0304 	and.w	r3, r3, #4
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d002      	beq.n	800a1ca <HAL_SUBGHZ_IRQHandler+0x5e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f011 fe11 	bl	801bdec <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800a1ca:	89fb      	ldrh	r3, [r7, #14]
 800a1cc:	f003 0308 	and.w	r3, r3, #8
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d002      	beq.n	800a1da <HAL_SUBGHZ_IRQHandler+0x6e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f011 fe17 	bl	801be08 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800a1da:	89fb      	ldrh	r3, [r7, #14]
 800a1dc:	f003 0310 	and.w	r3, r3, #16
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d002      	beq.n	800a1ea <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f011 fe1d 	bl	801be24 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800a1ea:	89fb      	ldrh	r3, [r7, #14]
 800a1ec:	f003 0320 	and.w	r3, r3, #32
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d002      	beq.n	800a1fa <HAL_SUBGHZ_IRQHandler+0x8e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f011 fdeb 	bl	801bdd0 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800a1fa:	89fb      	ldrh	r3, [r7, #14]
 800a1fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a200:	2b00      	cmp	r3, #0
 800a202:	d002      	beq.n	800a20a <HAL_SUBGHZ_IRQHandler+0x9e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f011 fda7 	bl	801bd58 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800a20a:	89fb      	ldrh	r3, [r7, #14]
 800a20c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a210:	2b00      	cmp	r3, #0
 800a212:	d00d      	beq.n	800a230 <HAL_SUBGHZ_IRQHandler+0xc4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800a214:	89fb      	ldrh	r3, [r7, #14]
 800a216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d004      	beq.n	800a228 <HAL_SUBGHZ_IRQHandler+0xbc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800a21e:	2101      	movs	r1, #1
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f011 fda7 	bl	801bd74 <HAL_SUBGHZ_CADStatusCallback>
 800a226:	e003      	b.n	800a230 <HAL_SUBGHZ_IRQHandler+0xc4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800a228:	2100      	movs	r1, #0
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f011 fda2 	bl	801bd74 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800a230:	89fb      	ldrh	r3, [r7, #14]
 800a232:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a236:	2b00      	cmp	r3, #0
 800a238:	d002      	beq.n	800a240 <HAL_SUBGHZ_IRQHandler+0xd4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f011 fdb8 	bl	801bdb0 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800a240:	f107 020c 	add.w	r2, r7, #12
 800a244:	2302      	movs	r3, #2
 800a246:	2102      	movs	r1, #2
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f7ff fe31 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 800a24e:	bf00      	nop
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}
	...

0800a258 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800a258:	b480      	push	{r7}
 800a25a:	b083      	sub	sp, #12
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800a260:	4b0c      	ldr	r3, [pc, #48]	@ (800a294 <SUBGHZSPI_Init+0x3c>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a0b      	ldr	r2, [pc, #44]	@ (800a294 <SUBGHZSPI_Init+0x3c>)
 800a266:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a26a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800a26c:	4a09      	ldr	r2, [pc, #36]	@ (800a294 <SUBGHZSPI_Init+0x3c>)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 800a274:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800a276:	4b07      	ldr	r3, [pc, #28]	@ (800a294 <SUBGHZSPI_Init+0x3c>)
 800a278:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 800a27c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800a27e:	4b05      	ldr	r3, [pc, #20]	@ (800a294 <SUBGHZSPI_Init+0x3c>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a04      	ldr	r2, [pc, #16]	@ (800a294 <SUBGHZSPI_Init+0x3c>)
 800a284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a288:	6013      	str	r3, [r2, #0]
}
 800a28a:	bf00      	nop
 800a28c:	370c      	adds	r7, #12
 800a28e:	46bd      	mov	sp, r7
 800a290:	bc80      	pop	{r7}
 800a292:	4770      	bx	lr
 800a294:	58010000 	.word	0x58010000

0800a298 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800a298:	b480      	push	{r7}
 800a29a:	b087      	sub	sp, #28
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800a2a8:	4b23      	ldr	r3, [pc, #140]	@ (800a338 <SUBGHZSPI_Transmit+0xa0>)
 800a2aa:	681a      	ldr	r2, [r3, #0]
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	00db      	lsls	r3, r3, #3
 800a2b0:	1a9b      	subs	r3, r3, r2
 800a2b2:	009b      	lsls	r3, r3, #2
 800a2b4:	0cdb      	lsrs	r3, r3, #19
 800a2b6:	2264      	movs	r2, #100	@ 0x64
 800a2b8:	fb02 f303 	mul.w	r3, r2, r3
 800a2bc:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d105      	bne.n	800a2d0 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	609a      	str	r2, [r3, #8]
      break;
 800a2ce:	e008      	b.n	800a2e2 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	3b01      	subs	r3, #1
 800a2d4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800a2d6:	4b19      	ldr	r3, [pc, #100]	@ (800a33c <SUBGHZSPI_Transmit+0xa4>)
 800a2d8:	689b      	ldr	r3, [r3, #8]
 800a2da:	f003 0302 	and.w	r3, r3, #2
 800a2de:	2b02      	cmp	r3, #2
 800a2e0:	d1ed      	bne.n	800a2be <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800a2e2:	4b17      	ldr	r3, [pc, #92]	@ (800a340 <SUBGHZSPI_Transmit+0xa8>)
 800a2e4:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	78fa      	ldrb	r2, [r7, #3]
 800a2ea:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800a2ec:	4b12      	ldr	r3, [pc, #72]	@ (800a338 <SUBGHZSPI_Transmit+0xa0>)
 800a2ee:	681a      	ldr	r2, [r3, #0]
 800a2f0:	4613      	mov	r3, r2
 800a2f2:	00db      	lsls	r3, r3, #3
 800a2f4:	1a9b      	subs	r3, r3, r2
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	0cdb      	lsrs	r3, r3, #19
 800a2fa:	2264      	movs	r2, #100	@ 0x64
 800a2fc:	fb02 f303 	mul.w	r3, r2, r3
 800a300:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d105      	bne.n	800a314 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800a308:	2301      	movs	r3, #1
 800a30a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2201      	movs	r2, #1
 800a310:	609a      	str	r2, [r3, #8]
      break;
 800a312:	e008      	b.n	800a326 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	3b01      	subs	r3, #1
 800a318:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800a31a:	4b08      	ldr	r3, [pc, #32]	@ (800a33c <SUBGHZSPI_Transmit+0xa4>)
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	f003 0301 	and.w	r3, r3, #1
 800a322:	2b01      	cmp	r3, #1
 800a324:	d1ed      	bne.n	800a302 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800a326:	4b05      	ldr	r3, [pc, #20]	@ (800a33c <SUBGHZSPI_Transmit+0xa4>)
 800a328:	68db      	ldr	r3, [r3, #12]

  return status;
 800a32a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a32c:	4618      	mov	r0, r3
 800a32e:	371c      	adds	r7, #28
 800a330:	46bd      	mov	sp, r7
 800a332:	bc80      	pop	{r7}
 800a334:	4770      	bx	lr
 800a336:	bf00      	nop
 800a338:	20000030 	.word	0x20000030
 800a33c:	58010000 	.word	0x58010000
 800a340:	5801000c 	.word	0x5801000c

0800a344 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800a344:	b480      	push	{r7}
 800a346:	b087      	sub	sp, #28
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a34e:	2300      	movs	r3, #0
 800a350:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800a352:	4b25      	ldr	r3, [pc, #148]	@ (800a3e8 <SUBGHZSPI_Receive+0xa4>)
 800a354:	681a      	ldr	r2, [r3, #0]
 800a356:	4613      	mov	r3, r2
 800a358:	00db      	lsls	r3, r3, #3
 800a35a:	1a9b      	subs	r3, r3, r2
 800a35c:	009b      	lsls	r3, r3, #2
 800a35e:	0cdb      	lsrs	r3, r3, #19
 800a360:	2264      	movs	r2, #100	@ 0x64
 800a362:	fb02 f303 	mul.w	r3, r2, r3
 800a366:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d105      	bne.n	800a37a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2201      	movs	r2, #1
 800a376:	609a      	str	r2, [r3, #8]
      break;
 800a378:	e008      	b.n	800a38c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	3b01      	subs	r3, #1
 800a37e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800a380:	4b1a      	ldr	r3, [pc, #104]	@ (800a3ec <SUBGHZSPI_Receive+0xa8>)
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	f003 0302 	and.w	r3, r3, #2
 800a388:	2b02      	cmp	r3, #2
 800a38a:	d1ed      	bne.n	800a368 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800a38c:	4b18      	ldr	r3, [pc, #96]	@ (800a3f0 <SUBGHZSPI_Receive+0xac>)
 800a38e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	22ff      	movs	r2, #255	@ 0xff
 800a394:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800a396:	4b14      	ldr	r3, [pc, #80]	@ (800a3e8 <SUBGHZSPI_Receive+0xa4>)
 800a398:	681a      	ldr	r2, [r3, #0]
 800a39a:	4613      	mov	r3, r2
 800a39c:	00db      	lsls	r3, r3, #3
 800a39e:	1a9b      	subs	r3, r3, r2
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	0cdb      	lsrs	r3, r3, #19
 800a3a4:	2264      	movs	r2, #100	@ 0x64
 800a3a6:	fb02 f303 	mul.w	r3, r2, r3
 800a3aa:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d105      	bne.n	800a3be <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	609a      	str	r2, [r3, #8]
      break;
 800a3bc:	e008      	b.n	800a3d0 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	3b01      	subs	r3, #1
 800a3c2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800a3c4:	4b09      	ldr	r3, [pc, #36]	@ (800a3ec <SUBGHZSPI_Receive+0xa8>)
 800a3c6:	689b      	ldr	r3, [r3, #8]
 800a3c8:	f003 0301 	and.w	r3, r3, #1
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	d1ed      	bne.n	800a3ac <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800a3d0:	4b06      	ldr	r3, [pc, #24]	@ (800a3ec <SUBGHZSPI_Receive+0xa8>)
 800a3d2:	68db      	ldr	r3, [r3, #12]
 800a3d4:	b2da      	uxtb	r2, r3
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	701a      	strb	r2, [r3, #0]

  return status;
 800a3da:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	371c      	adds	r7, #28
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bc80      	pop	{r7}
 800a3e4:	4770      	bx	lr
 800a3e6:	bf00      	nop
 800a3e8:	20000030 	.word	0x20000030
 800a3ec:	58010000 	.word	0x58010000
 800a3f0:	5801000c 	.word	0x5801000c

0800a3f4 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b082      	sub	sp, #8
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	791b      	ldrb	r3, [r3, #4]
 800a400:	2b01      	cmp	r3, #1
 800a402:	d106      	bne.n	800a412 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800a404:	f7ff fbc0 	bl	8009b88 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 800a408:	2001      	movs	r0, #1
 800a40a:	f7f8 f8ca 	bl	80025a2 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800a40e:	f7ff fbab 	bl	8009b68 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 f806 	bl	800a424 <SUBGHZ_WaitOnBusy>
 800a418:	4603      	mov	r3, r0
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
	...

0800a424 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b086      	sub	sp, #24
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800a42c:	2300      	movs	r3, #0
 800a42e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800a430:	4b12      	ldr	r3, [pc, #72]	@ (800a47c <SUBGHZ_WaitOnBusy+0x58>)
 800a432:	681a      	ldr	r2, [r3, #0]
 800a434:	4613      	mov	r3, r2
 800a436:	005b      	lsls	r3, r3, #1
 800a438:	4413      	add	r3, r2
 800a43a:	00db      	lsls	r3, r3, #3
 800a43c:	0d1b      	lsrs	r3, r3, #20
 800a43e:	2264      	movs	r2, #100	@ 0x64
 800a440:	fb02 f303 	mul.w	r3, r2, r3
 800a444:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800a446:	f7ff fbcd 	bl	8009be4 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800a44a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d105      	bne.n	800a45e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2202      	movs	r2, #2
 800a45a:	609a      	str	r2, [r3, #8]
      break;
 800a45c:	e009      	b.n	800a472 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	3b01      	subs	r3, #1
 800a462:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800a464:	f7ff fbac 	bl	8009bc0 <LL_PWR_IsActiveFlag_RFBUSYS>
 800a468:	4602      	mov	r2, r0
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	4013      	ands	r3, r2
 800a46e:	2b01      	cmp	r3, #1
 800a470:	d0e9      	beq.n	800a446 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800a472:	7dfb      	ldrb	r3, [r7, #23]
}
 800a474:	4618      	mov	r0, r3
 800a476:	3718      	adds	r7, #24
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	20000030 	.word	0x20000030

0800a480 <LL_RCC_GetUSARTClockSource>:
{
 800a480:	b480      	push	{r7}
 800a482:	b083      	sub	sp, #12
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800a488:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a48c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	401a      	ands	r2, r3
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	041b      	lsls	r3, r3, #16
 800a498:	4313      	orrs	r3, r2
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	370c      	adds	r7, #12
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bc80      	pop	{r7}
 800a4a2:	4770      	bx	lr

0800a4a4 <LL_RCC_GetLPUARTClockSource>:
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800a4ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4b0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	4013      	ands	r3, r2
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	370c      	adds	r7, #12
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bc80      	pop	{r7}
 800a4c0:	4770      	bx	lr

0800a4c2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4c2:	b580      	push	{r7, lr}
 800a4c4:	b082      	sub	sp, #8
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d101      	bne.n	800a4d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e042      	b.n	800a55a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d106      	bne.n	800a4ec <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f7f8 fc26 	bl	8002d38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2224      	movs	r2, #36	@ 0x24
 800a4f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	681a      	ldr	r2, [r3, #0]
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f022 0201 	bic.w	r2, r2, #1
 800a502:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f000 fb2d 	bl	800ab64 <UART_SetConfig>
 800a50a:	4603      	mov	r3, r0
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d101      	bne.n	800a514 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a510:	2301      	movs	r3, #1
 800a512:	e022      	b.n	800a55a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d002      	beq.n	800a522 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 fd95 	bl	800b04c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	685a      	ldr	r2, [r3, #4]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a530:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	689a      	ldr	r2, [r3, #8]
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a540:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f042 0201 	orr.w	r2, r2, #1
 800a550:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f000 fe1b 	bl	800b18e <UART_CheckIdleState>
 800a558:	4603      	mov	r3, r0
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3708      	adds	r7, #8
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}

0800a562 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a562:	b580      	push	{r7, lr}
 800a564:	b084      	sub	sp, #16
 800a566:	af00      	add	r7, sp, #0
 800a568:	60f8      	str	r0, [r7, #12]
 800a56a:	60b9      	str	r1, [r7, #8]
 800a56c:	4613      	mov	r3, r2
 800a56e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a576:	2b20      	cmp	r3, #32
 800a578:	d11d      	bne.n	800a5b6 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 800a57a:	68bb      	ldr	r3, [r7, #8]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d002      	beq.n	800a586 <HAL_UART_Receive_IT+0x24>
 800a580:	88fb      	ldrh	r3, [r7, #6]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d101      	bne.n	800a58a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a586:	2301      	movs	r3, #1
 800a588:	e016      	b.n	800a5b8 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a590:	2b01      	cmp	r3, #1
 800a592:	d101      	bne.n	800a598 <HAL_UART_Receive_IT+0x36>
 800a594:	2302      	movs	r3, #2
 800a596:	e00f      	b.n	800a5b8 <HAL_UART_Receive_IT+0x56>
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	2201      	movs	r2, #1
 800a59c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	66da      	str	r2, [r3, #108]	@ 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 800a5a6:	88fb      	ldrh	r3, [r7, #6]
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	68b9      	ldr	r1, [r7, #8]
 800a5ac:	68f8      	ldr	r0, [r7, #12]
 800a5ae:	f000 feb9 	bl	800b324 <UART_Start_Receive_IT>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	e000      	b.n	800a5b8 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 800a5b6:	2302      	movs	r3, #2
  }
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3710      	adds	r7, #16
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b084      	sub	sp, #16
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	4613      	mov	r3, r2
 800a5cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a5d4:	2b20      	cmp	r3, #32
 800a5d6:	d168      	bne.n	800a6aa <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d002      	beq.n	800a5e4 <HAL_UART_Transmit_DMA+0x24>
 800a5de:	88fb      	ldrh	r3, [r7, #6]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d101      	bne.n	800a5e8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	e061      	b.n	800a6ac <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a5ee:	2b01      	cmp	r3, #1
 800a5f0:	d101      	bne.n	800a5f6 <HAL_UART_Transmit_DMA+0x36>
 800a5f2:	2302      	movs	r3, #2
 800a5f4:	e05a      	b.n	800a6ac <HAL_UART_Transmit_DMA+0xec>
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2201      	movs	r2, #1
 800a5fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->pTxBuffPtr  = pData;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	68ba      	ldr	r2, [r7, #8]
 800a602:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	88fa      	ldrh	r2, [r7, #6]
 800a608:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	88fa      	ldrh	r2, [r7, #6]
 800a610:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	2200      	movs	r2, #0
 800a618:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	2221      	movs	r2, #33	@ 0x21
 800a620:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    if (huart->hdmatx != NULL)
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d02c      	beq.n	800a686 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a630:	4a20      	ldr	r2, [pc, #128]	@ (800a6b4 <HAL_UART_Transmit_DMA+0xf4>)
 800a632:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a638:	4a1f      	ldr	r2, [pc, #124]	@ (800a6b8 <HAL_UART_Transmit_DMA+0xf8>)
 800a63a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a640:	4a1e      	ldr	r2, [pc, #120]	@ (800a6bc <HAL_UART_Transmit_DMA+0xfc>)
 800a642:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a648:	2200      	movs	r2, #0
 800a64a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a654:	4619      	mov	r1, r3
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	3328      	adds	r3, #40	@ 0x28
 800a65c:	461a      	mov	r2, r3
 800a65e:	88fb      	ldrh	r3, [r7, #6]
 800a660:	f7fb fe8a 	bl	8006378 <HAL_DMA_Start_IT>
 800a664:	4603      	mov	r3, r0
 800a666:	2b00      	cmp	r3, #0
 800a668:	d00d      	beq.n	800a686 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2210      	movs	r2, #16
 800a66e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2200      	movs	r2, #0
 800a676:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2220      	movs	r2, #32
 800a67e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        return HAL_ERROR;
 800a682:	2301      	movs	r3, #1
 800a684:	e012      	b.n	800a6ac <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	2240      	movs	r2, #64	@ 0x40
 800a68c:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2200      	movs	r2, #0
 800a692:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	689a      	ldr	r2, [r3, #8]
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a6a4:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	e000      	b.n	800a6ac <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800a6aa:	2302      	movs	r3, #2
  }
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3710      	adds	r7, #16
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}
 800a6b4:	0800b539 	.word	0x0800b539
 800a6b8:	0800b58d 	.word	0x0800b58d
 800a6bc:	0800b5a9 	.word	0x0800b5a9

0800a6c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b088      	sub	sp, #32
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	69db      	ldr	r3, [r3, #28]
 800a6ce:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	689b      	ldr	r3, [r3, #8]
 800a6de:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a6e0:	69fa      	ldr	r2, [r7, #28]
 800a6e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a6e6:	4013      	ands	r3, r2
 800a6e8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d118      	bne.n	800a722 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a6f0:	69fb      	ldr	r3, [r7, #28]
 800a6f2:	f003 0320 	and.w	r3, r3, #32
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d013      	beq.n	800a722 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a6fa:	69bb      	ldr	r3, [r7, #24]
 800a6fc:	f003 0320 	and.w	r3, r3, #32
 800a700:	2b00      	cmp	r3, #0
 800a702:	d104      	bne.n	800a70e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d009      	beq.n	800a722 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a712:	2b00      	cmp	r3, #0
 800a714:	f000 81fb 	beq.w	800ab0e <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	4798      	blx	r3
      }
      return;
 800a720:	e1f5      	b.n	800ab0e <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	2b00      	cmp	r3, #0
 800a726:	f000 80ef 	beq.w	800a908 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a72a:	697a      	ldr	r2, [r7, #20]
 800a72c:	4b73      	ldr	r3, [pc, #460]	@ (800a8fc <HAL_UART_IRQHandler+0x23c>)
 800a72e:	4013      	ands	r3, r2
 800a730:	2b00      	cmp	r3, #0
 800a732:	d105      	bne.n	800a740 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a734:	69ba      	ldr	r2, [r7, #24]
 800a736:	4b72      	ldr	r3, [pc, #456]	@ (800a900 <HAL_UART_IRQHandler+0x240>)
 800a738:	4013      	ands	r3, r2
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	f000 80e4 	beq.w	800a908 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a740:	69fb      	ldr	r3, [r7, #28]
 800a742:	f003 0301 	and.w	r3, r3, #1
 800a746:	2b00      	cmp	r3, #0
 800a748:	d010      	beq.n	800a76c <HAL_UART_IRQHandler+0xac>
 800a74a:	69bb      	ldr	r3, [r7, #24]
 800a74c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a750:	2b00      	cmp	r3, #0
 800a752:	d00b      	beq.n	800a76c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	2201      	movs	r2, #1
 800a75a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a762:	f043 0201 	orr.w	r2, r3, #1
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a76c:	69fb      	ldr	r3, [r7, #28]
 800a76e:	f003 0302 	and.w	r3, r3, #2
 800a772:	2b00      	cmp	r3, #0
 800a774:	d010      	beq.n	800a798 <HAL_UART_IRQHandler+0xd8>
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	f003 0301 	and.w	r3, r3, #1
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d00b      	beq.n	800a798 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	2202      	movs	r2, #2
 800a786:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a78e:	f043 0204 	orr.w	r2, r3, #4
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a798:	69fb      	ldr	r3, [r7, #28]
 800a79a:	f003 0304 	and.w	r3, r3, #4
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d010      	beq.n	800a7c4 <HAL_UART_IRQHandler+0x104>
 800a7a2:	697b      	ldr	r3, [r7, #20]
 800a7a4:	f003 0301 	and.w	r3, r3, #1
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d00b      	beq.n	800a7c4 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	2204      	movs	r2, #4
 800a7b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7ba:	f043 0202 	orr.w	r2, r3, #2
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a7c4:	69fb      	ldr	r3, [r7, #28]
 800a7c6:	f003 0308 	and.w	r3, r3, #8
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d015      	beq.n	800a7fa <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	f003 0320 	and.w	r3, r3, #32
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d104      	bne.n	800a7e2 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a7d8:	697a      	ldr	r2, [r7, #20]
 800a7da:	4b48      	ldr	r3, [pc, #288]	@ (800a8fc <HAL_UART_IRQHandler+0x23c>)
 800a7dc:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d00b      	beq.n	800a7fa <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	2208      	movs	r2, #8
 800a7e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7f0:	f043 0208 	orr.w	r2, r3, #8
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a7fa:	69fb      	ldr	r3, [r7, #28]
 800a7fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a800:	2b00      	cmp	r3, #0
 800a802:	d011      	beq.n	800a828 <HAL_UART_IRQHandler+0x168>
 800a804:	69bb      	ldr	r3, [r7, #24]
 800a806:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d00c      	beq.n	800a828 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a816:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a81e:	f043 0220 	orr.w	r2, r3, #32
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a82e:	2b00      	cmp	r3, #0
 800a830:	f000 816f 	beq.w	800ab12 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	f003 0320 	and.w	r3, r3, #32
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d011      	beq.n	800a862 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a83e:	69bb      	ldr	r3, [r7, #24]
 800a840:	f003 0320 	and.w	r3, r3, #32
 800a844:	2b00      	cmp	r3, #0
 800a846:	d104      	bne.n	800a852 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d007      	beq.n	800a862 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a856:	2b00      	cmp	r3, #0
 800a858:	d003      	beq.n	800a862 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a868:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a874:	2b40      	cmp	r3, #64	@ 0x40
 800a876:	d004      	beq.n	800a882 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d031      	beq.n	800a8e6 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f000 fe27 	bl	800b4d6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	689b      	ldr	r3, [r3, #8]
 800a88e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a892:	2b40      	cmp	r3, #64	@ 0x40
 800a894:	d123      	bne.n	800a8de <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	689a      	ldr	r2, [r3, #8]
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a8a4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d013      	beq.n	800a8d6 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a8b2:	4a14      	ldr	r2, [pc, #80]	@ (800a904 <HAL_UART_IRQHandler+0x244>)
 800a8b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7fb fe38 	bl	8006530 <HAL_DMA_Abort_IT>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d017      	beq.n	800a8f6 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a8ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8cc:	687a      	ldr	r2, [r7, #4]
 800a8ce:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 800a8d0:	4610      	mov	r0, r2
 800a8d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8d4:	e00f      	b.n	800a8f6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f000 f92f 	bl	800ab3a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8dc:	e00b      	b.n	800a8f6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f000 f92b 	bl	800ab3a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8e4:	e007      	b.n	800a8f6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f000 f927 	bl	800ab3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 800a8f4:	e10d      	b.n	800ab12 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8f6:	bf00      	nop
    return;
 800a8f8:	e10b      	b.n	800ab12 <HAL_UART_IRQHandler+0x452>
 800a8fa:	bf00      	nop
 800a8fc:	10000001 	.word	0x10000001
 800a900:	04000120 	.word	0x04000120
 800a904:	0800b629 	.word	0x0800b629

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a90c:	2b01      	cmp	r3, #1
 800a90e:	f040 80ab 	bne.w	800aa68 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800a912:	69fb      	ldr	r3, [r7, #28]
 800a914:	f003 0310 	and.w	r3, r3, #16
 800a918:	2b00      	cmp	r3, #0
 800a91a:	f000 80a5 	beq.w	800aa68 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800a91e:	69bb      	ldr	r3, [r7, #24]
 800a920:	f003 0310 	and.w	r3, r3, #16
 800a924:	2b00      	cmp	r3, #0
 800a926:	f000 809f 	beq.w	800aa68 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	2210      	movs	r2, #16
 800a930:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	689b      	ldr	r3, [r3, #8]
 800a938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a93c:	2b40      	cmp	r3, #64	@ 0x40
 800a93e:	d155      	bne.n	800a9ec <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800a94a:	893b      	ldrh	r3, [r7, #8]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	f000 80e2 	beq.w	800ab16 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a958:	893a      	ldrh	r2, [r7, #8]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	f080 80db 	bcs.w	800ab16 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	893a      	ldrh	r2, [r7, #8]
 800a964:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	f003 0320 	and.w	r3, r3, #32
 800a974:	2b00      	cmp	r3, #0
 800a976:	d12b      	bne.n	800a9d0 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a986:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	689a      	ldr	r2, [r3, #8]
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f022 0201 	bic.w	r2, r2, #1
 800a996:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	689a      	ldr	r2, [r3, #8]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a9a6:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2220      	movs	r2, #32
 800a9ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	66da      	str	r2, [r3, #108]	@ 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f022 0210 	bic.w	r2, r2, #16
 800a9c4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f7fb fd52 	bl	8006474 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a9dc:	b29b      	uxth	r3, r3
 800a9de:	1ad3      	subs	r3, r2, r3
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	6878      	ldr	r0, [r7, #4]
 800a9e6:	f000 f8b1 	bl	800ab4c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800a9ea:	e094      	b.n	800ab16 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	1ad3      	subs	r3, r2, r3
 800a9fc:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa04:	b29b      	uxth	r3, r3
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	f000 8087 	beq.w	800ab1a <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800aa0c:	897b      	ldrh	r3, [r7, #10]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	f000 8083 	beq.w	800ab1a <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	681a      	ldr	r2, [r3, #0]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800aa22:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	6812      	ldr	r2, [r2, #0]
 800aa2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa32:	f023 0301 	bic.w	r3, r3, #1
 800aa36:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2220      	movs	r2, #32
 800aa3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2200      	movs	r2, #0
 800aa44:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2200      	movs	r2, #0
 800aa4a:	671a      	str	r2, [r3, #112]	@ 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	681a      	ldr	r2, [r3, #0]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f022 0210 	bic.w	r2, r2, #16
 800aa5a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aa5c:	897b      	ldrh	r3, [r7, #10]
 800aa5e:	4619      	mov	r1, r3
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 f873 	bl	800ab4c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800aa66:	e058      	b.n	800ab1a <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800aa68:	69fb      	ldr	r3, [r7, #28]
 800aa6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d00d      	beq.n	800aa8e <HAL_UART_IRQHandler+0x3ce>
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d008      	beq.n	800aa8e <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800aa84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f001 f8da 	bl	800bc40 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aa8c:	e048      	b.n	800ab20 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800aa8e:	69fb      	ldr	r3, [r7, #28]
 800aa90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d012      	beq.n	800aabe <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800aa98:	69bb      	ldr	r3, [r7, #24]
 800aa9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d104      	bne.n	800aaac <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d008      	beq.n	800aabe <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d034      	beq.n	800ab1e <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	4798      	blx	r3
    }
    return;
 800aabc:	e02f      	b.n	800ab1e <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800aabe:	69fb      	ldr	r3, [r7, #28]
 800aac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d008      	beq.n	800aada <HAL_UART_IRQHandler+0x41a>
 800aac8:	69bb      	ldr	r3, [r7, #24]
 800aaca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d003      	beq.n	800aada <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 fdbe 	bl	800b654 <UART_EndTransmit_IT>
    return;
 800aad8:	e022      	b.n	800ab20 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800aada:	69fb      	ldr	r3, [r7, #28]
 800aadc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d008      	beq.n	800aaf6 <HAL_UART_IRQHandler+0x436>
 800aae4:	69bb      	ldr	r3, [r7, #24]
 800aae6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d003      	beq.n	800aaf6 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f001 f8b8 	bl	800bc64 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aaf4:	e014      	b.n	800ab20 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800aaf6:	69fb      	ldr	r3, [r7, #28]
 800aaf8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d00f      	beq.n	800ab20 <HAL_UART_IRQHandler+0x460>
 800ab00:	69bb      	ldr	r3, [r7, #24]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	da0c      	bge.n	800ab20 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f001 f8a3 	bl	800bc52 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ab0c:	e008      	b.n	800ab20 <HAL_UART_IRQHandler+0x460>
      return;
 800ab0e:	bf00      	nop
 800ab10:	e006      	b.n	800ab20 <HAL_UART_IRQHandler+0x460>
    return;
 800ab12:	bf00      	nop
 800ab14:	e004      	b.n	800ab20 <HAL_UART_IRQHandler+0x460>
      return;
 800ab16:	bf00      	nop
 800ab18:	e002      	b.n	800ab20 <HAL_UART_IRQHandler+0x460>
      return;
 800ab1a:	bf00      	nop
 800ab1c:	e000      	b.n	800ab20 <HAL_UART_IRQHandler+0x460>
    return;
 800ab1e:	bf00      	nop
  }
}
 800ab20:	3720      	adds	r7, #32
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}
 800ab26:	bf00      	nop

0800ab28 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b083      	sub	sp, #12
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ab30:	bf00      	nop
 800ab32:	370c      	adds	r7, #12
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bc80      	pop	{r7}
 800ab38:	4770      	bx	lr

0800ab3a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ab3a:	b480      	push	{r7}
 800ab3c:	b083      	sub	sp, #12
 800ab3e:	af00      	add	r7, sp, #0
 800ab40:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ab42:	bf00      	nop
 800ab44:	370c      	adds	r7, #12
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bc80      	pop	{r7}
 800ab4a:	4770      	bx	lr

0800ab4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b083      	sub	sp, #12
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	460b      	mov	r3, r1
 800ab56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ab58:	bf00      	nop
 800ab5a:	370c      	adds	r7, #12
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bc80      	pop	{r7}
 800ab60:	4770      	bx	lr
	...

0800ab64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ab64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ab68:	b08c      	sub	sp, #48	@ 0x30
 800ab6a:	af00      	add	r7, sp, #0
 800ab6c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	689a      	ldr	r2, [r3, #8]
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	691b      	ldr	r3, [r3, #16]
 800ab7c:	431a      	orrs	r2, r3
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	695b      	ldr	r3, [r3, #20]
 800ab82:	431a      	orrs	r2, r3
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	69db      	ldr	r3, [r3, #28]
 800ab88:	4313      	orrs	r3, r2
 800ab8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	681a      	ldr	r2, [r3, #0]
 800ab92:	4b94      	ldr	r3, [pc, #592]	@ (800ade4 <UART_SetConfig+0x280>)
 800ab94:	4013      	ands	r3, r2
 800ab96:	697a      	ldr	r2, [r7, #20]
 800ab98:	6812      	ldr	r2, [r2, #0]
 800ab9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab9c:	430b      	orrs	r3, r1
 800ab9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	685b      	ldr	r3, [r3, #4]
 800aba6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	68da      	ldr	r2, [r3, #12]
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	430a      	orrs	r2, r1
 800abb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	699b      	ldr	r3, [r3, #24]
 800abba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	4a89      	ldr	r2, [pc, #548]	@ (800ade8 <UART_SetConfig+0x284>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d004      	beq.n	800abd0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	6a1b      	ldr	r3, [r3, #32]
 800abca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abcc:	4313      	orrs	r3, r2
 800abce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800abd0:	697b      	ldr	r3, [r7, #20]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	689b      	ldr	r3, [r3, #8]
 800abd6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800abda:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800abde:	697a      	ldr	r2, [r7, #20]
 800abe0:	6812      	ldr	r2, [r2, #0]
 800abe2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800abe4:	430b      	orrs	r3, r1
 800abe6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abee:	f023 010f 	bic.w	r1, r3, #15
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800abf6:	697b      	ldr	r3, [r7, #20]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	430a      	orrs	r2, r1
 800abfc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4a7a      	ldr	r2, [pc, #488]	@ (800adec <UART_SetConfig+0x288>)
 800ac04:	4293      	cmp	r3, r2
 800ac06:	d127      	bne.n	800ac58 <UART_SetConfig+0xf4>
 800ac08:	2003      	movs	r0, #3
 800ac0a:	f7ff fc39 	bl	800a480 <LL_RCC_GetUSARTClockSource>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 800ac14:	2b03      	cmp	r3, #3
 800ac16:	d81b      	bhi.n	800ac50 <UART_SetConfig+0xec>
 800ac18:	a201      	add	r2, pc, #4	@ (adr r2, 800ac20 <UART_SetConfig+0xbc>)
 800ac1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac1e:	bf00      	nop
 800ac20:	0800ac31 	.word	0x0800ac31
 800ac24:	0800ac41 	.word	0x0800ac41
 800ac28:	0800ac39 	.word	0x0800ac39
 800ac2c:	0800ac49 	.word	0x0800ac49
 800ac30:	2301      	movs	r3, #1
 800ac32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac36:	e080      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ac38:	2302      	movs	r3, #2
 800ac3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac3e:	e07c      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ac40:	2304      	movs	r3, #4
 800ac42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac46:	e078      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ac48:	2308      	movs	r3, #8
 800ac4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac4e:	e074      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ac50:	2310      	movs	r3, #16
 800ac52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac56:	e070      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ac58:	697b      	ldr	r3, [r7, #20]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	4a64      	ldr	r2, [pc, #400]	@ (800adf0 <UART_SetConfig+0x28c>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d138      	bne.n	800acd4 <UART_SetConfig+0x170>
 800ac62:	200c      	movs	r0, #12
 800ac64:	f7ff fc0c 	bl	800a480 <LL_RCC_GetUSARTClockSource>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 800ac6e:	2b0c      	cmp	r3, #12
 800ac70:	d82c      	bhi.n	800accc <UART_SetConfig+0x168>
 800ac72:	a201      	add	r2, pc, #4	@ (adr r2, 800ac78 <UART_SetConfig+0x114>)
 800ac74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac78:	0800acad 	.word	0x0800acad
 800ac7c:	0800accd 	.word	0x0800accd
 800ac80:	0800accd 	.word	0x0800accd
 800ac84:	0800accd 	.word	0x0800accd
 800ac88:	0800acbd 	.word	0x0800acbd
 800ac8c:	0800accd 	.word	0x0800accd
 800ac90:	0800accd 	.word	0x0800accd
 800ac94:	0800accd 	.word	0x0800accd
 800ac98:	0800acb5 	.word	0x0800acb5
 800ac9c:	0800accd 	.word	0x0800accd
 800aca0:	0800accd 	.word	0x0800accd
 800aca4:	0800accd 	.word	0x0800accd
 800aca8:	0800acc5 	.word	0x0800acc5
 800acac:	2300      	movs	r3, #0
 800acae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acb2:	e042      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800acb4:	2302      	movs	r3, #2
 800acb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acba:	e03e      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800acbc:	2304      	movs	r3, #4
 800acbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acc2:	e03a      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800acc4:	2308      	movs	r3, #8
 800acc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acca:	e036      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800accc:	2310      	movs	r3, #16
 800acce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acd2:	e032      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	4a43      	ldr	r2, [pc, #268]	@ (800ade8 <UART_SetConfig+0x284>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d12a      	bne.n	800ad34 <UART_SetConfig+0x1d0>
 800acde:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800ace2:	f7ff fbdf 	bl	800a4a4 <LL_RCC_GetLPUARTClockSource>
 800ace6:	4603      	mov	r3, r0
 800ace8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800acec:	d01a      	beq.n	800ad24 <UART_SetConfig+0x1c0>
 800acee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800acf2:	d81b      	bhi.n	800ad2c <UART_SetConfig+0x1c8>
 800acf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800acf8:	d00c      	beq.n	800ad14 <UART_SetConfig+0x1b0>
 800acfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800acfe:	d815      	bhi.n	800ad2c <UART_SetConfig+0x1c8>
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d003      	beq.n	800ad0c <UART_SetConfig+0x1a8>
 800ad04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad08:	d008      	beq.n	800ad1c <UART_SetConfig+0x1b8>
 800ad0a:	e00f      	b.n	800ad2c <UART_SetConfig+0x1c8>
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad12:	e012      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ad14:	2302      	movs	r3, #2
 800ad16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad1a:	e00e      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ad1c:	2304      	movs	r3, #4
 800ad1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad22:	e00a      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ad24:	2308      	movs	r3, #8
 800ad26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad2a:	e006      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ad2c:	2310      	movs	r3, #16
 800ad2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad32:	e002      	b.n	800ad3a <UART_SetConfig+0x1d6>
 800ad34:	2310      	movs	r3, #16
 800ad36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	4a2a      	ldr	r2, [pc, #168]	@ (800ade8 <UART_SetConfig+0x284>)
 800ad40:	4293      	cmp	r3, r2
 800ad42:	f040 80a4 	bne.w	800ae8e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ad46:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ad4a:	2b08      	cmp	r3, #8
 800ad4c:	d823      	bhi.n	800ad96 <UART_SetConfig+0x232>
 800ad4e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad54 <UART_SetConfig+0x1f0>)
 800ad50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad54:	0800ad79 	.word	0x0800ad79
 800ad58:	0800ad97 	.word	0x0800ad97
 800ad5c:	0800ad81 	.word	0x0800ad81
 800ad60:	0800ad97 	.word	0x0800ad97
 800ad64:	0800ad87 	.word	0x0800ad87
 800ad68:	0800ad97 	.word	0x0800ad97
 800ad6c:	0800ad97 	.word	0x0800ad97
 800ad70:	0800ad97 	.word	0x0800ad97
 800ad74:	0800ad8f 	.word	0x0800ad8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad78:	f7fe f88e 	bl	8008e98 <HAL_RCC_GetPCLK1Freq>
 800ad7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad7e:	e010      	b.n	800ada2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ad80:	4b1c      	ldr	r3, [pc, #112]	@ (800adf4 <UART_SetConfig+0x290>)
 800ad82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad84:	e00d      	b.n	800ada2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ad86:	f7fd ffd3 	bl	8008d30 <HAL_RCC_GetSysClockFreq>
 800ad8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad8c:	e009      	b.n	800ada2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad94:	e005      	b.n	800ada2 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 800ad96:	2300      	movs	r3, #0
 800ad98:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ada0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ada2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	f000 8137 	beq.w	800b018 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adae:	4a12      	ldr	r2, [pc, #72]	@ (800adf8 <UART_SetConfig+0x294>)
 800adb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adb4:	461a      	mov	r2, r3
 800adb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adb8:	fbb3 f3f2 	udiv	r3, r3, r2
 800adbc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	685a      	ldr	r2, [r3, #4]
 800adc2:	4613      	mov	r3, r2
 800adc4:	005b      	lsls	r3, r3, #1
 800adc6:	4413      	add	r3, r2
 800adc8:	69ba      	ldr	r2, [r7, #24]
 800adca:	429a      	cmp	r2, r3
 800adcc:	d305      	bcc.n	800adda <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	685b      	ldr	r3, [r3, #4]
 800add2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800add4:	69ba      	ldr	r2, [r7, #24]
 800add6:	429a      	cmp	r2, r3
 800add8:	d910      	bls.n	800adfc <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800adda:	2301      	movs	r3, #1
 800addc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ade0:	e11a      	b.n	800b018 <UART_SetConfig+0x4b4>
 800ade2:	bf00      	nop
 800ade4:	cfff69f3 	.word	0xcfff69f3
 800ade8:	40008000 	.word	0x40008000
 800adec:	40013800 	.word	0x40013800
 800adf0:	40004400 	.word	0x40004400
 800adf4:	00f42400 	.word	0x00f42400
 800adf8:	0801e184 	.word	0x0801e184
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800adfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adfe:	2200      	movs	r2, #0
 800ae00:	60bb      	str	r3, [r7, #8]
 800ae02:	60fa      	str	r2, [r7, #12]
 800ae04:	697b      	ldr	r3, [r7, #20]
 800ae06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae08:	4a8e      	ldr	r2, [pc, #568]	@ (800b044 <UART_SetConfig+0x4e0>)
 800ae0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae0e:	b29b      	uxth	r3, r3
 800ae10:	2200      	movs	r2, #0
 800ae12:	603b      	str	r3, [r7, #0]
 800ae14:	607a      	str	r2, [r7, #4]
 800ae16:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae1a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ae1e:	f7f5 ff39 	bl	8000c94 <__aeabi_uldivmod>
 800ae22:	4602      	mov	r2, r0
 800ae24:	460b      	mov	r3, r1
 800ae26:	4610      	mov	r0, r2
 800ae28:	4619      	mov	r1, r3
 800ae2a:	f04f 0200 	mov.w	r2, #0
 800ae2e:	f04f 0300 	mov.w	r3, #0
 800ae32:	020b      	lsls	r3, r1, #8
 800ae34:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ae38:	0202      	lsls	r2, r0, #8
 800ae3a:	6979      	ldr	r1, [r7, #20]
 800ae3c:	6849      	ldr	r1, [r1, #4]
 800ae3e:	0849      	lsrs	r1, r1, #1
 800ae40:	2000      	movs	r0, #0
 800ae42:	460c      	mov	r4, r1
 800ae44:	4605      	mov	r5, r0
 800ae46:	eb12 0804 	adds.w	r8, r2, r4
 800ae4a:	eb43 0905 	adc.w	r9, r3, r5
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	685b      	ldr	r3, [r3, #4]
 800ae52:	2200      	movs	r2, #0
 800ae54:	469a      	mov	sl, r3
 800ae56:	4693      	mov	fp, r2
 800ae58:	4652      	mov	r2, sl
 800ae5a:	465b      	mov	r3, fp
 800ae5c:	4640      	mov	r0, r8
 800ae5e:	4649      	mov	r1, r9
 800ae60:	f7f5 ff18 	bl	8000c94 <__aeabi_uldivmod>
 800ae64:	4602      	mov	r2, r0
 800ae66:	460b      	mov	r3, r1
 800ae68:	4613      	mov	r3, r2
 800ae6a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ae6c:	6a3b      	ldr	r3, [r7, #32]
 800ae6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae72:	d308      	bcc.n	800ae86 <UART_SetConfig+0x322>
 800ae74:	6a3b      	ldr	r3, [r7, #32]
 800ae76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae7a:	d204      	bcs.n	800ae86 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	6a3a      	ldr	r2, [r7, #32]
 800ae82:	60da      	str	r2, [r3, #12]
 800ae84:	e0c8      	b.n	800b018 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ae8c:	e0c4      	b.n	800b018 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	69db      	ldr	r3, [r3, #28]
 800ae92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae96:	d168      	bne.n	800af6a <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800ae98:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae9c:	2b08      	cmp	r3, #8
 800ae9e:	d828      	bhi.n	800aef2 <UART_SetConfig+0x38e>
 800aea0:	a201      	add	r2, pc, #4	@ (adr r2, 800aea8 <UART_SetConfig+0x344>)
 800aea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea6:	bf00      	nop
 800aea8:	0800aecd 	.word	0x0800aecd
 800aeac:	0800aed5 	.word	0x0800aed5
 800aeb0:	0800aedd 	.word	0x0800aedd
 800aeb4:	0800aef3 	.word	0x0800aef3
 800aeb8:	0800aee3 	.word	0x0800aee3
 800aebc:	0800aef3 	.word	0x0800aef3
 800aec0:	0800aef3 	.word	0x0800aef3
 800aec4:	0800aef3 	.word	0x0800aef3
 800aec8:	0800aeeb 	.word	0x0800aeeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aecc:	f7fd ffe4 	bl	8008e98 <HAL_RCC_GetPCLK1Freq>
 800aed0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aed2:	e014      	b.n	800aefe <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aed4:	f7fd fff2 	bl	8008ebc <HAL_RCC_GetPCLK2Freq>
 800aed8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aeda:	e010      	b.n	800aefe <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aedc:	4b5a      	ldr	r3, [pc, #360]	@ (800b048 <UART_SetConfig+0x4e4>)
 800aede:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aee0:	e00d      	b.n	800aefe <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aee2:	f7fd ff25 	bl	8008d30 <HAL_RCC_GetSysClockFreq>
 800aee6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aee8:	e009      	b.n	800aefe <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aeea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aeee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aef0:	e005      	b.n	800aefe <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800aef2:	2300      	movs	r3, #0
 800aef4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aef6:	2301      	movs	r3, #1
 800aef8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aefc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aefe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af00:	2b00      	cmp	r3, #0
 800af02:	f000 8089 	beq.w	800b018 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af0a:	4a4e      	ldr	r2, [pc, #312]	@ (800b044 <UART_SetConfig+0x4e0>)
 800af0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800af10:	461a      	mov	r2, r3
 800af12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af14:	fbb3 f3f2 	udiv	r3, r3, r2
 800af18:	005a      	lsls	r2, r3, #1
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	085b      	lsrs	r3, r3, #1
 800af20:	441a      	add	r2, r3
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	685b      	ldr	r3, [r3, #4]
 800af26:	fbb2 f3f3 	udiv	r3, r2, r3
 800af2a:	b29b      	uxth	r3, r3
 800af2c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af2e:	6a3b      	ldr	r3, [r7, #32]
 800af30:	2b0f      	cmp	r3, #15
 800af32:	d916      	bls.n	800af62 <UART_SetConfig+0x3fe>
 800af34:	6a3b      	ldr	r3, [r7, #32]
 800af36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af3a:	d212      	bcs.n	800af62 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800af3c:	6a3b      	ldr	r3, [r7, #32]
 800af3e:	b29b      	uxth	r3, r3
 800af40:	f023 030f 	bic.w	r3, r3, #15
 800af44:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800af46:	6a3b      	ldr	r3, [r7, #32]
 800af48:	085b      	lsrs	r3, r3, #1
 800af4a:	b29b      	uxth	r3, r3
 800af4c:	f003 0307 	and.w	r3, r3, #7
 800af50:	b29a      	uxth	r2, r3
 800af52:	8bfb      	ldrh	r3, [r7, #30]
 800af54:	4313      	orrs	r3, r2
 800af56:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800af58:	697b      	ldr	r3, [r7, #20]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	8bfa      	ldrh	r2, [r7, #30]
 800af5e:	60da      	str	r2, [r3, #12]
 800af60:	e05a      	b.n	800b018 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800af62:	2301      	movs	r3, #1
 800af64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800af68:	e056      	b.n	800b018 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800af6a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800af6e:	2b08      	cmp	r3, #8
 800af70:	d827      	bhi.n	800afc2 <UART_SetConfig+0x45e>
 800af72:	a201      	add	r2, pc, #4	@ (adr r2, 800af78 <UART_SetConfig+0x414>)
 800af74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af78:	0800af9d 	.word	0x0800af9d
 800af7c:	0800afa5 	.word	0x0800afa5
 800af80:	0800afad 	.word	0x0800afad
 800af84:	0800afc3 	.word	0x0800afc3
 800af88:	0800afb3 	.word	0x0800afb3
 800af8c:	0800afc3 	.word	0x0800afc3
 800af90:	0800afc3 	.word	0x0800afc3
 800af94:	0800afc3 	.word	0x0800afc3
 800af98:	0800afbb 	.word	0x0800afbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af9c:	f7fd ff7c 	bl	8008e98 <HAL_RCC_GetPCLK1Freq>
 800afa0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800afa2:	e014      	b.n	800afce <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800afa4:	f7fd ff8a 	bl	8008ebc <HAL_RCC_GetPCLK2Freq>
 800afa8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800afaa:	e010      	b.n	800afce <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800afac:	4b26      	ldr	r3, [pc, #152]	@ (800b048 <UART_SetConfig+0x4e4>)
 800afae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800afb0:	e00d      	b.n	800afce <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800afb2:	f7fd febd 	bl	8008d30 <HAL_RCC_GetSysClockFreq>
 800afb6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800afb8:	e009      	b.n	800afce <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800afba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800afc0:	e005      	b.n	800afce <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800afc2:	2300      	movs	r3, #0
 800afc4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800afc6:	2301      	movs	r3, #1
 800afc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800afcc:	bf00      	nop
    }

    if (pclk != 0U)
 800afce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d021      	beq.n	800b018 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afd8:	4a1a      	ldr	r2, [pc, #104]	@ (800b044 <UART_SetConfig+0x4e0>)
 800afda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afde:	461a      	mov	r2, r3
 800afe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe2:	fbb3 f2f2 	udiv	r2, r3, r2
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	685b      	ldr	r3, [r3, #4]
 800afea:	085b      	lsrs	r3, r3, #1
 800afec:	441a      	add	r2, r3
 800afee:	697b      	ldr	r3, [r7, #20]
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800affa:	6a3b      	ldr	r3, [r7, #32]
 800affc:	2b0f      	cmp	r3, #15
 800affe:	d908      	bls.n	800b012 <UART_SetConfig+0x4ae>
 800b000:	6a3b      	ldr	r3, [r7, #32]
 800b002:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b006:	d204      	bcs.n	800b012 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 800b008:	697b      	ldr	r3, [r7, #20]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	6a3a      	ldr	r2, [r7, #32]
 800b00e:	60da      	str	r2, [r3, #12]
 800b010:	e002      	b.n	800b018 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800b012:	2301      	movs	r3, #1
 800b014:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	2201      	movs	r2, #1
 800b01c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	2201      	movs	r2, #1
 800b024:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	2200      	movs	r2, #0
 800b02c:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 800b02e:	697b      	ldr	r3, [r7, #20]
 800b030:	2200      	movs	r2, #0
 800b032:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 800b034:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3730      	adds	r7, #48	@ 0x30
 800b03c:	46bd      	mov	sp, r7
 800b03e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b042:	bf00      	nop
 800b044:	0801e184 	.word	0x0801e184
 800b048:	00f42400 	.word	0x00f42400

0800b04c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b083      	sub	sp, #12
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b058:	f003 0301 	and.w	r3, r3, #1
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d00a      	beq.n	800b076 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	430a      	orrs	r2, r1
 800b074:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b07a:	f003 0302 	and.w	r3, r3, #2
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d00a      	beq.n	800b098 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	430a      	orrs	r2, r1
 800b096:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b09c:	f003 0304 	and.w	r3, r3, #4
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d00a      	beq.n	800b0ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	430a      	orrs	r2, r1
 800b0b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0be:	f003 0308 	and.w	r3, r3, #8
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d00a      	beq.n	800b0dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	430a      	orrs	r2, r1
 800b0da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0e0:	f003 0310 	and.w	r3, r3, #16
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d00a      	beq.n	800b0fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	430a      	orrs	r2, r1
 800b0fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b102:	f003 0320 	and.w	r3, r3, #32
 800b106:	2b00      	cmp	r3, #0
 800b108:	d00a      	beq.n	800b120 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	689b      	ldr	r3, [r3, #8]
 800b110:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	430a      	orrs	r2, r1
 800b11e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d01a      	beq.n	800b162 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	685b      	ldr	r3, [r3, #4]
 800b132:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	430a      	orrs	r2, r1
 800b140:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b146:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b14a:	d10a      	bne.n	800b162 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	685b      	ldr	r3, [r3, #4]
 800b152:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	430a      	orrs	r2, r1
 800b160:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d00a      	beq.n	800b184 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	685b      	ldr	r3, [r3, #4]
 800b174:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	430a      	orrs	r2, r1
 800b182:	605a      	str	r2, [r3, #4]
  }
}
 800b184:	bf00      	nop
 800b186:	370c      	adds	r7, #12
 800b188:	46bd      	mov	sp, r7
 800b18a:	bc80      	pop	{r7}
 800b18c:	4770      	bx	lr

0800b18e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b18e:	b580      	push	{r7, lr}
 800b190:	b086      	sub	sp, #24
 800b192:	af02      	add	r7, sp, #8
 800b194:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2200      	movs	r2, #0
 800b19a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b19e:	f7f7 f9f9 	bl	8002594 <HAL_GetTick>
 800b1a2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f003 0308 	and.w	r3, r3, #8
 800b1ae:	2b08      	cmp	r3, #8
 800b1b0:	d10e      	bne.n	800b1d0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b1b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b1b6:	9300      	str	r3, [sp, #0]
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f000 f82f 	bl	800b224 <UART_WaitOnFlagUntilTimeout>
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d001      	beq.n	800b1d0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b1cc:	2303      	movs	r3, #3
 800b1ce:	e025      	b.n	800b21c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f003 0304 	and.w	r3, r3, #4
 800b1da:	2b04      	cmp	r3, #4
 800b1dc:	d10e      	bne.n	800b1fc <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b1de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b1e2:	9300      	str	r3, [sp, #0]
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f000 f819 	bl	800b224 <UART_WaitOnFlagUntilTimeout>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d001      	beq.n	800b1fc <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b1f8:	2303      	movs	r3, #3
 800b1fa:	e00f      	b.n	800b21c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2220      	movs	r2, #32
 800b200:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2220      	movs	r2, #32
 800b208:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2200      	movs	r2, #0
 800b210:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2200      	movs	r2, #0
 800b216:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800b21a:	2300      	movs	r3, #0
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3710      	adds	r7, #16
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}

0800b224 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b084      	sub	sp, #16
 800b228:	af00      	add	r7, sp, #0
 800b22a:	60f8      	str	r0, [r7, #12]
 800b22c:	60b9      	str	r1, [r7, #8]
 800b22e:	603b      	str	r3, [r7, #0]
 800b230:	4613      	mov	r3, r2
 800b232:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b234:	e062      	b.n	800b2fc <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b236:	69bb      	ldr	r3, [r7, #24]
 800b238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b23c:	d05e      	beq.n	800b2fc <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b23e:	f7f7 f9a9 	bl	8002594 <HAL_GetTick>
 800b242:	4602      	mov	r2, r0
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	1ad3      	subs	r3, r2, r3
 800b248:	69ba      	ldr	r2, [r7, #24]
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d302      	bcc.n	800b254 <UART_WaitOnFlagUntilTimeout+0x30>
 800b24e:	69bb      	ldr	r3, [r7, #24]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d11d      	bne.n	800b290 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	681a      	ldr	r2, [r3, #0]
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 800b262:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	689a      	ldr	r2, [r3, #8]
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	f022 0201 	bic.w	r2, r2, #1
 800b272:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	2220      	movs	r2, #32
 800b278:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	2220      	movs	r2, #32
 800b280:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	2200      	movs	r2, #0
 800b288:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800b28c:	2303      	movs	r3, #3
 800b28e:	e045      	b.n	800b31c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f003 0304 	and.w	r3, r3, #4
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d02e      	beq.n	800b2fc <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	69db      	ldr	r3, [r3, #28]
 800b2a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b2a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b2ac:	d126      	bne.n	800b2fc <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b2b6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	681a      	ldr	r2, [r3, #0]
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 800b2c6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	689a      	ldr	r2, [r3, #8]
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f022 0201 	bic.w	r2, r2, #1
 800b2d6:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2220      	movs	r2, #32
 800b2dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	2220      	movs	r2, #32
 800b2e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	2220      	movs	r2, #32
 800b2ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800b2f8:	2303      	movs	r3, #3
 800b2fa:	e00f      	b.n	800b31c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	69da      	ldr	r2, [r3, #28]
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	4013      	ands	r3, r2
 800b306:	68ba      	ldr	r2, [r7, #8]
 800b308:	429a      	cmp	r2, r3
 800b30a:	bf0c      	ite	eq
 800b30c:	2301      	moveq	r3, #1
 800b30e:	2300      	movne	r3, #0
 800b310:	b2db      	uxtb	r3, r3
 800b312:	461a      	mov	r2, r3
 800b314:	79fb      	ldrb	r3, [r7, #7]
 800b316:	429a      	cmp	r2, r3
 800b318:	d08d      	beq.n	800b236 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b31a:	2300      	movs	r3, #0
}
 800b31c:	4618      	mov	r0, r3
 800b31e:	3710      	adds	r7, #16
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}

0800b324 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
 800b32a:	60f8      	str	r0, [r7, #12]
 800b32c:	60b9      	str	r1, [r7, #8]
 800b32e:	4613      	mov	r3, r2
 800b330:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	68ba      	ldr	r2, [r7, #8]
 800b336:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	88fa      	ldrh	r2, [r7, #6]
 800b33c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	88fa      	ldrh	r2, [r7, #6]
 800b344:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	2200      	movs	r2, #0
 800b34c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	689b      	ldr	r3, [r3, #8]
 800b352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b356:	d10e      	bne.n	800b376 <UART_Start_Receive_IT+0x52>
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	691b      	ldr	r3, [r3, #16]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d105      	bne.n	800b36c <UART_Start_Receive_IT+0x48>
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b366:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b36a:	e02d      	b.n	800b3c8 <UART_Start_Receive_IT+0xa4>
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	22ff      	movs	r2, #255	@ 0xff
 800b370:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b374:	e028      	b.n	800b3c8 <UART_Start_Receive_IT+0xa4>
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	689b      	ldr	r3, [r3, #8]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d10d      	bne.n	800b39a <UART_Start_Receive_IT+0x76>
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	691b      	ldr	r3, [r3, #16]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d104      	bne.n	800b390 <UART_Start_Receive_IT+0x6c>
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	22ff      	movs	r2, #255	@ 0xff
 800b38a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b38e:	e01b      	b.n	800b3c8 <UART_Start_Receive_IT+0xa4>
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	227f      	movs	r2, #127	@ 0x7f
 800b394:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b398:	e016      	b.n	800b3c8 <UART_Start_Receive_IT+0xa4>
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	689b      	ldr	r3, [r3, #8]
 800b39e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b3a2:	d10d      	bne.n	800b3c0 <UART_Start_Receive_IT+0x9c>
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	691b      	ldr	r3, [r3, #16]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d104      	bne.n	800b3b6 <UART_Start_Receive_IT+0x92>
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	227f      	movs	r2, #127	@ 0x7f
 800b3b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b3b4:	e008      	b.n	800b3c8 <UART_Start_Receive_IT+0xa4>
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	223f      	movs	r2, #63	@ 0x3f
 800b3ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b3be:	e003      	b.n	800b3c8 <UART_Start_Receive_IT+0xa4>
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2222      	movs	r2, #34	@ 0x22
 800b3d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	689a      	ldr	r2, [r3, #8]
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f042 0201 	orr.w	r2, r2, #1
 800b3e6:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b3ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b3f0:	d12a      	bne.n	800b448 <UART_Start_Receive_IT+0x124>
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b3f8:	88fa      	ldrh	r2, [r7, #6]
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	d324      	bcc.n	800b448 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	689b      	ldr	r3, [r3, #8]
 800b402:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b406:	d107      	bne.n	800b418 <UART_Start_Receive_IT+0xf4>
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	691b      	ldr	r3, [r3, #16]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d103      	bne.n	800b418 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	4a1e      	ldr	r2, [pc, #120]	@ (800b48c <UART_Start_Receive_IT+0x168>)
 800b414:	671a      	str	r2, [r3, #112]	@ 0x70
 800b416:	e002      	b.n	800b41e <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	4a1d      	ldr	r2, [pc, #116]	@ (800b490 <UART_Start_Receive_IT+0x16c>)
 800b41c:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	2200      	movs	r2, #0
 800b422:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	681a      	ldr	r2, [r3, #0]
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b434:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	689a      	ldr	r2, [r3, #8]
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800b444:	609a      	str	r2, [r3, #8]
 800b446:	e01b      	b.n	800b480 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	689b      	ldr	r3, [r3, #8]
 800b44c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b450:	d107      	bne.n	800b462 <UART_Start_Receive_IT+0x13e>
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	691b      	ldr	r3, [r3, #16]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d103      	bne.n	800b462 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	4a0d      	ldr	r2, [pc, #52]	@ (800b494 <UART_Start_Receive_IT+0x170>)
 800b45e:	671a      	str	r2, [r3, #112]	@ 0x70
 800b460:	e002      	b.n	800b468 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	4a0c      	ldr	r2, [pc, #48]	@ (800b498 <UART_Start_Receive_IT+0x174>)
 800b466:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	2200      	movs	r2, #0
 800b46c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	681a      	ldr	r2, [r3, #0]
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f442 7290 	orr.w	r2, r2, #288	@ 0x120
 800b47e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800b480:	2300      	movs	r3, #0
}
 800b482:	4618      	mov	r0, r3
 800b484:	3714      	adds	r7, #20
 800b486:	46bd      	mov	sp, r7
 800b488:	bc80      	pop	{r7}
 800b48a:	4770      	bx	lr
 800b48c:	0800ba3d 	.word	0x0800ba3d
 800b490:	0800b839 	.word	0x0800b839
 800b494:	0800b761 	.word	0x0800b761
 800b498:	0800b689 	.word	0x0800b689

0800b49c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b49c:	b480      	push	{r7}
 800b49e:	b083      	sub	sp, #12
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800b4b2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	689a      	ldr	r2, [r3, #8]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 800b4c2:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2220      	movs	r2, #32
 800b4c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 800b4cc:	bf00      	nop
 800b4ce:	370c      	adds	r7, #12
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bc80      	pop	{r7}
 800b4d4:	4770      	bx	lr

0800b4d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b4d6:	b480      	push	{r7}
 800b4d8:	b083      	sub	sp, #12
 800b4da:	af00      	add	r7, sp, #0
 800b4dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800b4ec:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	689b      	ldr	r3, [r3, #8]
 800b4f4:	687a      	ldr	r2, [r7, #4]
 800b4f6:	6812      	ldr	r2, [r2, #0]
 800b4f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4fc:	f023 0301 	bic.w	r3, r3, #1
 800b500:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b506:	2b01      	cmp	r3, #1
 800b508:	d107      	bne.n	800b51a <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	681a      	ldr	r2, [r3, #0]
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f022 0210 	bic.w	r2, r2, #16
 800b518:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2220      	movs	r2, #32
 800b51e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2200      	movs	r2, #0
 800b526:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2200      	movs	r2, #0
 800b52c:	671a      	str	r2, [r3, #112]	@ 0x70
}
 800b52e:	bf00      	nop
 800b530:	370c      	adds	r7, #12
 800b532:	46bd      	mov	sp, r7
 800b534:	bc80      	pop	{r7}
 800b536:	4770      	bx	lr

0800b538 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b084      	sub	sp, #16
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b544:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f003 0320 	and.w	r3, r3, #32
 800b550:	2b00      	cmp	r3, #0
 800b552:	d114      	bne.n	800b57e <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	2200      	movs	r2, #0
 800b558:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	689a      	ldr	r2, [r3, #8]
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b56a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	681a      	ldr	r2, [r3, #0]
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b57a:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b57c:	e002      	b.n	800b584 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800b57e:	68f8      	ldr	r0, [r7, #12]
 800b580:	f7f7 fd4c 	bl	800301c <HAL_UART_TxCpltCallback>
}
 800b584:	bf00      	nop
 800b586:	3710      	adds	r7, #16
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b598:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b59a:	68f8      	ldr	r0, [r7, #12]
 800b59c:	f7ff fac4 	bl	800ab28 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5a0:	bf00      	nop
 800b5a2:	3710      	adds	r7, #16
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}

0800b5a8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b086      	sub	sp, #24
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5b4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b5bc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5c4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	689b      	ldr	r3, [r3, #8]
 800b5cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5d0:	2b80      	cmp	r3, #128	@ 0x80
 800b5d2:	d109      	bne.n	800b5e8 <UART_DMAError+0x40>
 800b5d4:	693b      	ldr	r3, [r7, #16]
 800b5d6:	2b21      	cmp	r3, #33	@ 0x21
 800b5d8:	d106      	bne.n	800b5e8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b5e2:	6978      	ldr	r0, [r7, #20]
 800b5e4:	f7ff ff5a 	bl	800b49c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b5e8:	697b      	ldr	r3, [r7, #20]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	689b      	ldr	r3, [r3, #8]
 800b5ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5f2:	2b40      	cmp	r3, #64	@ 0x40
 800b5f4:	d109      	bne.n	800b60a <UART_DMAError+0x62>
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2b22      	cmp	r3, #34	@ 0x22
 800b5fa:	d106      	bne.n	800b60a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b5fc:	697b      	ldr	r3, [r7, #20]
 800b5fe:	2200      	movs	r2, #0
 800b600:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b604:	6978      	ldr	r0, [r7, #20]
 800b606:	f7ff ff66 	bl	800b4d6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b610:	f043 0210 	orr.w	r2, r3, #16
 800b614:	697b      	ldr	r3, [r7, #20]
 800b616:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b61a:	6978      	ldr	r0, [r7, #20]
 800b61c:	f7ff fa8d 	bl	800ab3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b620:	bf00      	nop
 800b622:	3718      	adds	r7, #24
 800b624:	46bd      	mov	sp, r7
 800b626:	bd80      	pop	{r7, pc}

0800b628 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b634:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	2200      	movs	r2, #0
 800b63a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	2200      	movs	r2, #0
 800b642:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b646:	68f8      	ldr	r0, [r7, #12]
 800b648:	f7ff fa77 	bl	800ab3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b64c:	bf00      	nop
 800b64e:	3710      	adds	r7, #16
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}

0800b654 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b082      	sub	sp, #8
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	681a      	ldr	r2, [r3, #0]
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b66a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2220      	movs	r2, #32
 800b670:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2200      	movs	r2, #0
 800b678:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b67a:	6878      	ldr	r0, [r7, #4]
 800b67c:	f7f7 fcce 	bl	800301c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b680:	bf00      	nop
 800b682:	3708      	adds	r7, #8
 800b684:	46bd      	mov	sp, r7
 800b686:	bd80      	pop	{r7, pc}

0800b688 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b084      	sub	sp, #16
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b696:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b69e:	2b22      	cmp	r3, #34	@ 0x22
 800b6a0:	d152      	bne.n	800b748 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6a8:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b6aa:	89bb      	ldrh	r3, [r7, #12]
 800b6ac:	b2d9      	uxtb	r1, r3
 800b6ae:	89fb      	ldrh	r3, [r7, #14]
 800b6b0:	b2da      	uxtb	r2, r3
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6b6:	400a      	ands	r2, r1
 800b6b8:	b2d2      	uxtb	r2, r2
 800b6ba:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6c0:	1c5a      	adds	r2, r3, #1
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b6cc:	b29b      	uxth	r3, r3
 800b6ce:	3b01      	subs	r3, #1
 800b6d0:	b29a      	uxth	r2, r3
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b6de:	b29b      	uxth	r3, r3
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d139      	bne.n	800b758 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800b6f2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	689a      	ldr	r2, [r3, #8]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f022 0201 	bic.w	r2, r2, #1
 800b702:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2220      	movs	r2, #32
 800b708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2200      	movs	r2, #0
 800b710:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b716:	2b01      	cmp	r3, #1
 800b718:	d10f      	bne.n	800b73a <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	681a      	ldr	r2, [r3, #0]
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	f022 0210 	bic.w	r2, r2, #16
 800b728:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b730:	4619      	mov	r1, r3
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f7ff fa0a 	bl	800ab4c <HAL_UARTEx_RxEventCallback>
 800b738:	e002      	b.n	800b740 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b73a:	6878      	ldr	r0, [r7, #4]
 800b73c:	f7f7 fc7c 	bl	8003038 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2200      	movs	r2, #0
 800b744:	66da      	str	r2, [r3, #108]	@ 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b746:	e007      	b.n	800b758 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	699a      	ldr	r2, [r3, #24]
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	f042 0208 	orr.w	r2, r2, #8
 800b756:	619a      	str	r2, [r3, #24]
}
 800b758:	bf00      	nop
 800b75a:	3710      	adds	r7, #16
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}

0800b760 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b084      	sub	sp, #16
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b76e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b776:	2b22      	cmp	r3, #34	@ 0x22
 800b778:	d152      	bne.n	800b820 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b780:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b786:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800b788:	89ba      	ldrh	r2, [r7, #12]
 800b78a:	89fb      	ldrh	r3, [r7, #14]
 800b78c:	4013      	ands	r3, r2
 800b78e:	b29a      	uxth	r2, r3
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b798:	1c9a      	adds	r2, r3, #2
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b7a4:	b29b      	uxth	r3, r3
 800b7a6:	3b01      	subs	r3, #1
 800b7a8:	b29a      	uxth	r2, r3
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b7b6:	b29b      	uxth	r3, r3
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d139      	bne.n	800b830 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	681a      	ldr	r2, [r3, #0]
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800b7ca:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	689a      	ldr	r2, [r3, #8]
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f022 0201 	bic.w	r2, r2, #1
 800b7da:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2220      	movs	r2, #32
 800b7e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7ee:	2b01      	cmp	r3, #1
 800b7f0:	d10f      	bne.n	800b812 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	681a      	ldr	r2, [r3, #0]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	f022 0210 	bic.w	r2, r2, #16
 800b800:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b808:	4619      	mov	r1, r3
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f7ff f99e 	bl	800ab4c <HAL_UARTEx_RxEventCallback>
 800b810:	e002      	b.n	800b818 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f7f7 fc10 	bl	8003038 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2200      	movs	r2, #0
 800b81c:	66da      	str	r2, [r3, #108]	@ 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b81e:	e007      	b.n	800b830 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	699a      	ldr	r2, [r3, #24]
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f042 0208 	orr.w	r2, r2, #8
 800b82e:	619a      	str	r2, [r3, #24]
}
 800b830:	bf00      	nop
 800b832:	3710      	adds	r7, #16
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}

0800b838 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b088      	sub	sp, #32
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b846:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	69db      	ldr	r3, [r3, #28]
 800b84e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	689b      	ldr	r3, [r3, #8]
 800b85e:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b866:	2b22      	cmp	r3, #34	@ 0x22
 800b868:	f040 80da 	bne.w	800ba20 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b872:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b874:	e0aa      	b.n	800b9cc <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b87c:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b87e:	89bb      	ldrh	r3, [r7, #12]
 800b880:	b2d9      	uxtb	r1, r3
 800b882:	8b7b      	ldrh	r3, [r7, #26]
 800b884:	b2da      	uxtb	r2, r3
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b88a:	400a      	ands	r2, r1
 800b88c:	b2d2      	uxtb	r2, r2
 800b88e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b894:	1c5a      	adds	r2, r3, #1
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	3b01      	subs	r3, #1
 800b8a4:	b29a      	uxth	r2, r3
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	69db      	ldr	r3, [r3, #28]
 800b8b2:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b8b4:	69fb      	ldr	r3, [r7, #28]
 800b8b6:	f003 0307 	and.w	r3, r3, #7
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d04d      	beq.n	800b95a <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b8be:	69fb      	ldr	r3, [r7, #28]
 800b8c0:	f003 0301 	and.w	r3, r3, #1
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d010      	beq.n	800b8ea <UART_RxISR_8BIT_FIFOEN+0xb2>
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d00b      	beq.n	800b8ea <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8e0:	f043 0201 	orr.w	r2, r3, #1
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b8ea:	69fb      	ldr	r3, [r7, #28]
 800b8ec:	f003 0302 	and.w	r3, r3, #2
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d010      	beq.n	800b916 <UART_RxISR_8BIT_FIFOEN+0xde>
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	f003 0301 	and.w	r3, r3, #1
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d00b      	beq.n	800b916 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	2202      	movs	r2, #2
 800b904:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b90c:	f043 0204 	orr.w	r2, r3, #4
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b916:	69fb      	ldr	r3, [r7, #28]
 800b918:	f003 0304 	and.w	r3, r3, #4
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d010      	beq.n	800b942 <UART_RxISR_8BIT_FIFOEN+0x10a>
 800b920:	693b      	ldr	r3, [r7, #16]
 800b922:	f003 0301 	and.w	r3, r3, #1
 800b926:	2b00      	cmp	r3, #0
 800b928:	d00b      	beq.n	800b942 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	2204      	movs	r2, #4
 800b930:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b938:	f043 0202 	orr.w	r2, r3, #2
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d006      	beq.n	800b95a <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f7ff f8f4 	bl	800ab3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2200      	movs	r2, #0
 800b956:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b960:	b29b      	uxth	r3, r3
 800b962:	2b00      	cmp	r3, #0
 800b964:	d132      	bne.n	800b9cc <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	681a      	ldr	r2, [r3, #0]
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b974:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	689b      	ldr	r3, [r3, #8]
 800b97c:	687a      	ldr	r2, [r7, #4]
 800b97e:	6812      	ldr	r2, [r2, #0]
 800b980:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b984:	f023 0301 	bic.w	r3, r3, #1
 800b988:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2220      	movs	r2, #32
 800b98e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2200      	movs	r2, #0
 800b996:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b99c:	2b01      	cmp	r3, #1
 800b99e:	d10f      	bne.n	800b9c0 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	681a      	ldr	r2, [r3, #0]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	f022 0210 	bic.w	r2, r2, #16
 800b9ae:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b9b6:	4619      	mov	r1, r3
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f7ff f8c7 	bl	800ab4c <HAL_UARTEx_RxEventCallback>
 800b9be:	e002      	b.n	800b9c6 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f7f7 fb39 	bl	8003038 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	66da      	str	r2, [r3, #108]	@ 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b9cc:	89fb      	ldrh	r3, [r7, #14]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d005      	beq.n	800b9de <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800b9d2:	69fb      	ldr	r3, [r7, #28]
 800b9d4:	f003 0320 	and.w	r3, r3, #32
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	f47f af4c 	bne.w	800b876 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b9e4:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b9e6:	897b      	ldrh	r3, [r7, #10]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d021      	beq.n	800ba30 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b9f2:	897a      	ldrh	r2, [r7, #10]
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	d21b      	bcs.n	800ba30 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	689a      	ldr	r2, [r3, #8]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800ba06:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	4a0b      	ldr	r2, [pc, #44]	@ (800ba38 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800ba0c:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	681a      	ldr	r2, [r3, #0]
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	f042 0220 	orr.w	r2, r2, #32
 800ba1c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ba1e:	e007      	b.n	800ba30 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	699a      	ldr	r2, [r3, #24]
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f042 0208 	orr.w	r2, r2, #8
 800ba2e:	619a      	str	r2, [r3, #24]
}
 800ba30:	bf00      	nop
 800ba32:	3720      	adds	r7, #32
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}
 800ba38:	0800b689 	.word	0x0800b689

0800ba3c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b08a      	sub	sp, #40	@ 0x28
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ba4a:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	69db      	ldr	r3, [r3, #28]
 800ba52:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	689b      	ldr	r3, [r3, #8]
 800ba62:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba6a:	2b22      	cmp	r3, #34	@ 0x22
 800ba6c:	f040 80da 	bne.w	800bc24 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ba76:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ba78:	e0aa      	b.n	800bbd0 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba80:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba86:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800ba88:	8aba      	ldrh	r2, [r7, #20]
 800ba8a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ba8c:	4013      	ands	r3, r2
 800ba8e:	b29a      	uxth	r2, r3
 800ba90:	693b      	ldr	r3, [r7, #16]
 800ba92:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba98:	1c9a      	adds	r2, r3, #2
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800baa4:	b29b      	uxth	r3, r3
 800baa6:	3b01      	subs	r3, #1
 800baa8:	b29a      	uxth	r2, r3
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	69db      	ldr	r3, [r3, #28]
 800bab6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800bab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baba:	f003 0307 	and.w	r3, r3, #7
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d04d      	beq.n	800bb5e <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac4:	f003 0301 	and.w	r3, r3, #1
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d010      	beq.n	800baee <UART_RxISR_16BIT_FIFOEN+0xb2>
 800bacc:	69fb      	ldr	r3, [r7, #28]
 800bace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d00b      	beq.n	800baee <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	2201      	movs	r2, #1
 800badc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bae4:	f043 0201 	orr.w	r2, r3, #1
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800baee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf0:	f003 0302 	and.w	r3, r3, #2
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d010      	beq.n	800bb1a <UART_RxISR_16BIT_FIFOEN+0xde>
 800baf8:	69bb      	ldr	r3, [r7, #24]
 800bafa:	f003 0301 	and.w	r3, r3, #1
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d00b      	beq.n	800bb1a <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2202      	movs	r2, #2
 800bb08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bb10:	f043 0204 	orr.w	r2, r3, #4
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bb1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb1c:	f003 0304 	and.w	r3, r3, #4
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d010      	beq.n	800bb46 <UART_RxISR_16BIT_FIFOEN+0x10a>
 800bb24:	69bb      	ldr	r3, [r7, #24]
 800bb26:	f003 0301 	and.w	r3, r3, #1
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d00b      	beq.n	800bb46 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	2204      	movs	r2, #4
 800bb34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bb3c:	f043 0202 	orr.w	r2, r3, #2
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d006      	beq.n	800bb5e <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f7fe fff2 	bl	800ab3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bb64:	b29b      	uxth	r3, r3
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d132      	bne.n	800bbd0 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	681a      	ldr	r2, [r3, #0]
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bb78:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	689b      	ldr	r3, [r3, #8]
 800bb80:	687a      	ldr	r2, [r7, #4]
 800bb82:	6812      	ldr	r2, [r2, #0]
 800bb84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bb88:	f023 0301 	bic.w	r3, r3, #1
 800bb8c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	2220      	movs	r2, #32
 800bb92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2200      	movs	r2, #0
 800bb9a:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bba0:	2b01      	cmp	r3, #1
 800bba2:	d10f      	bne.n	800bbc4 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	681a      	ldr	r2, [r3, #0]
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	f022 0210 	bic.w	r2, r2, #16
 800bbb2:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bbba:	4619      	mov	r1, r3
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f7fe ffc5 	bl	800ab4c <HAL_UARTEx_RxEventCallback>
 800bbc2:	e002      	b.n	800bbca <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f7f7 fa37 	bl	8003038 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	2200      	movs	r2, #0
 800bbce:	66da      	str	r2, [r3, #108]	@ 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bbd0:	8afb      	ldrh	r3, [r7, #22]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d005      	beq.n	800bbe2 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800bbd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbd8:	f003 0320 	and.w	r3, r3, #32
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	f47f af4c 	bne.w	800ba7a <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bbe8:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800bbea:	89fb      	ldrh	r3, [r7, #14]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d021      	beq.n	800bc34 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bbf6:	89fa      	ldrh	r2, [r7, #14]
 800bbf8:	429a      	cmp	r2, r3
 800bbfa:	d21b      	bcs.n	800bc34 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	689a      	ldr	r2, [r3, #8]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800bc0a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	4a0b      	ldr	r2, [pc, #44]	@ (800bc3c <UART_RxISR_16BIT_FIFOEN+0x200>)
 800bc10:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	681a      	ldr	r2, [r3, #0]
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f042 0220 	orr.w	r2, r2, #32
 800bc20:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bc22:	e007      	b.n	800bc34 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	699a      	ldr	r2, [r3, #24]
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f042 0208 	orr.w	r2, r2, #8
 800bc32:	619a      	str	r2, [r3, #24]
}
 800bc34:	bf00      	nop
 800bc36:	3728      	adds	r7, #40	@ 0x28
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}
 800bc3c:	0800b761 	.word	0x0800b761

0800bc40 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bc40:	b480      	push	{r7}
 800bc42:	b083      	sub	sp, #12
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bc48:	bf00      	nop
 800bc4a:	370c      	adds	r7, #12
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bc80      	pop	{r7}
 800bc50:	4770      	bx	lr

0800bc52 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bc52:	b480      	push	{r7}
 800bc54:	b083      	sub	sp, #12
 800bc56:	af00      	add	r7, sp, #0
 800bc58:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bc5a:	bf00      	nop
 800bc5c:	370c      	adds	r7, #12
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bc80      	pop	{r7}
 800bc62:	4770      	bx	lr

0800bc64 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bc64:	b480      	push	{r7}
 800bc66:	b083      	sub	sp, #12
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bc6c:	bf00      	nop
 800bc6e:	370c      	adds	r7, #12
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bc80      	pop	{r7}
 800bc74:	4770      	bx	lr

0800bc76 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800bc76:	b580      	push	{r7, lr}
 800bc78:	b088      	sub	sp, #32
 800bc7a:	af02      	add	r7, sp, #8
 800bc7c:	60f8      	str	r0, [r7, #12]
 800bc7e:	1d3b      	adds	r3, r7, #4
 800bc80:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800bc84:	2300      	movs	r3, #0
 800bc86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	d101      	bne.n	800bc96 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800bc92:	2302      	movs	r3, #2
 800bc94:	e046      	b.n	800bd24 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	2201      	movs	r2, #1
 800bc9a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	2224      	movs	r2, #36	@ 0x24
 800bca2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	681a      	ldr	r2, [r3, #0]
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	f022 0201 	bic.w	r2, r2, #1
 800bcb4:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	689b      	ldr	r3, [r3, #8]
 800bcbc:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800bcc0:	687a      	ldr	r2, [r7, #4]
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	430a      	orrs	r2, r1
 800bcc8:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d105      	bne.n	800bcdc <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800bcd0:	1d3b      	adds	r3, r7, #4
 800bcd2:	e893 0006 	ldmia.w	r3, {r1, r2}
 800bcd6:	68f8      	ldr	r0, [r7, #12]
 800bcd8:	f000 f900 	bl	800bedc <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	681a      	ldr	r2, [r3, #0]
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f042 0201 	orr.w	r2, r2, #1
 800bcea:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bcec:	f7f6 fc52 	bl	8002594 <HAL_GetTick>
 800bcf0:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bcf2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bcf6:	9300      	str	r3, [sp, #0]
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bd00:	68f8      	ldr	r0, [r7, #12]
 800bd02:	f7ff fa8f 	bl	800b224 <UART_WaitOnFlagUntilTimeout>
 800bd06:	4603      	mov	r3, r0
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d002      	beq.n	800bd12 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800bd0c:	2303      	movs	r3, #3
 800bd0e:	75fb      	strb	r3, [r7, #23]
 800bd10:	e003      	b.n	800bd1a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	2220      	movs	r2, #32
 800bd16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return status;
 800bd22:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	3718      	adds	r7, #24
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	bd80      	pop	{r7, pc}

0800bd2c <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b083      	sub	sp, #12
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bd3a:	2b01      	cmp	r3, #1
 800bd3c:	d101      	bne.n	800bd42 <HAL_UARTEx_EnableStopMode+0x16>
 800bd3e:	2302      	movs	r3, #2
 800bd40:	e010      	b.n	800bd64 <HAL_UARTEx_EnableStopMode+0x38>
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2201      	movs	r2, #1
 800bd46:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	681a      	ldr	r2, [r3, #0]
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	f042 0202 	orr.w	r2, r2, #2
 800bd58:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800bd62:	2300      	movs	r3, #0
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	370c      	adds	r7, #12
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bc80      	pop	{r7}
 800bd6c:	4770      	bx	lr

0800bd6e <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800bd6e:	b580      	push	{r7, lr}
 800bd70:	b084      	sub	sp, #16
 800bd72:	af00      	add	r7, sp, #0
 800bd74:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bd7c:	2b01      	cmp	r3, #1
 800bd7e:	d101      	bne.n	800bd84 <HAL_UARTEx_EnableFifoMode+0x16>
 800bd80:	2302      	movs	r3, #2
 800bd82:	e02b      	b.n	800bddc <HAL_UARTEx_EnableFifoMode+0x6e>
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2201      	movs	r2, #1
 800bd88:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2224      	movs	r2, #36	@ 0x24
 800bd90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	681a      	ldr	r2, [r3, #0]
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f022 0201 	bic.w	r2, r2, #1
 800bdaa:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bdb2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800bdba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	68fa      	ldr	r2, [r7, #12]
 800bdc2:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	f000 f8ab 	bl	800bf20 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	2220      	movs	r2, #32
 800bdce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800bdda:	2300      	movs	r3, #0
}
 800bddc:	4618      	mov	r0, r3
 800bdde:	3710      	adds	r7, #16
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}

0800bde4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b084      	sub	sp, #16
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
 800bdec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bdf4:	2b01      	cmp	r3, #1
 800bdf6:	d101      	bne.n	800bdfc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bdf8:	2302      	movs	r3, #2
 800bdfa:	e02d      	b.n	800be58 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2201      	movs	r2, #1
 800be00:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2224      	movs	r2, #36	@ 0x24
 800be08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	681a      	ldr	r2, [r3, #0]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	f022 0201 	bic.w	r2, r2, #1
 800be22:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	689b      	ldr	r3, [r3, #8]
 800be2a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	683a      	ldr	r2, [r7, #0]
 800be34:	430a      	orrs	r2, r1
 800be36:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f000 f871 	bl	800bf20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	68fa      	ldr	r2, [r7, #12]
 800be44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2220      	movs	r2, #32
 800be4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2200      	movs	r2, #0
 800be52:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800be56:	2300      	movs	r3, #0
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3710      	adds	r7, #16
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}

0800be60 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
 800be68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800be70:	2b01      	cmp	r3, #1
 800be72:	d101      	bne.n	800be78 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800be74:	2302      	movs	r3, #2
 800be76:	e02d      	b.n	800bed4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2201      	movs	r2, #1
 800be7c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2224      	movs	r2, #36	@ 0x24
 800be84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	681a      	ldr	r2, [r3, #0]
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f022 0201 	bic.w	r2, r2, #1
 800be9e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	689b      	ldr	r3, [r3, #8]
 800bea6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	683a      	ldr	r2, [r7, #0]
 800beb0:	430a      	orrs	r2, r1
 800beb2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f000 f833 	bl	800bf20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	68fa      	ldr	r2, [r7, #12]
 800bec0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2220      	movs	r2, #32
 800bec6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2200      	movs	r2, #0
 800bece:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800bed2:	2300      	movs	r3, #0
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	3710      	adds	r7, #16
 800bed8:	46bd      	mov	sp, r7
 800beda:	bd80      	pop	{r7, pc}

0800bedc <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800bedc:	b480      	push	{r7}
 800bede:	b085      	sub	sp, #20
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	1d3b      	adds	r3, r7, #4
 800bee6:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	685b      	ldr	r3, [r3, #4]
 800bef0:	f023 0210 	bic.w	r2, r3, #16
 800bef4:	893b      	ldrh	r3, [r7, #8]
 800bef6:	4619      	mov	r1, r3
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	430a      	orrs	r2, r1
 800befe:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	685b      	ldr	r3, [r3, #4]
 800bf06:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800bf0a:	7abb      	ldrb	r3, [r7, #10]
 800bf0c:	061a      	lsls	r2, r3, #24
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	430a      	orrs	r2, r1
 800bf14:	605a      	str	r2, [r3, #4]
}
 800bf16:	bf00      	nop
 800bf18:	3714      	adds	r7, #20
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bc80      	pop	{r7}
 800bf1e:	4770      	bx	lr

0800bf20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bf20:	b480      	push	{r7}
 800bf22:	b089      	sub	sp, #36	@ 0x24
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800bf28:	4a2c      	ldr	r2, [pc, #176]	@ (800bfdc <UARTEx_SetNbDataToProcess+0xbc>)
 800bf2a:	f107 0314 	add.w	r3, r7, #20
 800bf2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bf32:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800bf36:	4a2a      	ldr	r2, [pc, #168]	@ (800bfe0 <UARTEx_SetNbDataToProcess+0xc0>)
 800bf38:	f107 030c 	add.w	r3, r7, #12
 800bf3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bf40:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d108      	bne.n	800bf5e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2201      	movs	r2, #1
 800bf50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2201      	movs	r2, #1
 800bf58:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bf5c:	e039      	b.n	800bfd2 <UARTEx_SetNbDataToProcess+0xb2>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bf5e:	2308      	movs	r3, #8
 800bf60:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bf62:	2308      	movs	r3, #8
 800bf64:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	689b      	ldr	r3, [r3, #8]
 800bf6c:	0e5b      	lsrs	r3, r3, #25
 800bf6e:	b2db      	uxtb	r3, r3
 800bf70:	f003 0307 	and.w	r3, r3, #7
 800bf74:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	689b      	ldr	r3, [r3, #8]
 800bf7c:	0f5b      	lsrs	r3, r3, #29
 800bf7e:	b2db      	uxtb	r3, r3
 800bf80:	f003 0307 	and.w	r3, r3, #7
 800bf84:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bf86:	7fbb      	ldrb	r3, [r7, #30]
 800bf88:	7f3a      	ldrb	r2, [r7, #28]
 800bf8a:	3220      	adds	r2, #32
 800bf8c:	443a      	add	r2, r7
 800bf8e:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800bf92:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bf96:	7f3a      	ldrb	r2, [r7, #28]
 800bf98:	3220      	adds	r2, #32
 800bf9a:	443a      	add	r2, r7
 800bf9c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bfa0:	fb93 f3f2 	sdiv	r3, r3, r2
 800bfa4:	b29a      	uxth	r2, r3
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bfac:	7ffb      	ldrb	r3, [r7, #31]
 800bfae:	7f7a      	ldrb	r2, [r7, #29]
 800bfb0:	3220      	adds	r2, #32
 800bfb2:	443a      	add	r2, r7
 800bfb4:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800bfb8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bfbc:	7f7a      	ldrb	r2, [r7, #29]
 800bfbe:	3220      	adds	r2, #32
 800bfc0:	443a      	add	r2, r7
 800bfc2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bfc6:	fb93 f3f2 	sdiv	r3, r3, r2
 800bfca:	b29a      	uxth	r2, r3
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bfd2:	bf00      	nop
 800bfd4:	3724      	adds	r7, #36	@ 0x24
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bc80      	pop	{r7}
 800bfda:	4770      	bx	lr
 800bfdc:	0801d5d8 	.word	0x0801d5d8
 800bfe0:	0801d5e0 	.word	0x0801d5e0

0800bfe4 <CayenneLppReset>:

  /* USER CODE END CayenneLppCursor */
}

void CayenneLppReset(void)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	af00      	add	r7, sp, #0
  CayenneLppCursor = 0;
 800bfe8:	4b03      	ldr	r3, [pc, #12]	@ (800bff8 <CayenneLppReset+0x14>)
 800bfea:	2200      	movs	r2, #0
 800bfec:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN CayenneLppReset */

  /* USER CODE END CayenneLppReset */
}
 800bfee:	bf00      	nop
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bc80      	pop	{r7}
 800bff4:	4770      	bx	lr
 800bff6:	bf00      	nop
 800bff8:	200006a2 	.word	0x200006a2

0800bffc <CayenneLppGetSize>:

uint8_t CayenneLppGetSize(void)
{
 800bffc:	b480      	push	{r7}
 800bffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CayenneLppGetSize */

  /* USER CODE END CayenneLppGetSize */
  return CayenneLppCursor;
 800c000:	4b02      	ldr	r3, [pc, #8]	@ (800c00c <CayenneLppGetSize+0x10>)
 800c002:	781b      	ldrb	r3, [r3, #0]
}
 800c004:	4618      	mov	r0, r3
 800c006:	46bd      	mov	sp, r7
 800c008:	bc80      	pop	{r7}
 800c00a:	4770      	bx	lr
 800c00c:	200006a2 	.word	0x200006a2

0800c010 <CayenneLppCopy>:
  /* USER CODE END CayenneLppGetBuffer */
  return CayenneLppBuffer;
}

uint8_t CayenneLppCopy(uint8_t *dst)
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b082      	sub	sp, #8
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CayenneLppCopy_1 */

  /* USER CODE END CayenneLppCopy_1 */
  UTIL_MEM_cpy_8(dst, CayenneLppBuffer, CayenneLppCursor);
 800c018:	4b06      	ldr	r3, [pc, #24]	@ (800c034 <CayenneLppCopy+0x24>)
 800c01a:	781b      	ldrb	r3, [r3, #0]
 800c01c:	461a      	mov	r2, r3
 800c01e:	4906      	ldr	r1, [pc, #24]	@ (800c038 <CayenneLppCopy+0x28>)
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f00f ffd5 	bl	801bfd0 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN CayenneLppCopy_2 */

  /* USER CODE END CayenneLppCopy_2 */
  return CayenneLppCursor;
 800c026:	4b03      	ldr	r3, [pc, #12]	@ (800c034 <CayenneLppCopy+0x24>)
 800c028:	781b      	ldrb	r3, [r3, #0]
}
 800c02a:	4618      	mov	r0, r3
 800c02c:	3708      	adds	r7, #8
 800c02e:	46bd      	mov	sp, r7
 800c030:	bd80      	pop	{r7, pc}
 800c032:	bf00      	nop
 800c034:	200006a2 	.word	0x200006a2
 800c038:	200005b0 	.word	0x200005b0

0800c03c <CayenneLppAddDigitalInput>:

uint8_t CayenneLppAddDigitalInput(uint8_t channel, uint8_t value)
{
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
 800c042:	4603      	mov	r3, r0
 800c044:	460a      	mov	r2, r1
 800c046:	71fb      	strb	r3, [r7, #7]
 800c048:	4613      	mov	r3, r2
 800c04a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN CayenneLppAddDigitalInput_1 */

  /* USER CODE END CayenneLppAddDigitalInput_1 */
  if ((CayenneLppCursor + LPP_DIGITAL_INPUT_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 800c04c:	4b15      	ldr	r3, [pc, #84]	@ (800c0a4 <CayenneLppAddDigitalInput+0x68>)
 800c04e:	781b      	ldrb	r3, [r3, #0]
 800c050:	2bef      	cmp	r3, #239	@ 0xef
 800c052:	d901      	bls.n	800c058 <CayenneLppAddDigitalInput+0x1c>
  {
    return 0;
 800c054:	2300      	movs	r3, #0
 800c056:	e01f      	b.n	800c098 <CayenneLppAddDigitalInput+0x5c>
  }
  CayenneLppBuffer[CayenneLppCursor++] = channel;
 800c058:	4b12      	ldr	r3, [pc, #72]	@ (800c0a4 <CayenneLppAddDigitalInput+0x68>)
 800c05a:	781b      	ldrb	r3, [r3, #0]
 800c05c:	1c5a      	adds	r2, r3, #1
 800c05e:	b2d1      	uxtb	r1, r2
 800c060:	4a10      	ldr	r2, [pc, #64]	@ (800c0a4 <CayenneLppAddDigitalInput+0x68>)
 800c062:	7011      	strb	r1, [r2, #0]
 800c064:	4619      	mov	r1, r3
 800c066:	4a10      	ldr	r2, [pc, #64]	@ (800c0a8 <CayenneLppAddDigitalInput+0x6c>)
 800c068:	79fb      	ldrb	r3, [r7, #7]
 800c06a:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_DIGITAL_INPUT;
 800c06c:	4b0d      	ldr	r3, [pc, #52]	@ (800c0a4 <CayenneLppAddDigitalInput+0x68>)
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	1c5a      	adds	r2, r3, #1
 800c072:	b2d1      	uxtb	r1, r2
 800c074:	4a0b      	ldr	r2, [pc, #44]	@ (800c0a4 <CayenneLppAddDigitalInput+0x68>)
 800c076:	7011      	strb	r1, [r2, #0]
 800c078:	461a      	mov	r2, r3
 800c07a:	4b0b      	ldr	r3, [pc, #44]	@ (800c0a8 <CayenneLppAddDigitalInput+0x6c>)
 800c07c:	2100      	movs	r1, #0
 800c07e:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = value;
 800c080:	4b08      	ldr	r3, [pc, #32]	@ (800c0a4 <CayenneLppAddDigitalInput+0x68>)
 800c082:	781b      	ldrb	r3, [r3, #0]
 800c084:	1c5a      	adds	r2, r3, #1
 800c086:	b2d1      	uxtb	r1, r2
 800c088:	4a06      	ldr	r2, [pc, #24]	@ (800c0a4 <CayenneLppAddDigitalInput+0x68>)
 800c08a:	7011      	strb	r1, [r2, #0]
 800c08c:	4619      	mov	r1, r3
 800c08e:	4a06      	ldr	r2, [pc, #24]	@ (800c0a8 <CayenneLppAddDigitalInput+0x6c>)
 800c090:	79bb      	ldrb	r3, [r7, #6]
 800c092:	5453      	strb	r3, [r2, r1]
  /* USER CODE BEGIN CayenneLppAddDigitalInput_2 */

  /* USER CODE END CayenneLppAddDigitalInput_2 */
  return CayenneLppCursor;
 800c094:	4b03      	ldr	r3, [pc, #12]	@ (800c0a4 <CayenneLppAddDigitalInput+0x68>)
 800c096:	781b      	ldrb	r3, [r3, #0]
}
 800c098:	4618      	mov	r0, r3
 800c09a:	370c      	adds	r7, #12
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bc80      	pop	{r7}
 800c0a0:	4770      	bx	lr
 800c0a2:	bf00      	nop
 800c0a4:	200006a2 	.word	0x200006a2
 800c0a8:	200005b0 	.word	0x200005b0

0800c0ac <CayenneLppAddAnalogInput>:
  /* USER CODE END CayenneLppAddDigitalOutput_2 */
  return CayenneLppCursor;
}

uint8_t CayenneLppAddAnalogInput(uint8_t channel, uint16_t value)
{
 800c0ac:	b480      	push	{r7}
 800c0ae:	b083      	sub	sp, #12
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	460a      	mov	r2, r1
 800c0b6:	71fb      	strb	r3, [r7, #7]
 800c0b8:	4613      	mov	r3, r2
 800c0ba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN CayenneLppAddAnalogInput_1 */

  /* USER CODE END CayenneLppAddAnalogInput_1 */
  if ((CayenneLppCursor + LPP_ANALOG_INPUT_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 800c0bc:	4b21      	ldr	r3, [pc, #132]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	2bee      	cmp	r3, #238	@ 0xee
 800c0c2:	d901      	bls.n	800c0c8 <CayenneLppAddAnalogInput+0x1c>
  {
    return 0;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	e038      	b.n	800c13a <CayenneLppAddAnalogInput+0x8e>
  }

  value *= 100;
 800c0c8:	88bb      	ldrh	r3, [r7, #4]
 800c0ca:	461a      	mov	r2, r3
 800c0cc:	0092      	lsls	r2, r2, #2
 800c0ce:	4413      	add	r3, r2
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	0091      	lsls	r1, r2, #2
 800c0d4:	461a      	mov	r2, r3
 800c0d6:	460b      	mov	r3, r1
 800c0d8:	4413      	add	r3, r2
 800c0da:	009b      	lsls	r3, r3, #2
 800c0dc:	80bb      	strh	r3, [r7, #4]
  CayenneLppBuffer[CayenneLppCursor++] = channel;
 800c0de:	4b19      	ldr	r3, [pc, #100]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c0e0:	781b      	ldrb	r3, [r3, #0]
 800c0e2:	1c5a      	adds	r2, r3, #1
 800c0e4:	b2d1      	uxtb	r1, r2
 800c0e6:	4a17      	ldr	r2, [pc, #92]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c0e8:	7011      	strb	r1, [r2, #0]
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	4a16      	ldr	r2, [pc, #88]	@ (800c148 <CayenneLppAddAnalogInput+0x9c>)
 800c0ee:	79fb      	ldrb	r3, [r7, #7]
 800c0f0:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_ANALOG_INPUT;
 800c0f2:	4b14      	ldr	r3, [pc, #80]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	1c5a      	adds	r2, r3, #1
 800c0f8:	b2d1      	uxtb	r1, r2
 800c0fa:	4a12      	ldr	r2, [pc, #72]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c0fc:	7011      	strb	r1, [r2, #0]
 800c0fe:	461a      	mov	r2, r3
 800c100:	4b11      	ldr	r3, [pc, #68]	@ (800c148 <CayenneLppAddAnalogInput+0x9c>)
 800c102:	2102      	movs	r1, #2
 800c104:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = value >> 8;
 800c106:	88bb      	ldrh	r3, [r7, #4]
 800c108:	0a1b      	lsrs	r3, r3, #8
 800c10a:	b299      	uxth	r1, r3
 800c10c:	4b0d      	ldr	r3, [pc, #52]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c10e:	781b      	ldrb	r3, [r3, #0]
 800c110:	1c5a      	adds	r2, r3, #1
 800c112:	b2d0      	uxtb	r0, r2
 800c114:	4a0b      	ldr	r2, [pc, #44]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c116:	7010      	strb	r0, [r2, #0]
 800c118:	461a      	mov	r2, r3
 800c11a:	b2c9      	uxtb	r1, r1
 800c11c:	4b0a      	ldr	r3, [pc, #40]	@ (800c148 <CayenneLppAddAnalogInput+0x9c>)
 800c11e:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = value;
 800c120:	4b08      	ldr	r3, [pc, #32]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c122:	781b      	ldrb	r3, [r3, #0]
 800c124:	1c5a      	adds	r2, r3, #1
 800c126:	b2d1      	uxtb	r1, r2
 800c128:	4a06      	ldr	r2, [pc, #24]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c12a:	7011      	strb	r1, [r2, #0]
 800c12c:	461a      	mov	r2, r3
 800c12e:	88bb      	ldrh	r3, [r7, #4]
 800c130:	b2d9      	uxtb	r1, r3
 800c132:	4b05      	ldr	r3, [pc, #20]	@ (800c148 <CayenneLppAddAnalogInput+0x9c>)
 800c134:	5499      	strb	r1, [r3, r2]
  /* USER CODE BEGIN CayenneLppAddAnalogInput_2 */

  /* USER CODE END CayenneLppAddAnalogInput_2 */
  return CayenneLppCursor;
 800c136:	4b03      	ldr	r3, [pc, #12]	@ (800c144 <CayenneLppAddAnalogInput+0x98>)
 800c138:	781b      	ldrb	r3, [r3, #0]
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	370c      	adds	r7, #12
 800c13e:	46bd      	mov	sp, r7
 800c140:	bc80      	pop	{r7}
 800c142:	4770      	bx	lr
 800c144:	200006a2 	.word	0x200006a2
 800c148:	200005b0 	.word	0x200005b0

0800c14c <CayenneLppAddTemperature>:
  /* USER CODE END CayenneLppAddPresence_2 */
  return CayenneLppCursor;
}

uint8_t CayenneLppAddTemperature(uint8_t channel, int16_t celsius)
{
 800c14c:	b480      	push	{r7}
 800c14e:	b085      	sub	sp, #20
 800c150:	af00      	add	r7, sp, #0
 800c152:	4603      	mov	r3, r0
 800c154:	460a      	mov	r2, r1
 800c156:	71fb      	strb	r3, [r7, #7]
 800c158:	4613      	mov	r3, r2
 800c15a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN CayenneLppAddTemperature_1 */

  /* USER CODE END CayenneLppAddTemperature_1 */
  if ((CayenneLppCursor + LPP_TEMPERATURE_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 800c15c:	4b20      	ldr	r3, [pc, #128]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c15e:	781b      	ldrb	r3, [r3, #0]
 800c160:	2bee      	cmp	r3, #238	@ 0xee
 800c162:	d901      	bls.n	800c168 <CayenneLppAddTemperature+0x1c>
  {
    return 0;
 800c164:	2300      	movs	r3, #0
 800c166:	e035      	b.n	800c1d4 <CayenneLppAddTemperature+0x88>
  }
  int16_t val = celsius * 10;
 800c168:	88bb      	ldrh	r3, [r7, #4]
 800c16a:	461a      	mov	r2, r3
 800c16c:	0092      	lsls	r2, r2, #2
 800c16e:	4413      	add	r3, r2
 800c170:	005b      	lsls	r3, r3, #1
 800c172:	b29b      	uxth	r3, r3
 800c174:	81fb      	strh	r3, [r7, #14]
  CayenneLppBuffer[CayenneLppCursor++] = channel;
 800c176:	4b1a      	ldr	r3, [pc, #104]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c178:	781b      	ldrb	r3, [r3, #0]
 800c17a:	1c5a      	adds	r2, r3, #1
 800c17c:	b2d1      	uxtb	r1, r2
 800c17e:	4a18      	ldr	r2, [pc, #96]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c180:	7011      	strb	r1, [r2, #0]
 800c182:	4619      	mov	r1, r3
 800c184:	4a17      	ldr	r2, [pc, #92]	@ (800c1e4 <CayenneLppAddTemperature+0x98>)
 800c186:	79fb      	ldrb	r3, [r7, #7]
 800c188:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_TEMPERATURE;
 800c18a:	4b15      	ldr	r3, [pc, #84]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c18c:	781b      	ldrb	r3, [r3, #0]
 800c18e:	1c5a      	adds	r2, r3, #1
 800c190:	b2d1      	uxtb	r1, r2
 800c192:	4a13      	ldr	r2, [pc, #76]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c194:	7011      	strb	r1, [r2, #0]
 800c196:	461a      	mov	r2, r3
 800c198:	4b12      	ldr	r3, [pc, #72]	@ (800c1e4 <CayenneLppAddTemperature+0x98>)
 800c19a:	2167      	movs	r1, #103	@ 0x67
 800c19c:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = val >> 8;
 800c19e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c1a2:	121b      	asrs	r3, r3, #8
 800c1a4:	b219      	sxth	r1, r3
 800c1a6:	4b0e      	ldr	r3, [pc, #56]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c1a8:	781b      	ldrb	r3, [r3, #0]
 800c1aa:	1c5a      	adds	r2, r3, #1
 800c1ac:	b2d0      	uxtb	r0, r2
 800c1ae:	4a0c      	ldr	r2, [pc, #48]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c1b0:	7010      	strb	r0, [r2, #0]
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	b2c9      	uxtb	r1, r1
 800c1b6:	4b0b      	ldr	r3, [pc, #44]	@ (800c1e4 <CayenneLppAddTemperature+0x98>)
 800c1b8:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = val;
 800c1ba:	4b09      	ldr	r3, [pc, #36]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c1bc:	781b      	ldrb	r3, [r3, #0]
 800c1be:	1c5a      	adds	r2, r3, #1
 800c1c0:	b2d1      	uxtb	r1, r2
 800c1c2:	4a07      	ldr	r2, [pc, #28]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c1c4:	7011      	strb	r1, [r2, #0]
 800c1c6:	461a      	mov	r2, r3
 800c1c8:	89fb      	ldrh	r3, [r7, #14]
 800c1ca:	b2d9      	uxtb	r1, r3
 800c1cc:	4b05      	ldr	r3, [pc, #20]	@ (800c1e4 <CayenneLppAddTemperature+0x98>)
 800c1ce:	5499      	strb	r1, [r3, r2]
  /* USER CODE BEGIN CayenneLppAddTemperature_2 */

  /* USER CODE END CayenneLppAddTemperature_2 */
  return CayenneLppCursor;
 800c1d0:	4b03      	ldr	r3, [pc, #12]	@ (800c1e0 <CayenneLppAddTemperature+0x94>)
 800c1d2:	781b      	ldrb	r3, [r3, #0]
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3714      	adds	r7, #20
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bc80      	pop	{r7}
 800c1dc:	4770      	bx	lr
 800c1de:	bf00      	nop
 800c1e0:	200006a2 	.word	0x200006a2
 800c1e4:	200005b0 	.word	0x200005b0

0800c1e8 <CayenneLppAddRelativeHumidity>:

uint8_t CayenneLppAddRelativeHumidity(uint8_t channel, uint16_t rh)
{
 800c1e8:	b480      	push	{r7}
 800c1ea:	b083      	sub	sp, #12
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	460a      	mov	r2, r1
 800c1f2:	71fb      	strb	r3, [r7, #7]
 800c1f4:	4613      	mov	r3, r2
 800c1f6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN CayenneLppAddRelativeHumidity_1 */

  /* USER CODE END CayenneLppAddRelativeHumidity_1 */
  if ((CayenneLppCursor + LPP_RELATIVE_HUMIDITY_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 800c1f8:	4b16      	ldr	r3, [pc, #88]	@ (800c254 <CayenneLppAddRelativeHumidity+0x6c>)
 800c1fa:	781b      	ldrb	r3, [r3, #0]
 800c1fc:	2bef      	cmp	r3, #239	@ 0xef
 800c1fe:	d901      	bls.n	800c204 <CayenneLppAddRelativeHumidity+0x1c>
  {
    return 0;
 800c200:	2300      	movs	r3, #0
 800c202:	e022      	b.n	800c24a <CayenneLppAddRelativeHumidity+0x62>
  }
  CayenneLppBuffer[CayenneLppCursor++] = channel;
 800c204:	4b13      	ldr	r3, [pc, #76]	@ (800c254 <CayenneLppAddRelativeHumidity+0x6c>)
 800c206:	781b      	ldrb	r3, [r3, #0]
 800c208:	1c5a      	adds	r2, r3, #1
 800c20a:	b2d1      	uxtb	r1, r2
 800c20c:	4a11      	ldr	r2, [pc, #68]	@ (800c254 <CayenneLppAddRelativeHumidity+0x6c>)
 800c20e:	7011      	strb	r1, [r2, #0]
 800c210:	4619      	mov	r1, r3
 800c212:	4a11      	ldr	r2, [pc, #68]	@ (800c258 <CayenneLppAddRelativeHumidity+0x70>)
 800c214:	79fb      	ldrb	r3, [r7, #7]
 800c216:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_RELATIVE_HUMIDITY;
 800c218:	4b0e      	ldr	r3, [pc, #56]	@ (800c254 <CayenneLppAddRelativeHumidity+0x6c>)
 800c21a:	781b      	ldrb	r3, [r3, #0]
 800c21c:	1c5a      	adds	r2, r3, #1
 800c21e:	b2d1      	uxtb	r1, r2
 800c220:	4a0c      	ldr	r2, [pc, #48]	@ (800c254 <CayenneLppAddRelativeHumidity+0x6c>)
 800c222:	7011      	strb	r1, [r2, #0]
 800c224:	461a      	mov	r2, r3
 800c226:	4b0c      	ldr	r3, [pc, #48]	@ (800c258 <CayenneLppAddRelativeHumidity+0x70>)
 800c228:	2168      	movs	r1, #104	@ 0x68
 800c22a:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = rh * 2;
 800c22c:	88bb      	ldrh	r3, [r7, #4]
 800c22e:	b2da      	uxtb	r2, r3
 800c230:	4b08      	ldr	r3, [pc, #32]	@ (800c254 <CayenneLppAddRelativeHumidity+0x6c>)
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	1c59      	adds	r1, r3, #1
 800c236:	b2c8      	uxtb	r0, r1
 800c238:	4906      	ldr	r1, [pc, #24]	@ (800c254 <CayenneLppAddRelativeHumidity+0x6c>)
 800c23a:	7008      	strb	r0, [r1, #0]
 800c23c:	4619      	mov	r1, r3
 800c23e:	0053      	lsls	r3, r2, #1
 800c240:	b2da      	uxtb	r2, r3
 800c242:	4b05      	ldr	r3, [pc, #20]	@ (800c258 <CayenneLppAddRelativeHumidity+0x70>)
 800c244:	545a      	strb	r2, [r3, r1]
  /* USER CODE BEGIN CayenneLppAddRelativeHumidity_2 */

  /* USER CODE END CayenneLppAddRelativeHumidity_2 */
  return CayenneLppCursor;
 800c246:	4b03      	ldr	r3, [pc, #12]	@ (800c254 <CayenneLppAddRelativeHumidity+0x6c>)
 800c248:	781b      	ldrb	r3, [r3, #0]
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	370c      	adds	r7, #12
 800c24e:	46bd      	mov	sp, r7
 800c250:	bc80      	pop	{r7}
 800c252:	4770      	bx	lr
 800c254:	200006a2 	.word	0x200006a2
 800c258:	200005b0 	.word	0x200005b0

0800c25c <CayenneLppAddBarometricPressure>:
  /* USER CODE END CayenneLppAddAccelerometer_2 */
  return CayenneLppCursor;
}

uint8_t CayenneLppAddBarometricPressure(uint8_t channel, uint16_t hpa)
{
 800c25c:	b480      	push	{r7}
 800c25e:	b083      	sub	sp, #12
 800c260:	af00      	add	r7, sp, #0
 800c262:	4603      	mov	r3, r0
 800c264:	460a      	mov	r2, r1
 800c266:	71fb      	strb	r3, [r7, #7]
 800c268:	4613      	mov	r3, r2
 800c26a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN CayenneLppAddBarometricPressure_1 */

  /* USER CODE END CayenneLppAddBarometricPressure_1 */
  if ((CayenneLppCursor + LPP_BAROMETRIC_PRESSURE_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 800c26c:	4b1f      	ldr	r3, [pc, #124]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c26e:	781b      	ldrb	r3, [r3, #0]
 800c270:	2bee      	cmp	r3, #238	@ 0xee
 800c272:	d901      	bls.n	800c278 <CayenneLppAddBarometricPressure+0x1c>
  {
    return 0;
 800c274:	2300      	movs	r3, #0
 800c276:	e033      	b.n	800c2e0 <CayenneLppAddBarometricPressure+0x84>
  }
  hpa *= 10;
 800c278:	88bb      	ldrh	r3, [r7, #4]
 800c27a:	461a      	mov	r2, r3
 800c27c:	0092      	lsls	r2, r2, #2
 800c27e:	4413      	add	r3, r2
 800c280:	005b      	lsls	r3, r3, #1
 800c282:	80bb      	strh	r3, [r7, #4]

  CayenneLppBuffer[CayenneLppCursor++] = channel;
 800c284:	4b19      	ldr	r3, [pc, #100]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c286:	781b      	ldrb	r3, [r3, #0]
 800c288:	1c5a      	adds	r2, r3, #1
 800c28a:	b2d1      	uxtb	r1, r2
 800c28c:	4a17      	ldr	r2, [pc, #92]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c28e:	7011      	strb	r1, [r2, #0]
 800c290:	4619      	mov	r1, r3
 800c292:	4a17      	ldr	r2, [pc, #92]	@ (800c2f0 <CayenneLppAddBarometricPressure+0x94>)
 800c294:	79fb      	ldrb	r3, [r7, #7]
 800c296:	5453      	strb	r3, [r2, r1]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_BAROMETRIC_PRESSURE;
 800c298:	4b14      	ldr	r3, [pc, #80]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c29a:	781b      	ldrb	r3, [r3, #0]
 800c29c:	1c5a      	adds	r2, r3, #1
 800c29e:	b2d1      	uxtb	r1, r2
 800c2a0:	4a12      	ldr	r2, [pc, #72]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c2a2:	7011      	strb	r1, [r2, #0]
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	4b12      	ldr	r3, [pc, #72]	@ (800c2f0 <CayenneLppAddBarometricPressure+0x94>)
 800c2a8:	2173      	movs	r1, #115	@ 0x73
 800c2aa:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = hpa >> 8;
 800c2ac:	88bb      	ldrh	r3, [r7, #4]
 800c2ae:	0a1b      	lsrs	r3, r3, #8
 800c2b0:	b299      	uxth	r1, r3
 800c2b2:	4b0e      	ldr	r3, [pc, #56]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c2b4:	781b      	ldrb	r3, [r3, #0]
 800c2b6:	1c5a      	adds	r2, r3, #1
 800c2b8:	b2d0      	uxtb	r0, r2
 800c2ba:	4a0c      	ldr	r2, [pc, #48]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c2bc:	7010      	strb	r0, [r2, #0]
 800c2be:	461a      	mov	r2, r3
 800c2c0:	b2c9      	uxtb	r1, r1
 800c2c2:	4b0b      	ldr	r3, [pc, #44]	@ (800c2f0 <CayenneLppAddBarometricPressure+0x94>)
 800c2c4:	5499      	strb	r1, [r3, r2]
  CayenneLppBuffer[CayenneLppCursor++] = hpa;
 800c2c6:	4b09      	ldr	r3, [pc, #36]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	1c5a      	adds	r2, r3, #1
 800c2cc:	b2d1      	uxtb	r1, r2
 800c2ce:	4a07      	ldr	r2, [pc, #28]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c2d0:	7011      	strb	r1, [r2, #0]
 800c2d2:	461a      	mov	r2, r3
 800c2d4:	88bb      	ldrh	r3, [r7, #4]
 800c2d6:	b2d9      	uxtb	r1, r3
 800c2d8:	4b05      	ldr	r3, [pc, #20]	@ (800c2f0 <CayenneLppAddBarometricPressure+0x94>)
 800c2da:	5499      	strb	r1, [r3, r2]
  /* USER CODE BEGIN CayenneLppAddBarometricPressure_2 */

  /* USER CODE END CayenneLppAddBarometricPressure_2 */
  return CayenneLppCursor;
 800c2dc:	4b03      	ldr	r3, [pc, #12]	@ (800c2ec <CayenneLppAddBarometricPressure+0x90>)
 800c2de:	781b      	ldrb	r3, [r3, #0]
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	370c      	adds	r7, #12
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bc80      	pop	{r7}
 800c2e8:	4770      	bx	lr
 800c2ea:	bf00      	nop
 800c2ec:	200006a2 	.word	0x200006a2
 800c2f0:	200005b0 	.word	0x200005b0

0800c2f4 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800c2f8:	f7f5 ffa4 	bl	8002244 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800c2fc:	f000 f976 	bl	800c5ec <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800c300:	bf00      	nop
 800c302:	bd80      	pop	{r7, pc}

0800c304 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800c308:	f04f 30ff 	mov.w	r0, #4294967295
 800c30c:	f010 f9f8 	bl	801c700 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800c310:	bf00      	nop
 800c312:	bd80      	pop	{r7, pc}

0800c314 <AMG8833_ReadPixels>:
/**
 * @brief Read all pixels from the AMG8833
 * @return HAL_OK if successful, HAL_ERROR otherwise
 */
HAL_StatusTypeDef AMG8833_ReadPixels(void)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b0a6      	sub	sp, #152	@ 0x98
 800c318:	af04      	add	r7, sp, #16
    uint8_t rawData[128]; // 2 bytes per pixel * 64 pixels
    HAL_StatusTypeDef status;

    // Read all 64 temperature registers at once
    status = HAL_I2C_Mem_Read(&AMG8833_I2C, AMG8833_ADDR, AMG8833_TEMP_BASE, I2C_MEMADD_SIZE_8BIT, rawData, 128, 1000);
 800c31a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c31e:	9302      	str	r3, [sp, #8]
 800c320:	2380      	movs	r3, #128	@ 0x80
 800c322:	9301      	str	r3, [sp, #4]
 800c324:	463b      	mov	r3, r7
 800c326:	9300      	str	r3, [sp, #0]
 800c328:	2301      	movs	r3, #1
 800c32a:	2280      	movs	r2, #128	@ 0x80
 800c32c:	21d2      	movs	r1, #210	@ 0xd2
 800c32e:	4826      	ldr	r0, [pc, #152]	@ (800c3c8 <AMG8833_ReadPixels+0xb4>)
 800c330:	f7fa ff70 	bl	8007214 <HAL_I2C_Mem_Read>
 800c334:	4603      	mov	r3, r0
 800c336:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
    if (status != HAL_OK) {
 800c33a:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d002      	beq.n	800c348 <AMG8833_ReadPixels+0x34>
        return status;
 800c342:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800c346:	e03b      	b.n	800c3c0 <AMG8833_ReadPixels+0xac>
    }

    // Process the raw data
    for (int i = 0; i < 64; i++) {
 800c348:	2300      	movs	r3, #0
 800c34a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c34e:	e032      	b.n	800c3b6 <AMG8833_ReadPixels+0xa2>
        // Combine the two bytes to create a 12-bit signed value
        // Data is stored in 12-bit, sign extended to 16-bit, LSB first
        pixelTemperatureRaw[i] = (int16_t)(rawData[i*2] | (rawData[i*2+1] << 8));
 800c350:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c354:	005b      	lsls	r3, r3, #1
 800c356:	3388      	adds	r3, #136	@ 0x88
 800c358:	443b      	add	r3, r7
 800c35a:	f813 3c88 	ldrb.w	r3, [r3, #-136]
 800c35e:	b21a      	sxth	r2, r3
 800c360:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c364:	005b      	lsls	r3, r3, #1
 800c366:	3301      	adds	r3, #1
 800c368:	3388      	adds	r3, #136	@ 0x88
 800c36a:	443b      	add	r3, r7
 800c36c:	f813 3c88 	ldrb.w	r3, [r3, #-136]
 800c370:	021b      	lsls	r3, r3, #8
 800c372:	b21b      	sxth	r3, r3
 800c374:	4313      	orrs	r3, r2
 800c376:	b219      	sxth	r1, r3
 800c378:	4a14      	ldr	r2, [pc, #80]	@ (800c3cc <AMG8833_ReadPixels+0xb8>)
 800c37a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c37e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        // Convert raw value to temperature in Celsius
        pixelTemperature[i] = pixelTemperatureRaw[i] * AMG8833_TEMP_FACTOR;
 800c382:	4a12      	ldr	r2, [pc, #72]	@ (800c3cc <AMG8833_ReadPixels+0xb8>)
 800c384:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c388:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800c38c:	4618      	mov	r0, r3
 800c38e:	f7f4 fa21 	bl	80007d4 <__aeabi_i2f>
 800c392:	4603      	mov	r3, r0
 800c394:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 800c398:	4618      	mov	r0, r3
 800c39a:	f7f4 fa6f 	bl	800087c <__aeabi_fmul>
 800c39e:	4603      	mov	r3, r0
 800c3a0:	4619      	mov	r1, r3
 800c3a2:	4a0b      	ldr	r2, [pc, #44]	@ (800c3d0 <AMG8833_ReadPixels+0xbc>)
 800c3a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c3a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 64; i++) {
 800c3ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c3b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c3ba:	2b3f      	cmp	r3, #63	@ 0x3f
 800c3bc:	ddc8      	ble.n	800c350 <AMG8833_ReadPixels+0x3c>
    }

    return HAL_OK;
 800c3be:	2300      	movs	r3, #0
}
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	3788      	adds	r7, #136	@ 0x88
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	bd80      	pop	{r7, pc}
 800c3c8:	200003b4 	.word	0x200003b4
 800c3cc:	200006a4 	.word	0x200006a4
 800c3d0:	20000724 	.word	0x20000724

0800c3d4 <AMG8833_PrepareChirpStackData>:
 * @param buffer Output buffer where formatted data will be stored
 * @param bufferSize Size of the output buffer
 * @return Number of bytes written to buffer, or -1 on error
 */
int AMG8833_PrepareChirpStackData(uint8_t* buffer, uint16_t bufferSize)
{
 800c3d4:	b590      	push	{r4, r7, lr}
 800c3d6:	b087      	sub	sp, #28
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
 800c3dc:	460b      	mov	r3, r1
 800c3de:	807b      	strh	r3, [r7, #2]
    // Check if buffer is large enough (at minimum we need 64 bytes for 1 byte per pixel)
    if (bufferSize < 64) {
 800c3e0:	887b      	ldrh	r3, [r7, #2]
 800c3e2:	2b3f      	cmp	r3, #63	@ 0x3f
 800c3e4:	d802      	bhi.n	800c3ec <AMG8833_PrepareChirpStackData+0x18>
        return -1;
 800c3e6:	f04f 33ff 	mov.w	r3, #4294967295
 800c3ea:	e05a      	b.n	800c4a2 <AMG8833_PrepareChirpStackData+0xce>
    }

    // Option 1: Send raw 12-bit values (128 bytes total)
    // This preserves full resolution but uses more bandwidth
    if (bufferSize >= 128) {
 800c3ec:	887b      	ldrh	r3, [r7, #2]
 800c3ee:	2b7f      	cmp	r3, #127	@ 0x7f
 800c3f0:	d922      	bls.n	800c438 <AMG8833_PrepareChirpStackData+0x64>
        for (int i = 0; i < 64; i++) {
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	617b      	str	r3, [r7, #20]
 800c3f6:	e01a      	b.n	800c42e <AMG8833_PrepareChirpStackData+0x5a>
            // Store each 16-bit value (LSB first)
            buffer[i*2] = pixelTemperatureRaw[i] & 0xFF;
 800c3f8:	4a2c      	ldr	r2, [pc, #176]	@ (800c4ac <AMG8833_PrepareChirpStackData+0xd8>)
 800c3fa:	697b      	ldr	r3, [r7, #20]
 800c3fc:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800c400:	697b      	ldr	r3, [r7, #20]
 800c402:	005b      	lsls	r3, r3, #1
 800c404:	4619      	mov	r1, r3
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	440b      	add	r3, r1
 800c40a:	b2d2      	uxtb	r2, r2
 800c40c:	701a      	strb	r2, [r3, #0]
            buffer[i*2+1] = (pixelTemperatureRaw[i] >> 8) & 0xFF;
 800c40e:	4a27      	ldr	r2, [pc, #156]	@ (800c4ac <AMG8833_PrepareChirpStackData+0xd8>)
 800c410:	697b      	ldr	r3, [r7, #20]
 800c412:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800c416:	121b      	asrs	r3, r3, #8
 800c418:	b219      	sxth	r1, r3
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	005b      	lsls	r3, r3, #1
 800c41e:	3301      	adds	r3, #1
 800c420:	687a      	ldr	r2, [r7, #4]
 800c422:	4413      	add	r3, r2
 800c424:	b2ca      	uxtb	r2, r1
 800c426:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 64; i++) {
 800c428:	697b      	ldr	r3, [r7, #20]
 800c42a:	3301      	adds	r3, #1
 800c42c:	617b      	str	r3, [r7, #20]
 800c42e:	697b      	ldr	r3, [r7, #20]
 800c430:	2b3f      	cmp	r3, #63	@ 0x3f
 800c432:	dde1      	ble.n	800c3f8 <AMG8833_PrepareChirpStackData+0x24>
        }
        return 128;
 800c434:	2380      	movs	r3, #128	@ 0x80
 800c436:	e034      	b.n	800c4a2 <AMG8833_PrepareChirpStackData+0xce>
    }

    // Option 2: Compress to 8-bit values for lower bandwidth
    // This maps temperature range from -20C to 80C to 0-255 value range (25C = 127)
    else {
        for (int i = 0; i < 64; i++) {
 800c438:	2300      	movs	r3, #0
 800c43a:	613b      	str	r3, [r7, #16]
 800c43c:	e02d      	b.n	800c49a <AMG8833_PrepareChirpStackData+0xc6>
            // Convert temperature to 8-bit range (100C range mapped to 0-255)
            float temp = pixelTemperature[i];
 800c43e:	4a1c      	ldr	r2, [pc, #112]	@ (800c4b0 <AMG8833_PrepareChirpStackData+0xdc>)
 800c440:	693b      	ldr	r3, [r7, #16]
 800c442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c446:	60fb      	str	r3, [r7, #12]
            // Clamp to expected range
            if (temp < -20.0f) temp = -20.0f;
 800c448:	491a      	ldr	r1, [pc, #104]	@ (800c4b4 <AMG8833_PrepareChirpStackData+0xe0>)
 800c44a:	68f8      	ldr	r0, [r7, #12]
 800c44c:	f7f4 fbb4 	bl	8000bb8 <__aeabi_fcmplt>
 800c450:	4603      	mov	r3, r0
 800c452:	2b00      	cmp	r3, #0
 800c454:	d001      	beq.n	800c45a <AMG8833_PrepareChirpStackData+0x86>
 800c456:	4b17      	ldr	r3, [pc, #92]	@ (800c4b4 <AMG8833_PrepareChirpStackData+0xe0>)
 800c458:	60fb      	str	r3, [r7, #12]
            if (temp > 80.0f) temp = 80.0f;
 800c45a:	4917      	ldr	r1, [pc, #92]	@ (800c4b8 <AMG8833_PrepareChirpStackData+0xe4>)
 800c45c:	68f8      	ldr	r0, [r7, #12]
 800c45e:	f7f4 fbc9 	bl	8000bf4 <__aeabi_fcmpgt>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d001      	beq.n	800c46c <AMG8833_PrepareChirpStackData+0x98>
 800c468:	4b13      	ldr	r3, [pc, #76]	@ (800c4b8 <AMG8833_PrepareChirpStackData+0xe4>)
 800c46a:	60fb      	str	r3, [r7, #12]
            // Map to 0-255 range
            buffer[i] = (uint8_t)((temp + 20.0f) * 2.55f);
 800c46c:	4913      	ldr	r1, [pc, #76]	@ (800c4bc <AMG8833_PrepareChirpStackData+0xe8>)
 800c46e:	68f8      	ldr	r0, [r7, #12]
 800c470:	f7f4 f8fc 	bl	800066c <__addsf3>
 800c474:	4603      	mov	r3, r0
 800c476:	4912      	ldr	r1, [pc, #72]	@ (800c4c0 <AMG8833_PrepareChirpStackData+0xec>)
 800c478:	4618      	mov	r0, r3
 800c47a:	f7f4 f9ff 	bl	800087c <__aeabi_fmul>
 800c47e:	4603      	mov	r3, r0
 800c480:	4619      	mov	r1, r3
 800c482:	693b      	ldr	r3, [r7, #16]
 800c484:	687a      	ldr	r2, [r7, #4]
 800c486:	18d4      	adds	r4, r2, r3
 800c488:	4608      	mov	r0, r1
 800c48a:	f7f4 fbe3 	bl	8000c54 <__aeabi_f2uiz>
 800c48e:	4603      	mov	r3, r0
 800c490:	b2db      	uxtb	r3, r3
 800c492:	7023      	strb	r3, [r4, #0]
        for (int i = 0; i < 64; i++) {
 800c494:	693b      	ldr	r3, [r7, #16]
 800c496:	3301      	adds	r3, #1
 800c498:	613b      	str	r3, [r7, #16]
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	2b3f      	cmp	r3, #63	@ 0x3f
 800c49e:	ddce      	ble.n	800c43e <AMG8833_PrepareChirpStackData+0x6a>
        }
        return 64;
 800c4a0:	2340      	movs	r3, #64	@ 0x40
    }
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	371c      	adds	r7, #28
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd90      	pop	{r4, r7, pc}
 800c4aa:	bf00      	nop
 800c4ac:	200006a4 	.word	0x200006a4
 800c4b0:	20000724 	.word	0x20000724
 800c4b4:	c1a00000 	.word	0xc1a00000
 800c4b8:	42a00000 	.word	0x42a00000
 800c4bc:	41a00000 	.word	0x41a00000
 800c4c0:	40233333 	.word	0x40233333

0800c4c4 <AMG8833_GetStats>:
 * @param min Pointer to store minimum temperature
 * @param max Pointer to store maximum temperature
 * @param avg Pointer to store average temperature
 */
void AMG8833_GetStats(float* min, float* max, float* avg)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b086      	sub	sp, #24
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	60f8      	str	r0, [r7, #12]
 800c4cc:	60b9      	str	r1, [r7, #8]
 800c4ce:	607a      	str	r2, [r7, #4]
    *min = pixelTemperature[0];
 800c4d0:	4b28      	ldr	r3, [pc, #160]	@ (800c574 <AMG8833_GetStats+0xb0>)
 800c4d2:	681a      	ldr	r2, [r3, #0]
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	601a      	str	r2, [r3, #0]
    *max = pixelTemperature[0];
 800c4d8:	4b26      	ldr	r3, [pc, #152]	@ (800c574 <AMG8833_GetStats+0xb0>)
 800c4da:	681a      	ldr	r2, [r3, #0]
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	601a      	str	r2, [r3, #0]
    float sum = 0.0f;
 800c4e0:	f04f 0300 	mov.w	r3, #0
 800c4e4:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < 64; i++) {
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	613b      	str	r3, [r7, #16]
 800c4ea:	e032      	b.n	800c552 <AMG8833_GetStats+0x8e>
        if (pixelTemperature[i] < *min) *min = pixelTemperature[i];
 800c4ec:	4a21      	ldr	r2, [pc, #132]	@ (800c574 <AMG8833_GetStats+0xb0>)
 800c4ee:	693b      	ldr	r3, [r7, #16]
 800c4f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4619      	mov	r1, r3
 800c4fa:	4610      	mov	r0, r2
 800c4fc:	f7f4 fb5c 	bl	8000bb8 <__aeabi_fcmplt>
 800c500:	4603      	mov	r3, r0
 800c502:	2b00      	cmp	r3, #0
 800c504:	d005      	beq.n	800c512 <AMG8833_GetStats+0x4e>
 800c506:	4a1b      	ldr	r2, [pc, #108]	@ (800c574 <AMG8833_GetStats+0xb0>)
 800c508:	693b      	ldr	r3, [r7, #16]
 800c50a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	601a      	str	r2, [r3, #0]
        if (pixelTemperature[i] > *max) *max = pixelTemperature[i];
 800c512:	4a18      	ldr	r2, [pc, #96]	@ (800c574 <AMG8833_GetStats+0xb0>)
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c51a:	68bb      	ldr	r3, [r7, #8]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	4619      	mov	r1, r3
 800c520:	4610      	mov	r0, r2
 800c522:	f7f4 fb67 	bl	8000bf4 <__aeabi_fcmpgt>
 800c526:	4603      	mov	r3, r0
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d005      	beq.n	800c538 <AMG8833_GetStats+0x74>
 800c52c:	4a11      	ldr	r2, [pc, #68]	@ (800c574 <AMG8833_GetStats+0xb0>)
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	601a      	str	r2, [r3, #0]
        sum += pixelTemperature[i];
 800c538:	4a0e      	ldr	r2, [pc, #56]	@ (800c574 <AMG8833_GetStats+0xb0>)
 800c53a:	693b      	ldr	r3, [r7, #16]
 800c53c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c540:	4619      	mov	r1, r3
 800c542:	6978      	ldr	r0, [r7, #20]
 800c544:	f7f4 f892 	bl	800066c <__addsf3>
 800c548:	4603      	mov	r3, r0
 800c54a:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 64; i++) {
 800c54c:	693b      	ldr	r3, [r7, #16]
 800c54e:	3301      	adds	r3, #1
 800c550:	613b      	str	r3, [r7, #16]
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	2b3f      	cmp	r3, #63	@ 0x3f
 800c556:	ddc9      	ble.n	800c4ec <AMG8833_GetStats+0x28>
    }

    *avg = sum / 64.0f;
 800c558:	f04f 4185 	mov.w	r1, #1115684864	@ 0x42800000
 800c55c:	6978      	ldr	r0, [r7, #20]
 800c55e:	f7f4 fa41 	bl	80009e4 <__aeabi_fdiv>
 800c562:	4603      	mov	r3, r0
 800c564:	461a      	mov	r2, r3
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	601a      	str	r2, [r3, #0]
}
 800c56a:	bf00      	nop
 800c56c:	3718      	adds	r7, #24
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}
 800c572:	bf00      	nop
 800c574:	20000724 	.word	0x20000724

0800c578 <AMG8833_Sleep>:
/**
 * @brief Power down the AMG8833
 * @return HAL_OK if successful, HAL_ERROR otherwise
 */
HAL_StatusTypeDef AMG8833_Sleep(void)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b086      	sub	sp, #24
 800c57c:	af04      	add	r7, sp, #16
    uint8_t config = AMG8833_SLEEP_MODE;
 800c57e:	2310      	movs	r3, #16
 800c580:	71fb      	strb	r3, [r7, #7]
    return HAL_I2C_Mem_Write(&AMG8833_I2C, AMG8833_ADDR, AMG8833_POWER_CTRL, I2C_MEMADD_SIZE_8BIT, &config, 1, 100);
 800c582:	2364      	movs	r3, #100	@ 0x64
 800c584:	9302      	str	r3, [sp, #8]
 800c586:	2301      	movs	r3, #1
 800c588:	9301      	str	r3, [sp, #4]
 800c58a:	1dfb      	adds	r3, r7, #7
 800c58c:	9300      	str	r3, [sp, #0]
 800c58e:	2301      	movs	r3, #1
 800c590:	2200      	movs	r2, #0
 800c592:	21d2      	movs	r1, #210	@ 0xd2
 800c594:	4803      	ldr	r0, [pc, #12]	@ (800c5a4 <AMG8833_Sleep+0x2c>)
 800c596:	f7fa fd29 	bl	8006fec <HAL_I2C_Mem_Write>
 800c59a:	4603      	mov	r3, r0
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3708      	adds	r7, #8
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}
 800c5a4:	200003b4 	.word	0x200003b4

0800c5a8 <AMG8833_WakeUp>:
/**
 * @brief Wake up the AMG8833 from sleep mode
 * @return HAL_OK if successful, HAL_ERROR otherwise
 */
HAL_StatusTypeDef AMG8833_WakeUp(void)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b086      	sub	sp, #24
 800c5ac:	af04      	add	r7, sp, #16
    uint8_t config = AMG8833_NORMAL_MODE;
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(&AMG8833_I2C, AMG8833_ADDR, AMG8833_POWER_CTRL, I2C_MEMADD_SIZE_8BIT, &config, 1, 100);
 800c5b2:	2364      	movs	r3, #100	@ 0x64
 800c5b4:	9302      	str	r3, [sp, #8]
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	9301      	str	r3, [sp, #4]
 800c5ba:	1dbb      	adds	r3, r7, #6
 800c5bc:	9300      	str	r3, [sp, #0]
 800c5be:	2301      	movs	r3, #1
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	21d2      	movs	r1, #210	@ 0xd2
 800c5c4:	4808      	ldr	r0, [pc, #32]	@ (800c5e8 <AMG8833_WakeUp+0x40>)
 800c5c6:	f7fa fd11 	bl	8006fec <HAL_I2C_Mem_Write>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) {
 800c5ce:	79fb      	ldrb	r3, [r7, #7]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d001      	beq.n	800c5d8 <AMG8833_WakeUp+0x30>
        return status;
 800c5d4:	79fb      	ldrb	r3, [r7, #7]
 800c5d6:	e003      	b.n	800c5e0 <AMG8833_WakeUp+0x38>
    }

    // Wait for sensor to wake up
    HAL_Delay(50);
 800c5d8:	2032      	movs	r0, #50	@ 0x32
 800c5da:	f7f5 ffe2 	bl	80025a2 <HAL_Delay>

    return HAL_OK;
 800c5de:	2300      	movs	r3, #0
}
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	3708      	adds	r7, #8
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}
 800c5e8:	200003b4 	.word	0x200003b4

0800c5ec <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b084      	sub	sp, #16
 800c5f0:	af04      	add	r7, sp, #16
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 800c5f2:	2002      	movs	r0, #2
 800c5f4:	f7f4 ff22 	bl	800143c <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 800c5f8:	2001      	movs	r0, #1
 800c5fa:	f7f4 ff1f 	bl	800143c <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 800c5fe:	2000      	movs	r0, #0
 800c600:	f7f4 ff1c 	bl	800143c <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 800c604:	2101      	movs	r1, #1
 800c606:	2002      	movs	r0, #2
 800c608:	f7f4 ffa0 	bl	800154c <SYS_PB_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 800c60c:	2300      	movs	r3, #0
 800c60e:	9302      	str	r3, [sp, #8]
 800c610:	2300      	movs	r3, #0
 800c612:	9301      	str	r3, [sp, #4]
 800c614:	2301      	movs	r3, #1
 800c616:	9300      	str	r3, [sp, #0]
 800c618:	4b3f      	ldr	r3, [pc, #252]	@ (800c718 <LoRaWAN_Init+0x12c>)
 800c61a:	2200      	movs	r2, #0
 800c61c:	2100      	movs	r1, #0
 800c61e:	2002      	movs	r0, #2
 800c620:	f010 fc8e 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 800c624:	2301      	movs	r3, #1
 800c626:	9302      	str	r3, [sp, #8]
 800c628:	2302      	movs	r3, #2
 800c62a:	9301      	str	r3, [sp, #4]
 800c62c:	2302      	movs	r3, #2
 800c62e:	9300      	str	r3, [sp, #0]
 800c630:	4b3a      	ldr	r3, [pc, #232]	@ (800c71c <LoRaWAN_Init+0x130>)
 800c632:	2200      	movs	r2, #0
 800c634:	2100      	movs	r1, #0
 800c636:	2002      	movs	r0, #2
 800c638:	f010 fc82 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 800c63c:	2301      	movs	r3, #1
 800c63e:	9302      	str	r3, [sp, #8]
 800c640:	2306      	movs	r3, #6
 800c642:	9301      	str	r3, [sp, #4]
 800c644:	2300      	movs	r3, #0
 800c646:	9300      	str	r3, [sp, #0]
 800c648:	4b35      	ldr	r3, [pc, #212]	@ (800c720 <LoRaWAN_Init+0x134>)
 800c64a:	2200      	movs	r2, #0
 800c64c:	2100      	movs	r1, #0
 800c64e:	2002      	movs	r0, #2
 800c650:	f010 fc76 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800c654:	2300      	movs	r3, #0
 800c656:	9300      	str	r3, [sp, #0]
 800c658:	4b32      	ldr	r3, [pc, #200]	@ (800c724 <LoRaWAN_Init+0x138>)
 800c65a:	2200      	movs	r2, #0
 800c65c:	f04f 31ff 	mov.w	r1, #4294967295
 800c660:	4831      	ldr	r0, [pc, #196]	@ (800c728 <LoRaWAN_Init+0x13c>)
 800c662:	f010 f9d1 	bl	801ca08 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800c666:	2300      	movs	r3, #0
 800c668:	9300      	str	r3, [sp, #0]
 800c66a:	4b30      	ldr	r3, [pc, #192]	@ (800c72c <LoRaWAN_Init+0x140>)
 800c66c:	2200      	movs	r2, #0
 800c66e:	f04f 31ff 	mov.w	r1, #4294967295
 800c672:	482f      	ldr	r0, [pc, #188]	@ (800c730 <LoRaWAN_Init+0x144>)
 800c674:	f010 f9c8 	bl	801ca08 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800c678:	2300      	movs	r3, #0
 800c67a:	9300      	str	r3, [sp, #0]
 800c67c:	4b2d      	ldr	r3, [pc, #180]	@ (800c734 <LoRaWAN_Init+0x148>)
 800c67e:	2201      	movs	r2, #1
 800c680:	f04f 31ff 	mov.w	r1, #4294967295
 800c684:	482c      	ldr	r0, [pc, #176]	@ (800c738 <LoRaWAN_Init+0x14c>)
 800c686:	f010 f9bf 	bl	801ca08 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 800c68a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800c68e:	4826      	ldr	r0, [pc, #152]	@ (800c728 <LoRaWAN_Init+0x13c>)
 800c690:	f010 face 	bl	801cc30 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 800c694:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800c698:	4825      	ldr	r0, [pc, #148]	@ (800c730 <LoRaWAN_Init+0x144>)
 800c69a:	f010 fac9 	bl	801cc30 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 800c69e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800c6a2:	4825      	ldr	r0, [pc, #148]	@ (800c738 <LoRaWAN_Init+0x14c>)
 800c6a4:	f010 fac4 	bl	801cc30 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800c6a8:	4a24      	ldr	r2, [pc, #144]	@ (800c73c <LoRaWAN_Init+0x150>)
 800c6aa:	2100      	movs	r1, #0
 800c6ac:	2001      	movs	r0, #1
 800c6ae:	f010 f90b 	bl	801c8c8 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800c6b2:	4a23      	ldr	r2, [pc, #140]	@ (800c740 <LoRaWAN_Init+0x154>)
 800c6b4:	2100      	movs	r1, #0
 800c6b6:	2002      	movs	r0, #2
 800c6b8:	f010 f906 	bl	801c8c8 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800c6bc:	f000 fdb2 	bl	800d224 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 800c6c0:	4820      	ldr	r0, [pc, #128]	@ (800c744 <LoRaWAN_Init+0x158>)
 800c6c2:	f002 fb33 	bl	800ed2c <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800c6c6:	4820      	ldr	r0, [pc, #128]	@ (800c748 <LoRaWAN_Init+0x15c>)
 800c6c8:	f002 fb76 	bl	800edb8 <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 800c6cc:	481a      	ldr	r0, [pc, #104]	@ (800c738 <LoRaWAN_Init+0x14c>)
 800c6ce:	f010 f9d1 	bl	801ca74 <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 800c6d2:	4b1e      	ldr	r3, [pc, #120]	@ (800c74c <LoRaWAN_Init+0x160>)
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f002 fcb6 	bl	800f048 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800c6dc:	4b1c      	ldr	r3, [pc, #112]	@ (800c750 <LoRaWAN_Init+0x164>)
 800c6de:	781b      	ldrb	r3, [r3, #0]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d111      	bne.n	800c708 <LoRaWAN_Init+0x11c>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	9300      	str	r3, [sp, #0]
 800c6e8:	4b1a      	ldr	r3, [pc, #104]	@ (800c754 <LoRaWAN_Init+0x168>)
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	f04f 31ff 	mov.w	r1, #4294967295
 800c6f0:	4819      	ldr	r0, [pc, #100]	@ (800c758 <LoRaWAN_Init+0x16c>)
 800c6f2:	f010 f989 	bl	801ca08 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 800c6f6:	f242 7110 	movw	r1, #10000	@ 0x2710
 800c6fa:	4817      	ldr	r0, [pc, #92]	@ (800c758 <LoRaWAN_Init+0x16c>)
 800c6fc:	f010 fa98 	bl	801cc30 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800c700:	4815      	ldr	r0, [pc, #84]	@ (800c758 <LoRaWAN_Init+0x16c>)
 800c702:	f010 f9b7 	bl	801ca74 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800c706:	e003      	b.n	800c710 <LoRaWAN_Init+0x124>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 800c708:	2101      	movs	r1, #1
 800c70a:	2000      	movs	r0, #0
 800c70c:	f7f4 ff1e 	bl	800154c <SYS_PB_Init>
}
 800c710:	bf00      	nop
 800c712:	46bd      	mov	sp, r7
 800c714:	bd80      	pop	{r7, pc}
 800c716:	bf00      	nop
 800c718:	0801d658 	.word	0x0801d658
 800c71c:	0801d678 	.word	0x0801d678
 800c720:	0801d698 	.word	0x0801d698
 800c724:	0800d095 	.word	0x0800d095
 800c728:	20000930 	.word	0x20000930
 800c72c:	0800d0ab 	.word	0x0800d0ab
 800c730:	20000948 	.word	0x20000948
 800c734:	0800d0c1 	.word	0x0800d0c1
 800c738:	20000960 	.word	0x20000960
 800c73c:	0800efa1 	.word	0x0800efa1
 800c740:	0800c8bd 	.word	0x0800c8bd
 800c744:	200000cc 	.word	0x200000cc
 800c748:	200000e4 	.word	0x200000e4
 800c74c:	200000c8 	.word	0x200000c8
 800c750:	20000917 	.word	0x20000917
 800c754:	0800d071 	.word	0x0800d071
 800c758:	20000918 	.word	0x20000918

0800c75c <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b082      	sub	sp, #8
 800c760:	af00      	add	r7, sp, #0
 800c762:	4603      	mov	r3, r0
 800c764:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 800c766:	88fb      	ldrh	r3, [r7, #6]
 800c768:	2b01      	cmp	r3, #1
 800c76a:	d002      	beq.n	800c772 <HAL_GPIO_EXTI_Callback+0x16>
 800c76c:	2b02      	cmp	r3, #2
 800c76e:	d005      	beq.n	800c77c <HAL_GPIO_EXTI_Callback+0x20>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 800c770:	e005      	b.n	800c77e <HAL_GPIO_EXTI_Callback+0x22>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800c772:	2100      	movs	r1, #0
 800c774:	2002      	movs	r0, #2
 800c776:	f010 f8c9 	bl	801c90c <UTIL_SEQ_SetTask>
      break;
 800c77a:	e000      	b.n	800c77e <HAL_GPIO_EXTI_Callback+0x22>
      break;
 800c77c:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 800c77e:	bf00      	nop
 800c780:	3708      	adds	r7, #8
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}
	...

0800c788 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800c788:	b5b0      	push	{r4, r5, r7, lr}
 800c78a:	b088      	sub	sp, #32
 800c78c:	af06      	add	r7, sp, #24
 800c78e:	6078      	str	r0, [r7, #4]
 800c790:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d07e      	beq.n	800c896 <OnRxData+0x10e>
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d07b      	beq.n	800c896 <OnRxData+0x10e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 800c79e:	2002      	movs	r0, #2
 800c7a0:	f7f4 fe86 	bl	80014b0 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 800c7a4:	483e      	ldr	r0, [pc, #248]	@ (800c8a0 <OnRxData+0x118>)
 800c7a6:	f010 f965 	bl	801ca74 <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 800c7aa:	4b3e      	ldr	r3, [pc, #248]	@ (800c8a4 <OnRxData+0x11c>)
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	2100      	movs	r1, #0
 800c7b0:	2002      	movs	r0, #2
 800c7b2:	f010 fbc5 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 800c7b6:	683b      	ldr	r3, [r7, #0]
 800c7b8:	689b      	ldr	r3, [r3, #8]
 800c7ba:	683a      	ldr	r2, [r7, #0]
 800c7bc:	f992 200c 	ldrsb.w	r2, [r2, #12]
 800c7c0:	4611      	mov	r1, r2
 800c7c2:	4a39      	ldr	r2, [pc, #228]	@ (800c8a8 <OnRxData+0x120>)
 800c7c4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800c7c8:	6879      	ldr	r1, [r7, #4]
 800c7ca:	7809      	ldrb	r1, [r1, #0]
 800c7cc:	4608      	mov	r0, r1
 800c7ce:	6839      	ldr	r1, [r7, #0]
 800c7d0:	f991 1002 	ldrsb.w	r1, [r1, #2]
 800c7d4:	460c      	mov	r4, r1
 800c7d6:	6839      	ldr	r1, [r7, #0]
 800c7d8:	f991 1003 	ldrsb.w	r1, [r1, #3]
 800c7dc:	460d      	mov	r5, r1
 800c7de:	6839      	ldr	r1, [r7, #0]
 800c7e0:	f991 1004 	ldrsb.w	r1, [r1, #4]
 800c7e4:	9105      	str	r1, [sp, #20]
 800c7e6:	9504      	str	r5, [sp, #16]
 800c7e8:	9403      	str	r4, [sp, #12]
 800c7ea:	9002      	str	r0, [sp, #8]
 800c7ec:	9201      	str	r2, [sp, #4]
 800c7ee:	9300      	str	r3, [sp, #0]
 800c7f0:	4b2e      	ldr	r3, [pc, #184]	@ (800c8ac <OnRxData+0x124>)
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	2100      	movs	r1, #0
 800c7f6:	2003      	movs	r0, #3
 800c7f8:	f010 fba2 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	2b02      	cmp	r3, #2
 800c802:	d01f      	beq.n	800c844 <OnRxData+0xbc>
 800c804:	2b03      	cmp	r3, #3
 800c806:	d141      	bne.n	800c88c <OnRxData+0x104>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	785b      	ldrb	r3, [r3, #1]
 800c80c:	2b01      	cmp	r3, #1
 800c80e:	d13f      	bne.n	800c890 <OnRxData+0x108>
        {
          switch (appData->Buffer[0])
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	685b      	ldr	r3, [r3, #4]
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	2b02      	cmp	r3, #2
 800c818:	d00e      	beq.n	800c838 <OnRxData+0xb0>
 800c81a:	2b02      	cmp	r3, #2
 800c81c:	dc10      	bgt.n	800c840 <OnRxData+0xb8>
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d002      	beq.n	800c828 <OnRxData+0xa0>
 800c822:	2b01      	cmp	r3, #1
 800c824:	d004      	beq.n	800c830 <OnRxData+0xa8>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 800c826:	e00b      	b.n	800c840 <OnRxData+0xb8>
              LmHandlerRequestClass(CLASS_A);
 800c828:	2000      	movs	r0, #0
 800c82a:	f002 fd5d 	bl	800f2e8 <LmHandlerRequestClass>
              break;
 800c82e:	e008      	b.n	800c842 <OnRxData+0xba>
              LmHandlerRequestClass(CLASS_B);
 800c830:	2001      	movs	r0, #1
 800c832:	f002 fd59 	bl	800f2e8 <LmHandlerRequestClass>
              break;
 800c836:	e004      	b.n	800c842 <OnRxData+0xba>
              LmHandlerRequestClass(CLASS_C);
 800c838:	2002      	movs	r0, #2
 800c83a:	f002 fd55 	bl	800f2e8 <LmHandlerRequestClass>
              break;
 800c83e:	e000      	b.n	800c842 <OnRxData+0xba>
              break;
 800c840:	bf00      	nop
          }
        }
        break;
 800c842:	e025      	b.n	800c890 <OnRxData+0x108>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	785b      	ldrb	r3, [r3, #1]
 800c848:	2b01      	cmp	r3, #1
 800c84a:	d123      	bne.n	800c894 <OnRxData+0x10c>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	685b      	ldr	r3, [r3, #4]
 800c850:	781b      	ldrb	r3, [r3, #0]
 800c852:	f003 0301 	and.w	r3, r3, #1
 800c856:	b2da      	uxtb	r2, r3
 800c858:	4b15      	ldr	r3, [pc, #84]	@ (800c8b0 <OnRxData+0x128>)
 800c85a:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 800c85c:	4b14      	ldr	r3, [pc, #80]	@ (800c8b0 <OnRxData+0x128>)
 800c85e:	781b      	ldrb	r3, [r3, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d109      	bne.n	800c878 <OnRxData+0xf0>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 800c864:	4b13      	ldr	r3, [pc, #76]	@ (800c8b4 <OnRxData+0x12c>)
 800c866:	2200      	movs	r2, #0
 800c868:	2100      	movs	r1, #0
 800c86a:	2003      	movs	r0, #3
 800c86c:	f010 fb68 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>

#if defined(USE_BSP_DRIVER)
            BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_Off(SYS_LED_RED) ;
 800c870:	2000      	movs	r0, #0
 800c872:	f7f4 fe37 	bl	80014e4 <SYS_LED_Off>
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_On(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
          }
        }
        break;
 800c876:	e00d      	b.n	800c894 <OnRxData+0x10c>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800c878:	4b0f      	ldr	r3, [pc, #60]	@ (800c8b8 <OnRxData+0x130>)
 800c87a:	2200      	movs	r2, #0
 800c87c:	2100      	movs	r1, #0
 800c87e:	2003      	movs	r0, #3
 800c880:	f010 fb5e 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED) ;
 800c884:	2000      	movs	r0, #0
 800c886:	f7f4 fe13 	bl	80014b0 <SYS_LED_On>
        break;
 800c88a:	e003      	b.n	800c894 <OnRxData+0x10c>
    /* USER CODE END OnRxData_Switch_case */
      default:
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
 800c88c:	bf00      	nop
 800c88e:	e002      	b.n	800c896 <OnRxData+0x10e>
        break;
 800c890:	bf00      	nop
 800c892:	e000      	b.n	800c896 <OnRxData+0x10e>
        break;
 800c894:	bf00      	nop
  }

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 800c896:	bf00      	nop
 800c898:	3708      	adds	r7, #8
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bdb0      	pop	{r4, r5, r7, pc}
 800c89e:	bf00      	nop
 800c8a0:	20000948 	.word	0x20000948
 800c8a4:	0801d6b8 	.word	0x0801d6b8
 800c8a8:	200000ec 	.word	0x200000ec
 800c8ac:	0801d6ec 	.word	0x0801d6ec
 800c8b0:	20000916 	.word	0x20000916
 800c8b4:	0801d734 	.word	0x0801d734
 800c8b8:	0801d740 	.word	0x0801d740

0800c8bc <SendTxData>:
/**
 * @brief Send sensor data via LoRaWAN
 * Reads all sensors (Environmental, pH, TDS, AMG8833) and transmits via LoRaWAN
 */
static void SendTxData(void)
{
 800c8bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8be:	b0a9      	sub	sp, #164	@ 0xa4
 800c8c0:	af04      	add	r7, sp, #16
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  // Variables for thermal data
  float min_temp = 0.0f;
 800c8c6:	f04f 0300 	mov.w	r3, #0
 800c8ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  float max_temp = 0.0f;
 800c8cc:	f04f 0300 	mov.w	r3, #0
 800c8d0:	647b      	str	r3, [r7, #68]	@ 0x44
  float avg_temp = 0.0f;
 800c8d2:	f04f 0300 	mov.w	r3, #0
 800c8d6:	643b      	str	r3, [r7, #64]	@ 0x40

  // Buffer for compressed thermal image data (64 bytes for 8-bit compression)
  uint8_t thermal_image_data[64];
  int thermal_data_size = 0;
 800c8d8:	2300      	movs	r3, #0
 800c8da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  // Static sensor values only
  float static_water_temp = 20.0f;      // DS18B20 water temperature (C)
 800c8de:	4b3b      	ldr	r3, [pc, #236]	@ (800c9cc <SendTxData+0x110>)
 800c8e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  float static_ph_value = 7.2f;         // Static pH value
 800c8e4:	4b3a      	ldr	r3, [pc, #232]	@ (800c9d0 <SendTxData+0x114>)
 800c8e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  float static_tds_value = 150.0f;      // Static TDS value (ppm)
 800c8e8:	4b3a      	ldr	r3, [pc, #232]	@ (800c9d4 <SendTxData+0x118>)
 800c8ea:	67bb      	str	r3, [r7, #120]	@ 0x78

  // GPS coordinates (Tunisia)
  float gps_latitude = 36.7461f;        // Latitude (N)
 800c8ec:	4b3a      	ldr	r3, [pc, #232]	@ (800c9d8 <SendTxData+0x11c>)
 800c8ee:	677b      	str	r3, [r7, #116]	@ 0x74
  float gps_longitude = 10.4231f;       // Longitude (E)
 800c8f0:	4b3a      	ldr	r3, [pc, #232]	@ (800c9dc <SendTxData+0x120>)
 800c8f2:	673b      	str	r3, [r7, #112]	@ 0x70

  /*** Environmental Sensors Reading ***/
  // Read environmental sensor data
  EnvSensors_Read(&sensor_data);
 800c8f4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	f7f5 ff19 	bl	8002730 <EnvSensors_Read>

  /*** AMG8833 Thermal Camera Operation ***/
  // Activate AMG8833 thermal camera
  HAL_StatusTypeDef status = AMG8833_WakeUp();
 800c8fe:	f7ff fe53 	bl	800c5a8 <AMG8833_WakeUp>
 800c902:	4603      	mov	r3, r0
 800c904:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  if (status != HAL_OK) {
 800c908:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d008      	beq.n	800c922 <SendTxData+0x66>
    APP_LOG(TS_ON, VLEVEL_L, "Error waking up AMG8833: %d\r\n", status);
 800c910:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c914:	9300      	str	r3, [sp, #0]
 800c916:	4b32      	ldr	r3, [pc, #200]	@ (800c9e0 <SendTxData+0x124>)
 800c918:	2201      	movs	r2, #1
 800c91a:	2100      	movs	r1, #0
 800c91c:	2001      	movs	r0, #1
 800c91e:	f010 fb0f 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  }

  // Check if device is responding
  status = HAL_I2C_IsDeviceReady(&hi2c2, AMG8833_ADDR, 2, 100);
 800c922:	2364      	movs	r3, #100	@ 0x64
 800c924:	2202      	movs	r2, #2
 800c926:	21d2      	movs	r1, #210	@ 0xd2
 800c928:	482e      	ldr	r0, [pc, #184]	@ (800c9e4 <SendTxData+0x128>)
 800c92a:	f7fa fd8d 	bl	8007448 <HAL_I2C_IsDeviceReady>
 800c92e:	4603      	mov	r3, r0
 800c930:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  if (status != HAL_OK) {
 800c934:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d009      	beq.n	800c950 <SendTxData+0x94>
    APP_LOG(TS_ON, VLEVEL_L, "AMG8833 not responding on I2C2: %d\r\n", status);
 800c93c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c940:	9300      	str	r3, [sp, #0]
 800c942:	4b29      	ldr	r3, [pc, #164]	@ (800c9e8 <SendTxData+0x12c>)
 800c944:	2201      	movs	r2, #1
 800c946:	2100      	movs	r1, #0
 800c948:	2001      	movs	r0, #1
 800c94a:	f010 faf9 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
 800c94e:	e05e      	b.n	800ca0e <SendTxData+0x152>
  } else {
    APP_LOG(TS_ON, VLEVEL_L, "AMG8833 device ready on I2C2\r\n");
 800c950:	4b26      	ldr	r3, [pc, #152]	@ (800c9ec <SendTxData+0x130>)
 800c952:	2201      	movs	r2, #1
 800c954:	2100      	movs	r1, #0
 800c956:	2001      	movs	r0, #1
 800c958:	f010 faf2 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>

    HAL_Delay(100); // Give the sensor time to stabilize
 800c95c:	2064      	movs	r0, #100	@ 0x64
 800c95e:	f7f5 fe20 	bl	80025a2 <HAL_Delay>

    // Read AMG8833 thermal data
    status = AMG8833_ReadPixels();
 800c962:	f7ff fcd7 	bl	800c314 <AMG8833_ReadPixels>
 800c966:	4603      	mov	r3, r0
 800c968:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (status != HAL_OK) {
 800c96c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c970:	2b00      	cmp	r3, #0
 800c972:	d009      	beq.n	800c988 <SendTxData+0xcc>
      APP_LOG(TS_ON, VLEVEL_L, "Error reading AMG8833 data: %d\r\n", status);
 800c974:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c978:	9300      	str	r3, [sp, #0]
 800c97a:	4b1d      	ldr	r3, [pc, #116]	@ (800c9f0 <SendTxData+0x134>)
 800c97c:	2201      	movs	r2, #1
 800c97e:	2100      	movs	r1, #0
 800c980:	2001      	movs	r0, #1
 800c982:	f010 fadd 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
 800c986:	e042      	b.n	800ca0e <SendTxData+0x152>
    } else {
      APP_LOG(TS_ON, VLEVEL_L, "AMG8833 data read successfully\r\n");
 800c988:	4b1a      	ldr	r3, [pc, #104]	@ (800c9f4 <SendTxData+0x138>)
 800c98a:	2201      	movs	r2, #1
 800c98c:	2100      	movs	r1, #0
 800c98e:	2001      	movs	r0, #1
 800c990:	f010 fad6 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>

      // Get thermal camera statistics
      AMG8833_GetStats(&min_temp, &max_temp, &avg_temp);
 800c994:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800c998:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800c99c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f7ff fd8f 	bl	800c4c4 <AMG8833_GetStats>

      // Prepare thermal image data for transmission
      thermal_data_size = AMG8833_PrepareChirpStackData(thermal_image_data, sizeof(thermal_image_data));
 800c9a6:	463b      	mov	r3, r7
 800c9a8:	2140      	movs	r1, #64	@ 0x40
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	f7ff fd12 	bl	800c3d4 <AMG8833_PrepareChirpStackData>
 800c9b0:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
      if (thermal_data_size <= 0) {
 800c9b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	dc1f      	bgt.n	800c9fc <SendTxData+0x140>
        APP_LOG(TS_ON, VLEVEL_L, "Error preparing thermal image data\r\n");
 800c9bc:	4b0e      	ldr	r3, [pc, #56]	@ (800c9f8 <SendTxData+0x13c>)
 800c9be:	2201      	movs	r2, #1
 800c9c0:	2100      	movs	r1, #0
 800c9c2:	2001      	movs	r0, #1
 800c9c4:	f010 fabc 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
 800c9c8:	e021      	b.n	800ca0e <SendTxData+0x152>
 800c9ca:	bf00      	nop
 800c9cc:	41a00000 	.word	0x41a00000
 800c9d0:	40e66666 	.word	0x40e66666
 800c9d4:	43160000 	.word	0x43160000
 800c9d8:	4212fc02 	.word	0x4212fc02
 800c9dc:	4126c505 	.word	0x4126c505
 800c9e0:	0801d74c 	.word	0x0801d74c
 800c9e4:	200003b4 	.word	0x200003b4
 800c9e8:	0801d76c 	.word	0x0801d76c
 800c9ec:	0801d794 	.word	0x0801d794
 800c9f0:	0801d7b4 	.word	0x0801d7b4
 800c9f4:	0801d7d8 	.word	0x0801d7d8
 800c9f8:	0801d7fc 	.word	0x0801d7fc
      } else {
        APP_LOG(TS_ON, VLEVEL_L, "Thermal image data prepared: %d bytes\r\n", thermal_data_size);
 800c9fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ca00:	9300      	str	r3, [sp, #0]
 800ca02:	4bba      	ldr	r3, [pc, #744]	@ (800ccec <SendTxData+0x430>)
 800ca04:	2201      	movs	r2, #1
 800ca06:	2100      	movs	r1, #0
 800ca08:	2001      	movs	r0, #1
 800ca0a:	f010 fa99 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
      }
    }
  }

  // Put AMG8833 back to sleep to save power
  AMG8833_Sleep();
 800ca0e:	f7ff fdb3 	bl	800c578 <AMG8833_Sleep>

  /*** Logging Data for Debug ***/
  APP_LOG(TS_ON, VLEVEL_L, "=== Water Quality Sensor Data ===\r\n");
 800ca12:	4bb7      	ldr	r3, [pc, #732]	@ (800ccf0 <SendTxData+0x434>)
 800ca14:	2201      	movs	r2, #1
 800ca16:	2100      	movs	r1, #0
 800ca18:	2001      	movs	r0, #1
 800ca1a:	f010 fa91 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>

  // Log environmental sensor data
  APP_LOG(TS_ON, VLEVEL_L, "Temperature: %d C\r\n", (uint16_t)(sensor_data.temperature));
 800ca1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca20:	4618      	mov	r0, r3
 800ca22:	f7f4 f917 	bl	8000c54 <__aeabi_f2uiz>
 800ca26:	4603      	mov	r3, r0
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	9300      	str	r3, [sp, #0]
 800ca2c:	4bb1      	ldr	r3, [pc, #708]	@ (800ccf4 <SendTxData+0x438>)
 800ca2e:	2201      	movs	r2, #1
 800ca30:	2100      	movs	r1, #0
 800ca32:	2001      	movs	r0, #1
 800ca34:	f010 fa84 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_L, "Pressure: %d hPa\r\n", (uint16_t)(sensor_data.pressure));
 800ca38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f7f4 f90a 	bl	8000c54 <__aeabi_f2uiz>
 800ca40:	4603      	mov	r3, r0
 800ca42:	b29b      	uxth	r3, r3
 800ca44:	9300      	str	r3, [sp, #0]
 800ca46:	4bac      	ldr	r3, [pc, #688]	@ (800ccf8 <SendTxData+0x43c>)
 800ca48:	2201      	movs	r2, #1
 800ca4a:	2100      	movs	r1, #0
 800ca4c:	2001      	movs	r0, #1
 800ca4e:	f010 fa77 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_L, "Humidity: %d%%\r\n", (uint16_t)(sensor_data.humidity));
 800ca52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ca54:	4618      	mov	r0, r3
 800ca56:	f7f4 f8fd 	bl	8000c54 <__aeabi_f2uiz>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	b29b      	uxth	r3, r3
 800ca5e:	9300      	str	r3, [sp, #0]
 800ca60:	4ba6      	ldr	r3, [pc, #664]	@ (800ccfc <SendTxData+0x440>)
 800ca62:	2201      	movs	r2, #1
 800ca64:	2100      	movs	r1, #0
 800ca66:	2001      	movs	r0, #1
 800ca68:	f010 fa6a 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>

  // Log static sensor data only
  APP_LOG(TS_ON, VLEVEL_L, "Water Temp (DS18B20): %d.%d C\r\n",
 800ca6c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800ca70:	f7f4 f8ca 	bl	8000c08 <__aeabi_f2iz>
 800ca74:	4603      	mov	r3, r0
 800ca76:	b21b      	sxth	r3, r3
 800ca78:	461c      	mov	r4, r3
 800ca7a:	49a1      	ldr	r1, [pc, #644]	@ (800cd00 <SendTxData+0x444>)
 800ca7c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800ca80:	f7f3 fefc 	bl	800087c <__aeabi_fmul>
 800ca84:	4603      	mov	r3, r0
 800ca86:	4618      	mov	r0, r3
 800ca88:	f7f4 f8be 	bl	8000c08 <__aeabi_f2iz>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	b21a      	sxth	r2, r3
 800ca90:	4b9c      	ldr	r3, [pc, #624]	@ (800cd04 <SendTxData+0x448>)
 800ca92:	fb83 1302 	smull	r1, r3, r3, r2
 800ca96:	1099      	asrs	r1, r3, #2
 800ca98:	17d3      	asrs	r3, r2, #31
 800ca9a:	1ac9      	subs	r1, r1, r3
 800ca9c:	460b      	mov	r3, r1
 800ca9e:	009b      	lsls	r3, r3, #2
 800caa0:	440b      	add	r3, r1
 800caa2:	005b      	lsls	r3, r3, #1
 800caa4:	1ad3      	subs	r3, r2, r3
 800caa6:	b21b      	sxth	r3, r3
 800caa8:	9301      	str	r3, [sp, #4]
 800caaa:	9400      	str	r4, [sp, #0]
 800caac:	4b96      	ldr	r3, [pc, #600]	@ (800cd08 <SendTxData+0x44c>)
 800caae:	2201      	movs	r2, #1
 800cab0:	2100      	movs	r1, #0
 800cab2:	2001      	movs	r0, #1
 800cab4:	f010 fa44 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
          (int16_t)static_water_temp, (int16_t)(static_water_temp * 10) % 10);
  APP_LOG(TS_ON, VLEVEL_L, "pH Value: %d.%d\r\n",
 800cab8:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800caba:	f7f4 f8a5 	bl	8000c08 <__aeabi_f2iz>
 800cabe:	4603      	mov	r3, r0
 800cac0:	b21b      	sxth	r3, r3
 800cac2:	461c      	mov	r4, r3
 800cac4:	498e      	ldr	r1, [pc, #568]	@ (800cd00 <SendTxData+0x444>)
 800cac6:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800cac8:	f7f3 fed8 	bl	800087c <__aeabi_fmul>
 800cacc:	4603      	mov	r3, r0
 800cace:	4618      	mov	r0, r3
 800cad0:	f7f4 f89a 	bl	8000c08 <__aeabi_f2iz>
 800cad4:	4603      	mov	r3, r0
 800cad6:	b21a      	sxth	r2, r3
 800cad8:	4b8a      	ldr	r3, [pc, #552]	@ (800cd04 <SendTxData+0x448>)
 800cada:	fb83 1302 	smull	r1, r3, r3, r2
 800cade:	1099      	asrs	r1, r3, #2
 800cae0:	17d3      	asrs	r3, r2, #31
 800cae2:	1ac9      	subs	r1, r1, r3
 800cae4:	460b      	mov	r3, r1
 800cae6:	009b      	lsls	r3, r3, #2
 800cae8:	440b      	add	r3, r1
 800caea:	005b      	lsls	r3, r3, #1
 800caec:	1ad3      	subs	r3, r2, r3
 800caee:	b21b      	sxth	r3, r3
 800caf0:	9301      	str	r3, [sp, #4]
 800caf2:	9400      	str	r4, [sp, #0]
 800caf4:	4b85      	ldr	r3, [pc, #532]	@ (800cd0c <SendTxData+0x450>)
 800caf6:	2201      	movs	r2, #1
 800caf8:	2100      	movs	r1, #0
 800cafa:	2001      	movs	r0, #1
 800cafc:	f010 fa20 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
          (int16_t)static_ph_value, (int16_t)(static_ph_value * 10) % 10);
  APP_LOG(TS_ON, VLEVEL_L, "TDS Value: %d.%d ppm (Good)\r\n",
 800cb00:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800cb02:	f7f4 f881 	bl	8000c08 <__aeabi_f2iz>
 800cb06:	4603      	mov	r3, r0
 800cb08:	b21b      	sxth	r3, r3
 800cb0a:	461c      	mov	r4, r3
 800cb0c:	497c      	ldr	r1, [pc, #496]	@ (800cd00 <SendTxData+0x444>)
 800cb0e:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800cb10:	f7f3 feb4 	bl	800087c <__aeabi_fmul>
 800cb14:	4603      	mov	r3, r0
 800cb16:	4618      	mov	r0, r3
 800cb18:	f7f4 f876 	bl	8000c08 <__aeabi_f2iz>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	b21a      	sxth	r2, r3
 800cb20:	4b78      	ldr	r3, [pc, #480]	@ (800cd04 <SendTxData+0x448>)
 800cb22:	fb83 1302 	smull	r1, r3, r3, r2
 800cb26:	1099      	asrs	r1, r3, #2
 800cb28:	17d3      	asrs	r3, r2, #31
 800cb2a:	1ac9      	subs	r1, r1, r3
 800cb2c:	460b      	mov	r3, r1
 800cb2e:	009b      	lsls	r3, r3, #2
 800cb30:	440b      	add	r3, r1
 800cb32:	005b      	lsls	r3, r3, #1
 800cb34:	1ad3      	subs	r3, r2, r3
 800cb36:	b21b      	sxth	r3, r3
 800cb38:	9301      	str	r3, [sp, #4]
 800cb3a:	9400      	str	r4, [sp, #0]
 800cb3c:	4b74      	ldr	r3, [pc, #464]	@ (800cd10 <SendTxData+0x454>)
 800cb3e:	2201      	movs	r2, #1
 800cb40:	2100      	movs	r1, #0
 800cb42:	2001      	movs	r0, #1
 800cb44:	f010 f9fc 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
          (int16_t)static_tds_value, (int16_t)(static_tds_value * 10) % 10);
  APP_LOG(TS_ON, VLEVEL_L, "GPS Location: %d.%04d N, %d.%04d E\r\n",
 800cb48:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cb4a:	f7f4 f85d 	bl	8000c08 <__aeabi_f2iz>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	b21b      	sxth	r3, r3
 800cb52:	461c      	mov	r4, r3
 800cb54:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cb56:	f7f4 f857 	bl	8000c08 <__aeabi_f2iz>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	b21b      	sxth	r3, r3
 800cb5e:	4618      	mov	r0, r3
 800cb60:	f7f3 fe38 	bl	80007d4 <__aeabi_i2f>
 800cb64:	4603      	mov	r3, r0
 800cb66:	4619      	mov	r1, r3
 800cb68:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cb6a:	f7f3 fd7d 	bl	8000668 <__aeabi_fsub>
 800cb6e:	4603      	mov	r3, r0
 800cb70:	4968      	ldr	r1, [pc, #416]	@ (800cd14 <SendTxData+0x458>)
 800cb72:	4618      	mov	r0, r3
 800cb74:	f7f3 fe82 	bl	800087c <__aeabi_fmul>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f7f4 f844 	bl	8000c08 <__aeabi_f2iz>
 800cb80:	4603      	mov	r3, r0
 800cb82:	b21b      	sxth	r3, r3
 800cb84:	461d      	mov	r5, r3
 800cb86:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800cb88:	f7f4 f83e 	bl	8000c08 <__aeabi_f2iz>
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	b21b      	sxth	r3, r3
 800cb90:	461e      	mov	r6, r3
 800cb92:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800cb94:	f7f4 f838 	bl	8000c08 <__aeabi_f2iz>
 800cb98:	4603      	mov	r3, r0
 800cb9a:	b21b      	sxth	r3, r3
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	f7f3 fe19 	bl	80007d4 <__aeabi_i2f>
 800cba2:	4603      	mov	r3, r0
 800cba4:	4619      	mov	r1, r3
 800cba6:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800cba8:	f7f3 fd5e 	bl	8000668 <__aeabi_fsub>
 800cbac:	4603      	mov	r3, r0
 800cbae:	4959      	ldr	r1, [pc, #356]	@ (800cd14 <SendTxData+0x458>)
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f7f3 fe63 	bl	800087c <__aeabi_fmul>
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	4618      	mov	r0, r3
 800cbba:	f7f4 f825 	bl	8000c08 <__aeabi_f2iz>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	b21b      	sxth	r3, r3
 800cbc2:	9303      	str	r3, [sp, #12]
 800cbc4:	9602      	str	r6, [sp, #8]
 800cbc6:	9501      	str	r5, [sp, #4]
 800cbc8:	9400      	str	r4, [sp, #0]
 800cbca:	4b53      	ldr	r3, [pc, #332]	@ (800cd18 <SendTxData+0x45c>)
 800cbcc:	2201      	movs	r2, #1
 800cbce:	2100      	movs	r1, #0
 800cbd0:	2001      	movs	r0, #1
 800cbd2:	f010 f9b5 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
          (int16_t)gps_latitude, (int16_t)((gps_latitude - (int16_t)gps_latitude) * 10000),
          (int16_t)gps_longitude, (int16_t)((gps_longitude - (int16_t)gps_longitude) * 10000));

  // Log thermal data only if available
  if (avg_temp > 0.0f) {
 800cbd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cbd8:	f04f 0100 	mov.w	r1, #0
 800cbdc:	4618      	mov	r0, r3
 800cbde:	f7f4 f809 	bl	8000bf4 <__aeabi_fcmpgt>
 800cbe2:	4603      	mov	r3, r0
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	f000 80bf 	beq.w	800cd68 <SendTxData+0x4ac>
    APP_LOG(TS_ON, VLEVEL_L, "Thermal Min: %d.%d C\r\n",
 800cbea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cbec:	4944      	ldr	r1, [pc, #272]	@ (800cd00 <SendTxData+0x444>)
 800cbee:	4618      	mov	r0, r3
 800cbf0:	f7f3 fe44 	bl	800087c <__aeabi_fmul>
 800cbf4:	4603      	mov	r3, r0
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	f7f4 f806 	bl	8000c08 <__aeabi_f2iz>
 800cbfc:	4603      	mov	r3, r0
 800cbfe:	b21b      	sxth	r3, r3
 800cc00:	4a40      	ldr	r2, [pc, #256]	@ (800cd04 <SendTxData+0x448>)
 800cc02:	fb82 1203 	smull	r1, r2, r2, r3
 800cc06:	1092      	asrs	r2, r2, #2
 800cc08:	17db      	asrs	r3, r3, #31
 800cc0a:	1ad3      	subs	r3, r2, r3
 800cc0c:	b21b      	sxth	r3, r3
 800cc0e:	461c      	mov	r4, r3
 800cc10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc12:	493b      	ldr	r1, [pc, #236]	@ (800cd00 <SendTxData+0x444>)
 800cc14:	4618      	mov	r0, r3
 800cc16:	f7f3 fe31 	bl	800087c <__aeabi_fmul>
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	f7f3 fff3 	bl	8000c08 <__aeabi_f2iz>
 800cc22:	4603      	mov	r3, r0
 800cc24:	b21a      	sxth	r2, r3
 800cc26:	4b37      	ldr	r3, [pc, #220]	@ (800cd04 <SendTxData+0x448>)
 800cc28:	fb83 1302 	smull	r1, r3, r3, r2
 800cc2c:	1099      	asrs	r1, r3, #2
 800cc2e:	17d3      	asrs	r3, r2, #31
 800cc30:	1ac9      	subs	r1, r1, r3
 800cc32:	460b      	mov	r3, r1
 800cc34:	009b      	lsls	r3, r3, #2
 800cc36:	440b      	add	r3, r1
 800cc38:	005b      	lsls	r3, r3, #1
 800cc3a:	1ad3      	subs	r3, r2, r3
 800cc3c:	b21b      	sxth	r3, r3
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	bfb8      	it	lt
 800cc42:	425b      	neglt	r3, r3
 800cc44:	b29b      	uxth	r3, r3
 800cc46:	9301      	str	r3, [sp, #4]
 800cc48:	9400      	str	r4, [sp, #0]
 800cc4a:	4b34      	ldr	r3, [pc, #208]	@ (800cd1c <SendTxData+0x460>)
 800cc4c:	2201      	movs	r2, #1
 800cc4e:	2100      	movs	r1, #0
 800cc50:	2001      	movs	r0, #1
 800cc52:	f010 f975 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
            (int16_t)(min_temp * 10) / 10, abs((int16_t)(min_temp * 10) % 10));
    APP_LOG(TS_ON, VLEVEL_L, "Thermal Max: %d.%d C\r\n",
 800cc56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc58:	4929      	ldr	r1, [pc, #164]	@ (800cd00 <SendTxData+0x444>)
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f7f3 fe0e 	bl	800087c <__aeabi_fmul>
 800cc60:	4603      	mov	r3, r0
 800cc62:	4618      	mov	r0, r3
 800cc64:	f7f3 ffd0 	bl	8000c08 <__aeabi_f2iz>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	b21b      	sxth	r3, r3
 800cc6c:	4a25      	ldr	r2, [pc, #148]	@ (800cd04 <SendTxData+0x448>)
 800cc6e:	fb82 1203 	smull	r1, r2, r2, r3
 800cc72:	1092      	asrs	r2, r2, #2
 800cc74:	17db      	asrs	r3, r3, #31
 800cc76:	1ad3      	subs	r3, r2, r3
 800cc78:	b21b      	sxth	r3, r3
 800cc7a:	461c      	mov	r4, r3
 800cc7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc7e:	4920      	ldr	r1, [pc, #128]	@ (800cd00 <SendTxData+0x444>)
 800cc80:	4618      	mov	r0, r3
 800cc82:	f7f3 fdfb 	bl	800087c <__aeabi_fmul>
 800cc86:	4603      	mov	r3, r0
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f7f3 ffbd 	bl	8000c08 <__aeabi_f2iz>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	b21a      	sxth	r2, r3
 800cc92:	4b1c      	ldr	r3, [pc, #112]	@ (800cd04 <SendTxData+0x448>)
 800cc94:	fb83 1302 	smull	r1, r3, r3, r2
 800cc98:	1099      	asrs	r1, r3, #2
 800cc9a:	17d3      	asrs	r3, r2, #31
 800cc9c:	1ac9      	subs	r1, r1, r3
 800cc9e:	460b      	mov	r3, r1
 800cca0:	009b      	lsls	r3, r3, #2
 800cca2:	440b      	add	r3, r1
 800cca4:	005b      	lsls	r3, r3, #1
 800cca6:	1ad3      	subs	r3, r2, r3
 800cca8:	b21b      	sxth	r3, r3
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	bfb8      	it	lt
 800ccae:	425b      	neglt	r3, r3
 800ccb0:	b29b      	uxth	r3, r3
 800ccb2:	9301      	str	r3, [sp, #4]
 800ccb4:	9400      	str	r4, [sp, #0]
 800ccb6:	4b1a      	ldr	r3, [pc, #104]	@ (800cd20 <SendTxData+0x464>)
 800ccb8:	2201      	movs	r2, #1
 800ccba:	2100      	movs	r1, #0
 800ccbc:	2001      	movs	r0, #1
 800ccbe:	f010 f93f 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
            (int16_t)(max_temp * 10) / 10, abs((int16_t)(max_temp * 10) % 10));
    APP_LOG(TS_ON, VLEVEL_L, "Thermal Avg: %d.%d C\r\n",
 800ccc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccc4:	490e      	ldr	r1, [pc, #56]	@ (800cd00 <SendTxData+0x444>)
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f7f3 fdd8 	bl	800087c <__aeabi_fmul>
 800cccc:	4603      	mov	r3, r0
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f7f3 ff9a 	bl	8000c08 <__aeabi_f2iz>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	b21b      	sxth	r3, r3
 800ccd8:	4a0a      	ldr	r2, [pc, #40]	@ (800cd04 <SendTxData+0x448>)
 800ccda:	fb82 1203 	smull	r1, r2, r2, r3
 800ccde:	1092      	asrs	r2, r2, #2
 800cce0:	17db      	asrs	r3, r3, #31
 800cce2:	1ad3      	subs	r3, r2, r3
 800cce4:	b21b      	sxth	r3, r3
 800cce6:	461c      	mov	r4, r3
 800cce8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccea:	e01b      	b.n	800cd24 <SendTxData+0x468>
 800ccec:	0801d824 	.word	0x0801d824
 800ccf0:	0801d84c 	.word	0x0801d84c
 800ccf4:	0801d870 	.word	0x0801d870
 800ccf8:	0801d884 	.word	0x0801d884
 800ccfc:	0801d898 	.word	0x0801d898
 800cd00:	41200000 	.word	0x41200000
 800cd04:	66666667 	.word	0x66666667
 800cd08:	0801d8ac 	.word	0x0801d8ac
 800cd0c:	0801d8cc 	.word	0x0801d8cc
 800cd10:	0801d8e0 	.word	0x0801d8e0
 800cd14:	461c4000 	.word	0x461c4000
 800cd18:	0801d900 	.word	0x0801d900
 800cd1c:	0801d928 	.word	0x0801d928
 800cd20:	0801d940 	.word	0x0801d940
 800cd24:	49b8      	ldr	r1, [pc, #736]	@ (800d008 <SendTxData+0x74c>)
 800cd26:	4618      	mov	r0, r3
 800cd28:	f7f3 fda8 	bl	800087c <__aeabi_fmul>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f7f3 ff6a 	bl	8000c08 <__aeabi_f2iz>
 800cd34:	4603      	mov	r3, r0
 800cd36:	b21a      	sxth	r2, r3
 800cd38:	4bb4      	ldr	r3, [pc, #720]	@ (800d00c <SendTxData+0x750>)
 800cd3a:	fb83 1302 	smull	r1, r3, r3, r2
 800cd3e:	1099      	asrs	r1, r3, #2
 800cd40:	17d3      	asrs	r3, r2, #31
 800cd42:	1ac9      	subs	r1, r1, r3
 800cd44:	460b      	mov	r3, r1
 800cd46:	009b      	lsls	r3, r3, #2
 800cd48:	440b      	add	r3, r1
 800cd4a:	005b      	lsls	r3, r3, #1
 800cd4c:	1ad3      	subs	r3, r2, r3
 800cd4e:	b21b      	sxth	r3, r3
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	bfb8      	it	lt
 800cd54:	425b      	neglt	r3, r3
 800cd56:	b29b      	uxth	r3, r3
 800cd58:	9301      	str	r3, [sp, #4]
 800cd5a:	9400      	str	r4, [sp, #0]
 800cd5c:	4bac      	ldr	r3, [pc, #688]	@ (800d010 <SendTxData+0x754>)
 800cd5e:	2201      	movs	r2, #1
 800cd60:	2100      	movs	r1, #0
 800cd62:	2001      	movs	r0, #1
 800cd64:	f010 f8ec 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
            (int16_t)(avg_temp * 10) / 10, abs((int16_t)(avg_temp * 10) % 10));
  }

  /*** LoRaWAN Data Preparation and Transmission ***/
  AppData.Port = LORAWAN_USER_APP_PORT;
 800cd68:	4baa      	ldr	r3, [pc, #680]	@ (800d014 <SendTxData+0x758>)
 800cd6a:	2202      	movs	r2, #2
 800cd6c:	701a      	strb	r2, [r3, #0]

  // Determine packet transmission strategy based on region
  bool send_full_image = false;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
  bool send_compact_payload = false;
 800cd74:	2300      	movs	r3, #0
 800cd76:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a

  // Check region for payload size limitations
  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) ||
 800cd7a:	4ba7      	ldr	r3, [pc, #668]	@ (800d018 <SendTxData+0x75c>)
 800cd7c:	781b      	ldrb	r3, [r3, #0]
 800cd7e:	2b08      	cmp	r3, #8
 800cd80:	d007      	beq.n	800cd92 <SendTxData+0x4d6>
      (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915) ||
 800cd82:	4ba5      	ldr	r3, [pc, #660]	@ (800d018 <SendTxData+0x75c>)
 800cd84:	781b      	ldrb	r3, [r3, #0]
  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) ||
 800cd86:	2b01      	cmp	r3, #1
 800cd88:	d003      	beq.n	800cd92 <SendTxData+0x4d6>
      (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923)) {
 800cd8a:	4ba3      	ldr	r3, [pc, #652]	@ (800d018 <SendTxData+0x75c>)
 800cd8c:	781b      	ldrb	r3, [r3, #0]
      (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915) ||
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d109      	bne.n	800cda6 <SendTxData+0x4ea>
    send_compact_payload = true;
 800cd92:	2301      	movs	r3, #1
 800cd94:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
    APP_LOG(TS_ON, VLEVEL_L, "Using compact payload for region restrictions\r\n");
 800cd98:	4ba0      	ldr	r3, [pc, #640]	@ (800d01c <SendTxData+0x760>)
 800cd9a:	2201      	movs	r2, #1
 800cd9c:	2100      	movs	r1, #0
 800cd9e:	2001      	movs	r0, #1
 800cda0:	f010 f8ce 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
 800cda4:	e008      	b.n	800cdb8 <SendTxData+0x4fc>
  } else {
    send_full_image = true;
 800cda6:	2301      	movs	r3, #1
 800cda8:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
    APP_LOG(TS_ON, VLEVEL_L, "Using full payload with thermal image\r\n");
 800cdac:	4b9c      	ldr	r3, [pc, #624]	@ (800d020 <SendTxData+0x764>)
 800cdae:	2201      	movs	r2, #1
 800cdb0:	2100      	movs	r1, #0
 800cdb2:	2001      	movs	r0, #1
 800cdb4:	f010 f8c4 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  }

  // Reset Cayenne LPP buffer
  CayenneLppReset();
 800cdb8:	f7ff f914 	bl	800bfe4 <CayenneLppReset>

  /*** Standard Environmental Data (Always Included) ***/
  // Channels 1-3: Environmental sensors
  CayenneLppAddBarometricPressure(1, (uint16_t)(sensor_data.pressure));
 800cdbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	f7f3 ff48 	bl	8000c54 <__aeabi_f2uiz>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	b29b      	uxth	r3, r3
 800cdc8:	4619      	mov	r1, r3
 800cdca:	2001      	movs	r0, #1
 800cdcc:	f7ff fa46 	bl	800c25c <CayenneLppAddBarometricPressure>
  CayenneLppAddTemperature(2, (uint16_t)(sensor_data.temperature));
 800cdd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f7f3 ff3e 	bl	8000c54 <__aeabi_f2uiz>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	b29b      	uxth	r3, r3
 800cddc:	b21b      	sxth	r3, r3
 800cdde:	4619      	mov	r1, r3
 800cde0:	2002      	movs	r0, #2
 800cde2:	f7ff f9b3 	bl	800c14c <CayenneLppAddTemperature>
  CayenneLppAddRelativeHumidity(3, (uint16_t)(sensor_data.humidity));
 800cde6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cde8:	4618      	mov	r0, r3
 800cdea:	f7f3 ff33 	bl	8000c54 <__aeabi_f2uiz>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	b29b      	uxth	r3, r3
 800cdf2:	4619      	mov	r1, r3
 800cdf4:	2003      	movs	r0, #3
 800cdf6:	f7ff f9f7 	bl	800c1e8 <CayenneLppAddRelativeHumidity>

  /*** Static Sensor Data (Primary Data) ***/
  // Channel 4: Water temperature (static DS18B20 value)
  CayenneLppAddTemperature(4, (uint16_t)(static_water_temp * 10));
 800cdfa:	4983      	ldr	r1, [pc, #524]	@ (800d008 <SendTxData+0x74c>)
 800cdfc:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800ce00:	f7f3 fd3c 	bl	800087c <__aeabi_fmul>
 800ce04:	4603      	mov	r3, r0
 800ce06:	4618      	mov	r0, r3
 800ce08:	f7f3 ff24 	bl	8000c54 <__aeabi_f2uiz>
 800ce0c:	4603      	mov	r3, r0
 800ce0e:	b29b      	uxth	r3, r3
 800ce10:	b21b      	sxth	r3, r3
 800ce12:	4619      	mov	r1, r3
 800ce14:	2004      	movs	r0, #4
 800ce16:	f7ff f999 	bl	800c14c <CayenneLppAddTemperature>

  // Channel 5: pH value (static)
  CayenneLppAddAnalogInput(5, static_ph_value);
 800ce1a:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800ce1c:	f7f3 ff1a 	bl	8000c54 <__aeabi_f2uiz>
 800ce20:	4603      	mov	r3, r0
 800ce22:	b29b      	uxth	r3, r3
 800ce24:	4619      	mov	r1, r3
 800ce26:	2005      	movs	r0, #5
 800ce28:	f7ff f940 	bl	800c0ac <CayenneLppAddAnalogInput>

  // Channel 6: TDS value (static)
  CayenneLppAddAnalogInput(6, static_tds_value);
 800ce2c:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800ce2e:	f7f3 ff11 	bl	8000c54 <__aeabi_f2uiz>
 800ce32:	4603      	mov	r3, r0
 800ce34:	b29b      	uxth	r3, r3
 800ce36:	4619      	mov	r1, r3
 800ce38:	2006      	movs	r0, #6
 800ce3a:	f7ff f937 	bl	800c0ac <CayenneLppAddAnalogInput>

  /*** GPS Coordinates ***/
  // Channel 7: GPS Latitude
  CayenneLppAddAnalogInput(7, gps_latitude);
 800ce3e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800ce40:	f7f3 ff08 	bl	8000c54 <__aeabi_f2uiz>
 800ce44:	4603      	mov	r3, r0
 800ce46:	b29b      	uxth	r3, r3
 800ce48:	4619      	mov	r1, r3
 800ce4a:	2007      	movs	r0, #7
 800ce4c:	f7ff f92e 	bl	800c0ac <CayenneLppAddAnalogInput>

  // Channel 8: GPS Longitude
  CayenneLppAddAnalogInput(8, gps_longitude);
 800ce50:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800ce52:	f7f3 feff 	bl	8000c54 <__aeabi_f2uiz>
 800ce56:	4603      	mov	r3, r0
 800ce58:	b29b      	uxth	r3, r3
 800ce5a:	4619      	mov	r1, r3
 800ce5c:	2008      	movs	r0, #8
 800ce5e:	f7ff f925 	bl	800c0ac <CayenneLppAddAnalogInput>

  /*** Extended Data ***/
  if (!send_compact_payload) {
 800ce62:	f897 308a 	ldrb.w	r3, [r7, #138]	@ 0x8a
 800ce66:	f083 0301 	eor.w	r3, r3, #1
 800ce6a:	b2db      	uxtb	r3, r3
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d07f      	beq.n	800cf70 <SendTxData+0x6b4>
    // Water quality classification based on static TDS value
    uint8_t water_quality_code = 1; // Good (TDS = 150ppm)
 800ce70:	2301      	movs	r3, #1
 800ce72:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
    CayenneLppAddDigitalInput(9, water_quality_code);
 800ce76:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 800ce7a:	4619      	mov	r1, r3
 800ce7c:	2009      	movs	r0, #9
 800ce7e:	f7ff f8dd 	bl	800c03c <CayenneLppAddDigitalInput>

    // Thermal data
    if (avg_temp > 0.0f) {
 800ce82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce84:	f04f 0100 	mov.w	r1, #0
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f7f3 feb3 	bl	8000bf4 <__aeabi_fcmpgt>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d03b      	beq.n	800cf0c <SendTxData+0x650>
      CayenneLppAddTemperature(10, (int16_t)((min_temp + 100.0f) * 10.0f));
 800ce94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce96:	4963      	ldr	r1, [pc, #396]	@ (800d024 <SendTxData+0x768>)
 800ce98:	4618      	mov	r0, r3
 800ce9a:	f7f3 fbe7 	bl	800066c <__addsf3>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	4959      	ldr	r1, [pc, #356]	@ (800d008 <SendTxData+0x74c>)
 800cea2:	4618      	mov	r0, r3
 800cea4:	f7f3 fcea 	bl	800087c <__aeabi_fmul>
 800cea8:	4603      	mov	r3, r0
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f7f3 feac 	bl	8000c08 <__aeabi_f2iz>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	b21b      	sxth	r3, r3
 800ceb4:	4619      	mov	r1, r3
 800ceb6:	200a      	movs	r0, #10
 800ceb8:	f7ff f948 	bl	800c14c <CayenneLppAddTemperature>
      CayenneLppAddTemperature(11, (int16_t)((max_temp + 100.0f) * 10.0f));
 800cebc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cebe:	4959      	ldr	r1, [pc, #356]	@ (800d024 <SendTxData+0x768>)
 800cec0:	4618      	mov	r0, r3
 800cec2:	f7f3 fbd3 	bl	800066c <__addsf3>
 800cec6:	4603      	mov	r3, r0
 800cec8:	494f      	ldr	r1, [pc, #316]	@ (800d008 <SendTxData+0x74c>)
 800ceca:	4618      	mov	r0, r3
 800cecc:	f7f3 fcd6 	bl	800087c <__aeabi_fmul>
 800ced0:	4603      	mov	r3, r0
 800ced2:	4618      	mov	r0, r3
 800ced4:	f7f3 fe98 	bl	8000c08 <__aeabi_f2iz>
 800ced8:	4603      	mov	r3, r0
 800ceda:	b21b      	sxth	r3, r3
 800cedc:	4619      	mov	r1, r3
 800cede:	200b      	movs	r0, #11
 800cee0:	f7ff f934 	bl	800c14c <CayenneLppAddTemperature>
      CayenneLppAddTemperature(12, (int16_t)((avg_temp + 100.0f) * 10.0f));
 800cee4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cee6:	494f      	ldr	r1, [pc, #316]	@ (800d024 <SendTxData+0x768>)
 800cee8:	4618      	mov	r0, r3
 800ceea:	f7f3 fbbf 	bl	800066c <__addsf3>
 800ceee:	4603      	mov	r3, r0
 800cef0:	4945      	ldr	r1, [pc, #276]	@ (800d008 <SendTxData+0x74c>)
 800cef2:	4618      	mov	r0, r3
 800cef4:	f7f3 fcc2 	bl	800087c <__aeabi_fmul>
 800cef8:	4603      	mov	r3, r0
 800cefa:	4618      	mov	r0, r3
 800cefc:	f7f3 fe84 	bl	8000c08 <__aeabi_f2iz>
 800cf00:	4603      	mov	r3, r0
 800cf02:	b21b      	sxth	r3, r3
 800cf04:	4619      	mov	r1, r3
 800cf06:	200c      	movs	r0, #12
 800cf08:	f7ff f920 	bl	800c14c <CayenneLppAddTemperature>
    }

    // Add thermal image data if available
    if (thermal_data_size > 0 && send_full_image) {
 800cf0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	dd53      	ble.n	800cfbc <SendTxData+0x700>
 800cf14:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d04f      	beq.n	800cfbc <SendTxData+0x700>
      // Channels 20-21: Thermal image metadata
      CayenneLppAddDigitalInput(20, 8);  // Width
 800cf1c:	2108      	movs	r1, #8
 800cf1e:	2014      	movs	r0, #20
 800cf20:	f7ff f88c 	bl	800c03c <CayenneLppAddDigitalInput>
      CayenneLppAddDigitalInput(21, 8);  // Height
 800cf24:	2108      	movs	r1, #8
 800cf26:	2015      	movs	r0, #21
 800cf28:	f7ff f888 	bl	800c03c <CayenneLppAddDigitalInput>

      // Channels 30-93: Compressed pixel data
      int pixels_to_send = (thermal_data_size < 64) ? thermal_data_size : 64;
 800cf2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf30:	2b40      	cmp	r3, #64	@ 0x40
 800cf32:	bfa8      	it	ge
 800cf34:	2340      	movge	r3, #64	@ 0x40
 800cf36:	66bb      	str	r3, [r7, #104]	@ 0x68
      for (int i = 0; i < pixels_to_send; i++) {
 800cf38:	2300      	movs	r3, #0
 800cf3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf3e:	e011      	b.n	800cf64 <SendTxData+0x6a8>
        CayenneLppAddDigitalInput(30 + i, thermal_image_data[i]);
 800cf40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf44:	b2db      	uxtb	r3, r3
 800cf46:	331e      	adds	r3, #30
 800cf48:	b2d8      	uxtb	r0, r3
 800cf4a:	463a      	mov	r2, r7
 800cf4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf50:	4413      	add	r3, r2
 800cf52:	781b      	ldrb	r3, [r3, #0]
 800cf54:	4619      	mov	r1, r3
 800cf56:	f7ff f871 	bl	800c03c <CayenneLppAddDigitalInput>
      for (int i = 0; i < pixels_to_send; i++) {
 800cf5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf5e:	3301      	adds	r3, #1
 800cf60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf64:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cf68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cf6a:	429a      	cmp	r2, r3
 800cf6c:	dbe8      	blt.n	800cf40 <SendTxData+0x684>
 800cf6e:	e025      	b.n	800cfbc <SendTxData+0x700>
      }
    }
  } else {
    /*** Compact Payload Mode ***/
    // Only send essential data
    uint8_t water_quality_code = 1; // Good (based on static TDS = 150ppm)
 800cf70:	2301      	movs	r3, #1
 800cf72:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
    CayenneLppAddDigitalInput(18, water_quality_code);
 800cf76:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800cf7a:	4619      	mov	r1, r3
 800cf7c:	2012      	movs	r0, #18
 800cf7e:	f7ff f85d 	bl	800c03c <CayenneLppAddDigitalInput>

    // Thermal average if available
    if (avg_temp > 0.0f) {
 800cf82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf84:	f04f 0100 	mov.w	r1, #0
 800cf88:	4618      	mov	r0, r3
 800cf8a:	f7f3 fe33 	bl	8000bf4 <__aeabi_fcmpgt>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d013      	beq.n	800cfbc <SendTxData+0x700>
      CayenneLppAddTemperature(19, (int16_t)((avg_temp + 100.0f) * 10.0f));
 800cf94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf96:	4923      	ldr	r1, [pc, #140]	@ (800d024 <SendTxData+0x768>)
 800cf98:	4618      	mov	r0, r3
 800cf9a:	f7f3 fb67 	bl	800066c <__addsf3>
 800cf9e:	4603      	mov	r3, r0
 800cfa0:	4919      	ldr	r1, [pc, #100]	@ (800d008 <SendTxData+0x74c>)
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	f7f3 fc6a 	bl	800087c <__aeabi_fmul>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f7f3 fe2c 	bl	8000c08 <__aeabi_f2iz>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	b21b      	sxth	r3, r3
 800cfb4:	4619      	mov	r1, r3
 800cfb6:	2013      	movs	r0, #19
 800cfb8:	f7ff f8c8 	bl	800c14c <CayenneLppAddTemperature>
    }
  }

  // Copy formatted data to AppData buffer
  CayenneLppCopy(AppData.Buffer);
 800cfbc:	4b15      	ldr	r3, [pc, #84]	@ (800d014 <SendTxData+0x758>)
 800cfbe:	685b      	ldr	r3, [r3, #4]
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	f7ff f825 	bl	800c010 <CayenneLppCopy>
  AppData.BufferSize = CayenneLppGetSize();
 800cfc6:	f7ff f819 	bl	800bffc <CayenneLppGetSize>
 800cfca:	4603      	mov	r3, r0
 800cfcc:	461a      	mov	r2, r3
 800cfce:	4b11      	ldr	r3, [pc, #68]	@ (800d014 <SendTxData+0x758>)
 800cfd0:	705a      	strb	r2, [r3, #1]

  APP_LOG(TS_ON, VLEVEL_L, "Total payload size: %d bytes\r\n", AppData.BufferSize);
 800cfd2:	4b10      	ldr	r3, [pc, #64]	@ (800d014 <SendTxData+0x758>)
 800cfd4:	785b      	ldrb	r3, [r3, #1]
 800cfd6:	9300      	str	r3, [sp, #0]
 800cfd8:	4b13      	ldr	r3, [pc, #76]	@ (800d028 <SendTxData+0x76c>)
 800cfda:	2201      	movs	r2, #1
 800cfdc:	2100      	movs	r1, #0
 800cfde:	2001      	movs	r0, #1
 800cfe0:	f00f ffae 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>

  // Attempt to send data via LoRaWAN
  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 800cfe4:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 800cfe8:	2300      	movs	r3, #0
 800cfea:	2100      	movs	r1, #0
 800cfec:	4809      	ldr	r0, [pc, #36]	@ (800d014 <SendTxData+0x758>)
 800cfee:	f002 f8a5 	bl	800f13c <LmHandlerSend>
 800cff2:	4603      	mov	r3, r0
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d11b      	bne.n	800d030 <SendTxData+0x774>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST SUCCESS\r\n");
 800cff8:	4b0c      	ldr	r3, [pc, #48]	@ (800d02c <SendTxData+0x770>)
 800cffa:	2201      	movs	r2, #1
 800cffc:	2100      	movs	r1, #0
 800cffe:	2001      	movs	r0, #1
 800d000:	f00f ff9e 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  }
  else
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST FAILED\r\n");
  }
}
 800d004:	e02a      	b.n	800d05c <SendTxData+0x7a0>
 800d006:	bf00      	nop
 800d008:	41200000 	.word	0x41200000
 800d00c:	66666667 	.word	0x66666667
 800d010:	0801d958 	.word	0x0801d958
 800d014:	200000c0 	.word	0x200000c0
 800d018:	200000e4 	.word	0x200000e4
 800d01c:	0801d970 	.word	0x0801d970
 800d020:	0801d9a0 	.word	0x0801d9a0
 800d024:	42c80000 	.word	0x42c80000
 800d028:	0801d9c8 	.word	0x0801d9c8
 800d02c:	0801d9e8 	.word	0x0801d9e8
  else if (nextTxIn > 0)
 800d030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d032:	2b00      	cmp	r3, #0
 800d034:	d00c      	beq.n	800d050 <SendTxData+0x794>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in: ~%d second(s)\r\n", (nextTxIn / 1000));
 800d036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d038:	4a0a      	ldr	r2, [pc, #40]	@ (800d064 <SendTxData+0x7a8>)
 800d03a:	fba2 2303 	umull	r2, r3, r2, r3
 800d03e:	099b      	lsrs	r3, r3, #6
 800d040:	9300      	str	r3, [sp, #0]
 800d042:	4b09      	ldr	r3, [pc, #36]	@ (800d068 <SendTxData+0x7ac>)
 800d044:	2201      	movs	r2, #1
 800d046:	2100      	movs	r1, #0
 800d048:	2001      	movs	r0, #1
 800d04a:	f00f ff79 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 800d04e:	e005      	b.n	800d05c <SendTxData+0x7a0>
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST FAILED\r\n");
 800d050:	4b06      	ldr	r3, [pc, #24]	@ (800d06c <SendTxData+0x7b0>)
 800d052:	2201      	movs	r2, #1
 800d054:	2100      	movs	r1, #0
 800d056:	2001      	movs	r0, #1
 800d058:	f00f ff72 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 800d05c:	bf00      	nop
 800d05e:	3794      	adds	r7, #148	@ 0x94
 800d060:	46bd      	mov	sp, r7
 800d062:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d064:	10624dd3 	.word	0x10624dd3
 800d068:	0801da00 	.word	0x0801da00
 800d06c:	0801da1c 	.word	0x0801da1c

0800d070 <OnTxTimerEvent>:
static void OnTxTimerEvent(void *context)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b082      	sub	sp, #8
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800d078:	2100      	movs	r1, #0
 800d07a:	2002      	movs	r0, #2
 800d07c:	f00f fc46 	bl	801c90c <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800d080:	4803      	ldr	r0, [pc, #12]	@ (800d090 <OnTxTimerEvent+0x20>)
 800d082:	f00f fcf7 	bl	801ca74 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800d086:	bf00      	nop
 800d088:	3708      	adds	r7, #8
 800d08a:	46bd      	mov	sp, r7
 800d08c:	bd80      	pop	{r7, pc}
 800d08e:	bf00      	nop
 800d090:	20000918 	.word	0x20000918

0800d094 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b082      	sub	sp, #8
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnTxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_GREEN) ;
#else
  SYS_LED_Off(SYS_LED_GREEN) ;
 800d09c:	2001      	movs	r0, #1
 800d09e:	f7f4 fa21 	bl	80014e4 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 800d0a2:	bf00      	nop
 800d0a4:	3708      	adds	r7, #8
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	bd80      	pop	{r7, pc}

0800d0aa <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800d0aa:	b580      	push	{r7, lr}
 800d0ac:	b082      	sub	sp, #8
 800d0ae:	af00      	add	r7, sp, #0
 800d0b0:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 800d0b2:	2002      	movs	r0, #2
 800d0b4:	f7f4 fa16 	bl	80014e4 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 800d0b8:	bf00      	nop
 800d0ba:	3708      	adds	r7, #8
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	bd80      	pop	{r7, pc}

0800d0c0 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b082      	sub	sp, #8
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnJoinTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Toggle(LED_RED) ;
#else
  SYS_LED_Toggle(SYS_LED_RED) ;
 800d0c8:	2000      	movs	r0, #0
 800d0ca:	f7f4 fa25 	bl	8001518 <SYS_LED_Toggle>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 800d0ce:	bf00      	nop
 800d0d0:	3708      	adds	r7, #8
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	bd80      	pop	{r7, pc}
	...

0800d0d8 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b086      	sub	sp, #24
 800d0dc:	af04      	add	r7, sp, #16
 800d0de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d044      	beq.n	800d170 <OnTxData+0x98>
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	781b      	ldrb	r3, [r3, #0]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d040      	beq.n	800d170 <OnTxData+0x98>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN) ;
 800d0ee:	2001      	movs	r0, #1
 800d0f0:	f7f4 f9de 	bl	80014b0 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 800d0f4:	4820      	ldr	r0, [pc, #128]	@ (800d178 <OnTxData+0xa0>)
 800d0f6:	f00f fcbd 	bl	801ca74 <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800d0fa:	4b20      	ldr	r3, [pc, #128]	@ (800d17c <OnTxData+0xa4>)
 800d0fc:	2200      	movs	r2, #0
 800d0fe:	2100      	movs	r1, #0
 800d100:	2002      	movs	r0, #2
 800d102:	f00f ff1d 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	689b      	ldr	r3, [r3, #8]
 800d10a:	687a      	ldr	r2, [r7, #4]
 800d10c:	7b12      	ldrb	r2, [r2, #12]
 800d10e:	4611      	mov	r1, r2
 800d110:	687a      	ldr	r2, [r7, #4]
 800d112:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800d116:	4610      	mov	r0, r2
 800d118:	687a      	ldr	r2, [r7, #4]
 800d11a:	f992 2014 	ldrsb.w	r2, [r2, #20]
 800d11e:	9203      	str	r2, [sp, #12]
 800d120:	9002      	str	r0, [sp, #8]
 800d122:	9101      	str	r1, [sp, #4]
 800d124:	9300      	str	r3, [sp, #0]
 800d126:	4b16      	ldr	r3, [pc, #88]	@ (800d180 <OnTxData+0xa8>)
 800d128:	2200      	movs	r2, #0
 800d12a:	2100      	movs	r1, #0
 800d12c:	2003      	movs	r0, #3
 800d12e:	f00f ff07 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800d132:	4b14      	ldr	r3, [pc, #80]	@ (800d184 <OnTxData+0xac>)
 800d134:	2200      	movs	r2, #0
 800d136:	2100      	movs	r1, #0
 800d138:	2003      	movs	r0, #3
 800d13a:	f00f ff01 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	789b      	ldrb	r3, [r3, #2]
 800d142:	2b01      	cmp	r3, #1
 800d144:	d10e      	bne.n	800d164 <OnTxData+0x8c>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	78db      	ldrb	r3, [r3, #3]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d001      	beq.n	800d152 <OnTxData+0x7a>
 800d14e:	4b0e      	ldr	r3, [pc, #56]	@ (800d188 <OnTxData+0xb0>)
 800d150:	e000      	b.n	800d154 <OnTxData+0x7c>
 800d152:	4b0e      	ldr	r3, [pc, #56]	@ (800d18c <OnTxData+0xb4>)
 800d154:	9300      	str	r3, [sp, #0]
 800d156:	4b0e      	ldr	r3, [pc, #56]	@ (800d190 <OnTxData+0xb8>)
 800d158:	2200      	movs	r2, #0
 800d15a:	2100      	movs	r1, #0
 800d15c:	2003      	movs	r0, #3
 800d15e:	f00f feef 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */

  /* USER CODE END OnTxData_2 */
}
 800d162:	e005      	b.n	800d170 <OnTxData+0x98>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800d164:	4b0b      	ldr	r3, [pc, #44]	@ (800d194 <OnTxData+0xbc>)
 800d166:	2200      	movs	r2, #0
 800d168:	2100      	movs	r1, #0
 800d16a:	2003      	movs	r0, #3
 800d16c:	f00f fee8 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 800d170:	bf00      	nop
 800d172:	3708      	adds	r7, #8
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}
 800d178:	20000930 	.word	0x20000930
 800d17c:	0801da34 	.word	0x0801da34
 800d180:	0801da68 	.word	0x0801da68
 800d184:	0801da9c 	.word	0x0801da9c
 800d188:	0801daac 	.word	0x0801daac
 800d18c:	0801dab0 	.word	0x0801dab0
 800d190:	0801dab8 	.word	0x0801dab8
 800d194:	0801dacc 	.word	0x0801dacc

0800d198 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b082      	sub	sp, #8
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d028      	beq.n	800d1f8 <OnJoinRequest+0x60>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d11d      	bne.n	800d1ec <OnJoinRequest+0x54>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 800d1b0:	4813      	ldr	r0, [pc, #76]	@ (800d200 <OnJoinRequest+0x68>)
 800d1b2:	f00f fccd 	bl	801cb50 <UTIL_TIMER_Stop>

#if defined(USE_BSP_DRIVER)
      BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
      SYS_LED_Off(SYS_LED_RED) ;
 800d1b6:	2000      	movs	r0, #0
 800d1b8:	f7f4 f994 	bl	80014e4 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800d1bc:	4b11      	ldr	r3, [pc, #68]	@ (800d204 <OnJoinRequest+0x6c>)
 800d1be:	2200      	movs	r2, #0
 800d1c0:	2100      	movs	r1, #0
 800d1c2:	2002      	movs	r0, #2
 800d1c4:	f00f febc 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	789b      	ldrb	r3, [r3, #2]
 800d1cc:	2b01      	cmp	r3, #1
 800d1ce:	d106      	bne.n	800d1de <OnJoinRequest+0x46>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800d1d0:	4b0d      	ldr	r3, [pc, #52]	@ (800d208 <OnJoinRequest+0x70>)
 800d1d2:	2200      	movs	r2, #0
 800d1d4:	2100      	movs	r1, #0
 800d1d6:	2002      	movs	r0, #2
 800d1d8:	f00f feb2 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnJoinRequest_2 */

  /* USER CODE END OnJoinRequest_2 */
}
 800d1dc:	e00c      	b.n	800d1f8 <OnJoinRequest+0x60>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800d1de:	4b0b      	ldr	r3, [pc, #44]	@ (800d20c <OnJoinRequest+0x74>)
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	2100      	movs	r1, #0
 800d1e4:	2002      	movs	r0, #2
 800d1e6:	f00f feab 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 800d1ea:	e005      	b.n	800d1f8 <OnJoinRequest+0x60>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800d1ec:	4b08      	ldr	r3, [pc, #32]	@ (800d210 <OnJoinRequest+0x78>)
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	2100      	movs	r1, #0
 800d1f2:	2002      	movs	r0, #2
 800d1f4:	f00f fea4 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 800d1f8:	bf00      	nop
 800d1fa:	3708      	adds	r7, #8
 800d1fc:	46bd      	mov	sp, r7
 800d1fe:	bd80      	pop	{r7, pc}
 800d200:	20000960 	.word	0x20000960
 800d204:	0801dadc 	.word	0x0801dadc
 800d208:	0801daf4 	.word	0x0801daf4
 800d20c:	0801db14 	.word	0x0801db14
 800d210:	0801db34 	.word	0x0801db34

0800d214 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800d218:	2100      	movs	r1, #0
 800d21a:	2001      	movs	r0, #1
 800d21c:	f00f fb76 	bl	801c90c <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800d220:	bf00      	nop
 800d222:	bd80      	pop	{r7, pc}

0800d224 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800d228:	4b12      	ldr	r3, [pc, #72]	@ (800d274 <LoraInfo_Init+0x50>)
 800d22a:	2200      	movs	r2, #0
 800d22c:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800d22e:	4b11      	ldr	r3, [pc, #68]	@ (800d274 <LoraInfo_Init+0x50>)
 800d230:	2200      	movs	r2, #0
 800d232:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800d234:	4b0f      	ldr	r3, [pc, #60]	@ (800d274 <LoraInfo_Init+0x50>)
 800d236:	2200      	movs	r2, #0
 800d238:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800d23a:	4b0e      	ldr	r3, [pc, #56]	@ (800d274 <LoraInfo_Init+0x50>)
 800d23c:	2200      	movs	r2, #0
 800d23e:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 800d240:	4b0c      	ldr	r3, [pc, #48]	@ (800d274 <LoraInfo_Init+0x50>)
 800d242:	685b      	ldr	r3, [r3, #4]
 800d244:	f043 0320 	orr.w	r3, r3, #32
 800d248:	4a0a      	ldr	r2, [pc, #40]	@ (800d274 <LoraInfo_Init+0x50>)
 800d24a:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800d24c:	4b09      	ldr	r3, [pc, #36]	@ (800d274 <LoraInfo_Init+0x50>)
 800d24e:	685b      	ldr	r3, [r3, #4]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d107      	bne.n	800d264 <LoraInfo_Init+0x40>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800d254:	4b08      	ldr	r3, [pc, #32]	@ (800d278 <LoraInfo_Init+0x54>)
 800d256:	2200      	movs	r2, #0
 800d258:	2100      	movs	r1, #0
 800d25a:	2000      	movs	r0, #0
 800d25c:	f00f fe70 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 800d260:	bf00      	nop
 800d262:	e7fd      	b.n	800d260 <LoraInfo_Init+0x3c>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800d264:	4b03      	ldr	r3, [pc, #12]	@ (800d274 <LoraInfo_Init+0x50>)
 800d266:	2200      	movs	r2, #0
 800d268:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800d26a:	4b02      	ldr	r3, [pc, #8]	@ (800d274 <LoraInfo_Init+0x50>)
 800d26c:	2203      	movs	r2, #3
 800d26e:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800d270:	bf00      	nop
 800d272:	bd80      	pop	{r7, pc}
 800d274:	20000978 	.word	0x20000978
 800d278:	0801db8c 	.word	0x0801db8c

0800d27c <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800d27c:	b480      	push	{r7}
 800d27e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800d280:	4b02      	ldr	r3, [pc, #8]	@ (800d28c <LoraInfo_GetPtr+0x10>)
}
 800d282:	4618      	mov	r0, r3
 800d284:	46bd      	mov	sp, r7
 800d286:	bc80      	pop	{r7}
 800d288:	4770      	bx	lr
 800d28a:	bf00      	nop
 800d28c:	20000978 	.word	0x20000978

0800d290 <LL_AHB2_GRP1_EnableClock>:
{
 800d290:	b480      	push	{r7}
 800d292:	b085      	sub	sp, #20
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800d298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d29c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d29e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	4313      	orrs	r3, r2
 800d2a6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800d2a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d2ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	4013      	ands	r3, r2
 800d2b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
}
 800d2b6:	bf00      	nop
 800d2b8:	3714      	adds	r7, #20
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bc80      	pop	{r7}
 800d2be:	4770      	bx	lr

0800d2c0 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b086      	sub	sp, #24
 800d2c4:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 800d2c6:	1d3b      	adds	r3, r7, #4
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	601a      	str	r2, [r3, #0]
 800d2cc:	605a      	str	r2, [r3, #4]
 800d2ce:	609a      	str	r2, [r3, #8]
 800d2d0:	60da      	str	r2, [r3, #12]
 800d2d2:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 800d2d4:	2004      	movs	r0, #4
 800d2d6:	f7ff ffdb 	bl	800d290 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800d2da:	2310      	movs	r3, #16
 800d2dc:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800d2de:	2301      	movs	r3, #1
 800d2e0:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d2e6:	2303      	movs	r3, #3
 800d2e8:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800d2ea:	1d3b      	adds	r3, r7, #4
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	4812      	ldr	r0, [pc, #72]	@ (800d338 <RBI_Init+0x78>)
 800d2f0:	f7f9 fb48 	bl	8006984 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800d2f4:	2320      	movs	r3, #32
 800d2f6:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800d2f8:	1d3b      	adds	r3, r7, #4
 800d2fa:	4619      	mov	r1, r3
 800d2fc:	480e      	ldr	r0, [pc, #56]	@ (800d338 <RBI_Init+0x78>)
 800d2fe:	f7f9 fb41 	bl	8006984 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 800d302:	2308      	movs	r3, #8
 800d304:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800d306:	1d3b      	adds	r3, r7, #4
 800d308:	4619      	mov	r1, r3
 800d30a:	480b      	ldr	r0, [pc, #44]	@ (800d338 <RBI_Init+0x78>)
 800d30c:	f7f9 fb3a 	bl	8006984 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800d310:	2200      	movs	r2, #0
 800d312:	2120      	movs	r1, #32
 800d314:	4808      	ldr	r0, [pc, #32]	@ (800d338 <RBI_Init+0x78>)
 800d316:	f7f9 fd63 	bl	8006de0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800d31a:	2200      	movs	r2, #0
 800d31c:	2110      	movs	r1, #16
 800d31e:	4806      	ldr	r0, [pc, #24]	@ (800d338 <RBI_Init+0x78>)
 800d320:	f7f9 fd5e 	bl	8006de0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800d324:	2200      	movs	r2, #0
 800d326:	2108      	movs	r1, #8
 800d328:	4803      	ldr	r0, [pc, #12]	@ (800d338 <RBI_Init+0x78>)
 800d32a:	f7f9 fd59 	bl	8006de0 <HAL_GPIO_WritePin>

  return 0;
 800d32e:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 800d330:	4618      	mov	r0, r3
 800d332:	3718      	adds	r7, #24
 800d334:	46bd      	mov	sp, r7
 800d336:	bd80      	pop	{r7, pc}
 800d338:	48000800 	.word	0x48000800

0800d33c <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b082      	sub	sp, #8
 800d340:	af00      	add	r7, sp, #0
 800d342:	4603      	mov	r3, r0
 800d344:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 800d346:	79fb      	ldrb	r3, [r7, #7]
 800d348:	2b03      	cmp	r3, #3
 800d34a:	d84b      	bhi.n	800d3e4 <RBI_ConfigRFSwitch+0xa8>
 800d34c:	a201      	add	r2, pc, #4	@ (adr r2, 800d354 <RBI_ConfigRFSwitch+0x18>)
 800d34e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d352:	bf00      	nop
 800d354:	0800d365 	.word	0x0800d365
 800d358:	0800d385 	.word	0x0800d385
 800d35c:	0800d3a5 	.word	0x0800d3a5
 800d360:	0800d3c5 	.word	0x0800d3c5
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800d364:	2200      	movs	r2, #0
 800d366:	2108      	movs	r1, #8
 800d368:	4821      	ldr	r0, [pc, #132]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d36a:	f7f9 fd39 	bl	8006de0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800d36e:	2200      	movs	r2, #0
 800d370:	2110      	movs	r1, #16
 800d372:	481f      	ldr	r0, [pc, #124]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d374:	f7f9 fd34 	bl	8006de0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800d378:	2200      	movs	r2, #0
 800d37a:	2120      	movs	r1, #32
 800d37c:	481c      	ldr	r0, [pc, #112]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d37e:	f7f9 fd2f 	bl	8006de0 <HAL_GPIO_WritePin>
      break;
 800d382:	e030      	b.n	800d3e6 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800d384:	2201      	movs	r2, #1
 800d386:	2108      	movs	r1, #8
 800d388:	4819      	ldr	r0, [pc, #100]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d38a:	f7f9 fd29 	bl	8006de0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800d38e:	2201      	movs	r2, #1
 800d390:	2110      	movs	r1, #16
 800d392:	4817      	ldr	r0, [pc, #92]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d394:	f7f9 fd24 	bl	8006de0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800d398:	2200      	movs	r2, #0
 800d39a:	2120      	movs	r1, #32
 800d39c:	4814      	ldr	r0, [pc, #80]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d39e:	f7f9 fd1f 	bl	8006de0 <HAL_GPIO_WritePin>
      break;
 800d3a2:	e020      	b.n	800d3e6 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800d3a4:	2201      	movs	r2, #1
 800d3a6:	2108      	movs	r1, #8
 800d3a8:	4811      	ldr	r0, [pc, #68]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d3aa:	f7f9 fd19 	bl	8006de0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800d3ae:	2201      	movs	r2, #1
 800d3b0:	2110      	movs	r1, #16
 800d3b2:	480f      	ldr	r0, [pc, #60]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d3b4:	f7f9 fd14 	bl	8006de0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800d3b8:	2201      	movs	r2, #1
 800d3ba:	2120      	movs	r1, #32
 800d3bc:	480c      	ldr	r0, [pc, #48]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d3be:	f7f9 fd0f 	bl	8006de0 <HAL_GPIO_WritePin>
      break;
 800d3c2:	e010      	b.n	800d3e6 <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800d3c4:	2201      	movs	r2, #1
 800d3c6:	2108      	movs	r1, #8
 800d3c8:	4809      	ldr	r0, [pc, #36]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d3ca:	f7f9 fd09 	bl	8006de0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	2110      	movs	r1, #16
 800d3d2:	4807      	ldr	r0, [pc, #28]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d3d4:	f7f9 fd04 	bl	8006de0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800d3d8:	2201      	movs	r2, #1
 800d3da:	2120      	movs	r1, #32
 800d3dc:	4804      	ldr	r0, [pc, #16]	@ (800d3f0 <RBI_ConfigRFSwitch+0xb4>)
 800d3de:	f7f9 fcff 	bl	8006de0 <HAL_GPIO_WritePin>
      break;
 800d3e2:	e000      	b.n	800d3e6 <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 800d3e4:	bf00      	nop
  }

  return 0;
 800d3e6:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3708      	adds	r7, #8
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}
 800d3f0:	48000800 	.word	0x48000800

0800d3f4 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 800d3f8:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	bc80      	pop	{r7}
 800d400:	4770      	bx	lr

0800d402 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 800d402:	b480      	push	{r7}
 800d404:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 800d406:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 800d408:	4618      	mov	r0, r3
 800d40a:	46bd      	mov	sp, r7
 800d40c:	bc80      	pop	{r7}
 800d40e:	4770      	bx	lr

0800d410 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800d410:	b480      	push	{r7}
 800d412:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 800d414:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 800d416:	4618      	mov	r0, r3
 800d418:	46bd      	mov	sp, r7
 800d41a:	bc80      	pop	{r7}
 800d41c:	4770      	bx	lr

0800d41e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800d41e:	b480      	push	{r7}
 800d420:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 800d422:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 800d424:	4618      	mov	r0, r3
 800d426:	46bd      	mov	sp, r7
 800d428:	bc80      	pop	{r7}
 800d42a:	4770      	bx	lr

0800d42c <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b082      	sub	sp, #8
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	33f1      	adds	r3, #241	@ 0xf1
 800d438:	2210      	movs	r2, #16
 800d43a:	2100      	movs	r1, #0
 800d43c:	4618      	mov	r0, r3
 800d43e:	f00b fe61 	bl	8019104 <memset1>
    ctx->M_n = 0;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	2200      	movs	r2, #0
 800d446:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	22f0      	movs	r2, #240	@ 0xf0
 800d44e:	2100      	movs	r1, #0
 800d450:	4618      	mov	r0, r3
 800d452:	f00b fe57 	bl	8019104 <memset1>
}
 800d456:	bf00      	nop
 800d458:	3708      	adds	r7, #8
 800d45a:	46bd      	mov	sp, r7
 800d45c:	bd80      	pop	{r7, pc}

0800d45e <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800d45e:	b580      	push	{r7, lr}
 800d460:	b082      	sub	sp, #8
 800d462:	af00      	add	r7, sp, #0
 800d464:	6078      	str	r0, [r7, #4]
 800d466:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	461a      	mov	r2, r3
 800d46c:	2110      	movs	r1, #16
 800d46e:	6838      	ldr	r0, [r7, #0]
 800d470:	f000 fe5c 	bl	800e12c <lorawan_aes_set_key>
}
 800d474:	bf00      	nop
 800d476:	3708      	adds	r7, #8
 800d478:	46bd      	mov	sp, r7
 800d47a:	bd80      	pop	{r7, pc}

0800d47c <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b08c      	sub	sp, #48	@ 0x30
 800d480:	af00      	add	r7, sp, #0
 800d482:	60f8      	str	r0, [r7, #12]
 800d484:	60b9      	str	r1, [r7, #8]
 800d486:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d48e:	2b00      	cmp	r3, #0
 800d490:	f000 80a1 	beq.w	800d5d6 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d49a:	f1c3 0310 	rsb	r3, r3, #16
 800d49e:	687a      	ldr	r2, [r7, #4]
 800d4a0:	4293      	cmp	r3, r2
 800d4a2:	bf28      	it	cs
 800d4a4:	4613      	movcs	r3, r2
 800d4a6:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d4b4:	4413      	add	r3, r2
 800d4b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d4b8:	b292      	uxth	r2, r2
 800d4ba:	68b9      	ldr	r1, [r7, #8]
 800d4bc:	4618      	mov	r0, r3
 800d4be:	f00b fde6 	bl	801908e <memcpy1>
        ctx->M_n += mlen;
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800d4c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ca:	441a      	add	r2, r3
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d4d8:	2b0f      	cmp	r3, #15
 800d4da:	f240 808d 	bls.w	800d5f8 <AES_CMAC_Update+0x17c>
 800d4de:	687a      	ldr	r2, [r7, #4]
 800d4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4e2:	429a      	cmp	r2, r3
 800d4e4:	f000 8088 	beq.w	800d5f8 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d4ec:	e015      	b.n	800d51a <AES_CMAC_Update+0x9e>
 800d4ee:	68fa      	ldr	r2, [r7, #12]
 800d4f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4f2:	4413      	add	r3, r2
 800d4f4:	33f1      	adds	r3, #241	@ 0xf1
 800d4f6:	781a      	ldrb	r2, [r3, #0]
 800d4f8:	68f9      	ldr	r1, [r7, #12]
 800d4fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4fc:	440b      	add	r3, r1
 800d4fe:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800d502:	781b      	ldrb	r3, [r3, #0]
 800d504:	4053      	eors	r3, r2
 800d506:	b2d9      	uxtb	r1, r3
 800d508:	68fa      	ldr	r2, [r7, #12]
 800d50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d50c:	4413      	add	r3, r2
 800d50e:	33f1      	adds	r3, #241	@ 0xf1
 800d510:	460a      	mov	r2, r1
 800d512:	701a      	strb	r2, [r3, #0]
 800d514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d516:	3301      	adds	r3, #1
 800d518:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d51c:	2b0f      	cmp	r3, #15
 800d51e:	dde6      	ble.n	800d4ee <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800d526:	f107 0314 	add.w	r3, r7, #20
 800d52a:	2210      	movs	r2, #16
 800d52c:	4618      	mov	r0, r3
 800d52e:	f00b fdae 	bl	801908e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800d532:	68fa      	ldr	r2, [r7, #12]
 800d534:	f107 0114 	add.w	r1, r7, #20
 800d538:	f107 0314 	add.w	r3, r7, #20
 800d53c:	4618      	mov	r0, r3
 800d53e:	f000 fed3 	bl	800e2e8 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	33f1      	adds	r3, #241	@ 0xf1
 800d546:	f107 0114 	add.w	r1, r7, #20
 800d54a:	2210      	movs	r2, #16
 800d54c:	4618      	mov	r0, r3
 800d54e:	f00b fd9e 	bl	801908e <memcpy1>

        data += mlen;
 800d552:	68ba      	ldr	r2, [r7, #8]
 800d554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d556:	4413      	add	r3, r2
 800d558:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800d55a:	687a      	ldr	r2, [r7, #4]
 800d55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d55e:	1ad3      	subs	r3, r2, r3
 800d560:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800d562:	e038      	b.n	800d5d6 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800d564:	2300      	movs	r3, #0
 800d566:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d568:	e013      	b.n	800d592 <AES_CMAC_Update+0x116>
 800d56a:	68fa      	ldr	r2, [r7, #12]
 800d56c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d56e:	4413      	add	r3, r2
 800d570:	33f1      	adds	r3, #241	@ 0xf1
 800d572:	781a      	ldrb	r2, [r3, #0]
 800d574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d576:	68b9      	ldr	r1, [r7, #8]
 800d578:	440b      	add	r3, r1
 800d57a:	781b      	ldrb	r3, [r3, #0]
 800d57c:	4053      	eors	r3, r2
 800d57e:	b2d9      	uxtb	r1, r3
 800d580:	68fa      	ldr	r2, [r7, #12]
 800d582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d584:	4413      	add	r3, r2
 800d586:	33f1      	adds	r3, #241	@ 0xf1
 800d588:	460a      	mov	r2, r1
 800d58a:	701a      	strb	r2, [r3, #0]
 800d58c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d58e:	3301      	adds	r3, #1
 800d590:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d594:	2b0f      	cmp	r3, #15
 800d596:	dde8      	ble.n	800d56a <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800d59e:	f107 0314 	add.w	r3, r7, #20
 800d5a2:	2210      	movs	r2, #16
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	f00b fd72 	bl	801908e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800d5aa:	68fa      	ldr	r2, [r7, #12]
 800d5ac:	f107 0114 	add.w	r1, r7, #20
 800d5b0:	f107 0314 	add.w	r3, r7, #20
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	f000 fe97 	bl	800e2e8 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	33f1      	adds	r3, #241	@ 0xf1
 800d5be:	f107 0114 	add.w	r1, r7, #20
 800d5c2:	2210      	movs	r2, #16
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f00b fd62 	bl	801908e <memcpy1>

        data += 16;
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	3310      	adds	r3, #16
 800d5ce:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	3b10      	subs	r3, #16
 800d5d4:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2b10      	cmp	r3, #16
 800d5da:	d8c3      	bhi.n	800d564 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800d5e2:	687a      	ldr	r2, [r7, #4]
 800d5e4:	b292      	uxth	r2, r2
 800d5e6:	68b9      	ldr	r1, [r7, #8]
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	f00b fd50 	bl	801908e <memcpy1>
    ctx->M_n = len;
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	687a      	ldr	r2, [r7, #4]
 800d5f2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800d5f6:	e000      	b.n	800d5fa <AES_CMAC_Update+0x17e>
            return;
 800d5f8:	bf00      	nop
}
 800d5fa:	3730      	adds	r7, #48	@ 0x30
 800d5fc:	46bd      	mov	sp, r7
 800d5fe:	bd80      	pop	{r7, pc}

0800d600 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b092      	sub	sp, #72	@ 0x48
 800d604:	af00      	add	r7, sp, #0
 800d606:	6078      	str	r0, [r7, #4]
 800d608:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800d60a:	f107 031c 	add.w	r3, r7, #28
 800d60e:	2210      	movs	r2, #16
 800d610:	2100      	movs	r1, #0
 800d612:	4618      	mov	r0, r3
 800d614:	f00b fd76 	bl	8019104 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800d618:	683a      	ldr	r2, [r7, #0]
 800d61a:	f107 011c 	add.w	r1, r7, #28
 800d61e:	f107 031c 	add.w	r3, r7, #28
 800d622:	4618      	mov	r0, r3
 800d624:	f000 fe60 	bl	800e2e8 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800d628:	7f3b      	ldrb	r3, [r7, #28]
 800d62a:	b25b      	sxtb	r3, r3
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	da30      	bge.n	800d692 <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800d630:	2300      	movs	r3, #0
 800d632:	647b      	str	r3, [r7, #68]	@ 0x44
 800d634:	e01b      	b.n	800d66e <AES_CMAC_Final+0x6e>
 800d636:	f107 021c 	add.w	r2, r7, #28
 800d63a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d63c:	4413      	add	r3, r2
 800d63e:	781b      	ldrb	r3, [r3, #0]
 800d640:	005b      	lsls	r3, r3, #1
 800d642:	b25a      	sxtb	r2, r3
 800d644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d646:	3301      	adds	r3, #1
 800d648:	3348      	adds	r3, #72	@ 0x48
 800d64a:	443b      	add	r3, r7
 800d64c:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800d650:	09db      	lsrs	r3, r3, #7
 800d652:	b2db      	uxtb	r3, r3
 800d654:	b25b      	sxtb	r3, r3
 800d656:	4313      	orrs	r3, r2
 800d658:	b25b      	sxtb	r3, r3
 800d65a:	b2d9      	uxtb	r1, r3
 800d65c:	f107 021c 	add.w	r2, r7, #28
 800d660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d662:	4413      	add	r3, r2
 800d664:	460a      	mov	r2, r1
 800d666:	701a      	strb	r2, [r3, #0]
 800d668:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d66a:	3301      	adds	r3, #1
 800d66c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d66e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d670:	2b0e      	cmp	r3, #14
 800d672:	dde0      	ble.n	800d636 <AES_CMAC_Final+0x36>
 800d674:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d678:	005b      	lsls	r3, r3, #1
 800d67a:	b2db      	uxtb	r3, r3
 800d67c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800d680:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d684:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800d688:	43db      	mvns	r3, r3
 800d68a:	b2db      	uxtb	r3, r3
 800d68c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d690:	e027      	b.n	800d6e2 <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800d692:	2300      	movs	r3, #0
 800d694:	643b      	str	r3, [r7, #64]	@ 0x40
 800d696:	e01b      	b.n	800d6d0 <AES_CMAC_Final+0xd0>
 800d698:	f107 021c 	add.w	r2, r7, #28
 800d69c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d69e:	4413      	add	r3, r2
 800d6a0:	781b      	ldrb	r3, [r3, #0]
 800d6a2:	005b      	lsls	r3, r3, #1
 800d6a4:	b25a      	sxtb	r2, r3
 800d6a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6a8:	3301      	adds	r3, #1
 800d6aa:	3348      	adds	r3, #72	@ 0x48
 800d6ac:	443b      	add	r3, r7
 800d6ae:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800d6b2:	09db      	lsrs	r3, r3, #7
 800d6b4:	b2db      	uxtb	r3, r3
 800d6b6:	b25b      	sxtb	r3, r3
 800d6b8:	4313      	orrs	r3, r2
 800d6ba:	b25b      	sxtb	r3, r3
 800d6bc:	b2d9      	uxtb	r1, r3
 800d6be:	f107 021c 	add.w	r2, r7, #28
 800d6c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6c4:	4413      	add	r3, r2
 800d6c6:	460a      	mov	r2, r1
 800d6c8:	701a      	strb	r2, [r3, #0]
 800d6ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6cc:	3301      	adds	r3, #1
 800d6ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800d6d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6d2:	2b0e      	cmp	r3, #14
 800d6d4:	dde0      	ble.n	800d698 <AES_CMAC_Final+0x98>
 800d6d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d6da:	005b      	lsls	r3, r3, #1
 800d6dc:	b2db      	uxtb	r3, r3
 800d6de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d6e8:	2b10      	cmp	r3, #16
 800d6ea:	d11d      	bne.n	800d728 <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d6f0:	e016      	b.n	800d720 <AES_CMAC_Final+0x120>
 800d6f2:	683a      	ldr	r2, [r7, #0]
 800d6f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6f6:	4413      	add	r3, r2
 800d6f8:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800d6fc:	781a      	ldrb	r2, [r3, #0]
 800d6fe:	f107 011c 	add.w	r1, r7, #28
 800d702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d704:	440b      	add	r3, r1
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	4053      	eors	r3, r2
 800d70a:	b2d9      	uxtb	r1, r3
 800d70c:	683a      	ldr	r2, [r7, #0]
 800d70e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d710:	4413      	add	r3, r2
 800d712:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800d716:	460a      	mov	r2, r1
 800d718:	701a      	strb	r2, [r3, #0]
 800d71a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d71c:	3301      	adds	r3, #1
 800d71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d722:	2b0f      	cmp	r3, #15
 800d724:	dde5      	ble.n	800d6f2 <AES_CMAC_Final+0xf2>
 800d726:	e096      	b.n	800d856 <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800d728:	7f3b      	ldrb	r3, [r7, #28]
 800d72a:	b25b      	sxtb	r3, r3
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	da30      	bge.n	800d792 <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800d730:	2300      	movs	r3, #0
 800d732:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d734:	e01b      	b.n	800d76e <AES_CMAC_Final+0x16e>
 800d736:	f107 021c 	add.w	r2, r7, #28
 800d73a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d73c:	4413      	add	r3, r2
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	005b      	lsls	r3, r3, #1
 800d742:	b25a      	sxtb	r2, r3
 800d744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d746:	3301      	adds	r3, #1
 800d748:	3348      	adds	r3, #72	@ 0x48
 800d74a:	443b      	add	r3, r7
 800d74c:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800d750:	09db      	lsrs	r3, r3, #7
 800d752:	b2db      	uxtb	r3, r3
 800d754:	b25b      	sxtb	r3, r3
 800d756:	4313      	orrs	r3, r2
 800d758:	b25b      	sxtb	r3, r3
 800d75a:	b2d9      	uxtb	r1, r3
 800d75c:	f107 021c 	add.w	r2, r7, #28
 800d760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d762:	4413      	add	r3, r2
 800d764:	460a      	mov	r2, r1
 800d766:	701a      	strb	r2, [r3, #0]
 800d768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d76a:	3301      	adds	r3, #1
 800d76c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d76e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d770:	2b0e      	cmp	r3, #14
 800d772:	dde0      	ble.n	800d736 <AES_CMAC_Final+0x136>
 800d774:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d778:	005b      	lsls	r3, r3, #1
 800d77a:	b2db      	uxtb	r3, r3
 800d77c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800d780:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d784:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800d788:	43db      	mvns	r3, r3
 800d78a:	b2db      	uxtb	r3, r3
 800d78c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d790:	e027      	b.n	800d7e2 <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800d792:	2300      	movs	r3, #0
 800d794:	637b      	str	r3, [r7, #52]	@ 0x34
 800d796:	e01b      	b.n	800d7d0 <AES_CMAC_Final+0x1d0>
 800d798:	f107 021c 	add.w	r2, r7, #28
 800d79c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d79e:	4413      	add	r3, r2
 800d7a0:	781b      	ldrb	r3, [r3, #0]
 800d7a2:	005b      	lsls	r3, r3, #1
 800d7a4:	b25a      	sxtb	r2, r3
 800d7a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7a8:	3301      	adds	r3, #1
 800d7aa:	3348      	adds	r3, #72	@ 0x48
 800d7ac:	443b      	add	r3, r7
 800d7ae:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800d7b2:	09db      	lsrs	r3, r3, #7
 800d7b4:	b2db      	uxtb	r3, r3
 800d7b6:	b25b      	sxtb	r3, r3
 800d7b8:	4313      	orrs	r3, r2
 800d7ba:	b25b      	sxtb	r3, r3
 800d7bc:	b2d9      	uxtb	r1, r3
 800d7be:	f107 021c 	add.w	r2, r7, #28
 800d7c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7c4:	4413      	add	r3, r2
 800d7c6:	460a      	mov	r2, r1
 800d7c8:	701a      	strb	r2, [r3, #0]
 800d7ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7cc:	3301      	adds	r3, #1
 800d7ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7d2:	2b0e      	cmp	r3, #14
 800d7d4:	dde0      	ble.n	800d798 <AES_CMAC_Final+0x198>
 800d7d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d7da:	005b      	lsls	r3, r3, #1
 800d7dc:	b2db      	uxtb	r3, r3
 800d7de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d7e8:	683a      	ldr	r2, [r7, #0]
 800d7ea:	4413      	add	r3, r2
 800d7ec:	2280      	movs	r2, #128	@ 0x80
 800d7ee:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800d7f2:	e007      	b.n	800d804 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d7fa:	683a      	ldr	r2, [r7, #0]
 800d7fc:	4413      	add	r3, r2
 800d7fe:	2200      	movs	r2, #0
 800d800:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d80a:	1c5a      	adds	r2, r3, #1
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d818:	2b0f      	cmp	r3, #15
 800d81a:	d9eb      	bls.n	800d7f4 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800d81c:	2300      	movs	r3, #0
 800d81e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d820:	e016      	b.n	800d850 <AES_CMAC_Final+0x250>
 800d822:	683a      	ldr	r2, [r7, #0]
 800d824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d826:	4413      	add	r3, r2
 800d828:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800d82c:	781a      	ldrb	r2, [r3, #0]
 800d82e:	f107 011c 	add.w	r1, r7, #28
 800d832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d834:	440b      	add	r3, r1
 800d836:	781b      	ldrb	r3, [r3, #0]
 800d838:	4053      	eors	r3, r2
 800d83a:	b2d9      	uxtb	r1, r3
 800d83c:	683a      	ldr	r2, [r7, #0]
 800d83e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d840:	4413      	add	r3, r2
 800d842:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800d846:	460a      	mov	r2, r1
 800d848:	701a      	strb	r2, [r3, #0]
 800d84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d84c:	3301      	adds	r3, #1
 800d84e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d852:	2b0f      	cmp	r3, #15
 800d854:	dde5      	ble.n	800d822 <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800d856:	2300      	movs	r3, #0
 800d858:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d85a:	e015      	b.n	800d888 <AES_CMAC_Final+0x288>
 800d85c:	683a      	ldr	r2, [r7, #0]
 800d85e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d860:	4413      	add	r3, r2
 800d862:	33f1      	adds	r3, #241	@ 0xf1
 800d864:	781a      	ldrb	r2, [r3, #0]
 800d866:	6839      	ldr	r1, [r7, #0]
 800d868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d86a:	440b      	add	r3, r1
 800d86c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	4053      	eors	r3, r2
 800d874:	b2d9      	uxtb	r1, r3
 800d876:	683a      	ldr	r2, [r7, #0]
 800d878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d87a:	4413      	add	r3, r2
 800d87c:	33f1      	adds	r3, #241	@ 0xf1
 800d87e:	460a      	mov	r2, r1
 800d880:	701a      	strb	r2, [r3, #0]
 800d882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d884:	3301      	adds	r3, #1
 800d886:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d88a:	2b0f      	cmp	r3, #15
 800d88c:	dde6      	ble.n	800d85c <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800d894:	f107 030c 	add.w	r3, r7, #12
 800d898:	2210      	movs	r2, #16
 800d89a:	4618      	mov	r0, r3
 800d89c:	f00b fbf7 	bl	801908e <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800d8a0:	683a      	ldr	r2, [r7, #0]
 800d8a2:	f107 030c 	add.w	r3, r7, #12
 800d8a6:	6879      	ldr	r1, [r7, #4]
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	f000 fd1d 	bl	800e2e8 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800d8ae:	f107 031c 	add.w	r3, r7, #28
 800d8b2:	2210      	movs	r2, #16
 800d8b4:	2100      	movs	r1, #0
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	f00b fc24 	bl	8019104 <memset1>
}
 800d8bc:	bf00      	nop
 800d8be:	3748      	adds	r7, #72	@ 0x48
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd80      	pop	{r7, pc}

0800d8c4 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800d8c4:	b480      	push	{r7}
 800d8c6:	b083      	sub	sp, #12
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
 800d8cc:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	781a      	ldrb	r2, [r3, #0]
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	3301      	adds	r3, #1
 800d8da:	683a      	ldr	r2, [r7, #0]
 800d8dc:	7852      	ldrb	r2, [r2, #1]
 800d8de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	3302      	adds	r3, #2
 800d8e4:	683a      	ldr	r2, [r7, #0]
 800d8e6:	7892      	ldrb	r2, [r2, #2]
 800d8e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	3303      	adds	r3, #3
 800d8ee:	683a      	ldr	r2, [r7, #0]
 800d8f0:	78d2      	ldrb	r2, [r2, #3]
 800d8f2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	3304      	adds	r3, #4
 800d8f8:	683a      	ldr	r2, [r7, #0]
 800d8fa:	7912      	ldrb	r2, [r2, #4]
 800d8fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	3305      	adds	r3, #5
 800d902:	683a      	ldr	r2, [r7, #0]
 800d904:	7952      	ldrb	r2, [r2, #5]
 800d906:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	3306      	adds	r3, #6
 800d90c:	683a      	ldr	r2, [r7, #0]
 800d90e:	7992      	ldrb	r2, [r2, #6]
 800d910:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	3307      	adds	r3, #7
 800d916:	683a      	ldr	r2, [r7, #0]
 800d918:	79d2      	ldrb	r2, [r2, #7]
 800d91a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	3308      	adds	r3, #8
 800d920:	683a      	ldr	r2, [r7, #0]
 800d922:	7a12      	ldrb	r2, [r2, #8]
 800d924:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	3309      	adds	r3, #9
 800d92a:	683a      	ldr	r2, [r7, #0]
 800d92c:	7a52      	ldrb	r2, [r2, #9]
 800d92e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	330a      	adds	r3, #10
 800d934:	683a      	ldr	r2, [r7, #0]
 800d936:	7a92      	ldrb	r2, [r2, #10]
 800d938:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	330b      	adds	r3, #11
 800d93e:	683a      	ldr	r2, [r7, #0]
 800d940:	7ad2      	ldrb	r2, [r2, #11]
 800d942:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	330c      	adds	r3, #12
 800d948:	683a      	ldr	r2, [r7, #0]
 800d94a:	7b12      	ldrb	r2, [r2, #12]
 800d94c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	330d      	adds	r3, #13
 800d952:	683a      	ldr	r2, [r7, #0]
 800d954:	7b52      	ldrb	r2, [r2, #13]
 800d956:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	330e      	adds	r3, #14
 800d95c:	683a      	ldr	r2, [r7, #0]
 800d95e:	7b92      	ldrb	r2, [r2, #14]
 800d960:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	330f      	adds	r3, #15
 800d966:	683a      	ldr	r2, [r7, #0]
 800d968:	7bd2      	ldrb	r2, [r2, #15]
 800d96a:	701a      	strb	r2, [r3, #0]
#endif
}
 800d96c:	bf00      	nop
 800d96e:	370c      	adds	r7, #12
 800d970:	46bd      	mov	sp, r7
 800d972:	bc80      	pop	{r7}
 800d974:	4770      	bx	lr

0800d976 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800d976:	b480      	push	{r7}
 800d978:	b085      	sub	sp, #20
 800d97a:	af00      	add	r7, sp, #0
 800d97c:	60f8      	str	r0, [r7, #12]
 800d97e:	60b9      	str	r1, [r7, #8]
 800d980:	4613      	mov	r3, r2
 800d982:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800d984:	e007      	b.n	800d996 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800d986:	68ba      	ldr	r2, [r7, #8]
 800d988:	1c53      	adds	r3, r2, #1
 800d98a:	60bb      	str	r3, [r7, #8]
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	1c59      	adds	r1, r3, #1
 800d990:	60f9      	str	r1, [r7, #12]
 800d992:	7812      	ldrb	r2, [r2, #0]
 800d994:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800d996:	79fb      	ldrb	r3, [r7, #7]
 800d998:	1e5a      	subs	r2, r3, #1
 800d99a:	71fa      	strb	r2, [r7, #7]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d1f2      	bne.n	800d986 <copy_block_nn+0x10>
}
 800d9a0:	bf00      	nop
 800d9a2:	bf00      	nop
 800d9a4:	3714      	adds	r7, #20
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bc80      	pop	{r7}
 800d9aa:	4770      	bx	lr

0800d9ac <xor_block>:

static void xor_block( void *d, const void *s )
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b083      	sub	sp, #12
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
 800d9b4:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	781a      	ldrb	r2, [r3, #0]
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	781b      	ldrb	r3, [r3, #0]
 800d9be:	4053      	eors	r3, r2
 800d9c0:	b2da      	uxtb	r2, r3
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	3301      	adds	r3, #1
 800d9ca:	7819      	ldrb	r1, [r3, #0]
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	3301      	adds	r3, #1
 800d9d0:	781a      	ldrb	r2, [r3, #0]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	3301      	adds	r3, #1
 800d9d6:	404a      	eors	r2, r1
 800d9d8:	b2d2      	uxtb	r2, r2
 800d9da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	3302      	adds	r3, #2
 800d9e0:	7819      	ldrb	r1, [r3, #0]
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	3302      	adds	r3, #2
 800d9e6:	781a      	ldrb	r2, [r3, #0]
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	3302      	adds	r3, #2
 800d9ec:	404a      	eors	r2, r1
 800d9ee:	b2d2      	uxtb	r2, r2
 800d9f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	3303      	adds	r3, #3
 800d9f6:	7819      	ldrb	r1, [r3, #0]
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	3303      	adds	r3, #3
 800d9fc:	781a      	ldrb	r2, [r3, #0]
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	3303      	adds	r3, #3
 800da02:	404a      	eors	r2, r1
 800da04:	b2d2      	uxtb	r2, r2
 800da06:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	3304      	adds	r3, #4
 800da0c:	7819      	ldrb	r1, [r3, #0]
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	3304      	adds	r3, #4
 800da12:	781a      	ldrb	r2, [r3, #0]
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	3304      	adds	r3, #4
 800da18:	404a      	eors	r2, r1
 800da1a:	b2d2      	uxtb	r2, r2
 800da1c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	3305      	adds	r3, #5
 800da22:	7819      	ldrb	r1, [r3, #0]
 800da24:	683b      	ldr	r3, [r7, #0]
 800da26:	3305      	adds	r3, #5
 800da28:	781a      	ldrb	r2, [r3, #0]
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	3305      	adds	r3, #5
 800da2e:	404a      	eors	r2, r1
 800da30:	b2d2      	uxtb	r2, r2
 800da32:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	3306      	adds	r3, #6
 800da38:	7819      	ldrb	r1, [r3, #0]
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	3306      	adds	r3, #6
 800da3e:	781a      	ldrb	r2, [r3, #0]
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	3306      	adds	r3, #6
 800da44:	404a      	eors	r2, r1
 800da46:	b2d2      	uxtb	r2, r2
 800da48:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	3307      	adds	r3, #7
 800da4e:	7819      	ldrb	r1, [r3, #0]
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	3307      	adds	r3, #7
 800da54:	781a      	ldrb	r2, [r3, #0]
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	3307      	adds	r3, #7
 800da5a:	404a      	eors	r2, r1
 800da5c:	b2d2      	uxtb	r2, r2
 800da5e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	3308      	adds	r3, #8
 800da64:	7819      	ldrb	r1, [r3, #0]
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	3308      	adds	r3, #8
 800da6a:	781a      	ldrb	r2, [r3, #0]
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	3308      	adds	r3, #8
 800da70:	404a      	eors	r2, r1
 800da72:	b2d2      	uxtb	r2, r2
 800da74:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	3309      	adds	r3, #9
 800da7a:	7819      	ldrb	r1, [r3, #0]
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	3309      	adds	r3, #9
 800da80:	781a      	ldrb	r2, [r3, #0]
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	3309      	adds	r3, #9
 800da86:	404a      	eors	r2, r1
 800da88:	b2d2      	uxtb	r2, r2
 800da8a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	330a      	adds	r3, #10
 800da90:	7819      	ldrb	r1, [r3, #0]
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	330a      	adds	r3, #10
 800da96:	781a      	ldrb	r2, [r3, #0]
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	330a      	adds	r3, #10
 800da9c:	404a      	eors	r2, r1
 800da9e:	b2d2      	uxtb	r2, r2
 800daa0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	330b      	adds	r3, #11
 800daa6:	7819      	ldrb	r1, [r3, #0]
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	330b      	adds	r3, #11
 800daac:	781a      	ldrb	r2, [r3, #0]
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	330b      	adds	r3, #11
 800dab2:	404a      	eors	r2, r1
 800dab4:	b2d2      	uxtb	r2, r2
 800dab6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	330c      	adds	r3, #12
 800dabc:	7819      	ldrb	r1, [r3, #0]
 800dabe:	683b      	ldr	r3, [r7, #0]
 800dac0:	330c      	adds	r3, #12
 800dac2:	781a      	ldrb	r2, [r3, #0]
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	330c      	adds	r3, #12
 800dac8:	404a      	eors	r2, r1
 800daca:	b2d2      	uxtb	r2, r2
 800dacc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	330d      	adds	r3, #13
 800dad2:	7819      	ldrb	r1, [r3, #0]
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	330d      	adds	r3, #13
 800dad8:	781a      	ldrb	r2, [r3, #0]
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	330d      	adds	r3, #13
 800dade:	404a      	eors	r2, r1
 800dae0:	b2d2      	uxtb	r2, r2
 800dae2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	330e      	adds	r3, #14
 800dae8:	7819      	ldrb	r1, [r3, #0]
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	330e      	adds	r3, #14
 800daee:	781a      	ldrb	r2, [r3, #0]
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	330e      	adds	r3, #14
 800daf4:	404a      	eors	r2, r1
 800daf6:	b2d2      	uxtb	r2, r2
 800daf8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	330f      	adds	r3, #15
 800dafe:	7819      	ldrb	r1, [r3, #0]
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	330f      	adds	r3, #15
 800db04:	781a      	ldrb	r2, [r3, #0]
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	330f      	adds	r3, #15
 800db0a:	404a      	eors	r2, r1
 800db0c:	b2d2      	uxtb	r2, r2
 800db0e:	701a      	strb	r2, [r3, #0]
#endif
}
 800db10:	bf00      	nop
 800db12:	370c      	adds	r7, #12
 800db14:	46bd      	mov	sp, r7
 800db16:	bc80      	pop	{r7}
 800db18:	4770      	bx	lr

0800db1a <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800db1a:	b480      	push	{r7}
 800db1c:	b085      	sub	sp, #20
 800db1e:	af00      	add	r7, sp, #0
 800db20:	60f8      	str	r0, [r7, #12]
 800db22:	60b9      	str	r1, [r7, #8]
 800db24:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	781a      	ldrb	r2, [r3, #0]
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	781b      	ldrb	r3, [r3, #0]
 800db2e:	4053      	eors	r3, r2
 800db30:	b2da      	uxtb	r2, r3
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	3301      	adds	r3, #1
 800db3a:	7819      	ldrb	r1, [r3, #0]
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	3301      	adds	r3, #1
 800db40:	781a      	ldrb	r2, [r3, #0]
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	3301      	adds	r3, #1
 800db46:	404a      	eors	r2, r1
 800db48:	b2d2      	uxtb	r2, r2
 800db4a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800db4c:	68bb      	ldr	r3, [r7, #8]
 800db4e:	3302      	adds	r3, #2
 800db50:	7819      	ldrb	r1, [r3, #0]
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	3302      	adds	r3, #2
 800db56:	781a      	ldrb	r2, [r3, #0]
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	3302      	adds	r3, #2
 800db5c:	404a      	eors	r2, r1
 800db5e:	b2d2      	uxtb	r2, r2
 800db60:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	3303      	adds	r3, #3
 800db66:	7819      	ldrb	r1, [r3, #0]
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	3303      	adds	r3, #3
 800db6c:	781a      	ldrb	r2, [r3, #0]
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	3303      	adds	r3, #3
 800db72:	404a      	eors	r2, r1
 800db74:	b2d2      	uxtb	r2, r2
 800db76:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800db78:	68bb      	ldr	r3, [r7, #8]
 800db7a:	3304      	adds	r3, #4
 800db7c:	7819      	ldrb	r1, [r3, #0]
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	3304      	adds	r3, #4
 800db82:	781a      	ldrb	r2, [r3, #0]
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	3304      	adds	r3, #4
 800db88:	404a      	eors	r2, r1
 800db8a:	b2d2      	uxtb	r2, r2
 800db8c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800db8e:	68bb      	ldr	r3, [r7, #8]
 800db90:	3305      	adds	r3, #5
 800db92:	7819      	ldrb	r1, [r3, #0]
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	3305      	adds	r3, #5
 800db98:	781a      	ldrb	r2, [r3, #0]
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	3305      	adds	r3, #5
 800db9e:	404a      	eors	r2, r1
 800dba0:	b2d2      	uxtb	r2, r2
 800dba2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800dba4:	68bb      	ldr	r3, [r7, #8]
 800dba6:	3306      	adds	r3, #6
 800dba8:	7819      	ldrb	r1, [r3, #0]
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	3306      	adds	r3, #6
 800dbae:	781a      	ldrb	r2, [r3, #0]
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	3306      	adds	r3, #6
 800dbb4:	404a      	eors	r2, r1
 800dbb6:	b2d2      	uxtb	r2, r2
 800dbb8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800dbba:	68bb      	ldr	r3, [r7, #8]
 800dbbc:	3307      	adds	r3, #7
 800dbbe:	7819      	ldrb	r1, [r3, #0]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	3307      	adds	r3, #7
 800dbc4:	781a      	ldrb	r2, [r3, #0]
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	3307      	adds	r3, #7
 800dbca:	404a      	eors	r2, r1
 800dbcc:	b2d2      	uxtb	r2, r2
 800dbce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800dbd0:	68bb      	ldr	r3, [r7, #8]
 800dbd2:	3308      	adds	r3, #8
 800dbd4:	7819      	ldrb	r1, [r3, #0]
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	3308      	adds	r3, #8
 800dbda:	781a      	ldrb	r2, [r3, #0]
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	3308      	adds	r3, #8
 800dbe0:	404a      	eors	r2, r1
 800dbe2:	b2d2      	uxtb	r2, r2
 800dbe4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	3309      	adds	r3, #9
 800dbea:	7819      	ldrb	r1, [r3, #0]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	3309      	adds	r3, #9
 800dbf0:	781a      	ldrb	r2, [r3, #0]
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	3309      	adds	r3, #9
 800dbf6:	404a      	eors	r2, r1
 800dbf8:	b2d2      	uxtb	r2, r2
 800dbfa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800dbfc:	68bb      	ldr	r3, [r7, #8]
 800dbfe:	330a      	adds	r3, #10
 800dc00:	7819      	ldrb	r1, [r3, #0]
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	330a      	adds	r3, #10
 800dc06:	781a      	ldrb	r2, [r3, #0]
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	330a      	adds	r3, #10
 800dc0c:	404a      	eors	r2, r1
 800dc0e:	b2d2      	uxtb	r2, r2
 800dc10:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	330b      	adds	r3, #11
 800dc16:	7819      	ldrb	r1, [r3, #0]
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	330b      	adds	r3, #11
 800dc1c:	781a      	ldrb	r2, [r3, #0]
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	330b      	adds	r3, #11
 800dc22:	404a      	eors	r2, r1
 800dc24:	b2d2      	uxtb	r2, r2
 800dc26:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	330c      	adds	r3, #12
 800dc2c:	7819      	ldrb	r1, [r3, #0]
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	330c      	adds	r3, #12
 800dc32:	781a      	ldrb	r2, [r3, #0]
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	330c      	adds	r3, #12
 800dc38:	404a      	eors	r2, r1
 800dc3a:	b2d2      	uxtb	r2, r2
 800dc3c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800dc3e:	68bb      	ldr	r3, [r7, #8]
 800dc40:	330d      	adds	r3, #13
 800dc42:	7819      	ldrb	r1, [r3, #0]
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	330d      	adds	r3, #13
 800dc48:	781a      	ldrb	r2, [r3, #0]
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	330d      	adds	r3, #13
 800dc4e:	404a      	eors	r2, r1
 800dc50:	b2d2      	uxtb	r2, r2
 800dc52:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800dc54:	68bb      	ldr	r3, [r7, #8]
 800dc56:	330e      	adds	r3, #14
 800dc58:	7819      	ldrb	r1, [r3, #0]
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	330e      	adds	r3, #14
 800dc5e:	781a      	ldrb	r2, [r3, #0]
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	330e      	adds	r3, #14
 800dc64:	404a      	eors	r2, r1
 800dc66:	b2d2      	uxtb	r2, r2
 800dc68:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800dc6a:	68bb      	ldr	r3, [r7, #8]
 800dc6c:	330f      	adds	r3, #15
 800dc6e:	7819      	ldrb	r1, [r3, #0]
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	330f      	adds	r3, #15
 800dc74:	781a      	ldrb	r2, [r3, #0]
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	330f      	adds	r3, #15
 800dc7a:	404a      	eors	r2, r1
 800dc7c:	b2d2      	uxtb	r2, r2
 800dc7e:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800dc80:	bf00      	nop
 800dc82:	3714      	adds	r7, #20
 800dc84:	46bd      	mov	sp, r7
 800dc86:	bc80      	pop	{r7}
 800dc88:	4770      	bx	lr

0800dc8a <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800dc8a:	b580      	push	{r7, lr}
 800dc8c:	b082      	sub	sp, #8
 800dc8e:	af00      	add	r7, sp, #0
 800dc90:	6078      	str	r0, [r7, #4]
 800dc92:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800dc94:	6839      	ldr	r1, [r7, #0]
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	f7ff fe88 	bl	800d9ac <xor_block>
}
 800dc9c:	bf00      	nop
 800dc9e:	3708      	adds	r7, #8
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}

0800dca4 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800dca4:	b480      	push	{r7}
 800dca6:	b085      	sub	sp, #20
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	781b      	ldrb	r3, [r3, #0]
 800dcb0:	461a      	mov	r2, r3
 800dcb2:	4b48      	ldr	r3, [pc, #288]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dcb4:	5c9a      	ldrb	r2, [r3, r2]
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	701a      	strb	r2, [r3, #0]
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	3304      	adds	r3, #4
 800dcbe:	781b      	ldrb	r3, [r3, #0]
 800dcc0:	4619      	mov	r1, r3
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	3304      	adds	r3, #4
 800dcc6:	4a43      	ldr	r2, [pc, #268]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dcc8:	5c52      	ldrb	r2, [r2, r1]
 800dcca:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	3308      	adds	r3, #8
 800dcd0:	781b      	ldrb	r3, [r3, #0]
 800dcd2:	4619      	mov	r1, r3
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	3308      	adds	r3, #8
 800dcd8:	4a3e      	ldr	r2, [pc, #248]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dcda:	5c52      	ldrb	r2, [r2, r1]
 800dcdc:	701a      	strb	r2, [r3, #0]
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	330c      	adds	r3, #12
 800dce2:	781b      	ldrb	r3, [r3, #0]
 800dce4:	4619      	mov	r1, r3
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	330c      	adds	r3, #12
 800dcea:	4a3a      	ldr	r2, [pc, #232]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dcec:	5c52      	ldrb	r2, [r2, r1]
 800dcee:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	785b      	ldrb	r3, [r3, #1]
 800dcf4:	73fb      	strb	r3, [r7, #15]
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	3305      	adds	r3, #5
 800dcfa:	781b      	ldrb	r3, [r3, #0]
 800dcfc:	4619      	mov	r1, r3
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	3301      	adds	r3, #1
 800dd02:	4a34      	ldr	r2, [pc, #208]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dd04:	5c52      	ldrb	r2, [r2, r1]
 800dd06:	701a      	strb	r2, [r3, #0]
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	3309      	adds	r3, #9
 800dd0c:	781b      	ldrb	r3, [r3, #0]
 800dd0e:	4619      	mov	r1, r3
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	3305      	adds	r3, #5
 800dd14:	4a2f      	ldr	r2, [pc, #188]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dd16:	5c52      	ldrb	r2, [r2, r1]
 800dd18:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	330d      	adds	r3, #13
 800dd1e:	781b      	ldrb	r3, [r3, #0]
 800dd20:	4619      	mov	r1, r3
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	3309      	adds	r3, #9
 800dd26:	4a2b      	ldr	r2, [pc, #172]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dd28:	5c52      	ldrb	r2, [r2, r1]
 800dd2a:	701a      	strb	r2, [r3, #0]
 800dd2c:	7bfa      	ldrb	r2, [r7, #15]
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	330d      	adds	r3, #13
 800dd32:	4928      	ldr	r1, [pc, #160]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dd34:	5c8a      	ldrb	r2, [r1, r2]
 800dd36:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	789b      	ldrb	r3, [r3, #2]
 800dd3c:	73fb      	strb	r3, [r7, #15]
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	330a      	adds	r3, #10
 800dd42:	781b      	ldrb	r3, [r3, #0]
 800dd44:	4619      	mov	r1, r3
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	3302      	adds	r3, #2
 800dd4a:	4a22      	ldr	r2, [pc, #136]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dd4c:	5c52      	ldrb	r2, [r2, r1]
 800dd4e:	701a      	strb	r2, [r3, #0]
 800dd50:	7bfa      	ldrb	r2, [r7, #15]
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	330a      	adds	r3, #10
 800dd56:	491f      	ldr	r1, [pc, #124]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dd58:	5c8a      	ldrb	r2, [r1, r2]
 800dd5a:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	799b      	ldrb	r3, [r3, #6]
 800dd60:	73fb      	strb	r3, [r7, #15]
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	330e      	adds	r3, #14
 800dd66:	781b      	ldrb	r3, [r3, #0]
 800dd68:	4619      	mov	r1, r3
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	3306      	adds	r3, #6
 800dd6e:	4a19      	ldr	r2, [pc, #100]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dd70:	5c52      	ldrb	r2, [r2, r1]
 800dd72:	701a      	strb	r2, [r3, #0]
 800dd74:	7bfa      	ldrb	r2, [r7, #15]
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	330e      	adds	r3, #14
 800dd7a:	4916      	ldr	r1, [pc, #88]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dd7c:	5c8a      	ldrb	r2, [r1, r2]
 800dd7e:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	7bdb      	ldrb	r3, [r3, #15]
 800dd84:	73fb      	strb	r3, [r7, #15]
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	330b      	adds	r3, #11
 800dd8a:	781b      	ldrb	r3, [r3, #0]
 800dd8c:	4619      	mov	r1, r3
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	330f      	adds	r3, #15
 800dd92:	4a10      	ldr	r2, [pc, #64]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dd94:	5c52      	ldrb	r2, [r2, r1]
 800dd96:	701a      	strb	r2, [r3, #0]
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	3307      	adds	r3, #7
 800dd9c:	781b      	ldrb	r3, [r3, #0]
 800dd9e:	4619      	mov	r1, r3
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	330b      	adds	r3, #11
 800dda4:	4a0b      	ldr	r2, [pc, #44]	@ (800ddd4 <shift_sub_rows+0x130>)
 800dda6:	5c52      	ldrb	r2, [r2, r1]
 800dda8:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	3303      	adds	r3, #3
 800ddae:	781b      	ldrb	r3, [r3, #0]
 800ddb0:	4619      	mov	r1, r3
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	3307      	adds	r3, #7
 800ddb6:	4a07      	ldr	r2, [pc, #28]	@ (800ddd4 <shift_sub_rows+0x130>)
 800ddb8:	5c52      	ldrb	r2, [r2, r1]
 800ddba:	701a      	strb	r2, [r3, #0]
 800ddbc:	7bfa      	ldrb	r2, [r7, #15]
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	3303      	adds	r3, #3
 800ddc2:	4904      	ldr	r1, [pc, #16]	@ (800ddd4 <shift_sub_rows+0x130>)
 800ddc4:	5c8a      	ldrb	r2, [r1, r2]
 800ddc6:	701a      	strb	r2, [r3, #0]
}
 800ddc8:	bf00      	nop
 800ddca:	3714      	adds	r7, #20
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	bc80      	pop	{r7}
 800ddd0:	4770      	bx	lr
 800ddd2:	bf00      	nop
 800ddd4:	0801e19c 	.word	0x0801e19c

0800ddd8 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b086      	sub	sp, #24
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800dde0:	f107 0308 	add.w	r3, r7, #8
 800dde4:	6879      	ldr	r1, [r7, #4]
 800dde6:	4618      	mov	r0, r3
 800dde8:	f7ff fd6c 	bl	800d8c4 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800ddec:	7a3b      	ldrb	r3, [r7, #8]
 800ddee:	461a      	mov	r2, r3
 800ddf0:	4b9a      	ldr	r3, [pc, #616]	@ (800e05c <mix_sub_columns+0x284>)
 800ddf2:	5c9a      	ldrb	r2, [r3, r2]
 800ddf4:	7b7b      	ldrb	r3, [r7, #13]
 800ddf6:	4619      	mov	r1, r3
 800ddf8:	4b99      	ldr	r3, [pc, #612]	@ (800e060 <mix_sub_columns+0x288>)
 800ddfa:	5c5b      	ldrb	r3, [r3, r1]
 800ddfc:	4053      	eors	r3, r2
 800ddfe:	b2da      	uxtb	r2, r3
 800de00:	7cbb      	ldrb	r3, [r7, #18]
 800de02:	4619      	mov	r1, r3
 800de04:	4b97      	ldr	r3, [pc, #604]	@ (800e064 <mix_sub_columns+0x28c>)
 800de06:	5c5b      	ldrb	r3, [r3, r1]
 800de08:	4053      	eors	r3, r2
 800de0a:	b2da      	uxtb	r2, r3
 800de0c:	7dfb      	ldrb	r3, [r7, #23]
 800de0e:	4619      	mov	r1, r3
 800de10:	4b94      	ldr	r3, [pc, #592]	@ (800e064 <mix_sub_columns+0x28c>)
 800de12:	5c5b      	ldrb	r3, [r3, r1]
 800de14:	4053      	eors	r3, r2
 800de16:	b2da      	uxtb	r2, r3
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800de1c:	7a3b      	ldrb	r3, [r7, #8]
 800de1e:	461a      	mov	r2, r3
 800de20:	4b90      	ldr	r3, [pc, #576]	@ (800e064 <mix_sub_columns+0x28c>)
 800de22:	5c9a      	ldrb	r2, [r3, r2]
 800de24:	7b7b      	ldrb	r3, [r7, #13]
 800de26:	4619      	mov	r1, r3
 800de28:	4b8c      	ldr	r3, [pc, #560]	@ (800e05c <mix_sub_columns+0x284>)
 800de2a:	5c5b      	ldrb	r3, [r3, r1]
 800de2c:	4053      	eors	r3, r2
 800de2e:	b2da      	uxtb	r2, r3
 800de30:	7cbb      	ldrb	r3, [r7, #18]
 800de32:	4619      	mov	r1, r3
 800de34:	4b8a      	ldr	r3, [pc, #552]	@ (800e060 <mix_sub_columns+0x288>)
 800de36:	5c5b      	ldrb	r3, [r3, r1]
 800de38:	4053      	eors	r3, r2
 800de3a:	b2d9      	uxtb	r1, r3
 800de3c:	7dfb      	ldrb	r3, [r7, #23]
 800de3e:	461a      	mov	r2, r3
 800de40:	4b88      	ldr	r3, [pc, #544]	@ (800e064 <mix_sub_columns+0x28c>)
 800de42:	5c9a      	ldrb	r2, [r3, r2]
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	3301      	adds	r3, #1
 800de48:	404a      	eors	r2, r1
 800de4a:	b2d2      	uxtb	r2, r2
 800de4c:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800de4e:	7a3b      	ldrb	r3, [r7, #8]
 800de50:	461a      	mov	r2, r3
 800de52:	4b84      	ldr	r3, [pc, #528]	@ (800e064 <mix_sub_columns+0x28c>)
 800de54:	5c9a      	ldrb	r2, [r3, r2]
 800de56:	7b7b      	ldrb	r3, [r7, #13]
 800de58:	4619      	mov	r1, r3
 800de5a:	4b82      	ldr	r3, [pc, #520]	@ (800e064 <mix_sub_columns+0x28c>)
 800de5c:	5c5b      	ldrb	r3, [r3, r1]
 800de5e:	4053      	eors	r3, r2
 800de60:	b2da      	uxtb	r2, r3
 800de62:	7cbb      	ldrb	r3, [r7, #18]
 800de64:	4619      	mov	r1, r3
 800de66:	4b7d      	ldr	r3, [pc, #500]	@ (800e05c <mix_sub_columns+0x284>)
 800de68:	5c5b      	ldrb	r3, [r3, r1]
 800de6a:	4053      	eors	r3, r2
 800de6c:	b2d9      	uxtb	r1, r3
 800de6e:	7dfb      	ldrb	r3, [r7, #23]
 800de70:	461a      	mov	r2, r3
 800de72:	4b7b      	ldr	r3, [pc, #492]	@ (800e060 <mix_sub_columns+0x288>)
 800de74:	5c9a      	ldrb	r2, [r3, r2]
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	3302      	adds	r3, #2
 800de7a:	404a      	eors	r2, r1
 800de7c:	b2d2      	uxtb	r2, r2
 800de7e:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800de80:	7a3b      	ldrb	r3, [r7, #8]
 800de82:	461a      	mov	r2, r3
 800de84:	4b76      	ldr	r3, [pc, #472]	@ (800e060 <mix_sub_columns+0x288>)
 800de86:	5c9a      	ldrb	r2, [r3, r2]
 800de88:	7b7b      	ldrb	r3, [r7, #13]
 800de8a:	4619      	mov	r1, r3
 800de8c:	4b75      	ldr	r3, [pc, #468]	@ (800e064 <mix_sub_columns+0x28c>)
 800de8e:	5c5b      	ldrb	r3, [r3, r1]
 800de90:	4053      	eors	r3, r2
 800de92:	b2da      	uxtb	r2, r3
 800de94:	7cbb      	ldrb	r3, [r7, #18]
 800de96:	4619      	mov	r1, r3
 800de98:	4b72      	ldr	r3, [pc, #456]	@ (800e064 <mix_sub_columns+0x28c>)
 800de9a:	5c5b      	ldrb	r3, [r3, r1]
 800de9c:	4053      	eors	r3, r2
 800de9e:	b2d9      	uxtb	r1, r3
 800dea0:	7dfb      	ldrb	r3, [r7, #23]
 800dea2:	461a      	mov	r2, r3
 800dea4:	4b6d      	ldr	r3, [pc, #436]	@ (800e05c <mix_sub_columns+0x284>)
 800dea6:	5c9a      	ldrb	r2, [r3, r2]
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	3303      	adds	r3, #3
 800deac:	404a      	eors	r2, r1
 800deae:	b2d2      	uxtb	r2, r2
 800deb0:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800deb2:	7b3b      	ldrb	r3, [r7, #12]
 800deb4:	461a      	mov	r2, r3
 800deb6:	4b69      	ldr	r3, [pc, #420]	@ (800e05c <mix_sub_columns+0x284>)
 800deb8:	5c9a      	ldrb	r2, [r3, r2]
 800deba:	7c7b      	ldrb	r3, [r7, #17]
 800debc:	4619      	mov	r1, r3
 800debe:	4b68      	ldr	r3, [pc, #416]	@ (800e060 <mix_sub_columns+0x288>)
 800dec0:	5c5b      	ldrb	r3, [r3, r1]
 800dec2:	4053      	eors	r3, r2
 800dec4:	b2da      	uxtb	r2, r3
 800dec6:	7dbb      	ldrb	r3, [r7, #22]
 800dec8:	4619      	mov	r1, r3
 800deca:	4b66      	ldr	r3, [pc, #408]	@ (800e064 <mix_sub_columns+0x28c>)
 800decc:	5c5b      	ldrb	r3, [r3, r1]
 800dece:	4053      	eors	r3, r2
 800ded0:	b2d9      	uxtb	r1, r3
 800ded2:	7afb      	ldrb	r3, [r7, #11]
 800ded4:	461a      	mov	r2, r3
 800ded6:	4b63      	ldr	r3, [pc, #396]	@ (800e064 <mix_sub_columns+0x28c>)
 800ded8:	5c9a      	ldrb	r2, [r3, r2]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	3304      	adds	r3, #4
 800dede:	404a      	eors	r2, r1
 800dee0:	b2d2      	uxtb	r2, r2
 800dee2:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800dee4:	7b3b      	ldrb	r3, [r7, #12]
 800dee6:	461a      	mov	r2, r3
 800dee8:	4b5e      	ldr	r3, [pc, #376]	@ (800e064 <mix_sub_columns+0x28c>)
 800deea:	5c9a      	ldrb	r2, [r3, r2]
 800deec:	7c7b      	ldrb	r3, [r7, #17]
 800deee:	4619      	mov	r1, r3
 800def0:	4b5a      	ldr	r3, [pc, #360]	@ (800e05c <mix_sub_columns+0x284>)
 800def2:	5c5b      	ldrb	r3, [r3, r1]
 800def4:	4053      	eors	r3, r2
 800def6:	b2da      	uxtb	r2, r3
 800def8:	7dbb      	ldrb	r3, [r7, #22]
 800defa:	4619      	mov	r1, r3
 800defc:	4b58      	ldr	r3, [pc, #352]	@ (800e060 <mix_sub_columns+0x288>)
 800defe:	5c5b      	ldrb	r3, [r3, r1]
 800df00:	4053      	eors	r3, r2
 800df02:	b2d9      	uxtb	r1, r3
 800df04:	7afb      	ldrb	r3, [r7, #11]
 800df06:	461a      	mov	r2, r3
 800df08:	4b56      	ldr	r3, [pc, #344]	@ (800e064 <mix_sub_columns+0x28c>)
 800df0a:	5c9a      	ldrb	r2, [r3, r2]
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	3305      	adds	r3, #5
 800df10:	404a      	eors	r2, r1
 800df12:	b2d2      	uxtb	r2, r2
 800df14:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800df16:	7b3b      	ldrb	r3, [r7, #12]
 800df18:	461a      	mov	r2, r3
 800df1a:	4b52      	ldr	r3, [pc, #328]	@ (800e064 <mix_sub_columns+0x28c>)
 800df1c:	5c9a      	ldrb	r2, [r3, r2]
 800df1e:	7c7b      	ldrb	r3, [r7, #17]
 800df20:	4619      	mov	r1, r3
 800df22:	4b50      	ldr	r3, [pc, #320]	@ (800e064 <mix_sub_columns+0x28c>)
 800df24:	5c5b      	ldrb	r3, [r3, r1]
 800df26:	4053      	eors	r3, r2
 800df28:	b2da      	uxtb	r2, r3
 800df2a:	7dbb      	ldrb	r3, [r7, #22]
 800df2c:	4619      	mov	r1, r3
 800df2e:	4b4b      	ldr	r3, [pc, #300]	@ (800e05c <mix_sub_columns+0x284>)
 800df30:	5c5b      	ldrb	r3, [r3, r1]
 800df32:	4053      	eors	r3, r2
 800df34:	b2d9      	uxtb	r1, r3
 800df36:	7afb      	ldrb	r3, [r7, #11]
 800df38:	461a      	mov	r2, r3
 800df3a:	4b49      	ldr	r3, [pc, #292]	@ (800e060 <mix_sub_columns+0x288>)
 800df3c:	5c9a      	ldrb	r2, [r3, r2]
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	3306      	adds	r3, #6
 800df42:	404a      	eors	r2, r1
 800df44:	b2d2      	uxtb	r2, r2
 800df46:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800df48:	7b3b      	ldrb	r3, [r7, #12]
 800df4a:	461a      	mov	r2, r3
 800df4c:	4b44      	ldr	r3, [pc, #272]	@ (800e060 <mix_sub_columns+0x288>)
 800df4e:	5c9a      	ldrb	r2, [r3, r2]
 800df50:	7c7b      	ldrb	r3, [r7, #17]
 800df52:	4619      	mov	r1, r3
 800df54:	4b43      	ldr	r3, [pc, #268]	@ (800e064 <mix_sub_columns+0x28c>)
 800df56:	5c5b      	ldrb	r3, [r3, r1]
 800df58:	4053      	eors	r3, r2
 800df5a:	b2da      	uxtb	r2, r3
 800df5c:	7dbb      	ldrb	r3, [r7, #22]
 800df5e:	4619      	mov	r1, r3
 800df60:	4b40      	ldr	r3, [pc, #256]	@ (800e064 <mix_sub_columns+0x28c>)
 800df62:	5c5b      	ldrb	r3, [r3, r1]
 800df64:	4053      	eors	r3, r2
 800df66:	b2d9      	uxtb	r1, r3
 800df68:	7afb      	ldrb	r3, [r7, #11]
 800df6a:	461a      	mov	r2, r3
 800df6c:	4b3b      	ldr	r3, [pc, #236]	@ (800e05c <mix_sub_columns+0x284>)
 800df6e:	5c9a      	ldrb	r2, [r3, r2]
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	3307      	adds	r3, #7
 800df74:	404a      	eors	r2, r1
 800df76:	b2d2      	uxtb	r2, r2
 800df78:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800df7a:	7c3b      	ldrb	r3, [r7, #16]
 800df7c:	461a      	mov	r2, r3
 800df7e:	4b37      	ldr	r3, [pc, #220]	@ (800e05c <mix_sub_columns+0x284>)
 800df80:	5c9a      	ldrb	r2, [r3, r2]
 800df82:	7d7b      	ldrb	r3, [r7, #21]
 800df84:	4619      	mov	r1, r3
 800df86:	4b36      	ldr	r3, [pc, #216]	@ (800e060 <mix_sub_columns+0x288>)
 800df88:	5c5b      	ldrb	r3, [r3, r1]
 800df8a:	4053      	eors	r3, r2
 800df8c:	b2da      	uxtb	r2, r3
 800df8e:	7abb      	ldrb	r3, [r7, #10]
 800df90:	4619      	mov	r1, r3
 800df92:	4b34      	ldr	r3, [pc, #208]	@ (800e064 <mix_sub_columns+0x28c>)
 800df94:	5c5b      	ldrb	r3, [r3, r1]
 800df96:	4053      	eors	r3, r2
 800df98:	b2d9      	uxtb	r1, r3
 800df9a:	7bfb      	ldrb	r3, [r7, #15]
 800df9c:	461a      	mov	r2, r3
 800df9e:	4b31      	ldr	r3, [pc, #196]	@ (800e064 <mix_sub_columns+0x28c>)
 800dfa0:	5c9a      	ldrb	r2, [r3, r2]
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	3308      	adds	r3, #8
 800dfa6:	404a      	eors	r2, r1
 800dfa8:	b2d2      	uxtb	r2, r2
 800dfaa:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800dfac:	7c3b      	ldrb	r3, [r7, #16]
 800dfae:	461a      	mov	r2, r3
 800dfb0:	4b2c      	ldr	r3, [pc, #176]	@ (800e064 <mix_sub_columns+0x28c>)
 800dfb2:	5c9a      	ldrb	r2, [r3, r2]
 800dfb4:	7d7b      	ldrb	r3, [r7, #21]
 800dfb6:	4619      	mov	r1, r3
 800dfb8:	4b28      	ldr	r3, [pc, #160]	@ (800e05c <mix_sub_columns+0x284>)
 800dfba:	5c5b      	ldrb	r3, [r3, r1]
 800dfbc:	4053      	eors	r3, r2
 800dfbe:	b2da      	uxtb	r2, r3
 800dfc0:	7abb      	ldrb	r3, [r7, #10]
 800dfc2:	4619      	mov	r1, r3
 800dfc4:	4b26      	ldr	r3, [pc, #152]	@ (800e060 <mix_sub_columns+0x288>)
 800dfc6:	5c5b      	ldrb	r3, [r3, r1]
 800dfc8:	4053      	eors	r3, r2
 800dfca:	b2d9      	uxtb	r1, r3
 800dfcc:	7bfb      	ldrb	r3, [r7, #15]
 800dfce:	461a      	mov	r2, r3
 800dfd0:	4b24      	ldr	r3, [pc, #144]	@ (800e064 <mix_sub_columns+0x28c>)
 800dfd2:	5c9a      	ldrb	r2, [r3, r2]
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	3309      	adds	r3, #9
 800dfd8:	404a      	eors	r2, r1
 800dfda:	b2d2      	uxtb	r2, r2
 800dfdc:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800dfde:	7c3b      	ldrb	r3, [r7, #16]
 800dfe0:	461a      	mov	r2, r3
 800dfe2:	4b20      	ldr	r3, [pc, #128]	@ (800e064 <mix_sub_columns+0x28c>)
 800dfe4:	5c9a      	ldrb	r2, [r3, r2]
 800dfe6:	7d7b      	ldrb	r3, [r7, #21]
 800dfe8:	4619      	mov	r1, r3
 800dfea:	4b1e      	ldr	r3, [pc, #120]	@ (800e064 <mix_sub_columns+0x28c>)
 800dfec:	5c5b      	ldrb	r3, [r3, r1]
 800dfee:	4053      	eors	r3, r2
 800dff0:	b2da      	uxtb	r2, r3
 800dff2:	7abb      	ldrb	r3, [r7, #10]
 800dff4:	4619      	mov	r1, r3
 800dff6:	4b19      	ldr	r3, [pc, #100]	@ (800e05c <mix_sub_columns+0x284>)
 800dff8:	5c5b      	ldrb	r3, [r3, r1]
 800dffa:	4053      	eors	r3, r2
 800dffc:	b2d9      	uxtb	r1, r3
 800dffe:	7bfb      	ldrb	r3, [r7, #15]
 800e000:	461a      	mov	r2, r3
 800e002:	4b17      	ldr	r3, [pc, #92]	@ (800e060 <mix_sub_columns+0x288>)
 800e004:	5c9a      	ldrb	r2, [r3, r2]
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	330a      	adds	r3, #10
 800e00a:	404a      	eors	r2, r1
 800e00c:	b2d2      	uxtb	r2, r2
 800e00e:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800e010:	7c3b      	ldrb	r3, [r7, #16]
 800e012:	461a      	mov	r2, r3
 800e014:	4b12      	ldr	r3, [pc, #72]	@ (800e060 <mix_sub_columns+0x288>)
 800e016:	5c9a      	ldrb	r2, [r3, r2]
 800e018:	7d7b      	ldrb	r3, [r7, #21]
 800e01a:	4619      	mov	r1, r3
 800e01c:	4b11      	ldr	r3, [pc, #68]	@ (800e064 <mix_sub_columns+0x28c>)
 800e01e:	5c5b      	ldrb	r3, [r3, r1]
 800e020:	4053      	eors	r3, r2
 800e022:	b2da      	uxtb	r2, r3
 800e024:	7abb      	ldrb	r3, [r7, #10]
 800e026:	4619      	mov	r1, r3
 800e028:	4b0e      	ldr	r3, [pc, #56]	@ (800e064 <mix_sub_columns+0x28c>)
 800e02a:	5c5b      	ldrb	r3, [r3, r1]
 800e02c:	4053      	eors	r3, r2
 800e02e:	b2d9      	uxtb	r1, r3
 800e030:	7bfb      	ldrb	r3, [r7, #15]
 800e032:	461a      	mov	r2, r3
 800e034:	4b09      	ldr	r3, [pc, #36]	@ (800e05c <mix_sub_columns+0x284>)
 800e036:	5c9a      	ldrb	r2, [r3, r2]
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	330b      	adds	r3, #11
 800e03c:	404a      	eors	r2, r1
 800e03e:	b2d2      	uxtb	r2, r2
 800e040:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800e042:	7d3b      	ldrb	r3, [r7, #20]
 800e044:	461a      	mov	r2, r3
 800e046:	4b05      	ldr	r3, [pc, #20]	@ (800e05c <mix_sub_columns+0x284>)
 800e048:	5c9a      	ldrb	r2, [r3, r2]
 800e04a:	7a7b      	ldrb	r3, [r7, #9]
 800e04c:	4619      	mov	r1, r3
 800e04e:	4b04      	ldr	r3, [pc, #16]	@ (800e060 <mix_sub_columns+0x288>)
 800e050:	5c5b      	ldrb	r3, [r3, r1]
 800e052:	4053      	eors	r3, r2
 800e054:	b2da      	uxtb	r2, r3
 800e056:	7bbb      	ldrb	r3, [r7, #14]
 800e058:	4619      	mov	r1, r3
 800e05a:	e005      	b.n	800e068 <mix_sub_columns+0x290>
 800e05c:	0801e29c 	.word	0x0801e29c
 800e060:	0801e39c 	.word	0x0801e39c
 800e064:	0801e19c 	.word	0x0801e19c
 800e068:	4b2d      	ldr	r3, [pc, #180]	@ (800e120 <mix_sub_columns+0x348>)
 800e06a:	5c5b      	ldrb	r3, [r3, r1]
 800e06c:	4053      	eors	r3, r2
 800e06e:	b2d9      	uxtb	r1, r3
 800e070:	7cfb      	ldrb	r3, [r7, #19]
 800e072:	461a      	mov	r2, r3
 800e074:	4b2a      	ldr	r3, [pc, #168]	@ (800e120 <mix_sub_columns+0x348>)
 800e076:	5c9a      	ldrb	r2, [r3, r2]
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	330c      	adds	r3, #12
 800e07c:	404a      	eors	r2, r1
 800e07e:	b2d2      	uxtb	r2, r2
 800e080:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800e082:	7d3b      	ldrb	r3, [r7, #20]
 800e084:	461a      	mov	r2, r3
 800e086:	4b26      	ldr	r3, [pc, #152]	@ (800e120 <mix_sub_columns+0x348>)
 800e088:	5c9a      	ldrb	r2, [r3, r2]
 800e08a:	7a7b      	ldrb	r3, [r7, #9]
 800e08c:	4619      	mov	r1, r3
 800e08e:	4b25      	ldr	r3, [pc, #148]	@ (800e124 <mix_sub_columns+0x34c>)
 800e090:	5c5b      	ldrb	r3, [r3, r1]
 800e092:	4053      	eors	r3, r2
 800e094:	b2da      	uxtb	r2, r3
 800e096:	7bbb      	ldrb	r3, [r7, #14]
 800e098:	4619      	mov	r1, r3
 800e09a:	4b23      	ldr	r3, [pc, #140]	@ (800e128 <mix_sub_columns+0x350>)
 800e09c:	5c5b      	ldrb	r3, [r3, r1]
 800e09e:	4053      	eors	r3, r2
 800e0a0:	b2d9      	uxtb	r1, r3
 800e0a2:	7cfb      	ldrb	r3, [r7, #19]
 800e0a4:	461a      	mov	r2, r3
 800e0a6:	4b1e      	ldr	r3, [pc, #120]	@ (800e120 <mix_sub_columns+0x348>)
 800e0a8:	5c9a      	ldrb	r2, [r3, r2]
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	330d      	adds	r3, #13
 800e0ae:	404a      	eors	r2, r1
 800e0b0:	b2d2      	uxtb	r2, r2
 800e0b2:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800e0b4:	7d3b      	ldrb	r3, [r7, #20]
 800e0b6:	461a      	mov	r2, r3
 800e0b8:	4b19      	ldr	r3, [pc, #100]	@ (800e120 <mix_sub_columns+0x348>)
 800e0ba:	5c9a      	ldrb	r2, [r3, r2]
 800e0bc:	7a7b      	ldrb	r3, [r7, #9]
 800e0be:	4619      	mov	r1, r3
 800e0c0:	4b17      	ldr	r3, [pc, #92]	@ (800e120 <mix_sub_columns+0x348>)
 800e0c2:	5c5b      	ldrb	r3, [r3, r1]
 800e0c4:	4053      	eors	r3, r2
 800e0c6:	b2da      	uxtb	r2, r3
 800e0c8:	7bbb      	ldrb	r3, [r7, #14]
 800e0ca:	4619      	mov	r1, r3
 800e0cc:	4b15      	ldr	r3, [pc, #84]	@ (800e124 <mix_sub_columns+0x34c>)
 800e0ce:	5c5b      	ldrb	r3, [r3, r1]
 800e0d0:	4053      	eors	r3, r2
 800e0d2:	b2d9      	uxtb	r1, r3
 800e0d4:	7cfb      	ldrb	r3, [r7, #19]
 800e0d6:	461a      	mov	r2, r3
 800e0d8:	4b13      	ldr	r3, [pc, #76]	@ (800e128 <mix_sub_columns+0x350>)
 800e0da:	5c9a      	ldrb	r2, [r3, r2]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	330e      	adds	r3, #14
 800e0e0:	404a      	eors	r2, r1
 800e0e2:	b2d2      	uxtb	r2, r2
 800e0e4:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800e0e6:	7d3b      	ldrb	r3, [r7, #20]
 800e0e8:	461a      	mov	r2, r3
 800e0ea:	4b0f      	ldr	r3, [pc, #60]	@ (800e128 <mix_sub_columns+0x350>)
 800e0ec:	5c9a      	ldrb	r2, [r3, r2]
 800e0ee:	7a7b      	ldrb	r3, [r7, #9]
 800e0f0:	4619      	mov	r1, r3
 800e0f2:	4b0b      	ldr	r3, [pc, #44]	@ (800e120 <mix_sub_columns+0x348>)
 800e0f4:	5c5b      	ldrb	r3, [r3, r1]
 800e0f6:	4053      	eors	r3, r2
 800e0f8:	b2da      	uxtb	r2, r3
 800e0fa:	7bbb      	ldrb	r3, [r7, #14]
 800e0fc:	4619      	mov	r1, r3
 800e0fe:	4b08      	ldr	r3, [pc, #32]	@ (800e120 <mix_sub_columns+0x348>)
 800e100:	5c5b      	ldrb	r3, [r3, r1]
 800e102:	4053      	eors	r3, r2
 800e104:	b2d9      	uxtb	r1, r3
 800e106:	7cfb      	ldrb	r3, [r7, #19]
 800e108:	461a      	mov	r2, r3
 800e10a:	4b06      	ldr	r3, [pc, #24]	@ (800e124 <mix_sub_columns+0x34c>)
 800e10c:	5c9a      	ldrb	r2, [r3, r2]
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	330f      	adds	r3, #15
 800e112:	404a      	eors	r2, r1
 800e114:	b2d2      	uxtb	r2, r2
 800e116:	701a      	strb	r2, [r3, #0]
  }
 800e118:	bf00      	nop
 800e11a:	3718      	adds	r7, #24
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}
 800e120:	0801e19c 	.word	0x0801e19c
 800e124:	0801e29c 	.word	0x0801e29c
 800e128:	0801e39c 	.word	0x0801e39c

0800e12c <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b086      	sub	sp, #24
 800e130:	af00      	add	r7, sp, #0
 800e132:	60f8      	str	r0, [r7, #12]
 800e134:	460b      	mov	r3, r1
 800e136:	607a      	str	r2, [r7, #4]
 800e138:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800e13a:	7afb      	ldrb	r3, [r7, #11]
 800e13c:	3b10      	subs	r3, #16
 800e13e:	2b10      	cmp	r3, #16
 800e140:	bf8c      	ite	hi
 800e142:	2201      	movhi	r2, #1
 800e144:	2200      	movls	r2, #0
 800e146:	b2d2      	uxtb	r2, r2
 800e148:	2a00      	cmp	r2, #0
 800e14a:	d10b      	bne.n	800e164 <lorawan_aes_set_key+0x38>
 800e14c:	4a64      	ldr	r2, [pc, #400]	@ (800e2e0 <lorawan_aes_set_key+0x1b4>)
 800e14e:	fa22 f303 	lsr.w	r3, r2, r3
 800e152:	f003 0301 	and.w	r3, r3, #1
 800e156:	2b00      	cmp	r3, #0
 800e158:	bf14      	ite	ne
 800e15a:	2301      	movne	r3, #1
 800e15c:	2300      	moveq	r3, #0
 800e15e:	b2db      	uxtb	r3, r3
 800e160:	2b00      	cmp	r3, #0
 800e162:	d105      	bne.n	800e170 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2200      	movs	r2, #0
 800e168:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800e16c:	23ff      	movs	r3, #255	@ 0xff
 800e16e:	e0b2      	b.n	800e2d6 <lorawan_aes_set_key+0x1aa>
        break;
 800e170:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	7afa      	ldrb	r2, [r7, #11]
 800e176:	68f9      	ldr	r1, [r7, #12]
 800e178:	4618      	mov	r0, r3
 800e17a:	f7ff fbfc 	bl	800d976 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800e17e:	7afb      	ldrb	r3, [r7, #11]
 800e180:	331c      	adds	r3, #28
 800e182:	b2db      	uxtb	r3, r3
 800e184:	009b      	lsls	r3, r3, #2
 800e186:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800e188:	7c7b      	ldrb	r3, [r7, #17]
 800e18a:	091b      	lsrs	r3, r3, #4
 800e18c:	b2db      	uxtb	r3, r3
 800e18e:	3b01      	subs	r3, #1
 800e190:	b2da      	uxtb	r2, r3
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800e198:	7afb      	ldrb	r3, [r7, #11]
 800e19a:	75fb      	strb	r3, [r7, #23]
 800e19c:	2301      	movs	r3, #1
 800e19e:	75bb      	strb	r3, [r7, #22]
 800e1a0:	e093      	b.n	800e2ca <lorawan_aes_set_key+0x19e>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800e1a2:	7dfb      	ldrb	r3, [r7, #23]
 800e1a4:	3b04      	subs	r3, #4
 800e1a6:	687a      	ldr	r2, [r7, #4]
 800e1a8:	5cd3      	ldrb	r3, [r2, r3]
 800e1aa:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800e1ac:	7dfb      	ldrb	r3, [r7, #23]
 800e1ae:	3b03      	subs	r3, #3
 800e1b0:	687a      	ldr	r2, [r7, #4]
 800e1b2:	5cd3      	ldrb	r3, [r2, r3]
 800e1b4:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800e1b6:	7dfb      	ldrb	r3, [r7, #23]
 800e1b8:	3b02      	subs	r3, #2
 800e1ba:	687a      	ldr	r2, [r7, #4]
 800e1bc:	5cd3      	ldrb	r3, [r2, r3]
 800e1be:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800e1c0:	7dfb      	ldrb	r3, [r7, #23]
 800e1c2:	3b01      	subs	r3, #1
 800e1c4:	687a      	ldr	r2, [r7, #4]
 800e1c6:	5cd3      	ldrb	r3, [r2, r3]
 800e1c8:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800e1ca:	7dfb      	ldrb	r3, [r7, #23]
 800e1cc:	7afa      	ldrb	r2, [r7, #11]
 800e1ce:	fbb3 f1f2 	udiv	r1, r3, r2
 800e1d2:	fb01 f202 	mul.w	r2, r1, r2
 800e1d6:	1a9b      	subs	r3, r3, r2
 800e1d8:	b2db      	uxtb	r3, r3
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d127      	bne.n	800e22e <lorawan_aes_set_key+0x102>
        {
            tt = t0;
 800e1de:	7d7b      	ldrb	r3, [r7, #21]
 800e1e0:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800e1e2:	7d3b      	ldrb	r3, [r7, #20]
 800e1e4:	4a3f      	ldr	r2, [pc, #252]	@ (800e2e4 <lorawan_aes_set_key+0x1b8>)
 800e1e6:	5cd2      	ldrb	r2, [r2, r3]
 800e1e8:	7dbb      	ldrb	r3, [r7, #22]
 800e1ea:	4053      	eors	r3, r2
 800e1ec:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800e1ee:	7cfb      	ldrb	r3, [r7, #19]
 800e1f0:	4a3c      	ldr	r2, [pc, #240]	@ (800e2e4 <lorawan_aes_set_key+0x1b8>)
 800e1f2:	5cd3      	ldrb	r3, [r2, r3]
 800e1f4:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800e1f6:	7cbb      	ldrb	r3, [r7, #18]
 800e1f8:	4a3a      	ldr	r2, [pc, #232]	@ (800e2e4 <lorawan_aes_set_key+0x1b8>)
 800e1fa:	5cd3      	ldrb	r3, [r2, r3]
 800e1fc:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800e1fe:	7c3b      	ldrb	r3, [r7, #16]
 800e200:	4a38      	ldr	r2, [pc, #224]	@ (800e2e4 <lorawan_aes_set_key+0x1b8>)
 800e202:	5cd3      	ldrb	r3, [r2, r3]
 800e204:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800e206:	7dbb      	ldrb	r3, [r7, #22]
 800e208:	005b      	lsls	r3, r3, #1
 800e20a:	b25a      	sxtb	r2, r3
 800e20c:	7dbb      	ldrb	r3, [r7, #22]
 800e20e:	09db      	lsrs	r3, r3, #7
 800e210:	b2db      	uxtb	r3, r3
 800e212:	4619      	mov	r1, r3
 800e214:	0049      	lsls	r1, r1, #1
 800e216:	440b      	add	r3, r1
 800e218:	4619      	mov	r1, r3
 800e21a:	00c8      	lsls	r0, r1, #3
 800e21c:	4619      	mov	r1, r3
 800e21e:	4603      	mov	r3, r0
 800e220:	440b      	add	r3, r1
 800e222:	b2db      	uxtb	r3, r3
 800e224:	b25b      	sxtb	r3, r3
 800e226:	4053      	eors	r3, r2
 800e228:	b25b      	sxtb	r3, r3
 800e22a:	75bb      	strb	r3, [r7, #22]
 800e22c:	e01c      	b.n	800e268 <lorawan_aes_set_key+0x13c>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800e22e:	7afb      	ldrb	r3, [r7, #11]
 800e230:	2b18      	cmp	r3, #24
 800e232:	d919      	bls.n	800e268 <lorawan_aes_set_key+0x13c>
 800e234:	7dfb      	ldrb	r3, [r7, #23]
 800e236:	7afa      	ldrb	r2, [r7, #11]
 800e238:	fbb3 f1f2 	udiv	r1, r3, r2
 800e23c:	fb01 f202 	mul.w	r2, r1, r2
 800e240:	1a9b      	subs	r3, r3, r2
 800e242:	b2db      	uxtb	r3, r3
 800e244:	2b10      	cmp	r3, #16
 800e246:	d10f      	bne.n	800e268 <lorawan_aes_set_key+0x13c>
        {
            t0 = s_box(t0);
 800e248:	7d7b      	ldrb	r3, [r7, #21]
 800e24a:	4a26      	ldr	r2, [pc, #152]	@ (800e2e4 <lorawan_aes_set_key+0x1b8>)
 800e24c:	5cd3      	ldrb	r3, [r2, r3]
 800e24e:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800e250:	7d3b      	ldrb	r3, [r7, #20]
 800e252:	4a24      	ldr	r2, [pc, #144]	@ (800e2e4 <lorawan_aes_set_key+0x1b8>)
 800e254:	5cd3      	ldrb	r3, [r2, r3]
 800e256:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800e258:	7cfb      	ldrb	r3, [r7, #19]
 800e25a:	4a22      	ldr	r2, [pc, #136]	@ (800e2e4 <lorawan_aes_set_key+0x1b8>)
 800e25c:	5cd3      	ldrb	r3, [r2, r3]
 800e25e:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800e260:	7cbb      	ldrb	r3, [r7, #18]
 800e262:	4a20      	ldr	r2, [pc, #128]	@ (800e2e4 <lorawan_aes_set_key+0x1b8>)
 800e264:	5cd3      	ldrb	r3, [r2, r3]
 800e266:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800e268:	7dfa      	ldrb	r2, [r7, #23]
 800e26a:	7afb      	ldrb	r3, [r7, #11]
 800e26c:	1ad3      	subs	r3, r2, r3
 800e26e:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800e270:	7c3b      	ldrb	r3, [r7, #16]
 800e272:	687a      	ldr	r2, [r7, #4]
 800e274:	5cd1      	ldrb	r1, [r2, r3]
 800e276:	7dfb      	ldrb	r3, [r7, #23]
 800e278:	7d7a      	ldrb	r2, [r7, #21]
 800e27a:	404a      	eors	r2, r1
 800e27c:	b2d1      	uxtb	r1, r2
 800e27e:	687a      	ldr	r2, [r7, #4]
 800e280:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800e282:	7c3b      	ldrb	r3, [r7, #16]
 800e284:	3301      	adds	r3, #1
 800e286:	687a      	ldr	r2, [r7, #4]
 800e288:	5cd1      	ldrb	r1, [r2, r3]
 800e28a:	7dfb      	ldrb	r3, [r7, #23]
 800e28c:	3301      	adds	r3, #1
 800e28e:	7d3a      	ldrb	r2, [r7, #20]
 800e290:	404a      	eors	r2, r1
 800e292:	b2d1      	uxtb	r1, r2
 800e294:	687a      	ldr	r2, [r7, #4]
 800e296:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800e298:	7c3b      	ldrb	r3, [r7, #16]
 800e29a:	3302      	adds	r3, #2
 800e29c:	687a      	ldr	r2, [r7, #4]
 800e29e:	5cd1      	ldrb	r1, [r2, r3]
 800e2a0:	7dfb      	ldrb	r3, [r7, #23]
 800e2a2:	3302      	adds	r3, #2
 800e2a4:	7cfa      	ldrb	r2, [r7, #19]
 800e2a6:	404a      	eors	r2, r1
 800e2a8:	b2d1      	uxtb	r1, r2
 800e2aa:	687a      	ldr	r2, [r7, #4]
 800e2ac:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800e2ae:	7c3b      	ldrb	r3, [r7, #16]
 800e2b0:	3303      	adds	r3, #3
 800e2b2:	687a      	ldr	r2, [r7, #4]
 800e2b4:	5cd1      	ldrb	r1, [r2, r3]
 800e2b6:	7dfb      	ldrb	r3, [r7, #23]
 800e2b8:	3303      	adds	r3, #3
 800e2ba:	7cba      	ldrb	r2, [r7, #18]
 800e2bc:	404a      	eors	r2, r1
 800e2be:	b2d1      	uxtb	r1, r2
 800e2c0:	687a      	ldr	r2, [r7, #4]
 800e2c2:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800e2c4:	7dfb      	ldrb	r3, [r7, #23]
 800e2c6:	3304      	adds	r3, #4
 800e2c8:	75fb      	strb	r3, [r7, #23]
 800e2ca:	7dfa      	ldrb	r2, [r7, #23]
 800e2cc:	7c7b      	ldrb	r3, [r7, #17]
 800e2ce:	429a      	cmp	r2, r3
 800e2d0:	f4ff af67 	bcc.w	800e1a2 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800e2d4:	2300      	movs	r3, #0
}
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	3718      	adds	r7, #24
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bd80      	pop	{r7, pc}
 800e2de:	bf00      	nop
 800e2e0:	00010101 	.word	0x00010101
 800e2e4:	0801e19c 	.word	0x0801e19c

0800e2e8 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b08a      	sub	sp, #40	@ 0x28
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	60f8      	str	r0, [r7, #12]
 800e2f0:	60b9      	str	r1, [r7, #8]
 800e2f2:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d038      	beq.n	800e370 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800e2fe:	687a      	ldr	r2, [r7, #4]
 800e300:	f107 0314 	add.w	r3, r7, #20
 800e304:	68f9      	ldr	r1, [r7, #12]
 800e306:	4618      	mov	r0, r3
 800e308:	f7ff fc07 	bl	800db1a <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800e30c:	2301      	movs	r3, #1
 800e30e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e312:	e014      	b.n	800e33e <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800e314:	f107 0314 	add.w	r3, r7, #20
 800e318:	4618      	mov	r0, r3
 800e31a:	f7ff fd5d 	bl	800ddd8 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800e324:	0112      	lsls	r2, r2, #4
 800e326:	441a      	add	r2, r3
 800e328:	f107 0314 	add.w	r3, r7, #20
 800e32c:	4611      	mov	r1, r2
 800e32e:	4618      	mov	r0, r3
 800e330:	f7ff fcab 	bl	800dc8a <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800e334:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e338:	3301      	adds	r3, #1
 800e33a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800e344:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800e348:	429a      	cmp	r2, r3
 800e34a:	d3e3      	bcc.n	800e314 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800e34c:	f107 0314 	add.w	r3, r7, #20
 800e350:	4618      	mov	r0, r3
 800e352:	f7ff fca7 	bl	800dca4 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800e35c:	0112      	lsls	r2, r2, #4
 800e35e:	441a      	add	r2, r3
 800e360:	f107 0314 	add.w	r3, r7, #20
 800e364:	4619      	mov	r1, r3
 800e366:	68b8      	ldr	r0, [r7, #8]
 800e368:	f7ff fbd7 	bl	800db1a <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800e36c:	2300      	movs	r3, #0
 800e36e:	e000      	b.n	800e372 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800e370:	23ff      	movs	r3, #255	@ 0xff
}
 800e372:	4618      	mov	r0, r3
 800e374:	3728      	adds	r7, #40	@ 0x28
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
	...

0800e37c <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 800e37c:	b480      	push	{r7}
 800e37e:	b085      	sub	sp, #20
 800e380:	af00      	add	r7, sp, #0
 800e382:	4603      	mov	r3, r0
 800e384:	6039      	str	r1, [r7, #0]
 800e386:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800e388:	2300      	movs	r3, #0
 800e38a:	73fb      	strb	r3, [r7, #15]
 800e38c:	e018      	b.n	800e3c0 <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800e38e:	7bfa      	ldrb	r2, [r7, #15]
 800e390:	4910      	ldr	r1, [pc, #64]	@ (800e3d4 <GetKeyByID+0x58>)
 800e392:	4613      	mov	r3, r2
 800e394:	011b      	lsls	r3, r3, #4
 800e396:	4413      	add	r3, r2
 800e398:	440b      	add	r3, r1
 800e39a:	3310      	adds	r3, #16
 800e39c:	781b      	ldrb	r3, [r3, #0]
 800e39e:	79fa      	ldrb	r2, [r7, #7]
 800e3a0:	429a      	cmp	r2, r3
 800e3a2:	d10a      	bne.n	800e3ba <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 800e3a4:	7bfa      	ldrb	r2, [r7, #15]
 800e3a6:	4613      	mov	r3, r2
 800e3a8:	011b      	lsls	r3, r3, #4
 800e3aa:	4413      	add	r3, r2
 800e3ac:	3310      	adds	r3, #16
 800e3ae:	4a09      	ldr	r2, [pc, #36]	@ (800e3d4 <GetKeyByID+0x58>)
 800e3b0:	441a      	add	r2, r3
 800e3b2:	683b      	ldr	r3, [r7, #0]
 800e3b4:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	e006      	b.n	800e3c8 <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800e3ba:	7bfb      	ldrb	r3, [r7, #15]
 800e3bc:	3301      	adds	r3, #1
 800e3be:	73fb      	strb	r3, [r7, #15]
 800e3c0:	7bfb      	ldrb	r3, [r7, #15]
 800e3c2:	2b09      	cmp	r3, #9
 800e3c4:	d9e3      	bls.n	800e38e <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800e3c6:	2303      	movs	r3, #3
}
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	3714      	adds	r7, #20
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	bc80      	pop	{r7}
 800e3d0:	4770      	bx	lr
 800e3d2:	bf00      	nop
 800e3d4:	20000104 	.word	0x20000104

0800e3d8 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 800e3d8:	b480      	push	{r7}
 800e3da:	af00      	add	r7, sp, #0
  return;
 800e3dc:	bf00      	nop
}
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bc80      	pop	{r7}
 800e3e2:	4770      	bx	lr

0800e3e4 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 800e3e4:	b590      	push	{r4, r7, lr}
 800e3e6:	b0d1      	sub	sp, #324	@ 0x144
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800e3ee:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800e3f2:	6020      	str	r0, [r4, #0]
 800e3f4:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800e3f8:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800e3fc:	6001      	str	r1, [r0, #0]
 800e3fe:	4619      	mov	r1, r3
 800e400:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e404:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800e408:	801a      	strh	r2, [r3, #0]
 800e40a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e40e:	f2a3 133b 	subw	r3, r3, #315	@ 0x13b
 800e412:	460a      	mov	r2, r1
 800e414:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800e416:	2306      	movs	r3, #6
 800e418:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 800e41c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e420:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d003      	beq.n	800e432 <ComputeCmac+0x4e>
 800e42a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d101      	bne.n	800e436 <ComputeCmac+0x52>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800e432:	2302      	movs	r3, #2
 800e434:	e05c      	b.n	800e4f0 <ComputeCmac+0x10c>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 800e436:	f107 0314 	add.w	r3, r7, #20
 800e43a:	4618      	mov	r0, r3
 800e43c:	f7fe fff6 	bl	800d42c <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 800e440:	f107 0210 	add.w	r2, r7, #16
 800e444:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e448:	f2a3 133b 	subw	r3, r3, #315	@ 0x13b
 800e44c:	781b      	ldrb	r3, [r3, #0]
 800e44e:	4611      	mov	r1, r2
 800e450:	4618      	mov	r0, r3
 800e452:	f7ff ff93 	bl	800e37c <GetKeyByID>
 800e456:	4603      	mov	r3, r0
 800e458:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 800e45c:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800e460:	2b00      	cmp	r3, #0
 800e462:	d143      	bne.n	800e4ec <ComputeCmac+0x108>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 800e464:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e468:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	1c5a      	adds	r2, r3, #1
 800e470:	f107 0314 	add.w	r3, r7, #20
 800e474:	4611      	mov	r1, r2
 800e476:	4618      	mov	r0, r3
 800e478:	f7fe fff1 	bl	800d45e <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 800e47c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e480:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d009      	beq.n	800e49e <ComputeCmac+0xba>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 800e48a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e48e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e492:	f107 0014 	add.w	r0, r7, #20
 800e496:	2210      	movs	r2, #16
 800e498:	6819      	ldr	r1, [r3, #0]
 800e49a:	f7fe ffef 	bl	800d47c <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 800e49e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e4a2:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800e4a6:	881a      	ldrh	r2, [r3, #0]
 800e4a8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e4ac:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800e4b0:	f107 0014 	add.w	r0, r7, #20
 800e4b4:	6819      	ldr	r1, [r3, #0]
 800e4b6:	f7fe ffe1 	bl	800d47c <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 800e4ba:	f107 0214 	add.w	r2, r7, #20
 800e4be:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800e4c2:	4611      	mov	r1, r2
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	f7ff f89b 	bl	800d600 <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800e4ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800e4ce:	061a      	lsls	r2, r3, #24
 800e4d0:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800e4d4:	041b      	lsls	r3, r3, #16
 800e4d6:	431a      	orrs	r2, r3
 800e4d8:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800e4dc:	021b      	lsls	r3, r3, #8
 800e4de:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 800e4e0:	f897 212c 	ldrb.w	r2, [r7, #300]	@ 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800e4e4:	431a      	orrs	r2, r3
 800e4e6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800e4ea:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800e4ec:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800e4f0:	4618      	mov	r0, r3
 800e4f2:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd90      	pop	{r4, r7, pc}
	...

0800e4fc <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 800e4fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e4fe:	b09d      	sub	sp, #116	@ 0x74
 800e500:	af10      	add	r7, sp, #64	@ 0x40
 800e502:	6278      	str	r0, [r7, #36]	@ 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800e504:	2306      	movs	r3, #6
 800e506:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 800e50a:	22aa      	movs	r2, #170	@ 0xaa
 800e50c:	4990      	ldr	r1, [pc, #576]	@ (800e750 <SecureElementInit+0x254>)
 800e50e:	4891      	ldr	r0, [pc, #580]	@ (800e754 <SecureElementInit+0x258>)
 800e510:	f00a fdbd 	bl	801908e <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 800e514:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e518:	4619      	mov	r1, r3
 800e51a:	2000      	movs	r0, #0
 800e51c:	f7ff ff2e 	bl	800e37c <GetKeyByID>
 800e520:	4603      	mov	r3, r0
 800e522:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800e526:	4b8c      	ldr	r3, [pc, #560]	@ (800e758 <SecureElementInit+0x25c>)
 800e528:	2200      	movs	r2, #0
 800e52a:	2100      	movs	r1, #0
 800e52c:	2002      	movs	r0, #2
 800e52e:	f00e fd07 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 800e532:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e536:	2b00      	cmp	r3, #0
 800e538:	d14d      	bne.n	800e5d6 <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800e53a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e53c:	785b      	ldrb	r3, [r3, #1]
 800e53e:	4618      	mov	r0, r3
 800e540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e542:	789b      	ldrb	r3, [r3, #2]
 800e544:	461c      	mov	r4, r3
 800e546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e548:	78db      	ldrb	r3, [r3, #3]
 800e54a:	461d      	mov	r5, r3
 800e54c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e54e:	791b      	ldrb	r3, [r3, #4]
 800e550:	461e      	mov	r6, r3
 800e552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e554:	795b      	ldrb	r3, [r3, #5]
 800e556:	623b      	str	r3, [r7, #32]
 800e558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e55a:	799b      	ldrb	r3, [r3, #6]
 800e55c:	61fb      	str	r3, [r7, #28]
 800e55e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e560:	79db      	ldrb	r3, [r3, #7]
 800e562:	61bb      	str	r3, [r7, #24]
 800e564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e566:	7a1b      	ldrb	r3, [r3, #8]
 800e568:	617b      	str	r3, [r7, #20]
 800e56a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e56c:	7a5b      	ldrb	r3, [r3, #9]
 800e56e:	613b      	str	r3, [r7, #16]
 800e570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e572:	7a9b      	ldrb	r3, [r3, #10]
 800e574:	60fb      	str	r3, [r7, #12]
 800e576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e578:	7adb      	ldrb	r3, [r3, #11]
 800e57a:	60bb      	str	r3, [r7, #8]
 800e57c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e57e:	7b1b      	ldrb	r3, [r3, #12]
 800e580:	607b      	str	r3, [r7, #4]
 800e582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e584:	7b5b      	ldrb	r3, [r3, #13]
 800e586:	603b      	str	r3, [r7, #0]
 800e588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e58a:	7b9b      	ldrb	r3, [r3, #14]
 800e58c:	4619      	mov	r1, r3
 800e58e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e590:	7bdb      	ldrb	r3, [r3, #15]
 800e592:	461a      	mov	r2, r3
 800e594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e596:	7c1b      	ldrb	r3, [r3, #16]
 800e598:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e59a:	920e      	str	r2, [sp, #56]	@ 0x38
 800e59c:	910d      	str	r1, [sp, #52]	@ 0x34
 800e59e:	683a      	ldr	r2, [r7, #0]
 800e5a0:	920c      	str	r2, [sp, #48]	@ 0x30
 800e5a2:	687a      	ldr	r2, [r7, #4]
 800e5a4:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e5a6:	68ba      	ldr	r2, [r7, #8]
 800e5a8:	920a      	str	r2, [sp, #40]	@ 0x28
 800e5aa:	68fa      	ldr	r2, [r7, #12]
 800e5ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800e5ae:	693a      	ldr	r2, [r7, #16]
 800e5b0:	9208      	str	r2, [sp, #32]
 800e5b2:	697a      	ldr	r2, [r7, #20]
 800e5b4:	9207      	str	r2, [sp, #28]
 800e5b6:	69ba      	ldr	r2, [r7, #24]
 800e5b8:	9206      	str	r2, [sp, #24]
 800e5ba:	69fa      	ldr	r2, [r7, #28]
 800e5bc:	9205      	str	r2, [sp, #20]
 800e5be:	6a3b      	ldr	r3, [r7, #32]
 800e5c0:	9304      	str	r3, [sp, #16]
 800e5c2:	9603      	str	r6, [sp, #12]
 800e5c4:	9502      	str	r5, [sp, #8]
 800e5c6:	9401      	str	r4, [sp, #4]
 800e5c8:	9000      	str	r0, [sp, #0]
 800e5ca:	4b64      	ldr	r3, [pc, #400]	@ (800e75c <SecureElementInit+0x260>)
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	2100      	movs	r1, #0
 800e5d0:	2002      	movs	r0, #2
 800e5d2:	f00e fcb5 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 800e5d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e5da:	4619      	mov	r1, r3
 800e5dc:	2001      	movs	r0, #1
 800e5de:	f7ff fecd 	bl	800e37c <GetKeyByID>
 800e5e2:	4603      	mov	r3, r0
 800e5e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800e5e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d14d      	bne.n	800e68c <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800e5f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5f2:	785b      	ldrb	r3, [r3, #1]
 800e5f4:	4618      	mov	r0, r3
 800e5f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5f8:	789b      	ldrb	r3, [r3, #2]
 800e5fa:	461c      	mov	r4, r3
 800e5fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5fe:	78db      	ldrb	r3, [r3, #3]
 800e600:	461d      	mov	r5, r3
 800e602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e604:	791b      	ldrb	r3, [r3, #4]
 800e606:	461e      	mov	r6, r3
 800e608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e60a:	795b      	ldrb	r3, [r3, #5]
 800e60c:	623b      	str	r3, [r7, #32]
 800e60e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e610:	799b      	ldrb	r3, [r3, #6]
 800e612:	61fb      	str	r3, [r7, #28]
 800e614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e616:	79db      	ldrb	r3, [r3, #7]
 800e618:	61bb      	str	r3, [r7, #24]
 800e61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e61c:	7a1b      	ldrb	r3, [r3, #8]
 800e61e:	617b      	str	r3, [r7, #20]
 800e620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e622:	7a5b      	ldrb	r3, [r3, #9]
 800e624:	613b      	str	r3, [r7, #16]
 800e626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e628:	7a9b      	ldrb	r3, [r3, #10]
 800e62a:	60fb      	str	r3, [r7, #12]
 800e62c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e62e:	7adb      	ldrb	r3, [r3, #11]
 800e630:	60bb      	str	r3, [r7, #8]
 800e632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e634:	7b1b      	ldrb	r3, [r3, #12]
 800e636:	607b      	str	r3, [r7, #4]
 800e638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e63a:	7b5b      	ldrb	r3, [r3, #13]
 800e63c:	603b      	str	r3, [r7, #0]
 800e63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e640:	7b9b      	ldrb	r3, [r3, #14]
 800e642:	4619      	mov	r1, r3
 800e644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e646:	7bdb      	ldrb	r3, [r3, #15]
 800e648:	461a      	mov	r2, r3
 800e64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e64c:	7c1b      	ldrb	r3, [r3, #16]
 800e64e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e650:	920e      	str	r2, [sp, #56]	@ 0x38
 800e652:	910d      	str	r1, [sp, #52]	@ 0x34
 800e654:	683a      	ldr	r2, [r7, #0]
 800e656:	920c      	str	r2, [sp, #48]	@ 0x30
 800e658:	687a      	ldr	r2, [r7, #4]
 800e65a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e65c:	68ba      	ldr	r2, [r7, #8]
 800e65e:	920a      	str	r2, [sp, #40]	@ 0x28
 800e660:	68fa      	ldr	r2, [r7, #12]
 800e662:	9209      	str	r2, [sp, #36]	@ 0x24
 800e664:	693a      	ldr	r2, [r7, #16]
 800e666:	9208      	str	r2, [sp, #32]
 800e668:	697a      	ldr	r2, [r7, #20]
 800e66a:	9207      	str	r2, [sp, #28]
 800e66c:	69ba      	ldr	r2, [r7, #24]
 800e66e:	9206      	str	r2, [sp, #24]
 800e670:	69fa      	ldr	r2, [r7, #28]
 800e672:	9205      	str	r2, [sp, #20]
 800e674:	6a3b      	ldr	r3, [r7, #32]
 800e676:	9304      	str	r3, [sp, #16]
 800e678:	9603      	str	r6, [sp, #12]
 800e67a:	9502      	str	r5, [sp, #8]
 800e67c:	9401      	str	r4, [sp, #4]
 800e67e:	9000      	str	r0, [sp, #0]
 800e680:	4b37      	ldr	r3, [pc, #220]	@ (800e760 <SecureElementInit+0x264>)
 800e682:	2200      	movs	r2, #0
 800e684:	2100      	movs	r1, #0
 800e686:	2002      	movs	r0, #2
 800e688:	f00e fc5a 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800e68c:	4b35      	ldr	r3, [pc, #212]	@ (800e764 <SecureElementInit+0x268>)
 800e68e:	2200      	movs	r2, #0
 800e690:	2100      	movs	r1, #0
 800e692:	2002      	movs	r0, #2
 800e694:	f00e fc54 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 800e698:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e69c:	4619      	mov	r1, r3
 800e69e:	2003      	movs	r0, #3
 800e6a0:	f7ff fe6c 	bl	800e37c <GetKeyByID>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800e6aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d15c      	bne.n	800e76c <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800e6b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6b4:	785b      	ldrb	r3, [r3, #1]
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6ba:	789b      	ldrb	r3, [r3, #2]
 800e6bc:	461c      	mov	r4, r3
 800e6be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6c0:	78db      	ldrb	r3, [r3, #3]
 800e6c2:	461d      	mov	r5, r3
 800e6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6c6:	791b      	ldrb	r3, [r3, #4]
 800e6c8:	461e      	mov	r6, r3
 800e6ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6cc:	795b      	ldrb	r3, [r3, #5]
 800e6ce:	623b      	str	r3, [r7, #32]
 800e6d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6d2:	799b      	ldrb	r3, [r3, #6]
 800e6d4:	61fb      	str	r3, [r7, #28]
 800e6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6d8:	79db      	ldrb	r3, [r3, #7]
 800e6da:	61bb      	str	r3, [r7, #24]
 800e6dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6de:	7a1b      	ldrb	r3, [r3, #8]
 800e6e0:	617b      	str	r3, [r7, #20]
 800e6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6e4:	7a5b      	ldrb	r3, [r3, #9]
 800e6e6:	613b      	str	r3, [r7, #16]
 800e6e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6ea:	7a9b      	ldrb	r3, [r3, #10]
 800e6ec:	60fb      	str	r3, [r7, #12]
 800e6ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6f0:	7adb      	ldrb	r3, [r3, #11]
 800e6f2:	60bb      	str	r3, [r7, #8]
 800e6f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6f6:	7b1b      	ldrb	r3, [r3, #12]
 800e6f8:	607b      	str	r3, [r7, #4]
 800e6fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6fc:	7b5b      	ldrb	r3, [r3, #13]
 800e6fe:	603b      	str	r3, [r7, #0]
 800e700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e702:	7b9b      	ldrb	r3, [r3, #14]
 800e704:	4619      	mov	r1, r3
 800e706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e708:	7bdb      	ldrb	r3, [r3, #15]
 800e70a:	461a      	mov	r2, r3
 800e70c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e70e:	7c1b      	ldrb	r3, [r3, #16]
 800e710:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e712:	920e      	str	r2, [sp, #56]	@ 0x38
 800e714:	910d      	str	r1, [sp, #52]	@ 0x34
 800e716:	683a      	ldr	r2, [r7, #0]
 800e718:	920c      	str	r2, [sp, #48]	@ 0x30
 800e71a:	687a      	ldr	r2, [r7, #4]
 800e71c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e71e:	68ba      	ldr	r2, [r7, #8]
 800e720:	920a      	str	r2, [sp, #40]	@ 0x28
 800e722:	68fa      	ldr	r2, [r7, #12]
 800e724:	9209      	str	r2, [sp, #36]	@ 0x24
 800e726:	693a      	ldr	r2, [r7, #16]
 800e728:	9208      	str	r2, [sp, #32]
 800e72a:	697a      	ldr	r2, [r7, #20]
 800e72c:	9207      	str	r2, [sp, #28]
 800e72e:	69ba      	ldr	r2, [r7, #24]
 800e730:	9206      	str	r2, [sp, #24]
 800e732:	69fa      	ldr	r2, [r7, #28]
 800e734:	9205      	str	r2, [sp, #20]
 800e736:	6a3b      	ldr	r3, [r7, #32]
 800e738:	9304      	str	r3, [sp, #16]
 800e73a:	9603      	str	r6, [sp, #12]
 800e73c:	9502      	str	r5, [sp, #8]
 800e73e:	9401      	str	r4, [sp, #4]
 800e740:	9000      	str	r0, [sp, #0]
 800e742:	4b09      	ldr	r3, [pc, #36]	@ (800e768 <SecureElementInit+0x26c>)
 800e744:	2200      	movs	r2, #0
 800e746:	2100      	movs	r1, #0
 800e748:	2002      	movs	r0, #2
 800e74a:	f00e fbf9 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
 800e74e:	e00d      	b.n	800e76c <SecureElementInit+0x270>
 800e750:	0801e49c 	.word	0x0801e49c
 800e754:	20000114 	.word	0x20000114
 800e758:	0801dbdc 	.word	0x0801dbdc
 800e75c:	0801dbf4 	.word	0x0801dbf4
 800e760:	0801dc58 	.word	0x0801dc58
 800e764:	0801dcbc 	.word	0x0801dcbc
 800e768:	0801dcd4 	.word	0x0801dcd4
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 800e76c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e770:	4619      	mov	r1, r3
 800e772:	2002      	movs	r0, #2
 800e774:	f7ff fe02 	bl	800e37c <GetKeyByID>
 800e778:	4603      	mov	r3, r0
 800e77a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800e77e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e782:	2b00      	cmp	r3, #0
 800e784:	d14d      	bne.n	800e822 <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800e786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e788:	785b      	ldrb	r3, [r3, #1]
 800e78a:	4618      	mov	r0, r3
 800e78c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e78e:	789b      	ldrb	r3, [r3, #2]
 800e790:	461c      	mov	r4, r3
 800e792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e794:	78db      	ldrb	r3, [r3, #3]
 800e796:	461d      	mov	r5, r3
 800e798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e79a:	791b      	ldrb	r3, [r3, #4]
 800e79c:	461e      	mov	r6, r3
 800e79e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7a0:	795b      	ldrb	r3, [r3, #5]
 800e7a2:	623b      	str	r3, [r7, #32]
 800e7a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7a6:	799b      	ldrb	r3, [r3, #6]
 800e7a8:	61fb      	str	r3, [r7, #28]
 800e7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7ac:	79db      	ldrb	r3, [r3, #7]
 800e7ae:	61bb      	str	r3, [r7, #24]
 800e7b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7b2:	7a1b      	ldrb	r3, [r3, #8]
 800e7b4:	617b      	str	r3, [r7, #20]
 800e7b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7b8:	7a5b      	ldrb	r3, [r3, #9]
 800e7ba:	613b      	str	r3, [r7, #16]
 800e7bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7be:	7a9b      	ldrb	r3, [r3, #10]
 800e7c0:	60fb      	str	r3, [r7, #12]
 800e7c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7c4:	7adb      	ldrb	r3, [r3, #11]
 800e7c6:	60bb      	str	r3, [r7, #8]
 800e7c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7ca:	7b1b      	ldrb	r3, [r3, #12]
 800e7cc:	607b      	str	r3, [r7, #4]
 800e7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7d0:	7b5b      	ldrb	r3, [r3, #13]
 800e7d2:	603b      	str	r3, [r7, #0]
 800e7d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7d6:	7b9b      	ldrb	r3, [r3, #14]
 800e7d8:	4619      	mov	r1, r3
 800e7da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7dc:	7bdb      	ldrb	r3, [r3, #15]
 800e7de:	461a      	mov	r2, r3
 800e7e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7e2:	7c1b      	ldrb	r3, [r3, #16]
 800e7e4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e7e6:	920e      	str	r2, [sp, #56]	@ 0x38
 800e7e8:	910d      	str	r1, [sp, #52]	@ 0x34
 800e7ea:	683a      	ldr	r2, [r7, #0]
 800e7ec:	920c      	str	r2, [sp, #48]	@ 0x30
 800e7ee:	687a      	ldr	r2, [r7, #4]
 800e7f0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e7f2:	68ba      	ldr	r2, [r7, #8]
 800e7f4:	920a      	str	r2, [sp, #40]	@ 0x28
 800e7f6:	68fa      	ldr	r2, [r7, #12]
 800e7f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7fa:	693a      	ldr	r2, [r7, #16]
 800e7fc:	9208      	str	r2, [sp, #32]
 800e7fe:	697a      	ldr	r2, [r7, #20]
 800e800:	9207      	str	r2, [sp, #28]
 800e802:	69ba      	ldr	r2, [r7, #24]
 800e804:	9206      	str	r2, [sp, #24]
 800e806:	69fa      	ldr	r2, [r7, #28]
 800e808:	9205      	str	r2, [sp, #20]
 800e80a:	6a3b      	ldr	r3, [r7, #32]
 800e80c:	9304      	str	r3, [sp, #16]
 800e80e:	9603      	str	r6, [sp, #12]
 800e810:	9502      	str	r5, [sp, #8]
 800e812:	9401      	str	r4, [sp, #4]
 800e814:	9000      	str	r0, [sp, #0]
 800e816:	4b0d      	ldr	r3, [pc, #52]	@ (800e84c <SecureElementInit+0x350>)
 800e818:	2200      	movs	r2, #0
 800e81a:	2100      	movs	r1, #0
 800e81c:	2002      	movs	r0, #2
 800e81e:	f00e fb8f 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 800e822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e824:	2b00      	cmp	r3, #0
 800e826:	d003      	beq.n	800e830 <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 800e828:	4a09      	ldr	r2, [pc, #36]	@ (800e850 <SecureElementInit+0x354>)
 800e82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e82c:	6013      	str	r3, [r2, #0]
 800e82e:	e002      	b.n	800e836 <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 800e830:	4b07      	ldr	r3, [pc, #28]	@ (800e850 <SecureElementInit+0x354>)
 800e832:	4a08      	ldr	r2, [pc, #32]	@ (800e854 <SecureElementInit+0x358>)
 800e834:	601a      	str	r2, [r3, #0]
  }

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
 800e836:	4808      	ldr	r0, [pc, #32]	@ (800e858 <SecureElementInit+0x35c>)
 800e838:	f7f3 fd77 	bl	800232a <GetUniqueId>
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 800e83c:	4b04      	ldr	r3, [pc, #16]	@ (800e850 <SecureElementInit+0x354>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 800e842:	2300      	movs	r3, #0
}
 800e844:	4618      	mov	r0, r3
 800e846:	3734      	adds	r7, #52	@ 0x34
 800e848:	46bd      	mov	sp, r7
 800e84a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e84c:	0801dd38 	.word	0x0801dd38
 800e850:	20000988 	.word	0x20000988
 800e854:	0800e3d9 	.word	0x0800e3d9
 800e858:	20000104 	.word	0x20000104

0800e85c <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 800e85c:	b580      	push	{r7, lr}
 800e85e:	b082      	sub	sp, #8
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d006      	beq.n	800e878 <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 800e86a:	22ba      	movs	r2, #186	@ 0xba
 800e86c:	6879      	ldr	r1, [r7, #4]
 800e86e:	4805      	ldr	r0, [pc, #20]	@ (800e884 <SecureElementRestoreNvmCtx+0x28>)
 800e870:	f00a fc0d 	bl	801908e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800e874:	2300      	movs	r3, #0
 800e876:	e000      	b.n	800e87a <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800e878:	2302      	movs	r3, #2
  }
}
 800e87a:	4618      	mov	r0, r3
 800e87c:	3708      	adds	r7, #8
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd80      	pop	{r7, pc}
 800e882:	bf00      	nop
 800e884:	20000104 	.word	0x20000104

0800e888 <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 800e888:	b480      	push	{r7}
 800e88a:	b083      	sub	sp, #12
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	22ba      	movs	r2, #186	@ 0xba
 800e894:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 800e896:	4b03      	ldr	r3, [pc, #12]	@ (800e8a4 <SecureElementGetNvmCtx+0x1c>)
}
 800e898:	4618      	mov	r0, r3
 800e89a:	370c      	adds	r7, #12
 800e89c:	46bd      	mov	sp, r7
 800e89e:	bc80      	pop	{r7}
 800e8a0:	4770      	bx	lr
 800e8a2:	bf00      	nop
 800e8a4:	20000104 	.word	0x20000104

0800e8a8 <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b088      	sub	sp, #32
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	4603      	mov	r3, r0
 800e8b0:	6039      	str	r1, [r7, #0]
 800e8b2:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 800e8b4:	683b      	ldr	r3, [r7, #0]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d101      	bne.n	800e8be <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800e8ba:	2302      	movs	r3, #2
 800e8bc:	e04f      	b.n	800e95e <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800e8be:	2300      	movs	r3, #0
 800e8c0:	77fb      	strb	r3, [r7, #31]
 800e8c2:	e048      	b.n	800e956 <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800e8c4:	7ffa      	ldrb	r2, [r7, #31]
 800e8c6:	4928      	ldr	r1, [pc, #160]	@ (800e968 <SecureElementSetKey+0xc0>)
 800e8c8:	4613      	mov	r3, r2
 800e8ca:	011b      	lsls	r3, r3, #4
 800e8cc:	4413      	add	r3, r2
 800e8ce:	440b      	add	r3, r1
 800e8d0:	3310      	adds	r3, #16
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	79fa      	ldrb	r2, [r7, #7]
 800e8d6:	429a      	cmp	r2, r3
 800e8d8:	d13a      	bne.n	800e950 <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 800e8da:	79fb      	ldrb	r3, [r7, #7]
 800e8dc:	2b80      	cmp	r3, #128	@ 0x80
 800e8de:	d125      	bne.n	800e92c <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800e8e0:	2306      	movs	r3, #6
 800e8e2:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	60fb      	str	r3, [r7, #12]
 800e8e8:	f107 0310 	add.w	r3, r7, #16
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	601a      	str	r2, [r3, #0]
 800e8f0:	605a      	str	r2, [r3, #4]
 800e8f2:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 800e8f4:	f107 030c 	add.w	r3, r7, #12
 800e8f8:	227f      	movs	r2, #127	@ 0x7f
 800e8fa:	2110      	movs	r1, #16
 800e8fc:	6838      	ldr	r0, [r7, #0]
 800e8fe:	f000 f884 	bl	800ea0a <SecureElementAesEncrypt>
 800e902:	4603      	mov	r3, r0
 800e904:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 800e906:	7ffa      	ldrb	r2, [r7, #31]
 800e908:	4613      	mov	r3, r2
 800e90a:	011b      	lsls	r3, r3, #4
 800e90c:	4413      	add	r3, r2
 800e90e:	3310      	adds	r3, #16
 800e910:	4a15      	ldr	r2, [pc, #84]	@ (800e968 <SecureElementSetKey+0xc0>)
 800e912:	4413      	add	r3, r2
 800e914:	3301      	adds	r3, #1
 800e916:	f107 010c 	add.w	r1, r7, #12
 800e91a:	2210      	movs	r2, #16
 800e91c:	4618      	mov	r0, r3
 800e91e:	f00a fbb6 	bl	801908e <memcpy1>
        SeNvmCtxChanged();
 800e922:	4b12      	ldr	r3, [pc, #72]	@ (800e96c <SecureElementSetKey+0xc4>)
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	4798      	blx	r3

        return retval;
 800e928:	7fbb      	ldrb	r3, [r7, #30]
 800e92a:	e018      	b.n	800e95e <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 800e92c:	7ffa      	ldrb	r2, [r7, #31]
 800e92e:	4613      	mov	r3, r2
 800e930:	011b      	lsls	r3, r3, #4
 800e932:	4413      	add	r3, r2
 800e934:	3310      	adds	r3, #16
 800e936:	4a0c      	ldr	r2, [pc, #48]	@ (800e968 <SecureElementSetKey+0xc0>)
 800e938:	4413      	add	r3, r2
 800e93a:	3301      	adds	r3, #1
 800e93c:	2210      	movs	r2, #16
 800e93e:	6839      	ldr	r1, [r7, #0]
 800e940:	4618      	mov	r0, r3
 800e942:	f00a fba4 	bl	801908e <memcpy1>
        SeNvmCtxChanged();
 800e946:	4b09      	ldr	r3, [pc, #36]	@ (800e96c <SecureElementSetKey+0xc4>)
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 800e94c:	2300      	movs	r3, #0
 800e94e:	e006      	b.n	800e95e <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800e950:	7ffb      	ldrb	r3, [r7, #31]
 800e952:	3301      	adds	r3, #1
 800e954:	77fb      	strb	r3, [r7, #31]
 800e956:	7ffb      	ldrb	r3, [r7, #31]
 800e958:	2b09      	cmp	r3, #9
 800e95a:	d9b3      	bls.n	800e8c4 <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800e95c:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 800e95e:	4618      	mov	r0, r3
 800e960:	3720      	adds	r7, #32
 800e962:	46bd      	mov	sp, r7
 800e964:	bd80      	pop	{r7, pc}
 800e966:	bf00      	nop
 800e968:	20000104 	.word	0x20000104
 800e96c:	20000988 	.word	0x20000988

0800e970 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b086      	sub	sp, #24
 800e974:	af02      	add	r7, sp, #8
 800e976:	60f8      	str	r0, [r7, #12]
 800e978:	60b9      	str	r1, [r7, #8]
 800e97a:	4611      	mov	r1, r2
 800e97c:	461a      	mov	r2, r3
 800e97e:	460b      	mov	r3, r1
 800e980:	80fb      	strh	r3, [r7, #6]
 800e982:	4613      	mov	r3, r2
 800e984:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 800e986:	797b      	ldrb	r3, [r7, #5]
 800e988:	2b7e      	cmp	r3, #126	@ 0x7e
 800e98a:	d901      	bls.n	800e990 <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800e98c:	2303      	movs	r3, #3
 800e98e:	e009      	b.n	800e9a4 <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 800e990:	7979      	ldrb	r1, [r7, #5]
 800e992:	88fa      	ldrh	r2, [r7, #6]
 800e994:	69bb      	ldr	r3, [r7, #24]
 800e996:	9300      	str	r3, [sp, #0]
 800e998:	460b      	mov	r3, r1
 800e99a:	68b9      	ldr	r1, [r7, #8]
 800e99c:	68f8      	ldr	r0, [r7, #12]
 800e99e:	f7ff fd21 	bl	800e3e4 <ComputeCmac>
 800e9a2:	4603      	mov	r3, r0
}
 800e9a4:	4618      	mov	r0, r3
 800e9a6:	3710      	adds	r7, #16
 800e9a8:	46bd      	mov	sp, r7
 800e9aa:	bd80      	pop	{r7, pc}

0800e9ac <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 800e9ac:	b580      	push	{r7, lr}
 800e9ae:	b088      	sub	sp, #32
 800e9b0:	af02      	add	r7, sp, #8
 800e9b2:	60f8      	str	r0, [r7, #12]
 800e9b4:	607a      	str	r2, [r7, #4]
 800e9b6:	461a      	mov	r2, r3
 800e9b8:	460b      	mov	r3, r1
 800e9ba:	817b      	strh	r3, [r7, #10]
 800e9bc:	4613      	mov	r3, r2
 800e9be:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800e9c0:	2306      	movs	r3, #6
 800e9c2:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d101      	bne.n	800e9ce <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800e9ca:	2302      	movs	r3, #2
 800e9cc:	e019      	b.n	800ea02 <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 800e9d2:	7a79      	ldrb	r1, [r7, #9]
 800e9d4:	897a      	ldrh	r2, [r7, #10]
 800e9d6:	f107 0310 	add.w	r3, r7, #16
 800e9da:	9300      	str	r3, [sp, #0]
 800e9dc:	460b      	mov	r3, r1
 800e9de:	68f9      	ldr	r1, [r7, #12]
 800e9e0:	2000      	movs	r0, #0
 800e9e2:	f7ff fcff 	bl	800e3e4 <ComputeCmac>
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 800e9ea:	7dfb      	ldrb	r3, [r7, #23]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d001      	beq.n	800e9f4 <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 800e9f0:	7dfb      	ldrb	r3, [r7, #23]
 800e9f2:	e006      	b.n	800ea02 <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 800e9f4:	693b      	ldr	r3, [r7, #16]
 800e9f6:	687a      	ldr	r2, [r7, #4]
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	d001      	beq.n	800ea00 <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 800e9fc:	2301      	movs	r3, #1
 800e9fe:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 800ea00:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	3718      	adds	r7, #24
 800ea06:	46bd      	mov	sp, r7
 800ea08:	bd80      	pop	{r7, pc}

0800ea0a <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 800ea0a:	b580      	push	{r7, lr}
 800ea0c:	b0c2      	sub	sp, #264	@ 0x108
 800ea0e:	af00      	add	r7, sp, #0
 800ea10:	60f8      	str	r0, [r7, #12]
 800ea12:	4608      	mov	r0, r1
 800ea14:	4611      	mov	r1, r2
 800ea16:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800ea1a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800ea1e:	6013      	str	r3, [r2, #0]
 800ea20:	4603      	mov	r3, r0
 800ea22:	817b      	strh	r3, [r7, #10]
 800ea24:	460b      	mov	r3, r1
 800ea26:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800ea28:	2306      	movs	r3, #6
 800ea2a:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106
  if (buffer == NULL || encBuffer == NULL)
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d006      	beq.n	800ea42 <SecureElementAesEncrypt+0x38>
 800ea34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ea38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d101      	bne.n	800ea46 <SecureElementAesEncrypt+0x3c>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ea42:	2302      	movs	r3, #2
 800ea44:	e046      	b.n	800ead4 <SecureElementAesEncrypt+0xca>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 800ea46:	897b      	ldrh	r3, [r7, #10]
 800ea48:	f003 030f 	and.w	r3, r3, #15
 800ea4c:	b29b      	uxth	r3, r3
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d001      	beq.n	800ea56 <SecureElementAesEncrypt+0x4c>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800ea52:	2305      	movs	r3, #5
 800ea54:	e03e      	b.n	800ead4 <SecureElementAesEncrypt+0xca>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 800ea56:	f107 0314 	add.w	r3, r7, #20
 800ea5a:	22f0      	movs	r2, #240	@ 0xf0
 800ea5c:	2100      	movs	r1, #0
 800ea5e:	4618      	mov	r0, r3
 800ea60:	f00a fb50 	bl	8019104 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 800ea64:	f107 0210 	add.w	r2, r7, #16
 800ea68:	7a7b      	ldrb	r3, [r7, #9]
 800ea6a:	4611      	mov	r1, r2
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	f7ff fc85 	bl	800e37c <GetKeyByID>
 800ea72:	4603      	mov	r3, r0
 800ea74:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 800ea78:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d127      	bne.n	800ead0 <SecureElementAesEncrypt+0xc6>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800ea80:	693b      	ldr	r3, [r7, #16]
 800ea82:	3301      	adds	r3, #1
 800ea84:	f107 0214 	add.w	r2, r7, #20
 800ea88:	2110      	movs	r1, #16
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	f7ff fb4e 	bl	800e12c <lorawan_aes_set_key>

    uint8_t block = 0;
 800ea90:	2300      	movs	r3, #0
 800ea92:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

    while (size != 0)
 800ea96:	e018      	b.n	800eaca <SecureElementAesEncrypt+0xc0>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800ea98:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800ea9c:	68fa      	ldr	r2, [r7, #12]
 800ea9e:	18d0      	adds	r0, r2, r3
 800eaa0:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800eaa4:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800eaa8:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800eaac:	6812      	ldr	r2, [r2, #0]
 800eaae:	4413      	add	r3, r2
 800eab0:	f107 0214 	add.w	r2, r7, #20
 800eab4:	4619      	mov	r1, r3
 800eab6:	f7ff fc17 	bl	800e2e8 <lorawan_aes_encrypt>
      block = block + 16;
 800eaba:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800eabe:	3310      	adds	r3, #16
 800eac0:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
      size = size - 16;
 800eac4:	897b      	ldrh	r3, [r7, #10]
 800eac6:	3b10      	subs	r3, #16
 800eac8:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 800eaca:	897b      	ldrh	r3, [r7, #10]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d1e3      	bne.n	800ea98 <SecureElementAesEncrypt+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800ead0:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800ead4:	4618      	mov	r0, r3
 800ead6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800eada:	46bd      	mov	sp, r7
 800eadc:	bd80      	pop	{r7, pc}

0800eade <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 800eade:	b580      	push	{r7, lr}
 800eae0:	b08a      	sub	sp, #40	@ 0x28
 800eae2:	af00      	add	r7, sp, #0
 800eae4:	60f8      	str	r0, [r7, #12]
 800eae6:	60b9      	str	r1, [r7, #8]
 800eae8:	4611      	mov	r1, r2
 800eaea:	461a      	mov	r2, r3
 800eaec:	460b      	mov	r3, r1
 800eaee:	71fb      	strb	r3, [r7, #7]
 800eaf0:	4613      	mov	r3, r2
 800eaf2:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800eaf4:	2306      	movs	r3, #6
 800eaf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (input == NULL)
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d101      	bne.n	800eb04 <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800eb00:	2302      	movs	r3, #2
 800eb02:	e033      	b.n	800eb6c <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 800eb04:	79bb      	ldrb	r3, [r7, #6]
 800eb06:	2b7f      	cmp	r3, #127	@ 0x7f
 800eb08:	d104      	bne.n	800eb14 <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 800eb0a:	79fb      	ldrb	r3, [r7, #7]
 800eb0c:	2b04      	cmp	r3, #4
 800eb0e:	d001      	beq.n	800eb14 <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800eb10:	2303      	movs	r3, #3
 800eb12:	e02b      	b.n	800eb6c <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 800eb14:	2300      	movs	r3, #0
 800eb16:	617b      	str	r3, [r7, #20]
 800eb18:	f107 0318 	add.w	r3, r7, #24
 800eb1c:	2200      	movs	r2, #0
 800eb1e:	601a      	str	r2, [r3, #0]
 800eb20:	605a      	str	r2, [r3, #4]
 800eb22:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 800eb24:	f107 0314 	add.w	r3, r7, #20
 800eb28:	79fa      	ldrb	r2, [r7, #7]
 800eb2a:	2110      	movs	r1, #16
 800eb2c:	68b8      	ldr	r0, [r7, #8]
 800eb2e:	f7ff ff6c 	bl	800ea0a <SecureElementAesEncrypt>
 800eb32:	4603      	mov	r3, r0
 800eb34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800eb38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d002      	beq.n	800eb46 <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 800eb40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb44:	e012      	b.n	800eb6c <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 800eb46:	f107 0214 	add.w	r2, r7, #20
 800eb4a:	79bb      	ldrb	r3, [r7, #6]
 800eb4c:	4611      	mov	r1, r2
 800eb4e:	4618      	mov	r0, r3
 800eb50:	f7ff feaa 	bl	800e8a8 <SecureElementSetKey>
 800eb54:	4603      	mov	r3, r0
 800eb56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800eb5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d002      	beq.n	800eb68 <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 800eb62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb66:	e001      	b.n	800eb6c <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800eb68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	3728      	adds	r7, #40	@ 0x28
 800eb70:	46bd      	mov	sp, r7
 800eb72:	bd80      	pop	{r7, pc}

0800eb74 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b086      	sub	sp, #24
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	60b9      	str	r1, [r7, #8]
 800eb7c:	607b      	str	r3, [r7, #4]
 800eb7e:	4603      	mov	r3, r0
 800eb80:	73fb      	strb	r3, [r7, #15]
 800eb82:	4613      	mov	r3, r2
 800eb84:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d005      	beq.n	800eb98 <SecureElementProcessJoinAccept+0x24>
 800eb8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d002      	beq.n	800eb98 <SecureElementProcessJoinAccept+0x24>
 800eb92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d101      	bne.n	800eb9c <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800eb98:	2302      	movs	r3, #2
 800eb9a:	e064      	b.n	800ec66 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 800eb9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800eba0:	2b21      	cmp	r3, #33	@ 0x21
 800eba2:	d901      	bls.n	800eba8 <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800eba4:	2305      	movs	r3, #5
 800eba6:	e05e      	b.n	800ec66 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 800eba8:	2301      	movs	r3, #1
 800ebaa:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 800ebac:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ebb0:	b29b      	uxth	r3, r3
 800ebb2:	461a      	mov	r2, r3
 800ebb4:	6879      	ldr	r1, [r7, #4]
 800ebb6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ebb8:	f00a fa69 	bl	801908e <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	1c58      	adds	r0, r3, #1
 800ebc0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ebc4:	b29b      	uxth	r3, r3
 800ebc6:	3b01      	subs	r3, #1
 800ebc8:	b299      	uxth	r1, r3
 800ebca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebcc:	3301      	adds	r3, #1
 800ebce:	7dfa      	ldrb	r2, [r7, #23]
 800ebd0:	f7ff ff1b 	bl	800ea0a <SecureElementAesEncrypt>
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d001      	beq.n	800ebde <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 800ebda:	2307      	movs	r3, #7
 800ebdc:	e043      	b.n	800ec66 <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 800ebde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebe0:	330b      	adds	r3, #11
 800ebe2:	781b      	ldrb	r3, [r3, #0]
 800ebe4:	09db      	lsrs	r3, r3, #7
 800ebe6:	b2da      	uxtb	r2, r3
 800ebe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebea:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 800ebec:	2300      	movs	r3, #0
 800ebee:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 800ebf0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ebf4:	3b04      	subs	r3, #4
 800ebf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ebf8:	4413      	add	r3, r2
 800ebfa:	781b      	ldrb	r3, [r3, #0]
 800ebfc:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 800ebfe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ec02:	3b03      	subs	r3, #3
 800ec04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec06:	4413      	add	r3, r2
 800ec08:	781b      	ldrb	r3, [r3, #0]
 800ec0a:	021b      	lsls	r3, r3, #8
 800ec0c:	693a      	ldr	r2, [r7, #16]
 800ec0e:	4313      	orrs	r3, r2
 800ec10:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 800ec12:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ec16:	3b02      	subs	r3, #2
 800ec18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec1a:	4413      	add	r3, r2
 800ec1c:	781b      	ldrb	r3, [r3, #0]
 800ec1e:	041b      	lsls	r3, r3, #16
 800ec20:	693a      	ldr	r2, [r7, #16]
 800ec22:	4313      	orrs	r3, r2
 800ec24:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 800ec26:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ec2a:	3b01      	subs	r3, #1
 800ec2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec2e:	4413      	add	r3, r2
 800ec30:	781b      	ldrb	r3, [r3, #0]
 800ec32:	061b      	lsls	r3, r3, #24
 800ec34:	693a      	ldr	r2, [r7, #16]
 800ec36:	4313      	orrs	r3, r2
 800ec38:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 800ec3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec3c:	781b      	ldrb	r3, [r3, #0]
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d10e      	bne.n	800ec60 <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 800ec42:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ec46:	b29b      	uxth	r3, r3
 800ec48:	3b04      	subs	r3, #4
 800ec4a:	b299      	uxth	r1, r3
 800ec4c:	2301      	movs	r3, #1
 800ec4e:	693a      	ldr	r2, [r7, #16]
 800ec50:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ec52:	f7ff feab 	bl	800e9ac <SecureElementVerifyAesCmac>
 800ec56:	4603      	mov	r3, r0
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d003      	beq.n	800ec64 <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 800ec5c:	2301      	movs	r3, #1
 800ec5e:	e002      	b.n	800ec66 <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800ec60:	2304      	movs	r3, #4
 800ec62:	e000      	b.n	800ec66 <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 800ec64:	2300      	movs	r3, #0
}
 800ec66:	4618      	mov	r0, r3
 800ec68:	3718      	adds	r7, #24
 800ec6a:	46bd      	mov	sp, r7
 800ec6c:	bd80      	pop	{r7, pc}
	...

0800ec70 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b082      	sub	sp, #8
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d101      	bne.n	800ec82 <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ec7e:	2302      	movs	r3, #2
 800ec80:	e006      	b.n	800ec90 <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 800ec82:	4b05      	ldr	r3, [pc, #20]	@ (800ec98 <SecureElementRandomNumber+0x28>)
 800ec84:	695b      	ldr	r3, [r3, #20]
 800ec86:	4798      	blx	r3
 800ec88:	4602      	mov	r2, r0
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 800ec8e:	2300      	movs	r3, #0
}
 800ec90:	4618      	mov	r0, r3
 800ec92:	3708      	adds	r7, #8
 800ec94:	46bd      	mov	sp, r7
 800ec96:	bd80      	pop	{r7, pc}
 800ec98:	0801e590 	.word	0x0801e590

0800ec9c <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b082      	sub	sp, #8
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d101      	bne.n	800ecae <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ecaa:	2302      	movs	r3, #2
 800ecac:	e008      	b.n	800ecc0 <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 800ecae:	2208      	movs	r2, #8
 800ecb0:	6879      	ldr	r1, [r7, #4]
 800ecb2:	4805      	ldr	r0, [pc, #20]	@ (800ecc8 <SecureElementSetDevEui+0x2c>)
 800ecb4:	f00a f9eb 	bl	801908e <memcpy1>
  SeNvmCtxChanged();
 800ecb8:	4b04      	ldr	r3, [pc, #16]	@ (800eccc <SecureElementSetDevEui+0x30>)
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800ecbe:	2300      	movs	r3, #0
}
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	3708      	adds	r7, #8
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	bd80      	pop	{r7, pc}
 800ecc8:	20000104 	.word	0x20000104
 800eccc:	20000988 	.word	0x20000988

0800ecd0 <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 800ecd0:	b480      	push	{r7}
 800ecd2:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 800ecd4:	4b02      	ldr	r3, [pc, #8]	@ (800ece0 <SecureElementGetDevEui+0x10>)
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	46bd      	mov	sp, r7
 800ecda:	bc80      	pop	{r7}
 800ecdc:	4770      	bx	lr
 800ecde:	bf00      	nop
 800ece0:	20000104 	.word	0x20000104

0800ece4 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b082      	sub	sp, #8
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d101      	bne.n	800ecf6 <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ecf2:	2302      	movs	r3, #2
 800ecf4:	e008      	b.n	800ed08 <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 800ecf6:	2208      	movs	r2, #8
 800ecf8:	6879      	ldr	r1, [r7, #4]
 800ecfa:	4805      	ldr	r0, [pc, #20]	@ (800ed10 <SecureElementSetJoinEui+0x2c>)
 800ecfc:	f00a f9c7 	bl	801908e <memcpy1>
  SeNvmCtxChanged();
 800ed00:	4b04      	ldr	r3, [pc, #16]	@ (800ed14 <SecureElementSetJoinEui+0x30>)
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800ed06:	2300      	movs	r3, #0
}
 800ed08:	4618      	mov	r0, r3
 800ed0a:	3708      	adds	r7, #8
 800ed0c:	46bd      	mov	sp, r7
 800ed0e:	bd80      	pop	{r7, pc}
 800ed10:	2000010c 	.word	0x2000010c
 800ed14:	20000988 	.word	0x20000988

0800ed18 <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 800ed1c:	4b02      	ldr	r3, [pc, #8]	@ (800ed28 <SecureElementGetJoinEui+0x10>)
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	46bd      	mov	sp, r7
 800ed22:	bc80      	pop	{r7}
 800ed24:	4770      	bx	lr
 800ed26:	bf00      	nop
 800ed28:	2000010c 	.word	0x2000010c

0800ed2c <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b082      	sub	sp, #8
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 800ed34:	2218      	movs	r2, #24
 800ed36:	6879      	ldr	r1, [r7, #4]
 800ed38:	4816      	ldr	r0, [pc, #88]	@ (800ed94 <LmHandlerInit+0x68>)
 800ed3a:	f00d f949 	bl	801bfd0 <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800ed3e:	4b16      	ldr	r3, [pc, #88]	@ (800ed98 <LmHandlerInit+0x6c>)
 800ed40:	4a16      	ldr	r2, [pc, #88]	@ (800ed9c <LmHandlerInit+0x70>)
 800ed42:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800ed44:	4b14      	ldr	r3, [pc, #80]	@ (800ed98 <LmHandlerInit+0x6c>)
 800ed46:	4a16      	ldr	r2, [pc, #88]	@ (800eda0 <LmHandlerInit+0x74>)
 800ed48:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800ed4a:	4b13      	ldr	r3, [pc, #76]	@ (800ed98 <LmHandlerInit+0x6c>)
 800ed4c:	4a15      	ldr	r2, [pc, #84]	@ (800eda4 <LmHandlerInit+0x78>)
 800ed4e:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800ed50:	4b11      	ldr	r3, [pc, #68]	@ (800ed98 <LmHandlerInit+0x6c>)
 800ed52:	4a15      	ldr	r2, [pc, #84]	@ (800eda8 <LmHandlerInit+0x7c>)
 800ed54:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 800ed56:	4b0f      	ldr	r3, [pc, #60]	@ (800ed94 <LmHandlerInit+0x68>)
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	4a14      	ldr	r2, [pc, #80]	@ (800edac <LmHandlerInit+0x80>)
 800ed5c:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 800ed5e:	4b0d      	ldr	r3, [pc, #52]	@ (800ed94 <LmHandlerInit+0x68>)
 800ed60:	685b      	ldr	r3, [r3, #4]
 800ed62:	4a12      	ldr	r2, [pc, #72]	@ (800edac <LmHandlerInit+0x80>)
 800ed64:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 800ed66:	4b11      	ldr	r3, [pc, #68]	@ (800edac <LmHandlerInit+0x80>)
 800ed68:	4a11      	ldr	r2, [pc, #68]	@ (800edb0 <LmHandlerInit+0x84>)
 800ed6a:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 800ed6c:	4b09      	ldr	r3, [pc, #36]	@ (800ed94 <LmHandlerInit+0x68>)
 800ed6e:	689b      	ldr	r3, [r3, #8]
 800ed70:	4a0e      	ldr	r2, [pc, #56]	@ (800edac <LmHandlerInit+0x80>)
 800ed72:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800ed74:	490f      	ldr	r1, [pc, #60]	@ (800edb4 <LmHandlerInit+0x88>)
 800ed76:	2000      	movs	r0, #0
 800ed78:	f000 fb22 	bl	800f3c0 <LmHandlerPackageRegister>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d002      	beq.n	800ed88 <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 800ed82:	f04f 33ff 	mov.w	r3, #4294967295
 800ed86:	e000      	b.n	800ed8a <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 800ed88:	2300      	movs	r3, #0
}
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	3708      	adds	r7, #8
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	bd80      	pop	{r7, pc}
 800ed92:	bf00      	nop
 800ed94:	200009a8 	.word	0x200009a8
 800ed98:	200009c0 	.word	0x200009c0
 800ed9c:	0800f505 	.word	0x0800f505
 800eda0:	0800f56d 	.word	0x0800f56d
 800eda4:	0800f631 	.word	0x0800f631
 800eda8:	0800f6d1 	.word	0x0800f6d1
 800edac:	200009d0 	.word	0x200009d0
 800edb0:	0800f859 	.word	0x0800f859
 800edb4:	200001d8 	.word	0x200001d8

0800edb8 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 800edb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800edba:	b099      	sub	sp, #100	@ 0x64
 800edbc:	af08      	add	r7, sp, #32
 800edbe:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800edc0:	2206      	movs	r2, #6
 800edc2:	6879      	ldr	r1, [r7, #4]
 800edc4:	486d      	ldr	r0, [pc, #436]	@ (800ef7c <LmHandlerConfigure+0x1c4>)
 800edc6:	f00d f903 	bl	801bfd0 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 800edca:	f7fe fa57 	bl	800d27c <LoraInfo_GetPtr>
 800edce:	63f8      	str	r0, [r7, #60]	@ 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800edd0:	4b6a      	ldr	r3, [pc, #424]	@ (800ef7c <LmHandlerConfigure+0x1c4>)
 800edd2:	781b      	ldrb	r3, [r3, #0]
 800edd4:	461a      	mov	r2, r3
 800edd6:	2301      	movs	r3, #1
 800edd8:	4093      	lsls	r3, r2
 800edda:	461a      	mov	r2, r3
 800eddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800edde:	685b      	ldr	r3, [r3, #4]
 800ede0:	4013      	ands	r3, r2
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d00c      	beq.n	800ee00 <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800ede6:	4b65      	ldr	r3, [pc, #404]	@ (800ef7c <LmHandlerConfigure+0x1c4>)
 800ede8:	781b      	ldrb	r3, [r3, #0]
 800edea:	461a      	mov	r2, r3
 800edec:	4964      	ldr	r1, [pc, #400]	@ (800ef80 <LmHandlerConfigure+0x1c8>)
 800edee:	4865      	ldr	r0, [pc, #404]	@ (800ef84 <LmHandlerConfigure+0x1cc>)
 800edf0:	f004 fb26 	bl	8013440 <LoRaMacInitialization>
 800edf4:	4603      	mov	r3, r0
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d00a      	beq.n	800ee10 <LmHandlerConfigure+0x58>
    {
      return LORAMAC_HANDLER_ERROR;
 800edfa:	f04f 33ff 	mov.w	r3, #4294967295
 800edfe:	e0b8      	b.n	800ef72 <LmHandlerConfigure+0x1ba>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800ee00:	4b61      	ldr	r3, [pc, #388]	@ (800ef88 <LmHandlerConfigure+0x1d0>)
 800ee02:	2201      	movs	r2, #1
 800ee04:	2100      	movs	r1, #0
 800ee06:	2000      	movs	r0, #0
 800ee08:	f00e f89a 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 800ee0c:	bf00      	nop
 800ee0e:	e7fd      	b.n	800ee0c <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 800ee10:	f000 fd33 	bl	800f87a <NvmCtxMgmtRestore>
 800ee14:	4603      	mov	r3, r0
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d103      	bne.n	800ee22 <LmHandlerConfigure+0x6a>
  {
    CtxRestoreDone = true;
 800ee1a:	4b5c      	ldr	r3, [pc, #368]	@ (800ef8c <LmHandlerConfigure+0x1d4>)
 800ee1c:	2201      	movs	r2, #1
 800ee1e:	701a      	strb	r2, [r3, #0]
 800ee20:	e01c      	b.n	800ee5c <LmHandlerConfigure+0xa4>
  }
  else
  {
    CtxRestoreDone = false;
 800ee22:	4b5a      	ldr	r3, [pc, #360]	@ (800ef8c <LmHandlerConfigure+0x1d4>)
 800ee24:	2200      	movs	r2, #0
 800ee26:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 800ee28:	2302      	movs	r3, #2
 800ee2a:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800ee2c:	f107 0318 	add.w	r3, r7, #24
 800ee30:	4618      	mov	r0, r3
 800ee32:	f004 fefd 	bl	8013c30 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 800ee36:	69fb      	ldr	r3, [r7, #28]
 800ee38:	2208      	movs	r2, #8
 800ee3a:	4619      	mov	r1, r3
 800ee3c:	4854      	ldr	r0, [pc, #336]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800ee3e:	f00a f926 	bl	801908e <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800ee42:	2303      	movs	r3, #3
 800ee44:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800ee46:	f107 0318 	add.w	r3, r7, #24
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	f004 fef0 	bl	8013c30 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 800ee50:	69fb      	ldr	r3, [r7, #28]
 800ee52:	2208      	movs	r2, #8
 800ee54:	4619      	mov	r1, r3
 800ee56:	484f      	ldr	r0, [pc, #316]	@ (800ef94 <LmHandlerConfigure+0x1dc>)
 800ee58:	f00a f919 	bl	801908e <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800ee5c:	4b4c      	ldr	r3, [pc, #304]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800ee5e:	781b      	ldrb	r3, [r3, #0]
 800ee60:	461a      	mov	r2, r3
 800ee62:	4b4b      	ldr	r3, [pc, #300]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800ee64:	785b      	ldrb	r3, [r3, #1]
 800ee66:	4619      	mov	r1, r3
 800ee68:	4b49      	ldr	r3, [pc, #292]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800ee6a:	789b      	ldrb	r3, [r3, #2]
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	4b48      	ldr	r3, [pc, #288]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800ee70:	78db      	ldrb	r3, [r3, #3]
 800ee72:	461c      	mov	r4, r3
 800ee74:	4b46      	ldr	r3, [pc, #280]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800ee76:	791b      	ldrb	r3, [r3, #4]
 800ee78:	461d      	mov	r5, r3
 800ee7a:	4b45      	ldr	r3, [pc, #276]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800ee7c:	795b      	ldrb	r3, [r3, #5]
 800ee7e:	461e      	mov	r6, r3
 800ee80:	4b43      	ldr	r3, [pc, #268]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800ee82:	799b      	ldrb	r3, [r3, #6]
 800ee84:	603b      	str	r3, [r7, #0]
 800ee86:	4b42      	ldr	r3, [pc, #264]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800ee88:	79db      	ldrb	r3, [r3, #7]
 800ee8a:	9307      	str	r3, [sp, #28]
 800ee8c:	683b      	ldr	r3, [r7, #0]
 800ee8e:	9306      	str	r3, [sp, #24]
 800ee90:	9605      	str	r6, [sp, #20]
 800ee92:	9504      	str	r5, [sp, #16]
 800ee94:	9403      	str	r4, [sp, #12]
 800ee96:	9002      	str	r0, [sp, #8]
 800ee98:	9101      	str	r1, [sp, #4]
 800ee9a:	9200      	str	r2, [sp, #0]
 800ee9c:	4b3e      	ldr	r3, [pc, #248]	@ (800ef98 <LmHandlerConfigure+0x1e0>)
 800ee9e:	2200      	movs	r2, #0
 800eea0:	2100      	movs	r1, #0
 800eea2:	2002      	movs	r0, #2
 800eea4:	f00e f84c 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800eea8:	4b39      	ldr	r3, [pc, #228]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800eeaa:	7a1b      	ldrb	r3, [r3, #8]
 800eeac:	461a      	mov	r2, r3
 800eeae:	4b38      	ldr	r3, [pc, #224]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800eeb0:	7a5b      	ldrb	r3, [r3, #9]
 800eeb2:	4619      	mov	r1, r3
 800eeb4:	4b36      	ldr	r3, [pc, #216]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800eeb6:	7a9b      	ldrb	r3, [r3, #10]
 800eeb8:	4618      	mov	r0, r3
 800eeba:	4b35      	ldr	r3, [pc, #212]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800eebc:	7adb      	ldrb	r3, [r3, #11]
 800eebe:	461c      	mov	r4, r3
 800eec0:	4b33      	ldr	r3, [pc, #204]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800eec2:	7b1b      	ldrb	r3, [r3, #12]
 800eec4:	461d      	mov	r5, r3
 800eec6:	4b32      	ldr	r3, [pc, #200]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800eec8:	7b5b      	ldrb	r3, [r3, #13]
 800eeca:	461e      	mov	r6, r3
 800eecc:	4b30      	ldr	r3, [pc, #192]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800eece:	7b9b      	ldrb	r3, [r3, #14]
 800eed0:	603b      	str	r3, [r7, #0]
 800eed2:	4b2f      	ldr	r3, [pc, #188]	@ (800ef90 <LmHandlerConfigure+0x1d8>)
 800eed4:	7bdb      	ldrb	r3, [r3, #15]
 800eed6:	9307      	str	r3, [sp, #28]
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	9306      	str	r3, [sp, #24]
 800eedc:	9605      	str	r6, [sp, #20]
 800eede:	9504      	str	r5, [sp, #16]
 800eee0:	9403      	str	r4, [sp, #12]
 800eee2:	9002      	str	r0, [sp, #8]
 800eee4:	9101      	str	r1, [sp, #4]
 800eee6:	9200      	str	r2, [sp, #0]
 800eee8:	4b2c      	ldr	r3, [pc, #176]	@ (800ef9c <LmHandlerConfigure+0x1e4>)
 800eeea:	2200      	movs	r2, #0
 800eeec:	2100      	movs	r1, #0
 800eeee:	2002      	movs	r0, #2
 800eef0:	f00e f826 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 800eef4:	230f      	movs	r3, #15
 800eef6:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800eef8:	2301      	movs	r3, #1
 800eefa:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800eefc:	f107 0318 	add.w	r3, r7, #24
 800ef00:	4618      	mov	r0, r3
 800ef02:	f005 f82d 	bl	8013f60 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 800ef06:	2310      	movs	r3, #16
 800ef08:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ef0e:	f107 0318 	add.w	r3, r7, #24
 800ef12:	4618      	mov	r0, r3
 800ef14:	f005 f824 	bl	8013f60 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 800ef18:	2304      	movs	r3, #4
 800ef1a:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800ef1c:	4b17      	ldr	r3, [pc, #92]	@ (800ef7c <LmHandlerConfigure+0x1c4>)
 800ef1e:	789b      	ldrb	r3, [r3, #2]
 800ef20:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ef22:	f107 0318 	add.w	r3, r7, #24
 800ef26:	4618      	mov	r0, r3
 800ef28:	f005 f81a 	bl	8013f60 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800ef2c:	2322      	movs	r3, #34	@ 0x22
 800ef2e:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 800ef30:	2314      	movs	r3, #20
 800ef32:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800ef34:	f107 0318 	add.w	r3, r7, #24
 800ef38:	4618      	mov	r0, r3
 800ef3a:	f005 f811 	bl	8013f60 <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 800ef3e:	230f      	movs	r3, #15
 800ef40:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 800ef42:	4b0e      	ldr	r3, [pc, #56]	@ (800ef7c <LmHandlerConfigure+0x1c4>)
 800ef44:	781b      	ldrb	r3, [r3, #0]
 800ef46:	f107 0210 	add.w	r2, r7, #16
 800ef4a:	4611      	mov	r1, r2
 800ef4c:	4618      	mov	r0, r3
 800ef4e:	f007 fef5 	bl	8016d3c <RegionGetPhyParam>
 800ef52:	4603      	mov	r3, r0
 800ef54:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	bf14      	ite	ne
 800ef5c:	2301      	movne	r3, #1
 800ef5e:	2300      	moveq	r3, #0
 800ef60:	b2da      	uxtb	r2, r3
 800ef62:	4b06      	ldr	r3, [pc, #24]	@ (800ef7c <LmHandlerConfigure+0x1c4>)
 800ef64:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 800ef66:	4b05      	ldr	r3, [pc, #20]	@ (800ef7c <LmHandlerConfigure+0x1c4>)
 800ef68:	791b      	ldrb	r3, [r3, #4]
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	f005 fdc6 	bl	8014afc <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 800ef70:	2300      	movs	r3, #0
}
 800ef72:	4618      	mov	r0, r3
 800ef74:	3744      	adds	r7, #68	@ 0x44
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef7a:	bf00      	nop
 800ef7c:	200009a0 	.word	0x200009a0
 800ef80:	200009d0 	.word	0x200009d0
 800ef84:	200009c0 	.word	0x200009c0
 800ef88:	0801dd9c 	.word	0x0801dd9c
 800ef8c:	20000aea 	.word	0x20000aea
 800ef90:	200001c0 	.word	0x200001c0
 800ef94:	200001c8 	.word	0x200001c8
 800ef98:	0801dde8 	.word	0x0801dde8
 800ef9c:	0801de24 	.word	0x0801de24

0800efa0 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b082      	sub	sp, #8
 800efa4:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 800efa6:	f004 fa0b 	bl	80133c0 <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800efaa:	2300      	movs	r3, #0
 800efac:	71fb      	strb	r3, [r7, #7]
 800efae:	e022      	b.n	800eff6 <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 800efb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800efb4:	4a15      	ldr	r2, [pc, #84]	@ (800f00c <LmHandlerProcess+0x6c>)
 800efb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d015      	beq.n	800efea <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 800efbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800efc2:	4a12      	ldr	r2, [pc, #72]	@ (800f00c <LmHandlerProcess+0x6c>)
 800efc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800efc8:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d00d      	beq.n	800efea <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 800efce:	79fb      	ldrb	r3, [r7, #7]
 800efd0:	4618      	mov	r0, r3
 800efd2:	f000 fb91 	bl	800f6f8 <LmHandlerPackageIsInitialized>
 800efd6:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d006      	beq.n	800efea <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 800efdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800efe0:	4a0a      	ldr	r2, [pc, #40]	@ (800f00c <LmHandlerProcess+0x6c>)
 800efe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800efe6:	691b      	ldr	r3, [r3, #16]
 800efe8:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800efea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800efee:	b2db      	uxtb	r3, r3
 800eff0:	3301      	adds	r3, #1
 800eff2:	b2db      	uxtb	r3, r3
 800eff4:	71fb      	strb	r3, [r7, #7]
 800eff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800effa:	2b04      	cmp	r3, #4
 800effc:	ddd8      	ble.n	800efb0 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 800effe:	f000 fc35 	bl	800f86c <NvmCtxMgmtStore>
}
 800f002:	bf00      	nop
 800f004:	3708      	adds	r7, #8
 800f006:	46bd      	mov	sp, r7
 800f008:	bd80      	pop	{r7, pc}
 800f00a:	bf00      	nop
 800f00c:	2000098c 	.word	0x2000098c

0800f010 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b08a      	sub	sp, #40	@ 0x28
 800f014:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 800f016:	2301      	movs	r3, #1
 800f018:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 800f01a:	463b      	mov	r3, r7
 800f01c:	4618      	mov	r0, r3
 800f01e:	f004 fe07 	bl	8013c30 <LoRaMacMibGetRequestConfirm>
 800f022:	4603      	mov	r3, r0
 800f024:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == LORAMAC_STATUS_OK)
 800f028:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d106      	bne.n	800f03e <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 800f030:	793b      	ldrb	r3, [r7, #4]
 800f032:	2b00      	cmp	r3, #0
 800f034:	d101      	bne.n	800f03a <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 800f036:	2300      	movs	r3, #0
 800f038:	e002      	b.n	800f040 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 800f03a:	2301      	movs	r3, #1
 800f03c:	e000      	b.n	800f040 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 800f03e:	2300      	movs	r3, #0
  }
}
 800f040:	4618      	mov	r0, r3
 800f042:	3728      	adds	r7, #40	@ 0x28
 800f044:	46bd      	mov	sp, r7
 800f046:	bd80      	pop	{r7, pc}

0800f048 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	b092      	sub	sp, #72	@ 0x48
 800f04c:	af02      	add	r7, sp, #8
 800f04e:	4603      	mov	r3, r0
 800f050:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 800f052:	79fb      	ldrb	r3, [r7, #7]
 800f054:	2b02      	cmp	r3, #2
 800f056:	d111      	bne.n	800f07c <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800f058:	4b31      	ldr	r3, [pc, #196]	@ (800f120 <LmHandlerJoin+0xd8>)
 800f05a:	2202      	movs	r2, #2
 800f05c:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 800f05e:	f004 fd3f 	bl	8013ae0 <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 800f062:	2301      	movs	r3, #1
 800f064:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800f066:	4b2f      	ldr	r3, [pc, #188]	@ (800f124 <LmHandlerJoin+0xdc>)
 800f068:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800f06c:	b2db      	uxtb	r3, r3
 800f06e:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 800f070:	f107 0308 	add.w	r3, r7, #8
 800f074:	4618      	mov	r0, r3
 800f076:	f005 faff 	bl	8014678 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 800f07a:	e04c      	b.n	800f116 <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800f07c:	4b28      	ldr	r3, [pc, #160]	@ (800f120 <LmHandlerJoin+0xd8>)
 800f07e:	2201      	movs	r2, #1
 800f080:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800f082:	4b27      	ldr	r3, [pc, #156]	@ (800f120 <LmHandlerJoin+0xd8>)
 800f084:	2200      	movs	r2, #0
 800f086:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 800f088:	4b27      	ldr	r3, [pc, #156]	@ (800f128 <LmHandlerJoin+0xe0>)
 800f08a:	781b      	ldrb	r3, [r3, #0]
 800f08c:	f083 0301 	eor.w	r3, r3, #1
 800f090:	b2db      	uxtb	r3, r3
 800f092:	2b00      	cmp	r3, #0
 800f094:	d02a      	beq.n	800f0ec <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800f096:	2327      	movs	r3, #39	@ 0x27
 800f098:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800f09a:	4b24      	ldr	r3, [pc, #144]	@ (800f12c <LmHandlerJoin+0xe4>)
 800f09c:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800f09e:	f107 031c 	add.w	r3, r7, #28
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f004 ff5c 	bl	8013f60 <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 800f0a8:	2305      	movs	r3, #5
 800f0aa:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 800f0ac:	4b20      	ldr	r3, [pc, #128]	@ (800f130 <LmHandlerJoin+0xe8>)
 800f0ae:	691b      	ldr	r3, [r3, #16]
 800f0b0:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800f0b2:	f107 031c 	add.w	r3, r7, #28
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f004 ff52 	bl	8013f60 <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 800f0bc:	f7f3 f9b1 	bl	8002422 <GetDevAddr>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	4a1b      	ldr	r2, [pc, #108]	@ (800f130 <LmHandlerJoin+0xe8>)
 800f0c4:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 800f0c6:	2306      	movs	r3, #6
 800f0c8:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800f0ca:	4b19      	ldr	r3, [pc, #100]	@ (800f130 <LmHandlerJoin+0xe8>)
 800f0cc:	695b      	ldr	r3, [r3, #20]
 800f0ce:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800f0d0:	f107 031c 	add.w	r3, r7, #28
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	f004 ff43 	bl	8013f60 <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 800f0da:	4b15      	ldr	r3, [pc, #84]	@ (800f130 <LmHandlerJoin+0xe8>)
 800f0dc:	695b      	ldr	r3, [r3, #20]
 800f0de:	9300      	str	r3, [sp, #0]
 800f0e0:	4b14      	ldr	r3, [pc, #80]	@ (800f134 <LmHandlerJoin+0xec>)
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	2100      	movs	r1, #0
 800f0e6:	2002      	movs	r0, #2
 800f0e8:	f00d ff2a 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 800f0ec:	f004 fcf8 	bl	8013ae0 <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800f0f0:	2301      	movs	r3, #1
 800f0f2:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800f0f4:	2301      	movs	r3, #1
 800f0f6:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800f0fa:	f107 031c 	add.w	r3, r7, #28
 800f0fe:	4618      	mov	r0, r3
 800f100:	f004 ff2e 	bl	8013f60 <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800f104:	4b0c      	ldr	r3, [pc, #48]	@ (800f138 <LmHandlerJoin+0xf0>)
 800f106:	68db      	ldr	r3, [r3, #12]
 800f108:	4805      	ldr	r0, [pc, #20]	@ (800f120 <LmHandlerJoin+0xd8>)
 800f10a:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800f10c:	4b05      	ldr	r3, [pc, #20]	@ (800f124 <LmHandlerJoin+0xdc>)
 800f10e:	785b      	ldrb	r3, [r3, #1]
 800f110:	4618      	mov	r0, r3
 800f112:	f000 f8e9 	bl	800f2e8 <LmHandlerRequestClass>
}
 800f116:	bf00      	nop
 800f118:	3740      	adds	r7, #64	@ 0x40
 800f11a:	46bd      	mov	sp, r7
 800f11c:	bd80      	pop	{r7, pc}
 800f11e:	bf00      	nop
 800f120:	200001e4 	.word	0x200001e4
 800f124:	200009a0 	.word	0x200009a0
 800f128:	20000aea 	.word	0x20000aea
 800f12c:	01000300 	.word	0x01000300
 800f130:	200001c0 	.word	0x200001c0
 800f134:	0801de60 	.word	0x0801de60
 800f138:	200009a8 	.word	0x200009a8

0800f13c <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b08c      	sub	sp, #48	@ 0x30
 800f140:	af00      	add	r7, sp, #0
 800f142:	60f8      	str	r0, [r7, #12]
 800f144:	607a      	str	r2, [r7, #4]
 800f146:	461a      	mov	r2, r3
 800f148:	460b      	mov	r3, r1
 800f14a:	72fb      	strb	r3, [r7, #11]
 800f14c:	4613      	mov	r3, r2
 800f14e:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800f150:	23ff      	movs	r3, #255	@ 0xff
 800f152:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 800f156:	f004 f91d 	bl	8013394 <LoRaMacIsBusy>
 800f15a:	4603      	mov	r3, r0
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d002      	beq.n	800f166 <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 800f160:	f06f 0301 	mvn.w	r3, #1
 800f164:	e0b4      	b.n	800f2d0 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800f166:	f7ff ff53 	bl	800f010 <LmHandlerJoinStatus>
 800f16a:	4603      	mov	r3, r0
 800f16c:	2b01      	cmp	r3, #1
 800f16e:	d007      	beq.n	800f180 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 800f170:	4b59      	ldr	r3, [pc, #356]	@ (800f2d8 <LmHandlerSend+0x19c>)
 800f172:	789b      	ldrb	r3, [r3, #2]
 800f174:	4618      	mov	r0, r3
 800f176:	f7ff ff67 	bl	800f048 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800f17a:	f06f 0302 	mvn.w	r3, #2
 800f17e:	e0a7      	b.n	800f2d0 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 800f180:	4b56      	ldr	r3, [pc, #344]	@ (800f2dc <LmHandlerSend+0x1a0>)
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	68db      	ldr	r3, [r3, #12]
 800f186:	4798      	blx	r3
 800f188:	4603      	mov	r3, r0
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d00d      	beq.n	800f1aa <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	781a      	ldrb	r2, [r3, #0]
 800f192:	4b52      	ldr	r3, [pc, #328]	@ (800f2dc <LmHandlerSend+0x1a0>)
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	781b      	ldrb	r3, [r3, #0]
 800f198:	429a      	cmp	r2, r3
 800f19a:	d006      	beq.n	800f1aa <LmHandlerSend+0x6e>
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	781b      	ldrb	r3, [r3, #0]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d002      	beq.n	800f1aa <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800f1a4:	f06f 0303 	mvn.w	r3, #3
 800f1a8:	e092      	b.n	800f2d0 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800f1aa:	4b4d      	ldr	r3, [pc, #308]	@ (800f2e0 <LmHandlerSend+0x1a4>)
 800f1ac:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800f1b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	785b      	ldrb	r3, [r3, #1]
 800f1b8:	f107 0214 	add.w	r2, r7, #20
 800f1bc:	4611      	mov	r1, r2
 800f1be:	4618      	mov	r0, r3
 800f1c0:	f004 fc9c 	bl	8013afc <LoRaMacQueryTxPossible>
 800f1c4:	4603      	mov	r3, r0
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d009      	beq.n	800f1de <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800f1ca:	4b46      	ldr	r3, [pc, #280]	@ (800f2e4 <LmHandlerSend+0x1a8>)
 800f1cc:	2200      	movs	r2, #0
 800f1ce:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800f1d8:	2300      	movs	r3, #0
 800f1da:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800f1dc:	e016      	b.n	800f20c <LmHandlerSend+0xd0>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 800f1de:	4a41      	ldr	r2, [pc, #260]	@ (800f2e4 <LmHandlerSend+0x1a8>)
 800f1e0:	7afb      	ldrb	r3, [r7, #11]
 800f1e2:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	781b      	ldrb	r3, [r3, #0]
 800f1e8:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	785b      	ldrb	r3, [r3, #1]
 800f1ee:	84bb      	strh	r3, [r7, #36]	@ 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	685b      	ldr	r3, [r3, #4]
 800f1f4:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 800f1f6:	7afb      	ldrb	r3, [r7, #11]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d102      	bne.n	800f202 <LmHandlerSend+0xc6>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 800f1fc:	2300      	movs	r3, #0
 800f1fe:	763b      	strb	r3, [r7, #24]
 800f200:	e004      	b.n	800f20c <LmHandlerSend+0xd0>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 800f202:	2301      	movs	r3, #1
 800f204:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 800f206:	2308      	movs	r3, #8
 800f208:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  TxParams.AppData = *appData;
 800f20c:	4b35      	ldr	r3, [pc, #212]	@ (800f2e4 <LmHandlerSend+0x1a8>)
 800f20e:	68fa      	ldr	r2, [r7, #12]
 800f210:	330c      	adds	r3, #12
 800f212:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f216:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 800f21a:	4b31      	ldr	r3, [pc, #196]	@ (800f2e0 <LmHandlerSend+0x1a4>)
 800f21c:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800f220:	4b30      	ldr	r3, [pc, #192]	@ (800f2e4 <LmHandlerSend+0x1a8>)
 800f222:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800f224:	7aba      	ldrb	r2, [r7, #10]
 800f226:	f107 0318 	add.w	r3, r7, #24
 800f22a:	4611      	mov	r1, r2
 800f22c:	4618      	mov	r0, r3
 800f22e:	f005 fb67 	bl	8014900 <LoRaMacMcpsRequest>
 800f232:	4603      	mov	r3, r0
 800f234:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  if (nextTxIn != NULL)
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d002      	beq.n	800f244 <LmHandlerSend+0x108>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800f23e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 800f244:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f248:	2b11      	cmp	r3, #17
 800f24a:	d83b      	bhi.n	800f2c4 <LmHandlerSend+0x188>
 800f24c:	a201      	add	r2, pc, #4	@ (adr r2, 800f254 <LmHandlerSend+0x118>)
 800f24e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f252:	bf00      	nop
 800f254:	0800f29d 	.word	0x0800f29d
 800f258:	0800f2a5 	.word	0x0800f2a5
 800f25c:	0800f2c5 	.word	0x0800f2c5
 800f260:	0800f2c5 	.word	0x0800f2c5
 800f264:	0800f2c5 	.word	0x0800f2c5
 800f268:	0800f2c5 	.word	0x0800f2c5
 800f26c:	0800f2c5 	.word	0x0800f2c5
 800f270:	0800f2ad 	.word	0x0800f2ad
 800f274:	0800f2c5 	.word	0x0800f2c5
 800f278:	0800f2c5 	.word	0x0800f2c5
 800f27c:	0800f2c5 	.word	0x0800f2c5
 800f280:	0800f2bd 	.word	0x0800f2bd
 800f284:	0800f2c5 	.word	0x0800f2c5
 800f288:	0800f2c5 	.word	0x0800f2c5
 800f28c:	0800f2a5 	.word	0x0800f2a5
 800f290:	0800f2a5 	.word	0x0800f2a5
 800f294:	0800f2a5 	.word	0x0800f2a5
 800f298:	0800f2b5 	.word	0x0800f2b5
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800f29c:	2300      	movs	r3, #0
 800f29e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f2a2:	e013      	b.n	800f2cc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800f2a4:	23fe      	movs	r3, #254	@ 0xfe
 800f2a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f2aa:	e00f      	b.n	800f2cc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800f2ac:	23fd      	movs	r3, #253	@ 0xfd
 800f2ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f2b2:	e00b      	b.n	800f2cc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800f2b4:	23fb      	movs	r3, #251	@ 0xfb
 800f2b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f2ba:	e007      	b.n	800f2cc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800f2bc:	23fa      	movs	r3, #250	@ 0xfa
 800f2be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f2c2:	e003      	b.n	800f2cc <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 800f2c4:	23ff      	movs	r3, #255	@ 0xff
 800f2c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f2ca:	bf00      	nop
  }
      
  return lmhStatus;
 800f2cc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	3730      	adds	r7, #48	@ 0x30
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	bd80      	pop	{r7, pc}
 800f2d8:	200001e4 	.word	0x200001e4
 800f2dc:	2000098c 	.word	0x2000098c
 800f2e0:	200009a0 	.word	0x200009a0
 800f2e4:	200009e0 	.word	0x200009e0

0800f2e8 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 800f2e8:	b580      	push	{r7, lr}
 800f2ea:	b08c      	sub	sp, #48	@ 0x30
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800f2f8:	f7ff fe8a 	bl	800f010 <LmHandlerJoinStatus>
 800f2fc:	4603      	mov	r3, r0
 800f2fe:	2b01      	cmp	r3, #1
 800f300:	d002      	beq.n	800f308 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800f302:	f06f 0302 	mvn.w	r3, #2
 800f306:	e057      	b.n	800f3b8 <LmHandlerRequestClass+0xd0>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800f308:	2300      	movs	r3, #0
 800f30a:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800f30c:	f107 0308 	add.w	r3, r7, #8
 800f310:	4618      	mov	r0, r3
 800f312:	f004 fc8d 	bl	8013c30 <LoRaMacMibGetRequestConfirm>
 800f316:	4603      	mov	r3, r0
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d002      	beq.n	800f322 <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 800f31c:	f04f 33ff 	mov.w	r3, #4294967295
 800f320:	e04a      	b.n	800f3b8 <LmHandlerRequestClass+0xd0>
  }
  currentClass = mibReq.Param.Class;
 800f322:	7b3b      	ldrb	r3, [r7, #12]
 800f324:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 800f328:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800f32c:	79fb      	ldrb	r3, [r7, #7]
 800f32e:	429a      	cmp	r2, r3
 800f330:	d040      	beq.n	800f3b4 <LmHandlerRequestClass+0xcc>
  {
    switch (newClass)
 800f332:	79fb      	ldrb	r3, [r7, #7]
 800f334:	2b02      	cmp	r3, #2
 800f336:	d020      	beq.n	800f37a <LmHandlerRequestClass+0x92>
 800f338:	2b02      	cmp	r3, #2
 800f33a:	dc38      	bgt.n	800f3ae <LmHandlerRequestClass+0xc6>
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d002      	beq.n	800f346 <LmHandlerRequestClass+0x5e>
 800f340:	2b01      	cmp	r3, #1
 800f342:	d016      	beq.n	800f372 <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 800f344:	e033      	b.n	800f3ae <LmHandlerRequestClass+0xc6>
        if (currentClass != CLASS_A)
 800f346:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d031      	beq.n	800f3b2 <LmHandlerRequestClass+0xca>
          mibReq.Param.Class = CLASS_A;
 800f34e:	2300      	movs	r3, #0
 800f350:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800f352:	f107 0308 	add.w	r3, r7, #8
 800f356:	4618      	mov	r0, r3
 800f358:	f004 fe02 	bl	8013f60 <LoRaMacMibSetRequestConfirm>
 800f35c:	4603      	mov	r3, r0
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d103      	bne.n	800f36a <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 800f362:	2000      	movs	r0, #0
 800f364:	f000 fa60 	bl	800f828 <DisplayClassUpdate>
      break;
 800f368:	e023      	b.n	800f3b2 <LmHandlerRequestClass+0xca>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800f36a:	23ff      	movs	r3, #255	@ 0xff
 800f36c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 800f370:	e01f      	b.n	800f3b2 <LmHandlerRequestClass+0xca>
        errorStatus = LORAMAC_HANDLER_ERROR;
 800f372:	23ff      	movs	r3, #255	@ 0xff
 800f374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 800f378:	e01c      	b.n	800f3b4 <LmHandlerRequestClass+0xcc>
        if (currentClass != CLASS_A)
 800f37a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d003      	beq.n	800f38a <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 800f382:	23ff      	movs	r3, #255	@ 0xff
 800f384:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 800f388:	e014      	b.n	800f3b4 <LmHandlerRequestClass+0xcc>
          mibReq.Param.Class = CLASS_C;
 800f38a:	2302      	movs	r3, #2
 800f38c:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800f38e:	f107 0308 	add.w	r3, r7, #8
 800f392:	4618      	mov	r0, r3
 800f394:	f004 fde4 	bl	8013f60 <LoRaMacMibSetRequestConfirm>
 800f398:	4603      	mov	r3, r0
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d103      	bne.n	800f3a6 <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 800f39e:	2002      	movs	r0, #2
 800f3a0:	f000 fa42 	bl	800f828 <DisplayClassUpdate>
      break;
 800f3a4:	e006      	b.n	800f3b4 <LmHandlerRequestClass+0xcc>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800f3a6:	23ff      	movs	r3, #255	@ 0xff
 800f3a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 800f3ac:	e002      	b.n	800f3b4 <LmHandlerRequestClass+0xcc>
        break;
 800f3ae:	bf00      	nop
 800f3b0:	e000      	b.n	800f3b4 <LmHandlerRequestClass+0xcc>
      break;
 800f3b2:	bf00      	nop
    }
  }
  return errorStatus;
 800f3b4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	3730      	adds	r7, #48	@ 0x30
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	bd80      	pop	{r7, pc}

0800f3c0 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	b084      	sub	sp, #16
 800f3c4:	af00      	add	r7, sp, #0
 800f3c6:	4603      	mov	r3, r0
 800f3c8:	6039      	str	r1, [r7, #0]
 800f3ca:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	60fb      	str	r3, [r7, #12]
  switch (id)
 800f3d0:	79fb      	ldrb	r3, [r7, #7]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d103      	bne.n	800f3de <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 800f3d6:	f000 fa57 	bl	800f888 <LmphCompliancePackageFactory>
 800f3da:	60f8      	str	r0, [r7, #12]
      break;
 800f3dc:	e000      	b.n	800f3e0 <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 800f3de:	bf00      	nop
  }

  if (package != NULL)
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d022      	beq.n	800f42c <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 800f3e6:	79fb      	ldrb	r3, [r7, #7]
 800f3e8:	4913      	ldr	r1, [pc, #76]	@ (800f438 <LmHandlerPackageRegister+0x78>)
 800f3ea:	68fa      	ldr	r2, [r7, #12]
 800f3ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800f3f0:	79fb      	ldrb	r3, [r7, #7]
 800f3f2:	4a11      	ldr	r2, [pc, #68]	@ (800f438 <LmHandlerPackageRegister+0x78>)
 800f3f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f3f8:	4a10      	ldr	r2, [pc, #64]	@ (800f43c <LmHandlerPackageRegister+0x7c>)
 800f3fa:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800f3fc:	79fb      	ldrb	r3, [r7, #7]
 800f3fe:	4a0e      	ldr	r2, [pc, #56]	@ (800f438 <LmHandlerPackageRegister+0x78>)
 800f400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f404:	4a0e      	ldr	r2, [pc, #56]	@ (800f440 <LmHandlerPackageRegister+0x80>)
 800f406:	625a      	str	r2, [r3, #36]	@ 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800f408:	79fb      	ldrb	r3, [r7, #7]
 800f40a:	4a0b      	ldr	r2, [pc, #44]	@ (800f438 <LmHandlerPackageRegister+0x78>)
 800f40c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f410:	4a0c      	ldr	r2, [pc, #48]	@ (800f444 <LmHandlerPackageRegister+0x84>)
 800f412:	629a      	str	r2, [r3, #40]	@ 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 800f414:	79fb      	ldrb	r3, [r7, #7]
 800f416:	4a08      	ldr	r2, [pc, #32]	@ (800f438 <LmHandlerPackageRegister+0x78>)
 800f418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f41c:	685b      	ldr	r3, [r3, #4]
 800f41e:	4a0a      	ldr	r2, [pc, #40]	@ (800f448 <LmHandlerPackageRegister+0x88>)
 800f420:	6851      	ldr	r1, [r2, #4]
 800f422:	22f2      	movs	r2, #242	@ 0xf2
 800f424:	6838      	ldr	r0, [r7, #0]
 800f426:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 800f428:	2300      	movs	r3, #0
 800f42a:	e001      	b.n	800f430 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800f42c:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800f430:	4618      	mov	r0, r3
 800f432:	3710      	adds	r7, #16
 800f434:	46bd      	mov	sp, r7
 800f436:	bd80      	pop	{r7, pc}
 800f438:	2000098c 	.word	0x2000098c
 800f43c:	0800f049 	.word	0x0800f049
 800f440:	0800f13d 	.word	0x0800f13d
 800f444:	0800f4d9 	.word	0x0800f4d9
 800f448:	200001f8 	.word	0x200001f8

0800f44c <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b08c      	sub	sp, #48	@ 0x30
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d102      	bne.n	800f460 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800f45a:	f04f 33ff 	mov.w	r3, #4294967295
 800f45e:	e010      	b.n	800f482 <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800f460:	2300      	movs	r3, #0
 800f462:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800f464:	f107 030c 	add.w	r3, r7, #12
 800f468:	4618      	mov	r0, r3
 800f46a:	f004 fbe1 	bl	8013c30 <LoRaMacMibGetRequestConfirm>
 800f46e:	4603      	mov	r3, r0
 800f470:	2b00      	cmp	r3, #0
 800f472:	d002      	beq.n	800f47a <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800f474:	f04f 33ff 	mov.w	r3, #4294967295
 800f478:	e003      	b.n	800f482 <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 800f47a:	7c3a      	ldrb	r2, [r7, #16]
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 800f480:	2300      	movs	r3, #0
}
 800f482:	4618      	mov	r0, r3
 800f484:	3730      	adds	r7, #48	@ 0x30
 800f486:	46bd      	mov	sp, r7
 800f488:	bd80      	pop	{r7, pc}
	...

0800f48c <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 800f48c:	b580      	push	{r7, lr}
 800f48e:	b08c      	sub	sp, #48	@ 0x30
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d102      	bne.n	800f4a0 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800f49a:	f04f 33ff 	mov.w	r3, #4294967295
 800f49e:	e015      	b.n	800f4cc <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 800f4a0:	231f      	movs	r3, #31
 800f4a2:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 800f4a4:	f107 030c 	add.w	r3, r7, #12
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	f004 fbc1 	bl	8013c30 <LoRaMacMibGetRequestConfirm>
 800f4ae:	4603      	mov	r3, r0
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d002      	beq.n	800f4ba <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800f4b4:	f04f 33ff 	mov.w	r3, #4294967295
 800f4b8:	e008      	b.n	800f4cc <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 800f4ba:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 800f4c2:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800f4c6:	4b03      	ldr	r3, [pc, #12]	@ (800f4d4 <LmHandlerGetTxDatarate+0x48>)
 800f4c8:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 800f4ca:	2300      	movs	r3, #0
}
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	3730      	adds	r7, #48	@ 0x30
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	bd80      	pop	{r7, pc}
 800f4d4:	200009a0 	.word	0x200009a0

0800f4d8 <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b086      	sub	sp, #24
 800f4dc:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 800f4de:	230a      	movs	r3, #10
 800f4e0:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 800f4e2:	463b      	mov	r3, r7
 800f4e4:	4618      	mov	r0, r3
 800f4e6:	f005 f8c7 	bl	8014678 <LoRaMacMlmeRequest>
 800f4ea:	4603      	mov	r3, r0
 800f4ec:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 800f4ee:	7dfb      	ldrb	r3, [r7, #23]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d101      	bne.n	800f4f8 <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	e001      	b.n	800f4fc <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800f4f8:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	3718      	adds	r7, #24
 800f500:	46bd      	mov	sp, r7
 800f502:	bd80      	pop	{r7, pc}

0800f504 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b082      	sub	sp, #8
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 800f50c:	4b15      	ldr	r3, [pc, #84]	@ (800f564 <McpsConfirm+0x60>)
 800f50e:	2201      	movs	r2, #1
 800f510:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	785a      	ldrb	r2, [r3, #1]
 800f516:	4b13      	ldr	r3, [pc, #76]	@ (800f564 <McpsConfirm+0x60>)
 800f518:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	789b      	ldrb	r3, [r3, #2]
 800f51e:	b25a      	sxtb	r2, r3
 800f520:	4b10      	ldr	r3, [pc, #64]	@ (800f564 <McpsConfirm+0x60>)
 800f522:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	68db      	ldr	r3, [r3, #12]
 800f528:	4a0e      	ldr	r2, [pc, #56]	@ (800f564 <McpsConfirm+0x60>)
 800f52a:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800f532:	4b0c      	ldr	r3, [pc, #48]	@ (800f564 <McpsConfirm+0x60>)
 800f534:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	691b      	ldr	r3, [r3, #16]
 800f53a:	b2da      	uxtb	r2, r3
 800f53c:	4b09      	ldr	r3, [pc, #36]	@ (800f564 <McpsConfirm+0x60>)
 800f53e:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	791b      	ldrb	r3, [r3, #4]
 800f544:	461a      	mov	r2, r3
 800f546:	4b07      	ldr	r3, [pc, #28]	@ (800f564 <McpsConfirm+0x60>)
 800f548:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 800f54a:	4b07      	ldr	r3, [pc, #28]	@ (800f568 <McpsConfirm+0x64>)
 800f54c:	691b      	ldr	r3, [r3, #16]
 800f54e:	4805      	ldr	r0, [pc, #20]	@ (800f564 <McpsConfirm+0x60>)
 800f550:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 800f552:	6879      	ldr	r1, [r7, #4]
 800f554:	2000      	movs	r0, #0
 800f556:	f000 f8ed 	bl	800f734 <LmHandlerPackagesNotify>
}
 800f55a:	bf00      	nop
 800f55c:	3708      	adds	r7, #8
 800f55e:	46bd      	mov	sp, r7
 800f560:	bd80      	pop	{r7, pc}
 800f562:	bf00      	nop
 800f564:	200009e0 	.word	0x200009e0
 800f568:	200009a8 	.word	0x200009a8

0800f56c <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 800f56c:	b580      	push	{r7, lr}
 800f56e:	b088      	sub	sp, #32
 800f570:	af00      	add	r7, sp, #0
 800f572:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 800f574:	4b2c      	ldr	r3, [pc, #176]	@ (800f628 <McpsIndication+0xbc>)
 800f576:	2201      	movs	r2, #1
 800f578:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	785a      	ldrb	r2, [r3, #1]
 800f57e:	4b2a      	ldr	r3, [pc, #168]	@ (800f628 <McpsIndication+0xbc>)
 800f580:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 800f582:	4b29      	ldr	r3, [pc, #164]	@ (800f628 <McpsIndication+0xbc>)
 800f584:	785b      	ldrb	r3, [r3, #1]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d14a      	bne.n	800f620 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	7b1b      	ldrb	r3, [r3, #12]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d028      	beq.n	800f5e4 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	791b      	ldrb	r3, [r3, #4]
 800f596:	b25a      	sxtb	r2, r3
 800f598:	4b23      	ldr	r3, [pc, #140]	@ (800f628 <McpsIndication+0xbc>)
 800f59a:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800f5a2:	b25a      	sxtb	r2, r3
 800f5a4:	4b20      	ldr	r3, [pc, #128]	@ (800f628 <McpsIndication+0xbc>)
 800f5a6:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	f993 2010 	ldrsb.w	r2, [r3, #16]
 800f5ae:	4b1e      	ldr	r3, [pc, #120]	@ (800f628 <McpsIndication+0xbc>)
 800f5b0:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	695b      	ldr	r3, [r3, #20]
 800f5b6:	4a1c      	ldr	r2, [pc, #112]	@ (800f628 <McpsIndication+0xbc>)
 800f5b8:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	7c5b      	ldrb	r3, [r3, #17]
 800f5be:	b25a      	sxtb	r2, r3
 800f5c0:	4b19      	ldr	r3, [pc, #100]	@ (800f628 <McpsIndication+0xbc>)
 800f5c2:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	78db      	ldrb	r3, [r3, #3]
 800f5c8:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	7b1b      	ldrb	r3, [r3, #12]
 800f5ce:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	689b      	ldr	r3, [r3, #8]
 800f5d4:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 800f5d6:	4b15      	ldr	r3, [pc, #84]	@ (800f62c <McpsIndication+0xc0>)
 800f5d8:	695b      	ldr	r3, [r3, #20]
 800f5da:	f107 0218 	add.w	r2, r7, #24
 800f5de:	4912      	ldr	r1, [pc, #72]	@ (800f628 <McpsIndication+0xbc>)
 800f5e0:	4610      	mov	r0, r2
 800f5e2:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 800f5e4:	6879      	ldr	r1, [r7, #4]
 800f5e6:	2001      	movs	r0, #1
 800f5e8:	f000 f8a4 	bl	800f734 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 800f5ec:	f107 0317 	add.w	r3, r7, #23
 800f5f0:	4618      	mov	r0, r3
 800f5f2:	f7ff ff2b 	bl	800f44c <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	795b      	ldrb	r3, [r3, #5]
 800f5fa:	2b01      	cmp	r3, #1
 800f5fc:	d111      	bne.n	800f622 <McpsIndication+0xb6>
 800f5fe:	7dfb      	ldrb	r3, [r7, #23]
 800f600:	2b00      	cmp	r3, #0
 800f602:	d10e      	bne.n	800f622 <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 800f604:	2300      	movs	r3, #0
 800f606:	733b      	strb	r3, [r7, #12]
 800f608:	2300      	movs	r3, #0
 800f60a:	737b      	strb	r3, [r7, #13]
 800f60c:	2300      	movs	r3, #0
 800f60e:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800f610:	f107 000c 	add.w	r0, r7, #12
 800f614:	2301      	movs	r3, #1
 800f616:	2200      	movs	r2, #0
 800f618:	2100      	movs	r1, #0
 800f61a:	f7ff fd8f 	bl	800f13c <LmHandlerSend>
 800f61e:	e000      	b.n	800f622 <McpsIndication+0xb6>
    return;
 800f620:	bf00      	nop
  }
}
 800f622:	3720      	adds	r7, #32
 800f624:	46bd      	mov	sp, r7
 800f626:	bd80      	pop	{r7, pc}
 800f628:	200001e8 	.word	0x200001e8
 800f62c:	200009a8 	.word	0x200009a8

0800f630 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b08c      	sub	sp, #48	@ 0x30
 800f634:	af00      	add	r7, sp, #0
 800f636:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 800f638:	4b20      	ldr	r3, [pc, #128]	@ (800f6bc <MlmeConfirm+0x8c>)
 800f63a:	2200      	movs	r2, #0
 800f63c:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	785a      	ldrb	r2, [r3, #1]
 800f642:	4b1e      	ldr	r3, [pc, #120]	@ (800f6bc <MlmeConfirm+0x8c>)
 800f644:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 800f646:	6879      	ldr	r1, [r7, #4]
 800f648:	2002      	movs	r0, #2
 800f64a:	f000 f873 	bl	800f734 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	781b      	ldrb	r3, [r3, #0]
 800f652:	2b0a      	cmp	r3, #10
 800f654:	d028      	beq.n	800f6a8 <MlmeConfirm+0x78>
 800f656:	2b0a      	cmp	r3, #10
 800f658:	dc28      	bgt.n	800f6ac <MlmeConfirm+0x7c>
 800f65a:	2b01      	cmp	r3, #1
 800f65c:	d002      	beq.n	800f664 <MlmeConfirm+0x34>
 800f65e:	2b04      	cmp	r3, #4
 800f660:	d026      	beq.n	800f6b0 <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800f662:	e023      	b.n	800f6ac <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 800f664:	2306      	movs	r3, #6
 800f666:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 800f668:	f107 030c 	add.w	r3, r7, #12
 800f66c:	4618      	mov	r0, r3
 800f66e:	f004 fadf 	bl	8013c30 <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800f672:	693b      	ldr	r3, [r7, #16]
 800f674:	4a12      	ldr	r2, [pc, #72]	@ (800f6c0 <MlmeConfirm+0x90>)
 800f676:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 800f678:	4812      	ldr	r0, [pc, #72]	@ (800f6c4 <MlmeConfirm+0x94>)
 800f67a:	f7ff ff07 	bl	800f48c <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	785b      	ldrb	r3, [r3, #1]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d108      	bne.n	800f698 <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800f686:	4b0f      	ldr	r3, [pc, #60]	@ (800f6c4 <MlmeConfirm+0x94>)
 800f688:	2200      	movs	r2, #0
 800f68a:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800f68c:	4b0e      	ldr	r3, [pc, #56]	@ (800f6c8 <MlmeConfirm+0x98>)
 800f68e:	785b      	ldrb	r3, [r3, #1]
 800f690:	4618      	mov	r0, r3
 800f692:	f7ff fe29 	bl	800f2e8 <LmHandlerRequestClass>
 800f696:	e002      	b.n	800f69e <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800f698:	4b0a      	ldr	r3, [pc, #40]	@ (800f6c4 <MlmeConfirm+0x94>)
 800f69a:	22ff      	movs	r2, #255	@ 0xff
 800f69c:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800f69e:	4b0b      	ldr	r3, [pc, #44]	@ (800f6cc <MlmeConfirm+0x9c>)
 800f6a0:	68db      	ldr	r3, [r3, #12]
 800f6a2:	4808      	ldr	r0, [pc, #32]	@ (800f6c4 <MlmeConfirm+0x94>)
 800f6a4:	4798      	blx	r3
    break;
 800f6a6:	e004      	b.n	800f6b2 <MlmeConfirm+0x82>
    break;
 800f6a8:	bf00      	nop
 800f6aa:	e002      	b.n	800f6b2 <MlmeConfirm+0x82>
      break;
 800f6ac:	bf00      	nop
 800f6ae:	e000      	b.n	800f6b2 <MlmeConfirm+0x82>
    break;
 800f6b0:	bf00      	nop
  }
}
 800f6b2:	bf00      	nop
 800f6b4:	3730      	adds	r7, #48	@ 0x30
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	bd80      	pop	{r7, pc}
 800f6ba:	bf00      	nop
 800f6bc:	200009e0 	.word	0x200009e0
 800f6c0:	200001c0 	.word	0x200001c0
 800f6c4:	200001e4 	.word	0x200001e4
 800f6c8:	200009a0 	.word	0x200009a0
 800f6cc:	200009a8 	.word	0x200009a8

0800f6d0 <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 800f6d0:	b480      	push	{r7}
 800f6d2:	b083      	sub	sp, #12
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 800f6d8:	4b06      	ldr	r3, [pc, #24]	@ (800f6f4 <MlmeIndication+0x24>)
 800f6da:	2200      	movs	r2, #0
 800f6dc:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	785a      	ldrb	r2, [r3, #1]
 800f6e2:	4b04      	ldr	r3, [pc, #16]	@ (800f6f4 <MlmeIndication+0x24>)
 800f6e4:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800f6e6:	bf00      	nop
  }
}
 800f6e8:	bf00      	nop
 800f6ea:	370c      	adds	r7, #12
 800f6ec:	46bd      	mov	sp, r7
 800f6ee:	bc80      	pop	{r7}
 800f6f0:	4770      	bx	lr
 800f6f2:	bf00      	nop
 800f6f4:	200001e8 	.word	0x200001e8

0800f6f8 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	b082      	sub	sp, #8
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	4603      	mov	r3, r0
 800f700:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 800f702:	79fb      	ldrb	r3, [r7, #7]
 800f704:	2b04      	cmp	r3, #4
 800f706:	d80e      	bhi.n	800f726 <LmHandlerPackageIsInitialized+0x2e>
 800f708:	79fb      	ldrb	r3, [r7, #7]
 800f70a:	4a09      	ldr	r2, [pc, #36]	@ (800f730 <LmHandlerPackageIsInitialized+0x38>)
 800f70c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f710:	689b      	ldr	r3, [r3, #8]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d007      	beq.n	800f726 <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 800f716:	79fb      	ldrb	r3, [r7, #7]
 800f718:	4a05      	ldr	r2, [pc, #20]	@ (800f730 <LmHandlerPackageIsInitialized+0x38>)
 800f71a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f71e:	689b      	ldr	r3, [r3, #8]
 800f720:	4798      	blx	r3
 800f722:	4603      	mov	r3, r0
 800f724:	e000      	b.n	800f728 <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 800f726:	2300      	movs	r3, #0
  }
}
 800f728:	4618      	mov	r0, r3
 800f72a:	3708      	adds	r7, #8
 800f72c:	46bd      	mov	sp, r7
 800f72e:	bd80      	pop	{r7, pc}
 800f730:	2000098c 	.word	0x2000098c

0800f734 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 800f734:	b580      	push	{r7, lr}
 800f736:	b084      	sub	sp, #16
 800f738:	af00      	add	r7, sp, #0
 800f73a:	4603      	mov	r3, r0
 800f73c:	6039      	str	r1, [r7, #0]
 800f73e:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800f740:	2300      	movs	r3, #0
 800f742:	73fb      	strb	r3, [r7, #15]
 800f744:	e065      	b.n	800f812 <LmHandlerPackagesNotify+0xde>
  {
    if (LmHandlerPackages[i] != NULL)
 800f746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f74a:	4a36      	ldr	r2, [pc, #216]	@ (800f824 <LmHandlerPackagesNotify+0xf0>)
 800f74c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f750:	2b00      	cmp	r3, #0
 800f752:	d058      	beq.n	800f806 <LmHandlerPackagesNotify+0xd2>
    {
      switch (notifyType)
 800f754:	79fb      	ldrb	r3, [r7, #7]
 800f756:	2b02      	cmp	r3, #2
 800f758:	d03d      	beq.n	800f7d6 <LmHandlerPackagesNotify+0xa2>
 800f75a:	2b02      	cmp	r3, #2
 800f75c:	dc4c      	bgt.n	800f7f8 <LmHandlerPackagesNotify+0xc4>
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d002      	beq.n	800f768 <LmHandlerPackagesNotify+0x34>
 800f762:	2b01      	cmp	r3, #1
 800f764:	d011      	beq.n	800f78a <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 800f766:	e047      	b.n	800f7f8 <LmHandlerPackagesNotify+0xc4>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 800f768:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f76c:	4a2d      	ldr	r2, [pc, #180]	@ (800f824 <LmHandlerPackagesNotify+0xf0>)
 800f76e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f772:	695b      	ldr	r3, [r3, #20]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d041      	beq.n	800f7fc <LmHandlerPackagesNotify+0xc8>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 800f778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f77c:	4a29      	ldr	r2, [pc, #164]	@ (800f824 <LmHandlerPackagesNotify+0xf0>)
 800f77e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f782:	695b      	ldr	r3, [r3, #20]
 800f784:	6838      	ldr	r0, [r7, #0]
 800f786:	4798      	blx	r3
          break;
 800f788:	e038      	b.n	800f7fc <LmHandlerPackagesNotify+0xc8>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800f78a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f78e:	4a25      	ldr	r2, [pc, #148]	@ (800f824 <LmHandlerPackagesNotify+0xf0>)
 800f790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f794:	699b      	ldr	r3, [r3, #24]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d032      	beq.n	800f800 <LmHandlerPackagesNotify+0xcc>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800f79a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f79e:	4a21      	ldr	r2, [pc, #132]	@ (800f824 <LmHandlerPackagesNotify+0xf0>)
 800f7a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f7a4:	781a      	ldrb	r2, [r3, #0]
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800f7aa:	429a      	cmp	r2, r3
 800f7ac:	d00a      	beq.n	800f7c4 <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800f7ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d124      	bne.n	800f800 <LmHandlerPackagesNotify+0xcc>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 800f7b6:	4b1b      	ldr	r3, [pc, #108]	@ (800f824 <LmHandlerPackagesNotify+0xf0>)
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	68db      	ldr	r3, [r3, #12]
 800f7bc:	4798      	blx	r3
 800f7be:	4603      	mov	r3, r0
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d01d      	beq.n	800f800 <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 800f7c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7c8:	4a16      	ldr	r2, [pc, #88]	@ (800f824 <LmHandlerPackagesNotify+0xf0>)
 800f7ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f7ce:	699b      	ldr	r3, [r3, #24]
 800f7d0:	6838      	ldr	r0, [r7, #0]
 800f7d2:	4798      	blx	r3
          break;
 800f7d4:	e014      	b.n	800f800 <LmHandlerPackagesNotify+0xcc>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 800f7d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7da:	4a12      	ldr	r2, [pc, #72]	@ (800f824 <LmHandlerPackagesNotify+0xf0>)
 800f7dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f7e0:	69db      	ldr	r3, [r3, #28]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d00e      	beq.n	800f804 <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 800f7e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7ea:	4a0e      	ldr	r2, [pc, #56]	@ (800f824 <LmHandlerPackagesNotify+0xf0>)
 800f7ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f7f0:	69db      	ldr	r3, [r3, #28]
 800f7f2:	6838      	ldr	r0, [r7, #0]
 800f7f4:	4798      	blx	r3
          break;
 800f7f6:	e005      	b.n	800f804 <LmHandlerPackagesNotify+0xd0>
          break;
 800f7f8:	bf00      	nop
 800f7fa:	e004      	b.n	800f806 <LmHandlerPackagesNotify+0xd2>
          break;
 800f7fc:	bf00      	nop
 800f7fe:	e002      	b.n	800f806 <LmHandlerPackagesNotify+0xd2>
          break;
 800f800:	bf00      	nop
 800f802:	e000      	b.n	800f806 <LmHandlerPackagesNotify+0xd2>
          break;
 800f804:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800f806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f80a:	b2db      	uxtb	r3, r3
 800f80c:	3301      	adds	r3, #1
 800f80e:	b2db      	uxtb	r3, r3
 800f810:	73fb      	strb	r3, [r7, #15]
 800f812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f816:	2b04      	cmp	r3, #4
 800f818:	dd95      	ble.n	800f746 <LmHandlerPackagesNotify+0x12>
      }
    }
  }
}
 800f81a:	bf00      	nop
 800f81c:	bf00      	nop
 800f81e:	3710      	adds	r7, #16
 800f820:	46bd      	mov	sp, r7
 800f822:	bd80      	pop	{r7, pc}
 800f824:	2000098c 	.word	0x2000098c

0800f828 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b084      	sub	sp, #16
 800f82c:	af02      	add	r7, sp, #8
 800f82e:	4603      	mov	r3, r0
 800f830:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800f832:	79fb      	ldrb	r3, [r7, #7]
 800f834:	4a06      	ldr	r2, [pc, #24]	@ (800f850 <DisplayClassUpdate+0x28>)
 800f836:	5cd3      	ldrb	r3, [r2, r3]
 800f838:	9300      	str	r3, [sp, #0]
 800f83a:	4b06      	ldr	r3, [pc, #24]	@ (800f854 <DisplayClassUpdate+0x2c>)
 800f83c:	2200      	movs	r2, #0
 800f83e:	2100      	movs	r1, #0
 800f840:	2002      	movs	r0, #2
 800f842:	f00d fb7d 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 800f846:	bf00      	nop
 800f848:	3708      	adds	r7, #8
 800f84a:	46bd      	mov	sp, r7
 800f84c:	bd80      	pop	{r7, pc}
 800f84e:	bf00      	nop
 800f850:	0801de98 	.word	0x0801de98
 800f854:	0801de7c 	.word	0x0801de7c

0800f858 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 800f858:	b480      	push	{r7}
 800f85a:	b083      	sub	sp, #12
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	4603      	mov	r3, r0
 800f860:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800f862:	bf00      	nop
 800f864:	370c      	adds	r7, #12
 800f866:	46bd      	mov	sp, r7
 800f868:	bc80      	pop	{r7}
 800f86a:	4770      	bx	lr

0800f86c <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 800f86c:	b480      	push	{r7}
 800f86e:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800f870:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800f872:	4618      	mov	r0, r3
 800f874:	46bd      	mov	sp, r7
 800f876:	bc80      	pop	{r7}
 800f878:	4770      	bx	lr

0800f87a <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 800f87a:	b480      	push	{r7}
 800f87c:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800f87e:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800f880:	4618      	mov	r0, r3
 800f882:	46bd      	mov	sp, r7
 800f884:	bc80      	pop	{r7}
 800f886:	4770      	bx	lr

0800f888 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 800f888:	b480      	push	{r7}
 800f88a:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 800f88c:	4b02      	ldr	r3, [pc, #8]	@ (800f898 <LmphCompliancePackageFactory+0x10>)
}
 800f88e:	4618      	mov	r0, r3
 800f890:	46bd      	mov	sp, r7
 800f892:	bc80      	pop	{r7}
 800f894:	4770      	bx	lr
 800f896:	bf00      	nop
 800f898:	20000200 	.word	0x20000200

0800f89c <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 800f89c:	b480      	push	{r7}
 800f89e:	b085      	sub	sp, #20
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	60f8      	str	r0, [r7, #12]
 800f8a4:	60b9      	str	r1, [r7, #8]
 800f8a6:	4613      	mov	r3, r2
 800f8a8:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d00f      	beq.n	800f8d0 <LmhpComplianceInit+0x34>
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d00c      	beq.n	800f8d0 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 800f8b6:	4a0c      	ldr	r2, [pc, #48]	@ (800f8e8 <LmhpComplianceInit+0x4c>)
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 800f8bc:	4a0b      	ldr	r2, [pc, #44]	@ (800f8ec <LmhpComplianceInit+0x50>)
 800f8be:	68bb      	ldr	r3, [r7, #8]
 800f8c0:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800f8c2:	4a0a      	ldr	r2, [pc, #40]	@ (800f8ec <LmhpComplianceInit+0x50>)
 800f8c4:	79fb      	ldrb	r3, [r7, #7]
 800f8c6:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 800f8c8:	4b08      	ldr	r3, [pc, #32]	@ (800f8ec <LmhpComplianceInit+0x50>)
 800f8ca:	2201      	movs	r2, #1
 800f8cc:	701a      	strb	r2, [r3, #0]
 800f8ce:	e006      	b.n	800f8de <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 800f8d0:	4b05      	ldr	r3, [pc, #20]	@ (800f8e8 <LmhpComplianceInit+0x4c>)
 800f8d2:	2200      	movs	r2, #0
 800f8d4:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 800f8d6:	4b05      	ldr	r3, [pc, #20]	@ (800f8ec <LmhpComplianceInit+0x50>)
 800f8d8:	2200      	movs	r2, #0
 800f8da:	701a      	strb	r2, [r3, #0]
  }
}
 800f8dc:	bf00      	nop
 800f8de:	bf00      	nop
 800f8e0:	3714      	adds	r7, #20
 800f8e2:	46bd      	mov	sp, r7
 800f8e4:	bc80      	pop	{r7}
 800f8e6:	4770      	bx	lr
 800f8e8:	20000b18 	.word	0x20000b18
 800f8ec:	20000b04 	.word	0x20000b04

0800f8f0 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 800f8f0:	b480      	push	{r7}
 800f8f2:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 800f8f4:	4b02      	ldr	r3, [pc, #8]	@ (800f900 <LmhpComplianceIsInitialized+0x10>)
 800f8f6:	781b      	ldrb	r3, [r3, #0]
}
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	bc80      	pop	{r7}
 800f8fe:	4770      	bx	lr
 800f900:	20000b04 	.word	0x20000b04

0800f904 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 800f904:	b480      	push	{r7}
 800f906:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800f908:	4b07      	ldr	r3, [pc, #28]	@ (800f928 <LmhpComplianceIsRunning+0x24>)
 800f90a:	781b      	ldrb	r3, [r3, #0]
 800f90c:	f083 0301 	eor.w	r3, r3, #1
 800f910:	b2db      	uxtb	r3, r3
 800f912:	2b00      	cmp	r3, #0
 800f914:	d001      	beq.n	800f91a <LmhpComplianceIsRunning+0x16>
  {
    return false;
 800f916:	2300      	movs	r3, #0
 800f918:	e001      	b.n	800f91e <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 800f91a:	4b03      	ldr	r3, [pc, #12]	@ (800f928 <LmhpComplianceIsRunning+0x24>)
 800f91c:	785b      	ldrb	r3, [r3, #1]
}
 800f91e:	4618      	mov	r0, r3
 800f920:	46bd      	mov	sp, r7
 800f922:	bc80      	pop	{r7}
 800f924:	4770      	bx	lr
 800f926:	bf00      	nop
 800f928:	20000b04 	.word	0x20000b04

0800f92c <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800f92c:	b480      	push	{r7}
 800f92e:	b083      	sub	sp, #12
 800f930:	af00      	add	r7, sp, #0
 800f932:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800f934:	4b0f      	ldr	r3, [pc, #60]	@ (800f974 <LmhpComplianceOnMcpsConfirm+0x48>)
 800f936:	781b      	ldrb	r3, [r3, #0]
 800f938:	f083 0301 	eor.w	r3, r3, #1
 800f93c:	b2db      	uxtb	r3, r3
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d112      	bne.n	800f968 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800f942:	4b0c      	ldr	r3, [pc, #48]	@ (800f974 <LmhpComplianceOnMcpsConfirm+0x48>)
 800f944:	785b      	ldrb	r3, [r3, #1]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d00f      	beq.n	800f96a <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 800f94e:	2b01      	cmp	r3, #1
 800f950:	d10b      	bne.n	800f96a <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800f956:	2b00      	cmp	r3, #0
 800f958:	d007      	beq.n	800f96a <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800f95a:	4b06      	ldr	r3, [pc, #24]	@ (800f974 <LmhpComplianceOnMcpsConfirm+0x48>)
 800f95c:	899b      	ldrh	r3, [r3, #12]
 800f95e:	3301      	adds	r3, #1
 800f960:	b29a      	uxth	r2, r3
 800f962:	4b04      	ldr	r3, [pc, #16]	@ (800f974 <LmhpComplianceOnMcpsConfirm+0x48>)
 800f964:	819a      	strh	r2, [r3, #12]
 800f966:	e000      	b.n	800f96a <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 800f968:	bf00      	nop
  }
}
 800f96a:	370c      	adds	r7, #12
 800f96c:	46bd      	mov	sp, r7
 800f96e:	bc80      	pop	{r7}
 800f970:	4770      	bx	lr
 800f972:	bf00      	nop
 800f974:	20000b04 	.word	0x20000b04

0800f978 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800f978:	b480      	push	{r7}
 800f97a:	b083      	sub	sp, #12
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800f980:	4b0d      	ldr	r3, [pc, #52]	@ (800f9b8 <LmhpComplianceOnMlmeConfirm+0x40>)
 800f982:	781b      	ldrb	r3, [r3, #0]
 800f984:	f083 0301 	eor.w	r3, r3, #1
 800f988:	b2db      	uxtb	r3, r3
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d10f      	bne.n	800f9ae <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	781b      	ldrb	r3, [r3, #0]
 800f992:	2b04      	cmp	r3, #4
 800f994:	d10c      	bne.n	800f9b0 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 800f996:	4b08      	ldr	r3, [pc, #32]	@ (800f9b8 <LmhpComplianceOnMlmeConfirm+0x40>)
 800f998:	2201      	movs	r2, #1
 800f99a:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	7a1a      	ldrb	r2, [r3, #8]
 800f9a0:	4b05      	ldr	r3, [pc, #20]	@ (800f9b8 <LmhpComplianceOnMlmeConfirm+0x40>)
 800f9a2:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	7a5a      	ldrb	r2, [r3, #9]
 800f9a8:	4b03      	ldr	r3, [pc, #12]	@ (800f9b8 <LmhpComplianceOnMlmeConfirm+0x40>)
 800f9aa:	741a      	strb	r2, [r3, #16]
 800f9ac:	e000      	b.n	800f9b0 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 800f9ae:	bf00      	nop
  }
}
 800f9b0:	370c      	adds	r7, #12
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	bc80      	pop	{r7}
 800f9b6:	4770      	bx	lr
 800f9b8:	20000b04 	.word	0x20000b04

0800f9bc <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 800f9bc:	b590      	push	{r4, r7, lr}
 800f9be:	b085      	sub	sp, #20
 800f9c0:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800f9c2:	4b30      	ldr	r3, [pc, #192]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800f9c4:	781b      	ldrb	r3, [r3, #0]
 800f9c6:	f083 0301 	eor.w	r3, r3, #1
 800f9ca:	b2db      	uxtb	r3, r3
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d002      	beq.n	800f9d6 <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 800f9d0:	f04f 33ff 	mov.w	r3, #4294967295
 800f9d4:	e052      	b.n	800fa7c <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 800f9d6:	4b2b      	ldr	r3, [pc, #172]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800f9d8:	7b9b      	ldrb	r3, [r3, #14]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d019      	beq.n	800fa12 <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 800f9de:	4b29      	ldr	r3, [pc, #164]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 800f9e4:	4b27      	ldr	r3, [pc, #156]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800f9e6:	2203      	movs	r2, #3
 800f9e8:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 800f9ea:	4b26      	ldr	r3, [pc, #152]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800f9ec:	689b      	ldr	r3, [r3, #8]
 800f9ee:	2205      	movs	r2, #5
 800f9f0:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800f9f2:	4b24      	ldr	r3, [pc, #144]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800f9f4:	689b      	ldr	r3, [r3, #8]
 800f9f6:	3301      	adds	r3, #1
 800f9f8:	4a22      	ldr	r2, [pc, #136]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800f9fa:	7bd2      	ldrb	r2, [r2, #15]
 800f9fc:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800f9fe:	4b21      	ldr	r3, [pc, #132]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa00:	689b      	ldr	r3, [r3, #8]
 800fa02:	3302      	adds	r3, #2
 800fa04:	4a1f      	ldr	r2, [pc, #124]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa06:	7c12      	ldrb	r2, [r2, #16]
 800fa08:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 800fa0a:	4b1e      	ldr	r3, [pc, #120]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa0c:	2201      	movs	r2, #1
 800fa0e:	709a      	strb	r2, [r3, #2]
 800fa10:	e01c      	b.n	800fa4c <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 800fa12:	4b1c      	ldr	r3, [pc, #112]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa14:	789b      	ldrb	r3, [r3, #2]
 800fa16:	2b01      	cmp	r3, #1
 800fa18:	d005      	beq.n	800fa26 <LmhpComplianceTxProcess+0x6a>
 800fa1a:	2b04      	cmp	r3, #4
 800fa1c:	d116      	bne.n	800fa4c <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 800fa1e:	4b19      	ldr	r3, [pc, #100]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa20:	2201      	movs	r2, #1
 800fa22:	709a      	strb	r2, [r3, #2]
        break;
 800fa24:	e012      	b.n	800fa4c <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 800fa26:	4b17      	ldr	r3, [pc, #92]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa28:	2202      	movs	r2, #2
 800fa2a:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800fa2c:	4b15      	ldr	r3, [pc, #84]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa2e:	899b      	ldrh	r3, [r3, #12]
 800fa30:	0a1b      	lsrs	r3, r3, #8
 800fa32:	b29a      	uxth	r2, r3
 800fa34:	4b13      	ldr	r3, [pc, #76]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa36:	689b      	ldr	r3, [r3, #8]
 800fa38:	b2d2      	uxtb	r2, r2
 800fa3a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800fa3c:	4b11      	ldr	r3, [pc, #68]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa3e:	899a      	ldrh	r2, [r3, #12]
 800fa40:	4b10      	ldr	r3, [pc, #64]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa42:	689b      	ldr	r3, [r3, #8]
 800fa44:	3301      	adds	r3, #1
 800fa46:	b2d2      	uxtb	r2, r2
 800fa48:	701a      	strb	r2, [r3, #0]
        break;
 800fa4a:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 800fa4c:	23e0      	movs	r3, #224	@ 0xe0
 800fa4e:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 800fa50:	4b0c      	ldr	r3, [pc, #48]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa52:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 800fa54:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 800fa56:	4b0b      	ldr	r3, [pc, #44]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa58:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 800fa5a:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 800fa5c:	2300      	movs	r3, #0
 800fa5e:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 800fa60:	4809      	ldr	r0, [pc, #36]	@ (800fa88 <LmhpComplianceTxProcess+0xcc>)
 800fa62:	f00d f807 	bl	801ca74 <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 800fa66:	4b09      	ldr	r3, [pc, #36]	@ (800fa8c <LmhpComplianceTxProcess+0xd0>)
 800fa68:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800fa6a:	4b06      	ldr	r3, [pc, #24]	@ (800fa84 <LmhpComplianceTxProcess+0xc8>)
 800fa6c:	791b      	ldrb	r3, [r3, #4]
 800fa6e:	4619      	mov	r1, r3
 800fa70:	1d3a      	adds	r2, r7, #4
 800fa72:	f107 0008 	add.w	r0, r7, #8
 800fa76:	2301      	movs	r3, #1
 800fa78:	47a0      	blx	r4
 800fa7a:	4603      	mov	r3, r0
                                             true);
}
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	3714      	adds	r7, #20
 800fa80:	46bd      	mov	sp, r7
 800fa82:	bd90      	pop	{r4, r7, pc}
 800fa84:	20000b04 	.word	0x20000b04
 800fa88:	20000aec 	.word	0x20000aec
 800fa8c:	20000200 	.word	0x20000200

0800fa90 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 800fa90:	b580      	push	{r7, lr}
 800fa92:	b0a2      	sub	sp, #136	@ 0x88
 800fa94:	af02      	add	r7, sp, #8
 800fa96:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800fa98:	4ba2      	ldr	r3, [pc, #648]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fa9a:	781b      	ldrb	r3, [r3, #0]
 800fa9c:	f083 0301 	eor.w	r3, r3, #1
 800faa0:	b2db      	uxtb	r3, r3
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	f040 81be 	bne.w	800fe24 <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	7b5b      	ldrb	r3, [r3, #13]
 800faac:	f083 0301 	eor.w	r3, r3, #1
 800fab0:	b2db      	uxtb	r3, r3
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	f040 81b8 	bne.w	800fe28 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800fab8:	4b9a      	ldr	r3, [pc, #616]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800faba:	785b      	ldrb	r3, [r3, #1]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d00c      	beq.n	800fada <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	7c9b      	ldrb	r3, [r3, #18]
 800fac4:	f083 0301 	eor.w	r3, r3, #1
 800fac8:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 800faca:	2b00      	cmp	r3, #0
 800facc:	d005      	beq.n	800fada <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800face:	4b95      	ldr	r3, [pc, #596]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fad0:	899b      	ldrh	r3, [r3, #12]
 800fad2:	3301      	adds	r3, #1
 800fad4:	b29a      	uxth	r2, r3
 800fad6:	4b93      	ldr	r3, [pc, #588]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fad8:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	78db      	ldrb	r3, [r3, #3]
 800fade:	2be0      	cmp	r3, #224	@ 0xe0
 800fae0:	f040 81a4 	bne.w	800fe2c <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 800fae4:	4b8f      	ldr	r3, [pc, #572]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fae6:	785b      	ldrb	r3, [r3, #1]
 800fae8:	f083 0301 	eor.w	r3, r3, #1
 800faec:	b2db      	uxtb	r3, r3
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d060      	beq.n	800fbb4 <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	7b1b      	ldrb	r3, [r3, #12]
 800faf6:	2b04      	cmp	r3, #4
 800faf8:	f040 819d 	bne.w	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	689b      	ldr	r3, [r3, #8]
 800fb00:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 800fb02:	2b01      	cmp	r3, #1
 800fb04:	f040 8197 	bne.w	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	689b      	ldr	r3, [r3, #8]
 800fb0c:	3301      	adds	r3, #1
 800fb0e:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 800fb10:	2b01      	cmp	r3, #1
 800fb12:	f040 8190 	bne.w	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	689b      	ldr	r3, [r3, #8]
 800fb1a:	3302      	adds	r3, #2
 800fb1c:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 800fb1e:	2b01      	cmp	r3, #1
 800fb20:	f040 8189 	bne.w	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	689b      	ldr	r3, [r3, #8]
 800fb28:	3303      	adds	r3, #3
 800fb2a:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 800fb2c:	2b01      	cmp	r3, #1
 800fb2e:	f040 8182 	bne.w	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 800fb32:	4b7c      	ldr	r3, [pc, #496]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fb34:	2200      	movs	r2, #0
 800fb36:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 800fb38:	4b7a      	ldr	r3, [pc, #488]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fb3a:	22e0      	movs	r2, #224	@ 0xe0
 800fb3c:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 800fb3e:	4b79      	ldr	r3, [pc, #484]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fb40:	2202      	movs	r2, #2
 800fb42:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 800fb44:	4b77      	ldr	r3, [pc, #476]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fb46:	2200      	movs	r2, #0
 800fb48:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 800fb4a:	4b76      	ldr	r3, [pc, #472]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fb4c:	2200      	movs	r2, #0
 800fb4e:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 800fb50:	4b74      	ldr	r3, [pc, #464]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fb52:	2200      	movs	r2, #0
 800fb54:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 800fb56:	4b73      	ldr	r3, [pc, #460]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fb58:	2200      	movs	r2, #0
 800fb5a:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 800fb5c:	4b71      	ldr	r3, [pc, #452]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fb5e:	2201      	movs	r2, #1
 800fb60:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 800fb62:	4b70      	ldr	r3, [pc, #448]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fb64:	2201      	movs	r2, #1
 800fb66:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 800fb68:	2304      	movs	r3, #4
 800fb6a:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 800fb6c:	2301      	movs	r3, #1
 800fb6e:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800fb70:	f107 0308 	add.w	r3, r7, #8
 800fb74:	4618      	mov	r0, r3
 800fb76:	f004 f9f3 	bl	8013f60 <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 800fb7a:	2000      	movs	r0, #0
 800fb7c:	f004 ffbe 	bl	8014afc <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 800fb80:	4b69      	ldr	r3, [pc, #420]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	685b      	ldr	r3, [r3, #4]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d003      	beq.n	800fb92 <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 800fb8a:	4b67      	ldr	r3, [pc, #412]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	685b      	ldr	r3, [r3, #4]
 800fb90:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 800fb92:	2300      	movs	r3, #0
 800fb94:	9300      	str	r3, [sp, #0]
 800fb96:	4b65      	ldr	r3, [pc, #404]	@ (800fd2c <LmhpComplianceOnMcpsIndication+0x29c>)
 800fb98:	2200      	movs	r2, #0
 800fb9a:	f04f 31ff 	mov.w	r1, #4294967295
 800fb9e:	4864      	ldr	r0, [pc, #400]	@ (800fd30 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800fba0:	f00c ff32 	bl	801ca08 <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 800fba4:	f241 3188 	movw	r1, #5000	@ 0x1388
 800fba8:	4861      	ldr	r0, [pc, #388]	@ (800fd30 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800fbaa:	f00d f841 	bl	801cc30 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 800fbae:	f7ff ff05 	bl	800f9bc <LmhpComplianceTxProcess>
 800fbb2:	e140      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	689b      	ldr	r3, [r3, #8]
 800fbb8:	781a      	ldrb	r2, [r3, #0]
 800fbba:	4b5a      	ldr	r3, [pc, #360]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fbbc:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 800fbbe:	4b59      	ldr	r3, [pc, #356]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fbc0:	789b      	ldrb	r3, [r3, #2]
 800fbc2:	2b0a      	cmp	r3, #10
 800fbc4:	f200 8134 	bhi.w	800fe30 <LmhpComplianceOnMcpsIndication+0x3a0>
 800fbc8:	a201      	add	r2, pc, #4	@ (adr r2, 800fbd0 <LmhpComplianceOnMcpsIndication+0x140>)
 800fbca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbce:	bf00      	nop
 800fbd0:	0800fbfd 	.word	0x0800fbfd
 800fbd4:	0800fc47 	.word	0x0800fc47
 800fbd8:	0800fc4f 	.word	0x0800fc4f
 800fbdc:	0800fc5d 	.word	0x0800fc5d
 800fbe0:	0800fc6b 	.word	0x0800fc6b
 800fbe4:	0800fcc3 	.word	0x0800fcc3
 800fbe8:	0800fcd5 	.word	0x0800fcd5
 800fbec:	0800fd39 	.word	0x0800fd39
 800fbf0:	0800fddd 	.word	0x0800fddd
 800fbf4:	0800fdef 	.word	0x0800fdef
 800fbf8:	0800fe09 	.word	0x0800fe09
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800fbfc:	484c      	ldr	r0, [pc, #304]	@ (800fd30 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800fbfe:	f00c ffa7 	bl	801cb50 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800fc02:	4b48      	ldr	r3, [pc, #288]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc04:	2200      	movs	r2, #0
 800fc06:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800fc08:	4b46      	ldr	r3, [pc, #280]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800fc0e:	2304      	movs	r3, #4
 800fc10:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800fc12:	4b45      	ldr	r3, [pc, #276]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	781b      	ldrb	r3, [r3, #0]
 800fc18:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800fc1a:	f107 0308 	add.w	r3, r7, #8
 800fc1e:	4618      	mov	r0, r3
 800fc20:	f004 f99e 	bl	8013f60 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800fc24:	4b40      	ldr	r3, [pc, #256]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	785b      	ldrb	r3, [r3, #1]
 800fc2a:	4618      	mov	r0, r3
 800fc2c:	f004 ff66 	bl	8014afc <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800fc30:	4b3d      	ldr	r3, [pc, #244]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	689b      	ldr	r3, [r3, #8]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	f000 80fc 	beq.w	800fe34 <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 800fc3c:	4b3a      	ldr	r3, [pc, #232]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	689b      	ldr	r3, [r3, #8]
 800fc42:	4798      	blx	r3
        }
      }
      break;
 800fc44:	e0f6      	b.n	800fe34 <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 800fc46:	4b37      	ldr	r3, [pc, #220]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc48:	2202      	movs	r2, #2
 800fc4a:	71da      	strb	r2, [r3, #7]
        break;
 800fc4c:	e0f3      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 800fc4e:	4b35      	ldr	r3, [pc, #212]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc50:	2201      	movs	r2, #1
 800fc52:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800fc54:	4b33      	ldr	r3, [pc, #204]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc56:	2201      	movs	r2, #1
 800fc58:	709a      	strb	r2, [r3, #2]
        break;
 800fc5a:	e0ec      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 800fc5c:	4b31      	ldr	r3, [pc, #196]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc5e:	2200      	movs	r2, #0
 800fc60:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800fc62:	4b30      	ldr	r3, [pc, #192]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc64:	2201      	movs	r2, #1
 800fc66:	709a      	strb	r2, [r3, #2]
        break;
 800fc68:	e0e5      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	7b1a      	ldrb	r2, [r3, #12]
 800fc6e:	4b2d      	ldr	r3, [pc, #180]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc70:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 800fc72:	4b2c      	ldr	r3, [pc, #176]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc74:	689b      	ldr	r3, [r3, #8]
 800fc76:	2204      	movs	r2, #4
 800fc78:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800fc7a:	2301      	movs	r3, #1
 800fc7c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800fc80:	e012      	b.n	800fca8 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	689a      	ldr	r2, [r3, #8]
 800fc86:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800fc8a:	4413      	add	r3, r2
 800fc8c:	781a      	ldrb	r2, [r3, #0]
 800fc8e:	4b25      	ldr	r3, [pc, #148]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fc90:	6899      	ldr	r1, [r3, #8]
 800fc92:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800fc96:	440b      	add	r3, r1
 800fc98:	3201      	adds	r2, #1
 800fc9a:	b2d2      	uxtb	r2, r2
 800fc9c:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800fc9e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800fca2:	3301      	adds	r3, #1
 800fca4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800fca8:	4b1e      	ldr	r3, [pc, #120]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fcaa:	799a      	ldrb	r2, [r3, #6]
 800fcac:	4b1d      	ldr	r3, [pc, #116]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fcae:	79db      	ldrb	r3, [r3, #7]
 800fcb0:	4293      	cmp	r3, r2
 800fcb2:	bf28      	it	cs
 800fcb4:	4613      	movcs	r3, r2
 800fcb6:	b2db      	uxtb	r3, r3
 800fcb8:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800fcbc:	429a      	cmp	r2, r3
 800fcbe:	d3e0      	bcc.n	800fc82 <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 800fcc0:	e0b9      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 800fcc2:	2304      	movs	r3, #4
 800fcc4:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 800fcc8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fccc:	4618      	mov	r0, r3
 800fcce:	f004 fcd3 	bl	8014678 <LoRaMacMlmeRequest>
      }
      break;
 800fcd2:	e0b0      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800fcd4:	4816      	ldr	r0, [pc, #88]	@ (800fd30 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800fcd6:	f00c ff3b 	bl	801cb50 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800fcda:	4b12      	ldr	r3, [pc, #72]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fcdc:	2200      	movs	r2, #0
 800fcde:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800fce0:	4b10      	ldr	r3, [pc, #64]	@ (800fd24 <LmhpComplianceOnMcpsIndication+0x294>)
 800fce2:	2200      	movs	r2, #0
 800fce4:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800fce6:	2304      	movs	r3, #4
 800fce8:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800fcea:	4b0f      	ldr	r3, [pc, #60]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	781b      	ldrb	r3, [r3, #0]
 800fcf0:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800fcf2:	f107 0308 	add.w	r3, r7, #8
 800fcf6:	4618      	mov	r0, r3
 800fcf8:	f004 f932 	bl	8013f60 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800fcfc:	4b0a      	ldr	r3, [pc, #40]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	785b      	ldrb	r3, [r3, #1]
 800fd02:	4618      	mov	r0, r3
 800fd04:	f004 fefa 	bl	8014afc <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800fd08:	4b07      	ldr	r3, [pc, #28]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	689b      	ldr	r3, [r3, #8]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d003      	beq.n	800fd1a <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 800fd12:	4b05      	ldr	r3, [pc, #20]	@ (800fd28 <LmhpComplianceOnMcpsIndication+0x298>)
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	689b      	ldr	r3, [r3, #8]
 800fd18:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 800fd1a:	4b06      	ldr	r3, [pc, #24]	@ (800fd34 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800fd1c:	6a1b      	ldr	r3, [r3, #32]
 800fd1e:	2002      	movs	r0, #2
 800fd20:	4798      	blx	r3
      }
      break;
 800fd22:	e088      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
 800fd24:	20000b04 	.word	0x20000b04
 800fd28:	20000b18 	.word	0x20000b18
 800fd2c:	0800fe4d 	.word	0x0800fe4d
 800fd30:	20000aec 	.word	0x20000aec
 800fd34:	20000200 	.word	0x20000200
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	7b1b      	ldrb	r3, [r3, #12]
 800fd3c:	2b03      	cmp	r3, #3
 800fd3e:	d113      	bne.n	800fd68 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 800fd40:	2305      	movs	r3, #5
 800fd42:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	689b      	ldr	r3, [r3, #8]
 800fd4a:	3301      	adds	r3, #1
 800fd4c:	781b      	ldrb	r3, [r3, #0]
 800fd4e:	021b      	lsls	r3, r3, #8
 800fd50:	b21a      	sxth	r2, r3
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	689b      	ldr	r3, [r3, #8]
 800fd56:	3302      	adds	r3, #2
 800fd58:	781b      	ldrb	r3, [r3, #0]
 800fd5a:	b21b      	sxth	r3, r3
 800fd5c:	4313      	orrs	r3, r2
 800fd5e:	b21b      	sxth	r3, r3
 800fd60:	b29b      	uxth	r3, r3
 800fd62:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800fd66:	e030      	b.n	800fdca <LmhpComplianceOnMcpsIndication+0x33a>
        }
        else if (mcpsIndication->BufferSize == 7)
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	7b1b      	ldrb	r3, [r3, #12]
 800fd6c:	2b07      	cmp	r3, #7
 800fd6e:	d12c      	bne.n	800fdca <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 800fd70:	2306      	movs	r3, #6
 800fd72:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	689b      	ldr	r3, [r3, #8]
 800fd7a:	3301      	adds	r3, #1
 800fd7c:	781b      	ldrb	r3, [r3, #0]
 800fd7e:	021b      	lsls	r3, r3, #8
 800fd80:	b21a      	sxth	r2, r3
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	689b      	ldr	r3, [r3, #8]
 800fd86:	3302      	adds	r3, #2
 800fd88:	781b      	ldrb	r3, [r3, #0]
 800fd8a:	b21b      	sxth	r3, r3
 800fd8c:	4313      	orrs	r3, r2
 800fd8e:	b21b      	sxth	r3, r3
 800fd90:	b29b      	uxth	r3, r3
 800fd92:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	689b      	ldr	r3, [r3, #8]
 800fd9a:	3303      	adds	r3, #3
 800fd9c:	781b      	ldrb	r3, [r3, #0]
 800fd9e:	041a      	lsls	r2, r3, #16
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	689b      	ldr	r3, [r3, #8]
 800fda4:	3304      	adds	r3, #4
 800fda6:	781b      	ldrb	r3, [r3, #0]
 800fda8:	021b      	lsls	r3, r3, #8
 800fdaa:	4313      	orrs	r3, r2
 800fdac:	687a      	ldr	r2, [r7, #4]
 800fdae:	6892      	ldr	r2, [r2, #8]
 800fdb0:	3205      	adds	r2, #5
 800fdb2:	7812      	ldrb	r2, [r2, #0]
 800fdb4:	4313      	orrs	r3, r2
 800fdb6:	461a      	mov	r2, r3
 800fdb8:	2364      	movs	r3, #100	@ 0x64
 800fdba:	fb02 f303 	mul.w	r3, r2, r3
 800fdbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	689b      	ldr	r3, [r3, #8]
 800fdc4:	799b      	ldrb	r3, [r3, #6]
 800fdc6:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 800fdca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800fdce:	4618      	mov	r0, r3
 800fdd0:	f004 fc52 	bl	8014678 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 800fdd4:	4b19      	ldr	r3, [pc, #100]	@ (800fe3c <LmhpComplianceOnMcpsIndication+0x3ac>)
 800fdd6:	2201      	movs	r2, #1
 800fdd8:	709a      	strb	r2, [r3, #2]
      }
      break;
 800fdda:	e02c      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 800fddc:	230a      	movs	r3, #10
 800fdde:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 800fde2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800fde6:	4618      	mov	r0, r3
 800fde8:	f004 fc46 	bl	8014678 <LoRaMacMlmeRequest>
      }
      break;
 800fdec:	e023      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 800fdee:	2300      	movs	r3, #0
 800fdf0:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	689b      	ldr	r3, [r3, #8]
 800fdf6:	3301      	adds	r3, #1
 800fdf8:	781b      	ldrb	r3, [r3, #0]
 800fdfa:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800fdfc:	f107 0308 	add.w	r3, r7, #8
 800fe00:	4618      	mov	r0, r3
 800fe02:	f004 f8ad 	bl	8013f60 <LoRaMacMibSetRequestConfirm>
      }
      break;
 800fe06:	e016      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 800fe08:	230d      	movs	r3, #13
 800fe0a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	689b      	ldr	r3, [r3, #8]
 800fe12:	785b      	ldrb	r3, [r3, #1]
 800fe14:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 800fe18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	f004 fc2b 	bl	8014678 <LoRaMacMlmeRequest>
      }
      break;
 800fe22:	e008      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800fe24:	bf00      	nop
 800fe26:	e006      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800fe28:	bf00      	nop
 800fe2a:	e004      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800fe2c:	bf00      	nop
 800fe2e:	e002      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 800fe30:	bf00      	nop
 800fe32:	e000      	b.n	800fe36 <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 800fe34:	bf00      	nop
    }
  }
}
 800fe36:	3780      	adds	r7, #128	@ 0x80
 800fe38:	46bd      	mov	sp, r7
 800fe3a:	bd80      	pop	{r7, pc}
 800fe3c:	20000b04 	.word	0x20000b04

0800fe40 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 800fe40:	b480      	push	{r7}
 800fe42:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 800fe44:	bf00      	nop
 800fe46:	46bd      	mov	sp, r7
 800fe48:	bc80      	pop	{r7}
 800fe4a:	4770      	bx	lr

0800fe4c <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b082      	sub	sp, #8
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 800fe54:	f7ff fdb2 	bl	800f9bc <LmhpComplianceTxProcess>
}
 800fe58:	bf00      	nop
 800fe5a:	3708      	adds	r7, #8
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	bd80      	pop	{r7, pc}

0800fe60 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 800fe60:	b590      	push	{r4, r7, lr}
 800fe62:	b083      	sub	sp, #12
 800fe64:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800fe66:	f00c ff8d 	bl	801cd84 <UTIL_TIMER_GetCurrentTime>
 800fe6a:	4603      	mov	r3, r0
 800fe6c:	4a16      	ldr	r2, [pc, #88]	@ (800fec8 <OnRadioTxDone+0x68>)
 800fe6e:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800fe70:	4c16      	ldr	r4, [pc, #88]	@ (800fecc <OnRadioTxDone+0x6c>)
 800fe72:	463b      	mov	r3, r7
 800fe74:	4618      	mov	r0, r3
 800fe76:	f00c f985 	bl	801c184 <SysTimeGet>
 800fe7a:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800fe7e:	463a      	mov	r2, r7
 800fe80:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe84:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800fe88:	4a11      	ldr	r2, [pc, #68]	@ (800fed0 <OnRadioTxDone+0x70>)
 800fe8a:	7813      	ldrb	r3, [r2, #0]
 800fe8c:	f043 0310 	orr.w	r3, r3, #16
 800fe90:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800fe92:	4b0e      	ldr	r3, [pc, #56]	@ (800fecc <OnRadioTxDone+0x6c>)
 800fe94:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d00a      	beq.n	800feb2 <OnRadioTxDone+0x52>
 800fe9c:	4b0b      	ldr	r3, [pc, #44]	@ (800fecc <OnRadioTxDone+0x6c>)
 800fe9e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800fea2:	68db      	ldr	r3, [r3, #12]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d004      	beq.n	800feb2 <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800fea8:	4b08      	ldr	r3, [pc, #32]	@ (800fecc <OnRadioTxDone+0x6c>)
 800feaa:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800feae:	68db      	ldr	r3, [r3, #12]
 800feb0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800feb2:	4b08      	ldr	r3, [pc, #32]	@ (800fed4 <OnRadioTxDone+0x74>)
 800feb4:	2201      	movs	r2, #1
 800feb6:	2100      	movs	r1, #0
 800feb8:	2002      	movs	r0, #2
 800feba:	f00d f841 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 800febe:	bf00      	nop
 800fec0:	370c      	adds	r7, #12
 800fec2:	46bd      	mov	sp, r7
 800fec4:	bd90      	pop	{r4, r7, pc}
 800fec6:	bf00      	nop
 800fec8:	20000b1c 	.word	0x20000b1c
 800fecc:	20000b30 	.word	0x20000b30
 800fed0:	20001160 	.word	0x20001160
 800fed4:	0801de9c 	.word	0x0801de9c

0800fed8 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b084      	sub	sp, #16
 800fedc:	af00      	add	r7, sp, #0
 800fede:	60f8      	str	r0, [r7, #12]
 800fee0:	4608      	mov	r0, r1
 800fee2:	4611      	mov	r1, r2
 800fee4:	461a      	mov	r2, r3
 800fee6:	4603      	mov	r3, r0
 800fee8:	817b      	strh	r3, [r7, #10]
 800feea:	460b      	mov	r3, r1
 800feec:	813b      	strh	r3, [r7, #8]
 800feee:	4613      	mov	r3, r2
 800fef0:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800fef2:	f00c ff47 	bl	801cd84 <UTIL_TIMER_GetCurrentTime>
 800fef6:	4603      	mov	r3, r0
 800fef8:	4a16      	ldr	r2, [pc, #88]	@ (800ff54 <OnRadioRxDone+0x7c>)
 800fefa:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800fefc:	4a15      	ldr	r2, [pc, #84]	@ (800ff54 <OnRadioRxDone+0x7c>)
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800ff02:	4a14      	ldr	r2, [pc, #80]	@ (800ff54 <OnRadioRxDone+0x7c>)
 800ff04:	897b      	ldrh	r3, [r7, #10]
 800ff06:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800ff08:	4a12      	ldr	r2, [pc, #72]	@ (800ff54 <OnRadioRxDone+0x7c>)
 800ff0a:	893b      	ldrh	r3, [r7, #8]
 800ff0c:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800ff0e:	4a11      	ldr	r2, [pc, #68]	@ (800ff54 <OnRadioRxDone+0x7c>)
 800ff10:	79fb      	ldrb	r3, [r7, #7]
 800ff12:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800ff14:	4a10      	ldr	r2, [pc, #64]	@ (800ff58 <OnRadioRxDone+0x80>)
 800ff16:	7813      	ldrb	r3, [r2, #0]
 800ff18:	f043 0308 	orr.w	r3, r3, #8
 800ff1c:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ff1e:	4b0f      	ldr	r3, [pc, #60]	@ (800ff5c <OnRadioRxDone+0x84>)
 800ff20:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d00a      	beq.n	800ff3e <OnRadioRxDone+0x66>
 800ff28:	4b0c      	ldr	r3, [pc, #48]	@ (800ff5c <OnRadioRxDone+0x84>)
 800ff2a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ff2e:	68db      	ldr	r3, [r3, #12]
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d004      	beq.n	800ff3e <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ff34:	4b09      	ldr	r3, [pc, #36]	@ (800ff5c <OnRadioRxDone+0x84>)
 800ff36:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ff3a:	68db      	ldr	r3, [r3, #12]
 800ff3c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800ff3e:	4b08      	ldr	r3, [pc, #32]	@ (800ff60 <OnRadioRxDone+0x88>)
 800ff40:	2201      	movs	r2, #1
 800ff42:	2100      	movs	r1, #0
 800ff44:	2002      	movs	r0, #2
 800ff46:	f00c fffb 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 800ff4a:	bf00      	nop
 800ff4c:	3710      	adds	r7, #16
 800ff4e:	46bd      	mov	sp, r7
 800ff50:	bd80      	pop	{r7, pc}
 800ff52:	bf00      	nop
 800ff54:	20000b20 	.word	0x20000b20
 800ff58:	20001160 	.word	0x20001160
 800ff5c:	20000b30 	.word	0x20000b30
 800ff60:	0801deac 	.word	0x0801deac

0800ff64 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800ff68:	4a0e      	ldr	r2, [pc, #56]	@ (800ffa4 <OnRadioTxTimeout+0x40>)
 800ff6a:	7813      	ldrb	r3, [r2, #0]
 800ff6c:	f043 0304 	orr.w	r3, r3, #4
 800ff70:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ff72:	4b0d      	ldr	r3, [pc, #52]	@ (800ffa8 <OnRadioTxTimeout+0x44>)
 800ff74:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d00a      	beq.n	800ff92 <OnRadioTxTimeout+0x2e>
 800ff7c:	4b0a      	ldr	r3, [pc, #40]	@ (800ffa8 <OnRadioTxTimeout+0x44>)
 800ff7e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ff82:	68db      	ldr	r3, [r3, #12]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d004      	beq.n	800ff92 <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ff88:	4b07      	ldr	r3, [pc, #28]	@ (800ffa8 <OnRadioTxTimeout+0x44>)
 800ff8a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ff8e:	68db      	ldr	r3, [r3, #12]
 800ff90:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800ff92:	4b06      	ldr	r3, [pc, #24]	@ (800ffac <OnRadioTxTimeout+0x48>)
 800ff94:	2201      	movs	r2, #1
 800ff96:	2100      	movs	r1, #0
 800ff98:	2002      	movs	r0, #2
 800ff9a:	f00c ffd1 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 800ff9e:	bf00      	nop
 800ffa0:	bd80      	pop	{r7, pc}
 800ffa2:	bf00      	nop
 800ffa4:	20001160 	.word	0x20001160
 800ffa8:	20000b30 	.word	0x20000b30
 800ffac:	0801debc 	.word	0x0801debc

0800ffb0 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800ffb0:	b580      	push	{r7, lr}
 800ffb2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800ffb4:	4a0b      	ldr	r2, [pc, #44]	@ (800ffe4 <OnRadioRxError+0x34>)
 800ffb6:	7813      	ldrb	r3, [r2, #0]
 800ffb8:	f043 0302 	orr.w	r3, r3, #2
 800ffbc:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ffbe:	4b0a      	ldr	r3, [pc, #40]	@ (800ffe8 <OnRadioRxError+0x38>)
 800ffc0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d00a      	beq.n	800ffde <OnRadioRxError+0x2e>
 800ffc8:	4b07      	ldr	r3, [pc, #28]	@ (800ffe8 <OnRadioRxError+0x38>)
 800ffca:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ffce:	68db      	ldr	r3, [r3, #12]
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d004      	beq.n	800ffde <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ffd4:	4b04      	ldr	r3, [pc, #16]	@ (800ffe8 <OnRadioRxError+0x38>)
 800ffd6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ffda:	68db      	ldr	r3, [r3, #12]
 800ffdc:	4798      	blx	r3
    }
}
 800ffde:	bf00      	nop
 800ffe0:	bd80      	pop	{r7, pc}
 800ffe2:	bf00      	nop
 800ffe4:	20001160 	.word	0x20001160
 800ffe8:	20000b30 	.word	0x20000b30

0800ffec <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800ffec:	b580      	push	{r7, lr}
 800ffee:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800fff0:	4a0e      	ldr	r2, [pc, #56]	@ (801002c <OnRadioRxTimeout+0x40>)
 800fff2:	7813      	ldrb	r3, [r2, #0]
 800fff4:	f043 0301 	orr.w	r3, r3, #1
 800fff8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800fffa:	4b0d      	ldr	r3, [pc, #52]	@ (8010030 <OnRadioRxTimeout+0x44>)
 800fffc:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010000:	2b00      	cmp	r3, #0
 8010002:	d00a      	beq.n	801001a <OnRadioRxTimeout+0x2e>
 8010004:	4b0a      	ldr	r3, [pc, #40]	@ (8010030 <OnRadioRxTimeout+0x44>)
 8010006:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801000a:	68db      	ldr	r3, [r3, #12]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d004      	beq.n	801001a <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8010010:	4b07      	ldr	r3, [pc, #28]	@ (8010030 <OnRadioRxTimeout+0x44>)
 8010012:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010016:	68db      	ldr	r3, [r3, #12]
 8010018:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 801001a:	4b06      	ldr	r3, [pc, #24]	@ (8010034 <OnRadioRxTimeout+0x48>)
 801001c:	2201      	movs	r2, #1
 801001e:	2100      	movs	r1, #0
 8010020:	2002      	movs	r0, #2
 8010022:	f00c ff8d 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 8010026:	bf00      	nop
 8010028:	bd80      	pop	{r7, pc}
 801002a:	bf00      	nop
 801002c:	20001160 	.word	0x20001160
 8010030:	20000b30 	.word	0x20000b30
 8010034:	0801decc 	.word	0x0801decc

08010038 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 8010038:	b480      	push	{r7}
 801003a:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 801003c:	4b09      	ldr	r3, [pc, #36]	@ (8010064 <UpdateRxSlotIdleState+0x2c>)
 801003e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010042:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010046:	2b02      	cmp	r3, #2
 8010048:	d004      	beq.n	8010054 <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 801004a:	4b06      	ldr	r3, [pc, #24]	@ (8010064 <UpdateRxSlotIdleState+0x2c>)
 801004c:	2206      	movs	r2, #6
 801004e:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 8010052:	e003      	b.n	801005c <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010054:	4b03      	ldr	r3, [pc, #12]	@ (8010064 <UpdateRxSlotIdleState+0x2c>)
 8010056:	2202      	movs	r2, #2
 8010058:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
}
 801005c:	bf00      	nop
 801005e:	46bd      	mov	sp, r7
 8010060:	bc80      	pop	{r7}
 8010062:	4770      	bx	lr
 8010064:	20000b30 	.word	0x20000b30

08010068 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b08e      	sub	sp, #56	@ 0x38
 801006c:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 801006e:	4b4b      	ldr	r3, [pc, #300]	@ (801019c <ProcessRadioTxDone+0x134>)
 8010070:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010074:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010078:	2b02      	cmp	r3, #2
 801007a:	d002      	beq.n	8010082 <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 801007c:	4b48      	ldr	r3, [pc, #288]	@ (80101a0 <ProcessRadioTxDone+0x138>)
 801007e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010080:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 8010082:	4b46      	ldr	r3, [pc, #280]	@ (801019c <ProcessRadioTxDone+0x134>)
 8010084:	f8d3 33b0 	ldr.w	r3, [r3, #944]	@ 0x3b0
 8010088:	4619      	mov	r1, r3
 801008a:	4846      	ldr	r0, [pc, #280]	@ (80101a4 <ProcessRadioTxDone+0x13c>)
 801008c:	f00c fdd0 	bl	801cc30 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 8010090:	4844      	ldr	r0, [pc, #272]	@ (80101a4 <ProcessRadioTxDone+0x13c>)
 8010092:	f00c fcef 	bl	801ca74 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 8010096:	4b41      	ldr	r3, [pc, #260]	@ (801019c <ProcessRadioTxDone+0x134>)
 8010098:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 801009c:	4619      	mov	r1, r3
 801009e:	4842      	ldr	r0, [pc, #264]	@ (80101a8 <ProcessRadioTxDone+0x140>)
 80100a0:	f00c fdc6 	bl	801cc30 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 80100a4:	4840      	ldr	r0, [pc, #256]	@ (80101a8 <ProcessRadioTxDone+0x140>)
 80100a6:	f00c fce5 	bl	801ca74 <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 80100aa:	4b3c      	ldr	r3, [pc, #240]	@ (801019c <ProcessRadioTxDone+0x134>)
 80100ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80100b0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80100b4:	2b02      	cmp	r3, #2
 80100b6:	d004      	beq.n	80100c2 <ProcessRadioTxDone+0x5a>
 80100b8:	4b38      	ldr	r3, [pc, #224]	@ (801019c <ProcessRadioTxDone+0x134>)
 80100ba:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d01a      	beq.n	80100f8 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 80100c2:	2316      	movs	r3, #22
 80100c4:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80100c8:	4b34      	ldr	r3, [pc, #208]	@ (801019c <ProcessRadioTxDone+0x134>)
 80100ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80100ce:	781b      	ldrb	r3, [r3, #0]
 80100d0:	f107 0220 	add.w	r2, r7, #32
 80100d4:	4611      	mov	r1, r2
 80100d6:	4618      	mov	r0, r3
 80100d8:	f006 fe30 	bl	8016d3c <RegionGetPhyParam>
 80100dc:	4603      	mov	r3, r0
 80100de:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 80100e0:	4b2e      	ldr	r3, [pc, #184]	@ (801019c <ProcessRadioTxDone+0x134>)
 80100e2:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 80100e6:	69fb      	ldr	r3, [r7, #28]
 80100e8:	4413      	add	r3, r2
 80100ea:	4619      	mov	r1, r3
 80100ec:	482f      	ldr	r0, [pc, #188]	@ (80101ac <ProcessRadioTxDone+0x144>)
 80100ee:	f00c fd9f 	bl	801cc30 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 80100f2:	482e      	ldr	r0, [pc, #184]	@ (80101ac <ProcessRadioTxDone+0x144>)
 80100f4:	f00c fcbe 	bl	801ca74 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 80100f8:	4b28      	ldr	r3, [pc, #160]	@ (801019c <ProcessRadioTxDone+0x134>)
 80100fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80100fe:	4a2c      	ldr	r2, [pc, #176]	@ (80101b0 <ProcessRadioTxDone+0x148>)
 8010100:	6812      	ldr	r2, [r2, #0]
 8010102:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 8010106:	4b25      	ldr	r3, [pc, #148]	@ (801019c <ProcessRadioTxDone+0x134>)
 8010108:	f893 3415 	ldrb.w	r3, [r3, #1045]	@ 0x415
 801010c:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 801010e:	4b28      	ldr	r3, [pc, #160]	@ (80101b0 <ProcessRadioTxDone+0x148>)
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 8010114:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8010118:	4618      	mov	r0, r3
 801011a:	f00c f86b 	bl	801c1f4 <SysTimeGetMcuTime>
 801011e:	4b1f      	ldr	r3, [pc, #124]	@ (801019c <ProcessRadioTxDone+0x134>)
 8010120:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010124:	4638      	mov	r0, r7
 8010126:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
 801012a:	9200      	str	r2, [sp, #0]
 801012c:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8010130:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8010134:	ca06      	ldmia	r2, {r1, r2}
 8010136:	f00b ffbe 	bl	801c0b6 <SysTimeSub>
 801013a:	f107 0314 	add.w	r3, r7, #20
 801013e:	463a      	mov	r2, r7
 8010140:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010144:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 8010148:	4b14      	ldr	r3, [pc, #80]	@ (801019c <ProcessRadioTxDone+0x134>)
 801014a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 801014e:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 8010150:	2301      	movs	r3, #1
 8010152:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8010154:	4b11      	ldr	r3, [pc, #68]	@ (801019c <ProcessRadioTxDone+0x134>)
 8010156:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801015a:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 801015e:	2b00      	cmp	r3, #0
 8010160:	d101      	bne.n	8010166 <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 8010162:	2300      	movs	r3, #0
 8010164:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8010166:	4b0d      	ldr	r3, [pc, #52]	@ (801019c <ProcessRadioTxDone+0x134>)
 8010168:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801016c:	781b      	ldrb	r3, [r3, #0]
 801016e:	f107 0208 	add.w	r2, r7, #8
 8010172:	4611      	mov	r1, r2
 8010174:	4618      	mov	r0, r3
 8010176:	f006 fdf9 	bl	8016d6c <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 801017a:	4b08      	ldr	r3, [pc, #32]	@ (801019c <ProcessRadioTxDone+0x134>)
 801017c:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 8010180:	f083 0301 	eor.w	r3, r3, #1
 8010184:	b2db      	uxtb	r3, r3
 8010186:	2b00      	cmp	r3, #0
 8010188:	d003      	beq.n	8010192 <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801018a:	4b04      	ldr	r3, [pc, #16]	@ (801019c <ProcessRadioTxDone+0x134>)
 801018c:	2200      	movs	r2, #0
 801018e:	f883 243d 	strb.w	r2, [r3, #1085]	@ 0x43d
    }
}
 8010192:	bf00      	nop
 8010194:	3730      	adds	r7, #48	@ 0x30
 8010196:	46bd      	mov	sp, r7
 8010198:	bd80      	pop	{r7, pc}
 801019a:	bf00      	nop
 801019c:	20000b30 	.word	0x20000b30
 80101a0:	0801e590 	.word	0x0801e590
 80101a4:	20000eb0 	.word	0x20000eb0
 80101a8:	20000ec8 	.word	0x20000ec8
 80101ac:	20000f28 	.word	0x20000f28
 80101b0:	20000b1c 	.word	0x20000b1c

080101b4 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 80101b8:	4b10      	ldr	r3, [pc, #64]	@ (80101fc <PrepareRxDoneAbort+0x48>)
 80101ba:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80101be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80101c2:	4a0e      	ldr	r2, [pc, #56]	@ (80101fc <PrepareRxDoneAbort+0x48>)
 80101c4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 80101c8:	4b0c      	ldr	r3, [pc, #48]	@ (80101fc <PrepareRxDoneAbort+0x48>)
 80101ca:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d002      	beq.n	80101d8 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 80101d2:	2000      	movs	r0, #0
 80101d4:	f001 f846 	bl	8011264 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 80101d8:	4a08      	ldr	r2, [pc, #32]	@ (80101fc <PrepareRxDoneAbort+0x48>)
 80101da:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80101de:	f043 0302 	orr.w	r3, r3, #2
 80101e2:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 80101e6:	4a05      	ldr	r2, [pc, #20]	@ (80101fc <PrepareRxDoneAbort+0x48>)
 80101e8:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80101ec:	f043 0320 	orr.w	r3, r3, #32
 80101f0:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481

    UpdateRxSlotIdleState( );
 80101f4:	f7ff ff20 	bl	8010038 <UpdateRxSlotIdleState>
}
 80101f8:	bf00      	nop
 80101fa:	bd80      	pop	{r7, pc}
 80101fc:	20000b30 	.word	0x20000b30

08010200 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 8010200:	b5b0      	push	{r4, r5, r7, lr}
 8010202:	b0a6      	sub	sp, #152	@ 0x98
 8010204:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8010206:	2313      	movs	r3, #19
 8010208:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 801020c:	4bc5      	ldr	r3, [pc, #788]	@ (8010524 <ProcessRadioRxDone+0x324>)
 801020e:	685b      	ldr	r3, [r3, #4]
 8010210:	67fb      	str	r3, [r7, #124]	@ 0x7c
    uint16_t size = RxDoneParams.Size;
 8010212:	4bc4      	ldr	r3, [pc, #784]	@ (8010524 <ProcessRadioRxDone+0x324>)
 8010214:	891b      	ldrh	r3, [r3, #8]
 8010216:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 801021a:	4bc2      	ldr	r3, [pc, #776]	@ (8010524 <ProcessRadioRxDone+0x324>)
 801021c:	895b      	ldrh	r3, [r3, #10]
 801021e:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    int8_t snr = RxDoneParams.Snr;
 8010222:	4bc0      	ldr	r3, [pc, #768]	@ (8010524 <ProcessRadioRxDone+0x324>)
 8010224:	7b1b      	ldrb	r3, [r3, #12]
 8010226:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

    uint8_t pktHeaderLen = 0;
 801022a:	2300      	movs	r3, #0
 801022c:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

    uint32_t downLinkCounter = 0;
 8010230:	2300      	movs	r3, #0
 8010232:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 8010234:	4bbc      	ldr	r3, [pc, #752]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010236:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801023a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801023c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    uint8_t multicast = 0;
 8010240:	2300      	movs	r3, #0
 8010242:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 8010246:	2301      	movs	r3, #1
 8010248:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 801024c:	4bb6      	ldr	r3, [pc, #728]	@ (8010528 <ProcessRadioRxDone+0x328>)
 801024e:	2200      	movs	r2, #0
 8010250:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 8010254:	4ab4      	ldr	r2, [pc, #720]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010256:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 801025a:	f8a2 342a 	strh.w	r3, [r2, #1066]	@ 0x42a
    MacCtx.McpsIndication.Snr = snr;
 801025e:	4ab2      	ldr	r2, [pc, #712]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010260:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8010264:	f882 342c 	strb.w	r3, [r2, #1068]	@ 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 8010268:	4baf      	ldr	r3, [pc, #700]	@ (8010528 <ProcessRadioRxDone+0x328>)
 801026a:	f893 2480 	ldrb.w	r2, [r3, #1152]	@ 0x480
 801026e:	4bae      	ldr	r3, [pc, #696]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010270:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
    MacCtx.McpsIndication.Port = 0;
 8010274:	4bac      	ldr	r3, [pc, #688]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010276:	2200      	movs	r2, #0
 8010278:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 801027c:	4baa      	ldr	r3, [pc, #680]	@ (8010528 <ProcessRadioRxDone+0x328>)
 801027e:	2200      	movs	r2, #0
 8010280:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 8010284:	4ba8      	ldr	r3, [pc, #672]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010286:	2200      	movs	r2, #0
 8010288:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 801028c:	4ba6      	ldr	r3, [pc, #664]	@ (8010528 <ProcessRadioRxDone+0x328>)
 801028e:	2200      	movs	r2, #0
 8010290:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 8010294:	4ba4      	ldr	r3, [pc, #656]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010296:	2200      	movs	r2, #0
 8010298:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.RxData = false;
 801029c:	4ba2      	ldr	r3, [pc, #648]	@ (8010528 <ProcessRadioRxDone+0x328>)
 801029e:	2200      	movs	r2, #0
 80102a0:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
    MacCtx.McpsIndication.AckReceived = false;
 80102a4:	4ba0      	ldr	r3, [pc, #640]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80102a6:	2200      	movs	r2, #0
 80102a8:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 80102ac:	4b9e      	ldr	r3, [pc, #632]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80102ae:	2200      	movs	r2, #0
 80102b0:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 80102b4:	4b9c      	ldr	r3, [pc, #624]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80102b6:	2200      	movs	r2, #0
 80102b8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 80102bc:	4b9a      	ldr	r3, [pc, #616]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80102be:	2200      	movs	r2, #0
 80102c0:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 80102c4:	4b98      	ldr	r3, [pc, #608]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80102c6:	2200      	movs	r2, #0
 80102c8:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438

    Radio.Sleep( );
 80102cc:	4b97      	ldr	r3, [pc, #604]	@ (801052c <ProcessRadioRxDone+0x32c>)
 80102ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102d0:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 80102d2:	4897      	ldr	r0, [pc, #604]	@ (8010530 <ProcessRadioRxDone+0x330>)
 80102d4:	f00c fc3c 	bl	801cb50 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 80102d8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80102dc:	4619      	mov	r1, r3
 80102de:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80102e0:	f004 fd54 	bl	8014d8c <LoRaMacClassBRxBeacon>
 80102e4:	4603      	mov	r3, r0
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d00b      	beq.n	8010302 <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 80102ea:	4a8f      	ldr	r2, [pc, #572]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80102ec:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80102f0:	f8a2 3476 	strh.w	r3, [r2, #1142]	@ 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 80102f4:	4a8c      	ldr	r2, [pc, #560]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80102f6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80102fa:	f882 3478 	strb.w	r3, [r2, #1144]	@ 0x478
        return;
 80102fe:	f000 bc09 	b.w	8010b14 <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8010302:	4b89      	ldr	r3, [pc, #548]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010304:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010308:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801030c:	2b01      	cmp	r3, #1
 801030e:	d11e      	bne.n	801034e <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010310:	f004 fd4f 	bl	8014db2 <LoRaMacClassBIsPingExpected>
 8010314:	4603      	mov	r3, r0
 8010316:	2b00      	cmp	r3, #0
 8010318:	d00a      	beq.n	8010330 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801031a:	2000      	movs	r0, #0
 801031c:	f004 fd00 	bl	8014d20 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8010320:	2000      	movs	r0, #0
 8010322:	f004 fd21 	bl	8014d68 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 8010326:	4b80      	ldr	r3, [pc, #512]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010328:	2204      	movs	r2, #4
 801032a:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
 801032e:	e00e      	b.n	801034e <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010330:	f004 fd46 	bl	8014dc0 <LoRaMacClassBIsMulticastExpected>
 8010334:	4603      	mov	r3, r0
 8010336:	2b00      	cmp	r3, #0
 8010338:	d009      	beq.n	801034e <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801033a:	2000      	movs	r0, #0
 801033c:	f004 fcfa 	bl	8014d34 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8010340:	2000      	movs	r0, #0
 8010342:	f004 fd1a 	bl	8014d7a <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 8010346:	4b78      	ldr	r3, [pc, #480]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010348:	2205      	movs	r2, #5
 801034a:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 801034e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010352:	1c5a      	adds	r2, r3, #1
 8010354:	f887 2076 	strb.w	r2, [r7, #118]	@ 0x76
 8010358:	461a      	mov	r2, r3
 801035a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801035c:	4413      	add	r3, r2
 801035e:	781b      	ldrb	r3, [r3, #0]
 8010360:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

    switch( macHdr.Bits.MType )
 8010364:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8010368:	f3c3 1342 	ubfx	r3, r3, #5, #3
 801036c:	b2db      	uxtb	r3, r3
 801036e:	3b01      	subs	r3, #1
 8010370:	2b06      	cmp	r3, #6
 8010372:	f200 83a6 	bhi.w	8010ac2 <ProcessRadioRxDone+0x8c2>
 8010376:	a201      	add	r2, pc, #4	@ (adr r2, 801037c <ProcessRadioRxDone+0x17c>)
 8010378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801037c:	08010399 	.word	0x08010399
 8010380:	08010ac3 	.word	0x08010ac3
 8010384:	08010555 	.word	0x08010555
 8010388:	08010ac3 	.word	0x08010ac3
 801038c:	0801054d 	.word	0x0801054d
 8010390:	08010ac3 	.word	0x08010ac3
 8010394:	08010a69 	.word	0x08010a69
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 8010398:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 801039c:	2b10      	cmp	r3, #16
 801039e:	d806      	bhi.n	80103ae <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80103a0:	4b61      	ldr	r3, [pc, #388]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80103a2:	2201      	movs	r2, #1
 80103a4:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                PrepareRxDoneAbort( );
 80103a8:	f7ff ff04 	bl	80101b4 <PrepareRxDoneAbort>
                return;
 80103ac:	e3b2      	b.n	8010b14 <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 80103ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80103b0:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 80103b2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80103b6:	b2db      	uxtb	r3, r3
 80103b8:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 80103ba:	4b5b      	ldr	r3, [pc, #364]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80103bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80103c0:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d006      	beq.n	80103d6 <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80103c8:	4b57      	ldr	r3, [pc, #348]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80103ca:	2201      	movs	r2, #1
 80103cc:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                PrepareRxDoneAbort( );
 80103d0:	f7ff fef0 	bl	80101b4 <PrepareRxDoneAbort>
                return;
 80103d4:	e39e      	b.n	8010b14 <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 80103d6:	f7fe fc9f 	bl	800ed18 <SecureElementGetJoinEui>
 80103da:	4601      	mov	r1, r0
 80103dc:	f107 0308 	add.w	r3, r7, #8
 80103e0:	461a      	mov	r2, r3
 80103e2:	20ff      	movs	r0, #255	@ 0xff
 80103e4:	f005 ff4c 	bl	8016280 <LoRaMacCryptoHandleJoinAccept>
 80103e8:	4603      	mov	r3, r0
 80103ea:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 80103ee:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	f040 809e 	bne.w	8010534 <ProcessRadioRxDone+0x334>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 80103f8:	7c7a      	ldrb	r2, [r7, #17]
 80103fa:	4b4b      	ldr	r3, [pc, #300]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80103fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010400:	649a      	str	r2, [r3, #72]	@ 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 8010402:	4b49      	ldr	r3, [pc, #292]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010404:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010408:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 801040a:	7cbb      	ldrb	r3, [r7, #18]
 801040c:	021a      	lsls	r2, r3, #8
 801040e:	4b46      	ldr	r3, [pc, #280]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010410:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010414:	430a      	orrs	r2, r1
 8010416:	649a      	str	r2, [r3, #72]	@ 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8010418:	4b43      	ldr	r3, [pc, #268]	@ (8010528 <ProcessRadioRxDone+0x328>)
 801041a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801041e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8010420:	7cfb      	ldrb	r3, [r7, #19]
 8010422:	041a      	lsls	r2, r3, #16
 8010424:	4b40      	ldr	r3, [pc, #256]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010426:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801042a:	430a      	orrs	r2, r1
 801042c:	649a      	str	r2, [r3, #72]	@ 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 801042e:	4b3e      	ldr	r3, [pc, #248]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010430:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010434:	697a      	ldr	r2, [r7, #20]
 8010436:	64da      	str	r2, [r3, #76]	@ 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 8010438:	7e3b      	ldrb	r3, [r7, #24]
 801043a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 801043e:	b2da      	uxtb	r2, r3
 8010440:	4b39      	ldr	r3, [pc, #228]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010442:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010446:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 801044a:	7e3b      	ldrb	r3, [r7, #24]
 801044c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8010450:	b2da      	uxtb	r2, r3
 8010452:	4b35      	ldr	r3, [pc, #212]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010454:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010458:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 801045c:	7e3b      	ldrb	r3, [r7, #24]
 801045e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8010462:	b2da      	uxtb	r2, r3
 8010464:	4b30      	ldr	r3, [pc, #192]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010466:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801046a:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 801046e:	7e7a      	ldrb	r2, [r7, #25]
 8010470:	4b2d      	ldr	r3, [pc, #180]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010472:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010476:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 801047a:	4b2b      	ldr	r3, [pc, #172]	@ (8010528 <ProcessRadioRxDone+0x328>)
 801047c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010480:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010484:	2b00      	cmp	r3, #0
 8010486:	d105      	bne.n	8010494 <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 8010488:	4b27      	ldr	r3, [pc, #156]	@ (8010528 <ProcessRadioRxDone+0x328>)
 801048a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801048e:	2201      	movs	r2, #1
 8010490:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 8010494:	4b24      	ldr	r3, [pc, #144]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010496:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801049a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 801049e:	4b22      	ldr	r3, [pc, #136]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80104a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80104a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80104a8:	fb01 f202 	mul.w	r2, r1, r2
 80104ac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 80104b0:	4b1d      	ldr	r3, [pc, #116]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80104b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80104b6:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80104ba:	4b1b      	ldr	r3, [pc, #108]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80104bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80104c0:	f502 727a 	add.w	r2, r2, #1000	@ 0x3e8
 80104c4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 80104c8:	4b17      	ldr	r3, [pc, #92]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80104ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80104ce:	2200      	movs	r2, #0
 80104d0:	f883 2162 	strb.w	r2, [r3, #354]	@ 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 80104d4:	f107 0308 	add.w	r3, r7, #8
 80104d8:	3312      	adds	r3, #18
 80104da:	66fb      	str	r3, [r7, #108]	@ 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 80104dc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80104e0:	b2db      	uxtb	r3, r3
 80104e2:	3b11      	subs	r3, #17
 80104e4:	b2db      	uxtb	r3, r3
 80104e6:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 80104ea:	4b0f      	ldr	r3, [pc, #60]	@ (8010528 <ProcessRadioRxDone+0x328>)
 80104ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80104f0:	781b      	ldrb	r3, [r3, #0]
 80104f2:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 80104f6:	4611      	mov	r1, r2
 80104f8:	4618      	mov	r0, r3
 80104fa:	f006 fc84 	bl	8016e06 <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 80104fe:	4b0a      	ldr	r3, [pc, #40]	@ (8010528 <ProcessRadioRxDone+0x328>)
 8010500:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010504:	2202      	movs	r2, #2
 8010506:	f883 2164 	strb.w	r2, [r3, #356]	@ 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 801050a:	2001      	movs	r0, #1
 801050c:	f005 f994 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 8010510:	4603      	mov	r3, r0
 8010512:	2b00      	cmp	r3, #0
 8010514:	f000 82dc 	beq.w	8010ad0 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 8010518:	2101      	movs	r1, #1
 801051a:	2000      	movs	r0, #0
 801051c:	f005 f900 	bl	8015720 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 8010520:	e2d6      	b.n	8010ad0 <ProcessRadioRxDone+0x8d0>
 8010522:	bf00      	nop
 8010524:	20000b20 	.word	0x20000b20
 8010528:	20000b30 	.word	0x20000b30
 801052c:	0801e590 	.word	0x0801e590
 8010530:	20000ec8 	.word	0x20000ec8
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8010534:	2001      	movs	r0, #1
 8010536:	f005 f97f 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 801053a:	4603      	mov	r3, r0
 801053c:	2b00      	cmp	r3, #0
 801053e:	f000 82c7 	beq.w	8010ad0 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 8010542:	2101      	movs	r1, #1
 8010544:	2007      	movs	r0, #7
 8010546:	f005 f8eb 	bl	8015720 <LoRaMacConfirmQueueSetStatus>
            break;
 801054a:	e2c1      	b.n	8010ad0 <ProcessRadioRxDone+0x8d0>
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 801054c:	4bbc      	ldr	r3, [pc, #752]	@ (8010840 <ProcessRadioRxDone+0x640>)
 801054e:	2201      	movs	r2, #1
 8010550:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8010554:	4bba      	ldr	r3, [pc, #744]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010556:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801055a:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 801055e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 8010562:	4bb7      	ldr	r3, [pc, #732]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010564:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 8010568:	b25b      	sxtb	r3, r3
 801056a:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 801056e:	230d      	movs	r3, #13
 8010570:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 8010574:	4bb2      	ldr	r3, [pc, #712]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010576:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801057a:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 801057e:	2b00      	cmp	r3, #0
 8010580:	d002      	beq.n	8010588 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8010582:	230e      	movs	r3, #14
 8010584:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8010588:	4bad      	ldr	r3, [pc, #692]	@ (8010840 <ProcessRadioRxDone+0x640>)
 801058a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801058e:	781b      	ldrb	r3, [r3, #0]
 8010590:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8010594:	4611      	mov	r1, r2
 8010596:	4618      	mov	r0, r3
 8010598:	f006 fbd0 	bl	8016d3c <RegionGetPhyParam>
 801059c:	4603      	mov	r3, r0
 801059e:	663b      	str	r3, [r7, #96]	@ 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 80105a0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80105a4:	3b0d      	subs	r3, #13
 80105a6:	b29b      	uxth	r3, r3
 80105a8:	b21b      	sxth	r3, r3
 80105aa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80105ae:	b21a      	sxth	r2, r3
 80105b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80105b2:	b21b      	sxth	r3, r3
 80105b4:	429a      	cmp	r2, r3
 80105b6:	dc03      	bgt.n	80105c0 <ProcessRadioRxDone+0x3c0>
 80105b8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80105bc:	2b0b      	cmp	r3, #11
 80105be:	d806      	bhi.n	80105ce <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80105c0:	4b9f      	ldr	r3, [pc, #636]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80105c2:	2201      	movs	r2, #1
 80105c4:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                PrepareRxDoneAbort( );
 80105c8:	f7ff fdf4 	bl	80101b4 <PrepareRxDoneAbort>
                return;
 80105cc:	e2a2      	b.n	8010b14 <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 80105ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80105d0:	633b      	str	r3, [r7, #48]	@ 0x30
            macMsgData.BufSize = size;
 80105d2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80105d6:	b2db      	uxtb	r3, r3
 80105d8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 80105dc:	4b99      	ldr	r3, [pc, #612]	@ (8010844 <ProcessRadioRxDone+0x644>)
 80105de:	657b      	str	r3, [r7, #84]	@ 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 80105e0:	23ff      	movs	r3, #255	@ 0xff
 80105e2:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 80105e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80105ea:	4618      	mov	r0, r3
 80105ec:	f006 f92d 	bl	801684a <LoRaMacParserData>
 80105f0:	4603      	mov	r3, r0
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d006      	beq.n	8010604 <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80105f6:	4b92      	ldr	r3, [pc, #584]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80105f8:	2201      	movs	r2, #1
 80105fa:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                PrepareRxDoneAbort( );
 80105fe:	f7ff fdd9 	bl	80101b4 <PrepareRxDoneAbort>
                return;
 8010602:	e287      	b.n	8010b14 <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 8010604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010606:	4a8e      	ldr	r2, [pc, #568]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010608:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 801060c:	1cba      	adds	r2, r7, #2
 801060e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010612:	4611      	mov	r1, r2
 8010614:	4618      	mov	r0, r3
 8010616:	f002 fd03 	bl	8013020 <DetermineFrameType>
 801061a:	4603      	mov	r3, r0
 801061c:	2b00      	cmp	r3, #0
 801061e:	d006      	beq.n	801062e <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010620:	4b87      	ldr	r3, [pc, #540]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010622:	2201      	movs	r2, #1
 8010624:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                PrepareRxDoneAbort( );
 8010628:	f7ff fdc4 	bl	80101b4 <PrepareRxDoneAbort>
                return;
 801062c:	e272      	b.n	8010b14 <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 801062e:	2300      	movs	r3, #0
 8010630:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
            downLinkCounter = 0;
 8010634:	2300      	movs	r3, #0
 8010636:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010638:	2300      	movs	r3, #0
 801063a:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
 801063e:	e055      	b.n	80106ec <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8010640:	4b7f      	ldr	r3, [pc, #508]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010642:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8010646:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 801064a:	212c      	movs	r1, #44	@ 0x2c
 801064c:	fb01 f303 	mul.w	r3, r1, r3
 8010650:	4413      	add	r3, r2
 8010652:	3354      	adds	r3, #84	@ 0x54
 8010654:	681a      	ldr	r2, [r3, #0]
 8010656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010658:	429a      	cmp	r2, r3
 801065a:	d142      	bne.n	80106e2 <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 801065c:	4b78      	ldr	r3, [pc, #480]	@ (8010840 <ProcessRadioRxDone+0x640>)
 801065e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8010662:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8010666:	212c      	movs	r1, #44	@ 0x2c
 8010668:	fb01 f303 	mul.w	r3, r1, r3
 801066c:	4413      	add	r3, r2
 801066e:	3352      	adds	r3, #82	@ 0x52
 8010670:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8010672:	2b00      	cmp	r3, #0
 8010674:	d035      	beq.n	80106e2 <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 8010676:	2301      	movs	r3, #1
 8010678:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 801067c:	4b70      	ldr	r3, [pc, #448]	@ (8010840 <ProcessRadioRxDone+0x640>)
 801067e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8010682:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8010686:	212c      	movs	r1, #44	@ 0x2c
 8010688:	fb01 f303 	mul.w	r3, r1, r3
 801068c:	4413      	add	r3, r2
 801068e:	3353      	adds	r3, #83	@ 0x53
 8010690:	781b      	ldrb	r3, [r3, #0]
 8010692:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 8010696:	4b6a      	ldr	r3, [pc, #424]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010698:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 801069c:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 80106a0:	212c      	movs	r1, #44	@ 0x2c
 80106a2:	fb01 f303 	mul.w	r3, r1, r3
 80106a6:	4413      	add	r3, r2
 80106a8:	3370      	adds	r3, #112	@ 0x70
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 80106b0:	4b63      	ldr	r3, [pc, #396]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80106b2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 80106b6:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 80106ba:	212c      	movs	r1, #44	@ 0x2c
 80106bc:	fb01 f303 	mul.w	r3, r1, r3
 80106c0:	4413      	add	r3, r2
 80106c2:	3354      	adds	r3, #84	@ 0x54
 80106c4:	681b      	ldr	r3, [r3, #0]
 80106c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 80106ca:	4b5d      	ldr	r3, [pc, #372]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80106cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80106d0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80106d4:	2b02      	cmp	r3, #2
 80106d6:	d10e      	bne.n	80106f6 <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 80106d8:	4b59      	ldr	r3, [pc, #356]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80106da:	2203      	movs	r2, #3
 80106dc:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    }
                    break;
 80106e0:	e009      	b.n	80106f6 <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80106e2:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 80106e6:	3301      	adds	r3, #1
 80106e8:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
 80106ec:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d0a5      	beq.n	8010640 <ProcessRadioRxDone+0x440>
 80106f4:	e000      	b.n	80106f8 <ProcessRadioRxDone+0x4f8>
                    break;
 80106f6:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 80106f8:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80106fc:	2b01      	cmp	r3, #1
 80106fe:	d117      	bne.n	8010730 <ProcessRadioRxDone+0x530>
 8010700:	78bb      	ldrb	r3, [r7, #2]
 8010702:	2b03      	cmp	r3, #3
 8010704:	d10d      	bne.n	8010722 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 8010706:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801070a:	f003 0320 	and.w	r3, r3, #32
 801070e:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8010710:	2b00      	cmp	r3, #0
 8010712:	d106      	bne.n	8010722 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 8010714:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8010718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801071c:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 801071e:	2b00      	cmp	r3, #0
 8010720:	d006      	beq.n	8010730 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010722:	4b47      	ldr	r3, [pc, #284]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010724:	2201      	movs	r2, #1
 8010726:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                PrepareRxDoneAbort( );
 801072a:	f7ff fd43 	bl	80101b4 <PrepareRxDoneAbort>
                return;
 801072e:	e1f1      	b.n	8010b14 <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 8010730:	2315      	movs	r3, #21
 8010732:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8010736:	4b42      	ldr	r3, [pc, #264]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010738:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801073c:	781b      	ldrb	r3, [r3, #0]
 801073e:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8010742:	4611      	mov	r1, r2
 8010744:	4618      	mov	r0, r3
 8010746:	f006 faf9 	bl	8016d3c <RegionGetPhyParam>
 801074a:	4603      	mov	r3, r0
 801074c:	663b      	str	r3, [r7, #96]	@ 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 801074e:	78bc      	ldrb	r4, [r7, #2]
 8010750:	4b3b      	ldr	r3, [pc, #236]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010752:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010756:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010758:	b292      	uxth	r2, r2
 801075a:	f107 0530 	add.w	r5, r7, #48	@ 0x30
 801075e:	f897 0082 	ldrb.w	r0, [r7, #130]	@ 0x82
 8010762:	1d39      	adds	r1, r7, #4
 8010764:	9102      	str	r1, [sp, #8]
 8010766:	1cf9      	adds	r1, r7, #3
 8010768:	9101      	str	r1, [sp, #4]
 801076a:	9200      	str	r2, [sp, #0]
 801076c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8010770:	462a      	mov	r2, r5
 8010772:	4621      	mov	r1, r4
 8010774:	f000 fdac 	bl	80112d0 <GetFCntDown>
 8010778:	4603      	mov	r3, r0
 801077a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801077e:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8010782:	2b00      	cmp	r3, #0
 8010784:	d038      	beq.n	80107f8 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 8010786:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 801078a:	2b07      	cmp	r3, #7
 801078c:	d120      	bne.n	80107d0 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 801078e:	4b2c      	ldr	r3, [pc, #176]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010790:	2208      	movs	r2, #8
 8010792:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 8010796:	4b2a      	ldr	r3, [pc, #168]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010798:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801079c:	f893 3162 	ldrb.w	r3, [r3, #354]	@ 0x162
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d122      	bne.n	80107ea <ProcessRadioRxDone+0x5ea>
 80107a4:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80107a8:	f023 031f 	bic.w	r3, r3, #31
 80107ac:	b2db      	uxtb	r3, r3
 80107ae:	2ba0      	cmp	r3, #160	@ 0xa0
 80107b0:	d11b      	bne.n	80107ea <ProcessRadioRxDone+0x5ea>
 80107b2:	4b23      	ldr	r3, [pc, #140]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80107b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80107b8:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
 80107bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80107be:	429a      	cmp	r2, r3
 80107c0:	d113      	bne.n	80107ea <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 80107c2:	4b1f      	ldr	r3, [pc, #124]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80107c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80107c8:	2201      	movs	r2, #1
 80107ca:	f883 214b 	strb.w	r2, [r3, #331]	@ 0x14b
 80107ce:	e00c      	b.n	80107ea <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 80107d0:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 80107d4:	2b08      	cmp	r3, #8
 80107d6:	d104      	bne.n	80107e2 <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 80107d8:	4b19      	ldr	r3, [pc, #100]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80107da:	220a      	movs	r2, #10
 80107dc:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
 80107e0:	e003      	b.n	80107ea <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80107e2:	4b17      	ldr	r3, [pc, #92]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80107e4:	2201      	movs	r2, #1
 80107e6:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	4a14      	ldr	r2, [pc, #80]	@ (8010840 <ProcessRadioRxDone+0x640>)
 80107ee:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
                PrepareRxDoneAbort( );
 80107f2:	f7ff fcdf 	bl	80101b4 <PrepareRxDoneAbort>
                return;
 80107f6:	e18d      	b.n	8010b14 <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 80107f8:	78fa      	ldrb	r2, [r7, #3]
 80107fa:	6879      	ldr	r1, [r7, #4]
 80107fc:	f897 0082 	ldrb.w	r0, [r7, #130]	@ 0x82
 8010800:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010804:	9300      	str	r3, [sp, #0]
 8010806:	460b      	mov	r3, r1
 8010808:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 801080c:	f005 fe64 	bl	80164d8 <LoRaMacCryptoUnsecureMessage>
 8010810:	4603      	mov	r3, r0
 8010812:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8010816:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 801081a:	2b00      	cmp	r3, #0
 801081c:	d014      	beq.n	8010848 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 801081e:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8010822:	2b02      	cmp	r3, #2
 8010824:	d104      	bne.n	8010830 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 8010826:	4b06      	ldr	r3, [pc, #24]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010828:	220b      	movs	r2, #11
 801082a:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
 801082e:	e003      	b.n	8010838 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 8010830:	4b03      	ldr	r3, [pc, #12]	@ (8010840 <ProcessRadioRxDone+0x640>)
 8010832:	220c      	movs	r2, #12
 8010834:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                }
                PrepareRxDoneAbort( );
 8010838:	f7ff fcbc 	bl	80101b4 <PrepareRxDoneAbort>
                return;
 801083c:	e16a      	b.n	8010b14 <ProcessRadioRxDone+0x914>
 801083e:	bf00      	nop
 8010840:	20000b30 	.word	0x20000b30
 8010844:	20000d68 	.word	0x20000d68
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8010848:	4bb4      	ldr	r3, [pc, #720]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 801084a:	2200      	movs	r2, #0
 801084c:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 8010850:	4ab2      	ldr	r2, [pc, #712]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010852:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8010856:	f882 341e 	strb.w	r3, [r2, #1054]	@ 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 801085a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801085e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8010862:	b2db      	uxtb	r3, r3
 8010864:	461a      	mov	r2, r3
 8010866:	4bad      	ldr	r3, [pc, #692]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010868:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 801086c:	4bab      	ldr	r3, [pc, #684]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 801086e:	2200      	movs	r2, #0
 8010870:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 8010874:	4ba9      	ldr	r3, [pc, #676]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010876:	2200      	movs	r2, #0
 8010878:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	4aa7      	ldr	r2, [pc, #668]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010880:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8010884:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8010888:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801088c:	b2db      	uxtb	r3, r3
 801088e:	2b00      	cmp	r3, #0
 8010890:	bf14      	ite	ne
 8010892:	2301      	movne	r3, #1
 8010894:	2300      	moveq	r3, #0
 8010896:	b2da      	uxtb	r2, r3
 8010898:	4ba0      	ldr	r3, [pc, #640]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 801089a:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801089e:	4b9f      	ldr	r3, [pc, #636]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80108a0:	2200      	movs	r2, #0
 80108a2:	f883 243d 	strb.w	r2, [r3, #1085]	@ 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 80108a6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80108aa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80108ae:	b2db      	uxtb	r3, r3
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	bf14      	ite	ne
 80108b4:	2301      	movne	r3, #1
 80108b6:	2300      	moveq	r3, #0
 80108b8:	b2da      	uxtb	r2, r3
 80108ba:	4b98      	ldr	r3, [pc, #608]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80108bc:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80108c0:	4b96      	ldr	r3, [pc, #600]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80108c2:	f893 342d 	ldrb.w	r3, [r3, #1069]	@ 0x42d
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d004      	beq.n	80108d4 <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 80108ca:	4b94      	ldr	r3, [pc, #592]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80108cc:	f893 342d 	ldrb.w	r3, [r3, #1069]	@ 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80108d0:	2b01      	cmp	r3, #1
 80108d2:	d105      	bne.n	80108e0 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 80108d4:	4b91      	ldr	r3, [pc, #580]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80108d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80108da:	2200      	movs	r2, #0
 80108dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 80108e0:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80108e4:	2b01      	cmp	r3, #1
 80108e6:	d104      	bne.n	80108f2 <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 80108e8:	4b8c      	ldr	r3, [pc, #560]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80108ea:	2202      	movs	r2, #2
 80108ec:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
 80108f0:	e028      	b.n	8010944 <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 80108f2:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80108f6:	f023 031f 	bic.w	r3, r3, #31
 80108fa:	b2db      	uxtb	r3, r3
 80108fc:	2ba0      	cmp	r3, #160	@ 0xa0
 80108fe:	d117      	bne.n	8010930 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 8010900:	4b86      	ldr	r3, [pc, #536]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010902:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010906:	2201      	movs	r2, #1
 8010908:	f883 214b 	strb.w	r2, [r3, #331]	@ 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 801090c:	4b83      	ldr	r3, [pc, #524]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 801090e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010912:	f893 3162 	ldrb.w	r3, [r3, #354]	@ 0x162
 8010916:	2b00      	cmp	r3, #0
 8010918:	d105      	bne.n	8010926 <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 801091a:	4b80      	ldr	r3, [pc, #512]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 801091c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010920:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010922:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8010926:	4b7d      	ldr	r3, [pc, #500]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010928:	2201      	movs	r2, #1
 801092a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
 801092e:	e009      	b.n	8010944 <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 8010930:	4b7a      	ldr	r3, [pc, #488]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010932:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010936:	2200      	movs	r2, #0
 8010938:	f883 214b 	strb.w	r2, [r3, #331]	@ 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 801093c:	4b77      	ldr	r3, [pc, #476]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 801093e:	2200      	movs	r2, #0
 8010940:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 8010944:	4b75      	ldr	r3, [pc, #468]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010946:	f893 342d 	ldrb.w	r3, [r3, #1069]	@ 0x42d
 801094a:	4a74      	ldr	r2, [pc, #464]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 801094c:	f892 243c 	ldrb.w	r2, [r2, #1084]	@ 0x43c
 8010950:	f897 103c 	ldrb.w	r1, [r7, #60]	@ 0x3c
 8010954:	4618      	mov	r0, r3
 8010956:	f001 fed5 	bl	8012704 <RemoveMacCommands>

            switch( fType )
 801095a:	78bb      	ldrb	r3, [r7, #2]
 801095c:	2b03      	cmp	r3, #3
 801095e:	d874      	bhi.n	8010a4a <ProcessRadioRxDone+0x84a>
 8010960:	a201      	add	r2, pc, #4	@ (adr r2, 8010968 <ProcessRadioRxDone+0x768>)
 8010962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010966:	bf00      	nop
 8010968:	08010979 	.word	0x08010979
 801096c:	080109c9 	.word	0x080109c9
 8010970:	080109ff 	.word	0x080109ff
 8010974:	08010a25 	.word	0x08010a25
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8010978:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801097c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8010980:	b2db      	uxtb	r3, r3
 8010982:	461c      	mov	r4, r3
 8010984:	4b65      	ldr	r3, [pc, #404]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010986:	f893 342d 	ldrb.w	r3, [r3, #1069]	@ 0x42d
 801098a:	f997 1077 	ldrsb.w	r1, [r7, #119]	@ 0x77
 801098e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8010992:	f102 0010 	add.w	r0, r2, #16
 8010996:	9300      	str	r3, [sp, #0]
 8010998:	460b      	mov	r3, r1
 801099a:	4622      	mov	r2, r4
 801099c:	2100      	movs	r1, #0
 801099e:	f000 fe2b 	bl	80115f8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80109a2:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80109a6:	4b5d      	ldr	r3, [pc, #372]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80109a8:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 80109ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80109ae:	4a5b      	ldr	r2, [pc, #364]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80109b0:	f8c2 3424 	str.w	r3, [r2, #1060]	@ 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 80109b4:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 80109b8:	4b58      	ldr	r3, [pc, #352]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80109ba:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
                    MacCtx.McpsIndication.RxData = true;
 80109be:	4b57      	ldr	r3, [pc, #348]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80109c0:	2201      	movs	r2, #1
 80109c2:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
                    break;
 80109c6:	e047      	b.n	8010a58 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 80109c8:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80109cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80109d0:	b2db      	uxtb	r3, r3
 80109d2:	461c      	mov	r4, r3
 80109d4:	4b51      	ldr	r3, [pc, #324]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80109d6:	f893 342d 	ldrb.w	r3, [r3, #1069]	@ 0x42d
 80109da:	f997 1077 	ldrsb.w	r1, [r7, #119]	@ 0x77
 80109de:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80109e2:	f102 0010 	add.w	r0, r2, #16
 80109e6:	9300      	str	r3, [sp, #0]
 80109e8:	460b      	mov	r3, r1
 80109ea:	4622      	mov	r2, r4
 80109ec:	2100      	movs	r1, #0
 80109ee:	f000 fe03 	bl	80115f8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80109f2:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80109f6:	4b49      	ldr	r3, [pc, #292]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 80109f8:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
                    break;
 80109fc:	e02c      	b.n	8010a58 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 80109fe:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8010a00:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8010a04:	4b45      	ldr	r3, [pc, #276]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a06:	f893 342d 	ldrb.w	r3, [r3, #1069]	@ 0x42d
 8010a0a:	f997 1077 	ldrsb.w	r1, [r7, #119]	@ 0x77
 8010a0e:	9300      	str	r3, [sp, #0]
 8010a10:	460b      	mov	r3, r1
 8010a12:	2100      	movs	r1, #0
 8010a14:	f000 fdf0 	bl	80115f8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8010a18:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8010a1c:	4b3f      	ldr	r3, [pc, #252]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a1e:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
                    break;
 8010a22:	e019      	b.n	8010a58 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8010a24:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8010a28:	4b3c      	ldr	r3, [pc, #240]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a2a:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8010a2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010a30:	4a3a      	ldr	r2, [pc, #232]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a32:	f8c2 3424 	str.w	r3, [r2, #1060]	@ 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8010a36:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8010a3a:	4b38      	ldr	r3, [pc, #224]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a3c:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
                    MacCtx.McpsIndication.RxData = true;
 8010a40:	4b36      	ldr	r3, [pc, #216]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a42:	2201      	movs	r2, #1
 8010a44:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
                    break;
 8010a48:	e006      	b.n	8010a58 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010a4a:	4b34      	ldr	r3, [pc, #208]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a4c:	2201      	movs	r2, #1
 8010a4e:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
                    PrepareRxDoneAbort( );
 8010a52:	f7ff fbaf 	bl	80101b4 <PrepareRxDoneAbort>
                    break;
 8010a56:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 8010a58:	4a30      	ldr	r2, [pc, #192]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a5a:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010a5e:	f043 0302 	orr.w	r3, r3, #2
 8010a62:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481

            break;
 8010a66:	e034      	b.n	8010ad2 <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 8010a68:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010a6c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8010a6e:	18d1      	adds	r1, r2, r3
 8010a70:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010a74:	b29b      	uxth	r3, r3
 8010a76:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8010a7a:	1ad3      	subs	r3, r2, r3
 8010a7c:	b29b      	uxth	r3, r3
 8010a7e:	461a      	mov	r2, r3
 8010a80:	4827      	ldr	r0, [pc, #156]	@ (8010b20 <ProcessRadioRxDone+0x920>)
 8010a82:	f008 fb04 	bl	801908e <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 8010a86:	4b25      	ldr	r3, [pc, #148]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a88:	2203      	movs	r2, #3
 8010a8a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8010a8e:	4b23      	ldr	r3, [pc, #140]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a90:	2200      	movs	r2, #0
 8010a92:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 8010a96:	4b21      	ldr	r3, [pc, #132]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010a98:	4a21      	ldr	r2, [pc, #132]	@ (8010b20 <ProcessRadioRxDone+0x920>)
 8010a9a:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 8010a9e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8010aa2:	b2da      	uxtb	r2, r3
 8010aa4:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010aa8:	1ad3      	subs	r3, r2, r3
 8010aaa:	b2da      	uxtb	r2, r3
 8010aac:	4b1b      	ldr	r3, [pc, #108]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010aae:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 8010ab2:	4a1a      	ldr	r2, [pc, #104]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010ab4:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010ab8:	f043 0302 	orr.w	r3, r3, #2
 8010abc:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            break;
 8010ac0:	e007      	b.n	8010ad2 <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010ac2:	4b16      	ldr	r3, [pc, #88]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010ac4:	2201      	movs	r2, #1
 8010ac6:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
            PrepareRxDoneAbort( );
 8010aca:	f7ff fb73 	bl	80101b4 <PrepareRxDoneAbort>
            break;
 8010ace:	e000      	b.n	8010ad2 <ProcessRadioRxDone+0x8d2>
            break;
 8010ad0:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 8010ad2:	4b12      	ldr	r3, [pc, #72]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010ad4:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d008      	beq.n	8010aee <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8010adc:	4b0f      	ldr	r3, [pc, #60]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010ade:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d00d      	beq.n	8010b02 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 8010ae6:	2000      	movs	r0, #0
 8010ae8:	f000 fbbc 	bl	8011264 <OnAckTimeoutTimerEvent>
 8010aec:	e009      	b.n	8010b02 <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8010aee:	4b0b      	ldr	r3, [pc, #44]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010af0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010af4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010af8:	2b02      	cmp	r3, #2
 8010afa:	d102      	bne.n	8010b02 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 8010afc:	2000      	movs	r0, #0
 8010afe:	f000 fbb1 	bl	8011264 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8010b02:	4a06      	ldr	r2, [pc, #24]	@ (8010b1c <ProcessRadioRxDone+0x91c>)
 8010b04:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010b08:	f043 0320 	orr.w	r3, r3, #32
 8010b0c:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481

    UpdateRxSlotIdleState( );
 8010b10:	f7ff fa92 	bl	8010038 <UpdateRxSlotIdleState>
}
 8010b14:	3788      	adds	r7, #136	@ 0x88
 8010b16:	46bd      	mov	sp, r7
 8010b18:	bdb0      	pop	{r4, r5, r7, pc}
 8010b1a:	bf00      	nop
 8010b1c:	20000b30 	.word	0x20000b30
 8010b20:	20000d68 	.word	0x20000d68

08010b24 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 8010b24:	b580      	push	{r7, lr}
 8010b26:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8010b28:	4b12      	ldr	r3, [pc, #72]	@ (8010b74 <ProcessRadioTxTimeout+0x50>)
 8010b2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010b2e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010b32:	2b02      	cmp	r3, #2
 8010b34:	d002      	beq.n	8010b3c <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 8010b36:	4b10      	ldr	r3, [pc, #64]	@ (8010b78 <ProcessRadioTxTimeout+0x54>)
 8010b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b3a:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 8010b3c:	f7ff fa7c 	bl	8010038 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8010b40:	4b0c      	ldr	r3, [pc, #48]	@ (8010b74 <ProcessRadioTxTimeout+0x50>)
 8010b42:	2202      	movs	r2, #2
 8010b44:	f883 243d 	strb.w	r2, [r3, #1085]	@ 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8010b48:	2002      	movs	r0, #2
 8010b4a:	f004 fe41 	bl	80157d0 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8010b4e:	4b09      	ldr	r3, [pc, #36]	@ (8010b74 <ProcessRadioTxTimeout+0x50>)
 8010b50:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d003      	beq.n	8010b60 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 8010b58:	4b06      	ldr	r3, [pc, #24]	@ (8010b74 <ProcessRadioTxTimeout+0x50>)
 8010b5a:	2201      	movs	r2, #1
 8010b5c:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8010b60:	4a04      	ldr	r2, [pc, #16]	@ (8010b74 <ProcessRadioTxTimeout+0x50>)
 8010b62:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010b66:	f043 0320 	orr.w	r3, r3, #32
 8010b6a:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
}
 8010b6e:	bf00      	nop
 8010b70:	bd80      	pop	{r7, pc}
 8010b72:	bf00      	nop
 8010b74:	20000b30 	.word	0x20000b30
 8010b78:	0801e590 	.word	0x0801e590

08010b7c <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b084      	sub	sp, #16
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	4603      	mov	r3, r0
 8010b84:	460a      	mov	r2, r1
 8010b86:	71fb      	strb	r3, [r7, #7]
 8010b88:	4613      	mov	r3, r2
 8010b8a:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8010b90:	4b44      	ldr	r3, [pc, #272]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010b92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010b96:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010b9a:	2b02      	cmp	r3, #2
 8010b9c:	d002      	beq.n	8010ba4 <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 8010b9e:	4b42      	ldr	r3, [pc, #264]	@ (8010ca8 <HandleRadioRxErrorTimeout+0x12c>)
 8010ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ba2:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8010ba4:	f004 f8fe 	bl	8014da4 <LoRaMacClassBIsBeaconExpected>
 8010ba8:	4603      	mov	r3, r0
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d007      	beq.n	8010bbe <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 8010bae:	2002      	movs	r0, #2
 8010bb0:	f004 f8ac 	bl	8014d0c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8010bb4:	2000      	movs	r0, #0
 8010bb6:	f004 f8ce 	bl	8014d56 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 8010bba:	2301      	movs	r3, #1
 8010bbc:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8010bbe:	4b39      	ldr	r3, [pc, #228]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010bc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010bc4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010bc8:	2b01      	cmp	r3, #1
 8010bca:	d119      	bne.n	8010c00 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010bcc:	f004 f8f1 	bl	8014db2 <LoRaMacClassBIsPingExpected>
 8010bd0:	4603      	mov	r3, r0
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d007      	beq.n	8010be6 <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8010bd6:	2000      	movs	r0, #0
 8010bd8:	f004 f8a2 	bl	8014d20 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8010bdc:	2000      	movs	r0, #0
 8010bde:	f004 f8c3 	bl	8014d68 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 8010be2:	2301      	movs	r3, #1
 8010be4:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010be6:	f004 f8eb 	bl	8014dc0 <LoRaMacClassBIsMulticastExpected>
 8010bea:	4603      	mov	r3, r0
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d007      	beq.n	8010c00 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8010bf0:	2000      	movs	r0, #0
 8010bf2:	f004 f89f 	bl	8014d34 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8010bf6:	2000      	movs	r0, #0
 8010bf8:	f004 f8bf 	bl	8014d7a <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8010bfc:	2301      	movs	r3, #1
 8010bfe:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 8010c00:	7bfb      	ldrb	r3, [r7, #15]
 8010c02:	f083 0301 	eor.w	r3, r3, #1
 8010c06:	b2db      	uxtb	r3, r3
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d045      	beq.n	8010c98 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8010c0c:	4b25      	ldr	r3, [pc, #148]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c0e:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d125      	bne.n	8010c62 <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 8010c16:	4b23      	ldr	r3, [pc, #140]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c18:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d003      	beq.n	8010c28 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 8010c20:	4a20      	ldr	r2, [pc, #128]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c22:	79fb      	ldrb	r3, [r7, #7]
 8010c24:	f882 343d 	strb.w	r3, [r2, #1085]	@ 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8010c28:	79fb      	ldrb	r3, [r7, #7]
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	f004 fdd0 	bl	80157d0 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 8010c30:	4b1c      	ldr	r3, [pc, #112]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010c36:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8010c3a:	4618      	mov	r0, r3
 8010c3c:	f00c f8b4 	bl	801cda8 <UTIL_TIMER_GetElapsedTime>
 8010c40:	4602      	mov	r2, r0
 8010c42:	4b18      	ldr	r3, [pc, #96]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c44:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 8010c48:	429a      	cmp	r2, r3
 8010c4a:	d325      	bcc.n	8010c98 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8010c4c:	4817      	ldr	r0, [pc, #92]	@ (8010cac <HandleRadioRxErrorTimeout+0x130>)
 8010c4e:	f00b ff7f 	bl	801cb50 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8010c52:	4a14      	ldr	r2, [pc, #80]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c54:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010c58:	f043 0320 	orr.w	r3, r3, #32
 8010c5c:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
 8010c60:	e01a      	b.n	8010c98 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 8010c62:	4b10      	ldr	r3, [pc, #64]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c64:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d003      	beq.n	8010c74 <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8010c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c6e:	79bb      	ldrb	r3, [r7, #6]
 8010c70:	f882 343d 	strb.w	r3, [r2, #1085]	@ 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8010c74:	79bb      	ldrb	r3, [r7, #6]
 8010c76:	4618      	mov	r0, r3
 8010c78:	f004 fdaa 	bl	80157d0 <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8010c7c:	4b09      	ldr	r3, [pc, #36]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010c82:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010c86:	2b02      	cmp	r3, #2
 8010c88:	d006      	beq.n	8010c98 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 8010c8a:	4a06      	ldr	r2, [pc, #24]	@ (8010ca4 <HandleRadioRxErrorTimeout+0x128>)
 8010c8c:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010c90:	f043 0320 	orr.w	r3, r3, #32
 8010c94:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 8010c98:	f7ff f9ce 	bl	8010038 <UpdateRxSlotIdleState>
}
 8010c9c:	bf00      	nop
 8010c9e:	3710      	adds	r7, #16
 8010ca0:	46bd      	mov	sp, r7
 8010ca2:	bd80      	pop	{r7, pc}
 8010ca4:	20000b30 	.word	0x20000b30
 8010ca8:	0801e590 	.word	0x0801e590
 8010cac:	20000ec8 	.word	0x20000ec8

08010cb0 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 8010cb0:	b580      	push	{r7, lr}
 8010cb2:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8010cb4:	2106      	movs	r1, #6
 8010cb6:	2005      	movs	r0, #5
 8010cb8:	f7ff ff60 	bl	8010b7c <HandleRadioRxErrorTimeout>
}
 8010cbc:	bf00      	nop
 8010cbe:	bd80      	pop	{r7, pc}

08010cc0 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 8010cc0:	b580      	push	{r7, lr}
 8010cc2:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8010cc4:	2104      	movs	r1, #4
 8010cc6:	2003      	movs	r0, #3
 8010cc8:	f7ff ff58 	bl	8010b7c <HandleRadioRxErrorTimeout>
}
 8010ccc:	bf00      	nop
 8010cce:	bd80      	pop	{r7, pc}

08010cd0 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b084      	sub	sp, #16
 8010cd4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010cd6:	f3ef 8310 	mrs	r3, PRIMASK
 8010cda:	607b      	str	r3, [r7, #4]
  return(result);
 8010cdc:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 8010cde:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8010ce0:	b672      	cpsid	i
}
 8010ce2:	bf00      	nop
    events = LoRaMacRadioEvents;
 8010ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8010d5c <LoRaMacHandleIrqEvents+0x8c>)
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 8010cea:	4b1c      	ldr	r3, [pc, #112]	@ (8010d5c <LoRaMacHandleIrqEvents+0x8c>)
 8010cec:	2200      	movs	r2, #0
 8010cee:	601a      	str	r2, [r3, #0]
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010cf4:	68bb      	ldr	r3, [r7, #8]
 8010cf6:	f383 8810 	msr	PRIMASK, r3
}
 8010cfa:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8010cfc:	683b      	ldr	r3, [r7, #0]
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d027      	beq.n	8010d52 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 8010d02:	783b      	ldrb	r3, [r7, #0]
 8010d04:	f003 0310 	and.w	r3, r3, #16
 8010d08:	b2db      	uxtb	r3, r3
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d001      	beq.n	8010d12 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 8010d0e:	f7ff f9ab 	bl	8010068 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 8010d12:	783b      	ldrb	r3, [r7, #0]
 8010d14:	f003 0308 	and.w	r3, r3, #8
 8010d18:	b2db      	uxtb	r3, r3
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d001      	beq.n	8010d22 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 8010d1e:	f7ff fa6f 	bl	8010200 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 8010d22:	783b      	ldrb	r3, [r7, #0]
 8010d24:	f003 0304 	and.w	r3, r3, #4
 8010d28:	b2db      	uxtb	r3, r3
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d001      	beq.n	8010d32 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 8010d2e:	f7ff fef9 	bl	8010b24 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 8010d32:	783b      	ldrb	r3, [r7, #0]
 8010d34:	f003 0302 	and.w	r3, r3, #2
 8010d38:	b2db      	uxtb	r3, r3
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d001      	beq.n	8010d42 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 8010d3e:	f7ff ffb7 	bl	8010cb0 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 8010d42:	783b      	ldrb	r3, [r7, #0]
 8010d44:	f003 0301 	and.w	r3, r3, #1
 8010d48:	b2db      	uxtb	r3, r3
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d001      	beq.n	8010d52 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 8010d4e:	f7ff ffb7 	bl	8010cc0 <ProcessRadioRxTimeout>
        }
    }
}
 8010d52:	bf00      	nop
 8010d54:	3710      	adds	r7, #16
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}
 8010d5a:	bf00      	nop
 8010d5c:	20001160 	.word	0x20001160

08010d60 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 8010d60:	b480      	push	{r7}
 8010d62:	b083      	sub	sp, #12
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	4603      	mov	r3, r0
 8010d68:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 8010d6a:	4a04      	ldr	r2, [pc, #16]	@ (8010d7c <LoRaMacEnableRequests+0x1c>)
 8010d6c:	79fb      	ldrb	r3, [r7, #7]
 8010d6e:	f882 3482 	strb.w	r3, [r2, #1154]	@ 0x482
}
 8010d72:	bf00      	nop
 8010d74:	370c      	adds	r7, #12
 8010d76:	46bd      	mov	sp, r7
 8010d78:	bc80      	pop	{r7}
 8010d7a:	4770      	bx	lr
 8010d7c:	20000b30 	.word	0x20000b30

08010d80 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b082      	sub	sp, #8
 8010d84:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8010d86:	4b2c      	ldr	r3, [pc, #176]	@ (8010e38 <LoRaMacHandleRequestEvents+0xb8>)
 8010d88:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8010d8c:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 8010d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8010e38 <LoRaMacHandleRequestEvents+0xb8>)
 8010d90:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d14a      	bne.n	8010e2e <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8010d98:	4b27      	ldr	r3, [pc, #156]	@ (8010e38 <LoRaMacHandleRequestEvents+0xb8>)
 8010d9a:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8010d9e:	f003 0301 	and.w	r3, r3, #1
 8010da2:	b2db      	uxtb	r3, r3
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d006      	beq.n	8010db6 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8010da8:	4a23      	ldr	r2, [pc, #140]	@ (8010e38 <LoRaMacHandleRequestEvents+0xb8>)
 8010daa:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010dae:	f36f 0300 	bfc	r3, #0, #1
 8010db2:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010db6:	4b20      	ldr	r3, [pc, #128]	@ (8010e38 <LoRaMacHandleRequestEvents+0xb8>)
 8010db8:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8010dbc:	f003 0304 	and.w	r3, r3, #4
 8010dc0:	b2db      	uxtb	r3, r3
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d006      	beq.n	8010dd4 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8010dc6:	4a1c      	ldr	r2, [pc, #112]	@ (8010e38 <LoRaMacHandleRequestEvents+0xb8>)
 8010dc8:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010dcc:	f36f 0382 	bfc	r3, #2, #1
 8010dd0:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8010dd4:	2001      	movs	r0, #1
 8010dd6:	f7ff ffc3 	bl	8010d60 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 8010dda:	793b      	ldrb	r3, [r7, #4]
 8010ddc:	f003 0301 	and.w	r3, r3, #1
 8010de0:	b2db      	uxtb	r3, r3
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d005      	beq.n	8010df2 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8010de6:	4b14      	ldr	r3, [pc, #80]	@ (8010e38 <LoRaMacHandleRequestEvents+0xb8>)
 8010de8:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	4813      	ldr	r0, [pc, #76]	@ (8010e3c <LoRaMacHandleRequestEvents+0xbc>)
 8010df0:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 8010df2:	793b      	ldrb	r3, [r7, #4]
 8010df4:	f003 0304 	and.w	r3, r3, #4
 8010df8:	b2db      	uxtb	r3, r3
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d00e      	beq.n	8010e1c <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 8010dfe:	4810      	ldr	r0, [pc, #64]	@ (8010e40 <LoRaMacHandleRequestEvents+0xc0>)
 8010e00:	f004 fd34 	bl	801586c <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 8010e04:	f004 fd7e 	bl	8015904 <LoRaMacConfirmQueueGetCnt>
 8010e08:	4603      	mov	r3, r0
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d006      	beq.n	8010e1c <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 8010e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8010e38 <LoRaMacHandleRequestEvents+0xb8>)
 8010e10:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010e14:	f043 0304 	orr.w	r3, r3, #4
 8010e18:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 8010e1c:	f003 ffee 	bl	8014dfc <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 8010e20:	4a05      	ldr	r2, [pc, #20]	@ (8010e38 <LoRaMacHandleRequestEvents+0xb8>)
 8010e22:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010e26:	f36f 1345 	bfc	r3, #5, #1
 8010e2a:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
}
 8010e2e:	bf00      	nop
 8010e30:	3708      	adds	r7, #8
 8010e32:	46bd      	mov	sp, r7
 8010e34:	bd80      	pop	{r7, pc}
 8010e36:	bf00      	nop
 8010e38:	20000b30 	.word	0x20000b30
 8010e3c:	20000f6c 	.word	0x20000f6c
 8010e40:	20000f80 	.word	0x20000f80

08010e44 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 8010e44:	b580      	push	{r7, lr}
 8010e46:	b082      	sub	sp, #8
 8010e48:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 8010e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8010e74 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 8010e4c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d10a      	bne.n	8010e6a <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 8010e54:	2300      	movs	r3, #0
 8010e56:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 8010e58:	1dfb      	adds	r3, r7, #7
 8010e5a:	4618      	mov	r0, r3
 8010e5c:	f004 faba 	bl	80153d4 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 8010e60:	79fb      	ldrb	r3, [r7, #7]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d001      	beq.n	8010e6a <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 8010e66:	f000 fbb7 	bl	80115d8 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 8010e6a:	bf00      	nop
 8010e6c:	3708      	adds	r7, #8
 8010e6e:	46bd      	mov	sp, r7
 8010e70:	bd80      	pop	{r7, pc}
 8010e72:	bf00      	nop
 8010e74:	20000b30 	.word	0x20000b30

08010e78 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 8010e78:	b580      	push	{r7, lr}
 8010e7a:	b088      	sub	sp, #32
 8010e7c:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8010e7e:	4b24      	ldr	r3, [pc, #144]	@ (8010f10 <LoRaMacHandleIndicationEvents+0x98>)
 8010e80:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8010e84:	f003 0308 	and.w	r3, r3, #8
 8010e88:	b2db      	uxtb	r3, r3
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d00c      	beq.n	8010ea8 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8010e8e:	4a20      	ldr	r2, [pc, #128]	@ (8010f10 <LoRaMacHandleIndicationEvents+0x98>)
 8010e90:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010e94:	f36f 03c3 	bfc	r3, #3, #1
 8010e98:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 8010e9c:	4b1c      	ldr	r3, [pc, #112]	@ (8010f10 <LoRaMacHandleIndicationEvents+0x98>)
 8010e9e:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010ea2:	68db      	ldr	r3, [r3, #12]
 8010ea4:	481b      	ldr	r0, [pc, #108]	@ (8010f14 <LoRaMacHandleIndicationEvents+0x9c>)
 8010ea6:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 8010ea8:	4b19      	ldr	r3, [pc, #100]	@ (8010f10 <LoRaMacHandleIndicationEvents+0x98>)
 8010eaa:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8010eae:	f003 0310 	and.w	r3, r3, #16
 8010eb2:	b2db      	uxtb	r3, r3
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d011      	beq.n	8010edc <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8010eb8:	2307      	movs	r3, #7
 8010eba:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8010ec0:	4b13      	ldr	r3, [pc, #76]	@ (8010f10 <LoRaMacHandleIndicationEvents+0x98>)
 8010ec2:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010ec6:	68db      	ldr	r3, [r3, #12]
 8010ec8:	1d3a      	adds	r2, r7, #4
 8010eca:	4610      	mov	r0, r2
 8010ecc:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 8010ece:	4a10      	ldr	r2, [pc, #64]	@ (8010f10 <LoRaMacHandleIndicationEvents+0x98>)
 8010ed0:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010ed4:	f36f 1304 	bfc	r3, #4, #1
 8010ed8:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8010edc:	4b0c      	ldr	r3, [pc, #48]	@ (8010f10 <LoRaMacHandleIndicationEvents+0x98>)
 8010ede:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8010ee2:	f003 0302 	and.w	r3, r3, #2
 8010ee6:	b2db      	uxtb	r3, r3
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d00c      	beq.n	8010f06 <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8010eec:	4a08      	ldr	r2, [pc, #32]	@ (8010f10 <LoRaMacHandleIndicationEvents+0x98>)
 8010eee:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010ef2:	f36f 0341 	bfc	r3, #1, #1
 8010ef6:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 8010efa:	4b05      	ldr	r3, [pc, #20]	@ (8010f10 <LoRaMacHandleIndicationEvents+0x98>)
 8010efc:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010f00:	685b      	ldr	r3, [r3, #4]
 8010f02:	4805      	ldr	r0, [pc, #20]	@ (8010f18 <LoRaMacHandleIndicationEvents+0xa0>)
 8010f04:	4798      	blx	r3
    }
}
 8010f06:	bf00      	nop
 8010f08:	3720      	adds	r7, #32
 8010f0a:	46bd      	mov	sp, r7
 8010f0c:	bd80      	pop	{r7, pc}
 8010f0e:	bf00      	nop
 8010f10:	20000b30 	.word	0x20000b30
 8010f14:	20000f94 	.word	0x20000f94
 8010f18:	20000f4c 	.word	0x20000f4c

08010f1c <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 8010f1c:	b580      	push	{r7, lr}
 8010f1e:	b082      	sub	sp, #8
 8010f20:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8010f22:	4b33      	ldr	r3, [pc, #204]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010f24:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8010f28:	f003 0301 	and.w	r3, r3, #1
 8010f2c:	b2db      	uxtb	r3, r3
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d05a      	beq.n	8010fe8 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 8010f32:	2300      	movs	r3, #0
 8010f34:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 8010f36:	2300      	movs	r3, #0
 8010f38:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8010f3a:	4b2d      	ldr	r3, [pc, #180]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010f3c:	f893 343c 	ldrb.w	r3, [r3, #1084]	@ 0x43c
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d004      	beq.n	8010f4e <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8010f44:	4b2a      	ldr	r3, [pc, #168]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010f46:	f893 343c 	ldrb.w	r3, [r3, #1084]	@ 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8010f4a:	2b03      	cmp	r3, #3
 8010f4c:	d104      	bne.n	8010f58 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8010f4e:	f002 f8b5 	bl	80130bc <CheckRetransUnconfirmedUplink>
 8010f52:	4603      	mov	r3, r0
 8010f54:	71fb      	strb	r3, [r7, #7]
 8010f56:	e022      	b.n	8010f9e <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 8010f58:	4b25      	ldr	r3, [pc, #148]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010f5a:	f893 343c 	ldrb.w	r3, [r3, #1084]	@ 0x43c
 8010f5e:	2b01      	cmp	r3, #1
 8010f60:	d11d      	bne.n	8010f9e <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 8010f62:	4b23      	ldr	r3, [pc, #140]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010f64:	f893 3413 	ldrb.w	r3, [r3, #1043]	@ 0x413
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d016      	beq.n	8010f9a <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 8010f6c:	f002 f8d4 	bl	8013118 <CheckRetransConfirmedUplink>
 8010f70:	4603      	mov	r3, r0
 8010f72:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 8010f74:	4b1e      	ldr	r3, [pc, #120]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010f76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8010f7a:	f893 3162 	ldrb.w	r3, [r3, #354]	@ 0x162
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d10d      	bne.n	8010f9e <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 8010f82:	79fb      	ldrb	r3, [r7, #7]
 8010f84:	f083 0301 	eor.w	r3, r3, #1
 8010f88:	b2db      	uxtb	r3, r3
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d002      	beq.n	8010f94 <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 8010f8e:	f002 f923 	bl	80131d8 <AckTimeoutRetriesProcess>
 8010f92:	e004      	b.n	8010f9e <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 8010f94:	f002 f962 	bl	801325c <AckTimeoutRetriesFinalize>
 8010f98:	e001      	b.n	8010f9e <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 8010f9a:	2301      	movs	r3, #1
 8010f9c:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 8010f9e:	79fb      	ldrb	r3, [r7, #7]
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d00d      	beq.n	8010fc0 <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8010fa4:	4813      	ldr	r0, [pc, #76]	@ (8010ff4 <LoRaMacHandleMcpsRequest+0xd8>)
 8010fa6:	f00b fdd3 	bl	801cb50 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8010faa:	4b11      	ldr	r3, [pc, #68]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010fac:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010fb0:	f023 0320 	bic.w	r3, r3, #32
 8010fb4:	4a0e      	ldr	r2, [pc, #56]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010fb6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 8010fba:	f002 f8cf 	bl	801315c <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 8010fbe:	e013      	b.n	8010fe8 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 8010fc0:	79bb      	ldrb	r3, [r7, #6]
 8010fc2:	f083 0301 	eor.w	r3, r3, #1
 8010fc6:	b2db      	uxtb	r3, r3
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d00d      	beq.n	8010fe8 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 8010fcc:	4a08      	ldr	r2, [pc, #32]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010fce:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010fd2:	f36f 1345 	bfc	r3, #5, #1
 8010fd6:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            MacCtx.AckTimeoutRetry = false;
 8010fda:	4b05      	ldr	r3, [pc, #20]	@ (8010ff0 <LoRaMacHandleMcpsRequest+0xd4>)
 8010fdc:	2200      	movs	r2, #0
 8010fde:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
            OnTxDelayedTimerEvent( NULL );
 8010fe2:	2000      	movs	r0, #0
 8010fe4:	f000 f88c 	bl	8011100 <OnTxDelayedTimerEvent>
}
 8010fe8:	bf00      	nop
 8010fea:	3708      	adds	r7, #8
 8010fec:	46bd      	mov	sp, r7
 8010fee:	bd80      	pop	{r7, pc}
 8010ff0:	20000b30 	.word	0x20000b30
 8010ff4:	20000e98 	.word	0x20000e98

08010ff8 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010ffc:	4b1b      	ldr	r3, [pc, #108]	@ (801106c <LoRaMacHandleMlmeRequest+0x74>)
 8010ffe:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8011002:	f003 0304 	and.w	r3, r3, #4
 8011006:	b2db      	uxtb	r3, r3
 8011008:	2b00      	cmp	r3, #0
 801100a:	d02c      	beq.n	8011066 <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 801100c:	2001      	movs	r0, #1
 801100e:	f004 fc13 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 8011012:	4603      	mov	r3, r0
 8011014:	2b00      	cmp	r3, #0
 8011016:	d012      	beq.n	801103e <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 8011018:	2001      	movs	r0, #1
 801101a:	f004 fbaf 	bl	801577c <LoRaMacConfirmQueueGetStatus>
 801101e:	4603      	mov	r3, r0
 8011020:	2b00      	cmp	r3, #0
 8011022:	d103      	bne.n	801102c <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 8011024:	4b11      	ldr	r3, [pc, #68]	@ (801106c <LoRaMacHandleMlmeRequest+0x74>)
 8011026:	2200      	movs	r2, #0
 8011028:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801102c:	4b0f      	ldr	r3, [pc, #60]	@ (801106c <LoRaMacHandleMlmeRequest+0x74>)
 801102e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011032:	f023 0302 	bic.w	r3, r3, #2
 8011036:	4a0d      	ldr	r2, [pc, #52]	@ (801106c <LoRaMacHandleMlmeRequest+0x74>)
 8011038:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 801103c:	e013      	b.n	8011066 <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 801103e:	2005      	movs	r0, #5
 8011040:	f004 fbfa 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 8011044:	4603      	mov	r3, r0
 8011046:	2b00      	cmp	r3, #0
 8011048:	d105      	bne.n	8011056 <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 801104a:	2006      	movs	r0, #6
 801104c:	f004 fbf4 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 8011050:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8011052:	2b00      	cmp	r3, #0
 8011054:	d007      	beq.n	8011066 <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8011056:	4b05      	ldr	r3, [pc, #20]	@ (801106c <LoRaMacHandleMlmeRequest+0x74>)
 8011058:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801105c:	f023 0302 	bic.w	r3, r3, #2
 8011060:	4a02      	ldr	r2, [pc, #8]	@ (801106c <LoRaMacHandleMlmeRequest+0x74>)
 8011062:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 8011066:	bf00      	nop
 8011068:	bd80      	pop	{r7, pc}
 801106a:	bf00      	nop
 801106c:	20000b30 	.word	0x20000b30

08011070 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8011070:	b580      	push	{r7, lr}
 8011072:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8011074:	200c      	movs	r0, #12
 8011076:	f004 fbdf 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 801107a:	4603      	mov	r3, r0
 801107c:	2b00      	cmp	r3, #0
 801107e:	d019      	beq.n	80110b4 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8011080:	4b0e      	ldr	r3, [pc, #56]	@ (80110bc <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8011082:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8011086:	f003 0301 	and.w	r3, r3, #1
 801108a:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 801108c:	2b00      	cmp	r3, #0
 801108e:	d111      	bne.n	80110b4 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8011090:	4b0a      	ldr	r3, [pc, #40]	@ (80110bc <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8011092:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8011096:	f003 0304 	and.w	r3, r3, #4
 801109a:	b2db      	uxtb	r3, r3
 801109c:	2b00      	cmp	r3, #0
 801109e:	d009      	beq.n	80110b4 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80110a0:	4b06      	ldr	r3, [pc, #24]	@ (80110bc <LoRaMacCheckForBeaconAcquisition+0x4c>)
 80110a2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80110a6:	f023 0302 	bic.w	r3, r3, #2
 80110aa:	4a04      	ldr	r2, [pc, #16]	@ (80110bc <LoRaMacCheckForBeaconAcquisition+0x4c>)
 80110ac:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 80110b0:	2301      	movs	r3, #1
 80110b2:	e000      	b.n	80110b6 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 80110b4:	2300      	movs	r3, #0
}
 80110b6:	4618      	mov	r0, r3
 80110b8:	bd80      	pop	{r7, pc}
 80110ba:	bf00      	nop
 80110bc:	20000b30 	.word	0x20000b30

080110c0 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 80110c0:	b480      	push	{r7}
 80110c2:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 80110c4:	4b0d      	ldr	r3, [pc, #52]	@ (80110fc <LoRaMacCheckForRxAbort+0x3c>)
 80110c6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80110ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d00f      	beq.n	80110f2 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 80110d2:	4b0a      	ldr	r3, [pc, #40]	@ (80110fc <LoRaMacCheckForRxAbort+0x3c>)
 80110d4:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80110d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80110dc:	4a07      	ldr	r2, [pc, #28]	@ (80110fc <LoRaMacCheckForRxAbort+0x3c>)
 80110de:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80110e2:	4b06      	ldr	r3, [pc, #24]	@ (80110fc <LoRaMacCheckForRxAbort+0x3c>)
 80110e4:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80110e8:	f023 0302 	bic.w	r3, r3, #2
 80110ec:	4a03      	ldr	r2, [pc, #12]	@ (80110fc <LoRaMacCheckForRxAbort+0x3c>)
 80110ee:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 80110f2:	bf00      	nop
 80110f4:	46bd      	mov	sp, r7
 80110f6:	bc80      	pop	{r7}
 80110f8:	4770      	bx	lr
 80110fa:	bf00      	nop
 80110fc:	20000b30 	.word	0x20000b30

08011100 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8011100:	b580      	push	{r7, lr}
 8011102:	b082      	sub	sp, #8
 8011104:	af00      	add	r7, sp, #0
 8011106:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8011108:	4818      	ldr	r0, [pc, #96]	@ (801116c <OnTxDelayedTimerEvent+0x6c>)
 801110a:	f00b fd21 	bl	801cb50 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 801110e:	4b18      	ldr	r3, [pc, #96]	@ (8011170 <OnTxDelayedTimerEvent+0x70>)
 8011110:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011114:	f023 0320 	bic.w	r3, r3, #32
 8011118:	4a15      	ldr	r2, [pc, #84]	@ (8011170 <OnTxDelayedTimerEvent+0x70>)
 801111a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 801111e:	2001      	movs	r0, #1
 8011120:	f001 f9b0 	bl	8012484 <ScheduleTx>
 8011124:	4603      	mov	r3, r0
 8011126:	2b00      	cmp	r3, #0
 8011128:	d01a      	beq.n	8011160 <OnTxDelayedTimerEvent+0x60>
 801112a:	2b0b      	cmp	r3, #11
 801112c:	d018      	beq.n	8011160 <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801112e:	4b10      	ldr	r3, [pc, #64]	@ (8011170 <OnTxDelayedTimerEvent+0x70>)
 8011130:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011134:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 8011138:	b2da      	uxtb	r2, r3
 801113a:	4b0d      	ldr	r3, [pc, #52]	@ (8011170 <OnTxDelayedTimerEvent+0x70>)
 801113c:	f883 243e 	strb.w	r2, [r3, #1086]	@ 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8011140:	4b0b      	ldr	r3, [pc, #44]	@ (8011170 <OnTxDelayedTimerEvent+0x70>)
 8011142:	f893 2412 	ldrb.w	r2, [r3, #1042]	@ 0x412
 8011146:	4b0a      	ldr	r3, [pc, #40]	@ (8011170 <OnTxDelayedTimerEvent+0x70>)
 8011148:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 801114c:	4b08      	ldr	r3, [pc, #32]	@ (8011170 <OnTxDelayedTimerEvent+0x70>)
 801114e:	2209      	movs	r2, #9
 8011150:	f883 243d 	strb.w	r2, [r3, #1085]	@ 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8011154:	2009      	movs	r0, #9
 8011156:	f004 fb3b 	bl	80157d0 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 801115a:	f001 ffff 	bl	801315c <StopRetransmission>
            break;
 801115e:	e000      	b.n	8011162 <OnTxDelayedTimerEvent+0x62>
            break;
 8011160:	bf00      	nop
        }
    }
}
 8011162:	bf00      	nop
 8011164:	3708      	adds	r7, #8
 8011166:	46bd      	mov	sp, r7
 8011168:	bd80      	pop	{r7, pc}
 801116a:	bf00      	nop
 801116c:	20000e98 	.word	0x20000e98
 8011170:	20000b30 	.word	0x20000b30

08011174 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8011174:	b580      	push	{r7, lr}
 8011176:	b082      	sub	sp, #8
 8011178:	af00      	add	r7, sp, #0
 801117a:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 801117c:	4b17      	ldr	r3, [pc, #92]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 801117e:	f893 2415 	ldrb.w	r2, [r3, #1045]	@ 0x415
 8011182:	4b16      	ldr	r3, [pc, #88]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 8011184:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 8011188:	4b14      	ldr	r3, [pc, #80]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 801118a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801118e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011192:	b25a      	sxtb	r2, r3
 8011194:	4b11      	ldr	r3, [pc, #68]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 8011196:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801119a:	4b10      	ldr	r3, [pc, #64]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 801119c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80111a0:	f893 20b9 	ldrb.w	r2, [r3, #185]	@ 0xb9
 80111a4:	4b0d      	ldr	r3, [pc, #52]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 80111a6:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80111aa:	4b0c      	ldr	r3, [pc, #48]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 80111ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80111b0:	f893 20ca 	ldrb.w	r2, [r3, #202]	@ 0xca
 80111b4:	4b09      	ldr	r3, [pc, #36]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 80111b6:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 80111ba:	4b08      	ldr	r3, [pc, #32]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 80111bc:	2200      	movs	r2, #0
 80111be:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 80111c2:	4b06      	ldr	r3, [pc, #24]	@ (80111dc <OnRxWindow1TimerEvent+0x68>)
 80111c4:	2200      	movs	r2, #0
 80111c6:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 80111ca:	4905      	ldr	r1, [pc, #20]	@ (80111e0 <OnRxWindow1TimerEvent+0x6c>)
 80111cc:	4805      	ldr	r0, [pc, #20]	@ (80111e4 <OnRxWindow1TimerEvent+0x70>)
 80111ce:	f001 fb99 	bl	8012904 <RxWindowSetup>
}
 80111d2:	bf00      	nop
 80111d4:	3708      	adds	r7, #8
 80111d6:	46bd      	mov	sp, r7
 80111d8:	bd80      	pop	{r7, pc}
 80111da:	bf00      	nop
 80111dc:	20000b30 	.word	0x20000b30
 80111e0:	20000ee8 	.word	0x20000ee8
 80111e4:	20000eb0 	.word	0x20000eb0

080111e8 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 80111e8:	b580      	push	{r7, lr}
 80111ea:	b082      	sub	sp, #8
 80111ec:	af00      	add	r7, sp, #0
 80111ee:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 80111f0:	4b19      	ldr	r3, [pc, #100]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 80111f2:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d02a      	beq.n	8011250 <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80111fa:	4b17      	ldr	r3, [pc, #92]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 80111fc:	f893 2415 	ldrb.w	r2, [r3, #1045]	@ 0x415
 8011200:	4b15      	ldr	r3, [pc, #84]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 8011202:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 8011206:	4b14      	ldr	r3, [pc, #80]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 8011208:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801120c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8011210:	4a11      	ldr	r2, [pc, #68]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 8011212:	f8c2 33d0 	str.w	r3, [r2, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8011216:	4b10      	ldr	r3, [pc, #64]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 8011218:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801121c:	f893 20b9 	ldrb.w	r2, [r3, #185]	@ 0xb9
 8011220:	4b0d      	ldr	r3, [pc, #52]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 8011222:	f883 23dc 	strb.w	r2, [r3, #988]	@ 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8011226:	4b0c      	ldr	r3, [pc, #48]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 8011228:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801122c:	f893 20ca 	ldrb.w	r2, [r3, #202]	@ 0xca
 8011230:	4b09      	ldr	r3, [pc, #36]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 8011232:	f883 23dd 	strb.w	r2, [r3, #989]	@ 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 8011236:	4b08      	ldr	r3, [pc, #32]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 8011238:	2200      	movs	r2, #0
 801123a:	f883 23de 	strb.w	r2, [r3, #990]	@ 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 801123e:	4b06      	ldr	r3, [pc, #24]	@ (8011258 <OnRxWindow2TimerEvent+0x70>)
 8011240:	2201      	movs	r2, #1
 8011242:	f883 23df 	strb.w	r2, [r3, #991]	@ 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8011246:	4905      	ldr	r1, [pc, #20]	@ (801125c <OnRxWindow2TimerEvent+0x74>)
 8011248:	4805      	ldr	r0, [pc, #20]	@ (8011260 <OnRxWindow2TimerEvent+0x78>)
 801124a:	f001 fb5b 	bl	8012904 <RxWindowSetup>
 801124e:	e000      	b.n	8011252 <OnRxWindow2TimerEvent+0x6a>
        return;
 8011250:	bf00      	nop
}
 8011252:	3708      	adds	r7, #8
 8011254:	46bd      	mov	sp, r7
 8011256:	bd80      	pop	{r7, pc}
 8011258:	20000b30 	.word	0x20000b30
 801125c:	20000efc 	.word	0x20000efc
 8011260:	20000ec8 	.word	0x20000ec8

08011264 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 8011264:	b580      	push	{r7, lr}
 8011266:	b082      	sub	sp, #8
 8011268:	af00      	add	r7, sp, #0
 801126a:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 801126c:	4816      	ldr	r0, [pc, #88]	@ (80112c8 <OnAckTimeoutTimerEvent+0x64>)
 801126e:	f00b fc6f 	bl	801cb50 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 8011272:	4b16      	ldr	r3, [pc, #88]	@ (80112cc <OnAckTimeoutTimerEvent+0x68>)
 8011274:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 8011278:	2b00      	cmp	r3, #0
 801127a:	d003      	beq.n	8011284 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 801127c:	4b13      	ldr	r3, [pc, #76]	@ (80112cc <OnAckTimeoutTimerEvent+0x68>)
 801127e:	2201      	movs	r2, #1
 8011280:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8011284:	4b11      	ldr	r3, [pc, #68]	@ (80112cc <OnAckTimeoutTimerEvent+0x68>)
 8011286:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801128a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801128e:	2b02      	cmp	r3, #2
 8011290:	d106      	bne.n	80112a0 <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 8011292:	4a0e      	ldr	r2, [pc, #56]	@ (80112cc <OnAckTimeoutTimerEvent+0x68>)
 8011294:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8011298:	f043 0320 	orr.w	r3, r3, #32
 801129c:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80112a0:	4b0a      	ldr	r3, [pc, #40]	@ (80112cc <OnAckTimeoutTimerEvent+0x68>)
 80112a2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d00a      	beq.n	80112c0 <OnAckTimeoutTimerEvent+0x5c>
 80112aa:	4b08      	ldr	r3, [pc, #32]	@ (80112cc <OnAckTimeoutTimerEvent+0x68>)
 80112ac:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80112b0:	68db      	ldr	r3, [r3, #12]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d004      	beq.n	80112c0 <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80112b6:	4b05      	ldr	r3, [pc, #20]	@ (80112cc <OnAckTimeoutTimerEvent+0x68>)
 80112b8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80112bc:	68db      	ldr	r3, [r3, #12]
 80112be:	4798      	blx	r3
    }
}
 80112c0:	bf00      	nop
 80112c2:	3708      	adds	r7, #8
 80112c4:	46bd      	mov	sp, r7
 80112c6:	bd80      	pop	{r7, pc}
 80112c8:	20000f28 	.word	0x20000f28
 80112cc:	20000b30 	.word	0x20000b30

080112d0 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 80112d0:	b580      	push	{r7, lr}
 80112d2:	b084      	sub	sp, #16
 80112d4:	af00      	add	r7, sp, #0
 80112d6:	60ba      	str	r2, [r7, #8]
 80112d8:	607b      	str	r3, [r7, #4]
 80112da:	4603      	mov	r3, r0
 80112dc:	73fb      	strb	r3, [r7, #15]
 80112de:	460b      	mov	r3, r1
 80112e0:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 80112e2:	68bb      	ldr	r3, [r7, #8]
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d005      	beq.n	80112f4 <GetFCntDown+0x24>
 80112e8:	69fb      	ldr	r3, [r7, #28]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d002      	beq.n	80112f4 <GetFCntDown+0x24>
 80112ee:	6a3b      	ldr	r3, [r7, #32]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d101      	bne.n	80112f8 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80112f4:	230a      	movs	r3, #10
 80112f6:	e029      	b.n	801134c <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 80112f8:	7bfb      	ldrb	r3, [r7, #15]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d016      	beq.n	801132c <GetFCntDown+0x5c>
 80112fe:	2b01      	cmp	r3, #1
 8011300:	d118      	bne.n	8011334 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 8011302:	79bb      	ldrb	r3, [r7, #6]
 8011304:	2b01      	cmp	r3, #1
 8011306:	d10d      	bne.n	8011324 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 8011308:	7bbb      	ldrb	r3, [r7, #14]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d002      	beq.n	8011314 <GetFCntDown+0x44>
 801130e:	7bbb      	ldrb	r3, [r7, #14]
 8011310:	2b03      	cmp	r3, #3
 8011312:	d103      	bne.n	801131c <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 8011314:	69fb      	ldr	r3, [r7, #28]
 8011316:	2202      	movs	r2, #2
 8011318:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 801131a:	e00d      	b.n	8011338 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 801131c:	69fb      	ldr	r3, [r7, #28]
 801131e:	2201      	movs	r2, #1
 8011320:	701a      	strb	r2, [r3, #0]
            break;
 8011322:	e009      	b.n	8011338 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 8011324:	69fb      	ldr	r3, [r7, #28]
 8011326:	2203      	movs	r2, #3
 8011328:	701a      	strb	r2, [r3, #0]
            break;
 801132a:	e005      	b.n	8011338 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 801132c:	69fb      	ldr	r3, [r7, #28]
 801132e:	2204      	movs	r2, #4
 8011330:	701a      	strb	r2, [r3, #0]
            break;
 8011332:	e001      	b.n	8011338 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8011334:	2305      	movs	r3, #5
 8011336:	e009      	b.n	801134c <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 8011338:	69fb      	ldr	r3, [r7, #28]
 801133a:	7818      	ldrb	r0, [r3, #0]
 801133c:	68bb      	ldr	r3, [r7, #8]
 801133e:	89db      	ldrh	r3, [r3, #14]
 8011340:	461a      	mov	r2, r3
 8011342:	8b39      	ldrh	r1, [r7, #24]
 8011344:	6a3b      	ldr	r3, [r7, #32]
 8011346:	f004 fe9d 	bl	8016084 <LoRaMacCryptoGetFCntDown>
 801134a:	4603      	mov	r3, r0
}
 801134c:	4618      	mov	r0, r3
 801134e:	3710      	adds	r7, #16
 8011350:	46bd      	mov	sp, r7
 8011352:	bd80      	pop	{r7, pc}

08011354 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8011354:	b5b0      	push	{r4, r5, r7, lr}
 8011356:	b084      	sub	sp, #16
 8011358:	af00      	add	r7, sp, #0
 801135a:	4603      	mov	r3, r0
 801135c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801135e:	2303      	movs	r3, #3
 8011360:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 8011362:	4b71      	ldr	r3, [pc, #452]	@ (8011528 <SwitchClass+0x1d4>)
 8011364:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011368:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801136c:	2b02      	cmp	r3, #2
 801136e:	f000 80c1 	beq.w	80114f4 <SwitchClass+0x1a0>
 8011372:	2b02      	cmp	r3, #2
 8011374:	f300 80d2 	bgt.w	801151c <SwitchClass+0x1c8>
 8011378:	2b00      	cmp	r3, #0
 801137a:	d003      	beq.n	8011384 <SwitchClass+0x30>
 801137c:	2b01      	cmp	r3, #1
 801137e:	f000 80a9 	beq.w	80114d4 <SwitchClass+0x180>
 8011382:	e0cb      	b.n	801151c <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8011384:	79fb      	ldrb	r3, [r7, #7]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d10b      	bne.n	80113a2 <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 801138a:	4b67      	ldr	r3, [pc, #412]	@ (8011528 <SwitchClass+0x1d4>)
 801138c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8011390:	4b65      	ldr	r3, [pc, #404]	@ (8011528 <SwitchClass+0x1d4>)
 8011392:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011396:	33b0      	adds	r3, #176	@ 0xb0
 8011398:	32a8      	adds	r2, #168	@ 0xa8
 801139a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801139e:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 80113a2:	79fb      	ldrb	r3, [r7, #7]
 80113a4:	2b01      	cmp	r3, #1
 80113a6:	d10e      	bne.n	80113c6 <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 80113a8:	79fb      	ldrb	r3, [r7, #7]
 80113aa:	4618      	mov	r0, r3
 80113ac:	f003 fd2c 	bl	8014e08 <LoRaMacClassBSwitchClass>
 80113b0:	4603      	mov	r3, r0
 80113b2:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 80113b4:	7bfb      	ldrb	r3, [r7, #15]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d105      	bne.n	80113c6 <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 80113ba:	4b5b      	ldr	r3, [pc, #364]	@ (8011528 <SwitchClass+0x1d4>)
 80113bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80113c0:	79fa      	ldrb	r2, [r7, #7]
 80113c2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 80113c6:	79fb      	ldrb	r3, [r7, #7]
 80113c8:	2b02      	cmp	r3, #2
 80113ca:	f040 80a2 	bne.w	8011512 <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80113ce:	4b56      	ldr	r3, [pc, #344]	@ (8011528 <SwitchClass+0x1d4>)
 80113d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80113d4:	79fa      	ldrb	r2, [r7, #7]
 80113d6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80113da:	4a53      	ldr	r2, [pc, #332]	@ (8011528 <SwitchClass+0x1d4>)
 80113dc:	4b52      	ldr	r3, [pc, #328]	@ (8011528 <SwitchClass+0x1d4>)
 80113de:	f502 7478 	add.w	r4, r2, #992	@ 0x3e0
 80113e2:	f503 7573 	add.w	r5, r3, #972	@ 0x3cc
 80113e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80113e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80113ea:	682b      	ldr	r3, [r5, #0]
 80113ec:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80113ee:	4b4e      	ldr	r3, [pc, #312]	@ (8011528 <SwitchClass+0x1d4>)
 80113f0:	2202      	movs	r2, #2
 80113f2:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80113f6:	2300      	movs	r3, #0
 80113f8:	73bb      	strb	r3, [r7, #14]
 80113fa:	e05b      	b.n	80114b4 <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 80113fc:	4b4a      	ldr	r3, [pc, #296]	@ (8011528 <SwitchClass+0x1d4>)
 80113fe:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8011402:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011406:	212c      	movs	r1, #44	@ 0x2c
 8011408:	fb01 f303 	mul.w	r3, r1, r3
 801140c:	4413      	add	r3, r2
 801140e:	3352      	adds	r3, #82	@ 0x52
 8011410:	781b      	ldrb	r3, [r3, #0]
 8011412:	2b00      	cmp	r3, #0
 8011414:	d048      	beq.n	80114a8 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 8011416:	4b44      	ldr	r3, [pc, #272]	@ (8011528 <SwitchClass+0x1d4>)
 8011418:	f8d3 1484 	ldr.w	r1, [r3, #1156]	@ 0x484
 801141c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8011420:	4b41      	ldr	r3, [pc, #260]	@ (8011528 <SwitchClass+0x1d4>)
 8011422:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011426:	202c      	movs	r0, #44	@ 0x2c
 8011428:	fb00 f202 	mul.w	r2, r0, r2
 801142c:	440a      	add	r2, r1
 801142e:	3268      	adds	r2, #104	@ 0x68
 8011430:	6812      	ldr	r2, [r2, #0]
 8011432:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 8011436:	4b3c      	ldr	r3, [pc, #240]	@ (8011528 <SwitchClass+0x1d4>)
 8011438:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 801143c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011440:	212c      	movs	r1, #44	@ 0x2c
 8011442:	fb01 f303 	mul.w	r3, r1, r3
 8011446:	4413      	add	r3, r2
 8011448:	336c      	adds	r3, #108	@ 0x6c
 801144a:	f993 2000 	ldrsb.w	r2, [r3]
 801144e:	4b36      	ldr	r3, [pc, #216]	@ (8011528 <SwitchClass+0x1d4>)
 8011450:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011454:	b2d2      	uxtb	r2, r2
 8011456:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 801145a:	4b33      	ldr	r3, [pc, #204]	@ (8011528 <SwitchClass+0x1d4>)
 801145c:	f893 2415 	ldrb.w	r2, [r3, #1045]	@ 0x415
 8011460:	4b31      	ldr	r3, [pc, #196]	@ (8011528 <SwitchClass+0x1d4>)
 8011462:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8011466:	4b30      	ldr	r3, [pc, #192]	@ (8011528 <SwitchClass+0x1d4>)
 8011468:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801146c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8011470:	4a2d      	ldr	r2, [pc, #180]	@ (8011528 <SwitchClass+0x1d4>)
 8011472:	f8c2 33e4 	str.w	r3, [r2, #996]	@ 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8011476:	4b2c      	ldr	r3, [pc, #176]	@ (8011528 <SwitchClass+0x1d4>)
 8011478:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801147c:	f893 20b9 	ldrb.w	r2, [r3, #185]	@ 0xb9
 8011480:	4b29      	ldr	r3, [pc, #164]	@ (8011528 <SwitchClass+0x1d4>)
 8011482:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8011486:	4b28      	ldr	r3, [pc, #160]	@ (8011528 <SwitchClass+0x1d4>)
 8011488:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801148c:	f893 20ca 	ldrb.w	r2, [r3, #202]	@ 0xca
 8011490:	4b25      	ldr	r3, [pc, #148]	@ (8011528 <SwitchClass+0x1d4>)
 8011492:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8011496:	4b24      	ldr	r3, [pc, #144]	@ (8011528 <SwitchClass+0x1d4>)
 8011498:	2203      	movs	r2, #3
 801149a:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 801149e:	4b22      	ldr	r3, [pc, #136]	@ (8011528 <SwitchClass+0x1d4>)
 80114a0:	2201      	movs	r2, #1
 80114a2:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
                        break;
 80114a6:	e009      	b.n	80114bc <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80114a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80114ac:	b2db      	uxtb	r3, r3
 80114ae:	3301      	adds	r3, #1
 80114b0:	b2db      	uxtb	r3, r3
 80114b2:	73bb      	strb	r3, [r7, #14]
 80114b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	dd9f      	ble.n	80113fc <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 80114bc:	4b1a      	ldr	r3, [pc, #104]	@ (8011528 <SwitchClass+0x1d4>)
 80114be:	2200      	movs	r2, #0
 80114c0:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 80114c4:	4b19      	ldr	r3, [pc, #100]	@ (801152c <SwitchClass+0x1d8>)
 80114c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114c8:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 80114ca:	f001 fa4b 	bl	8012964 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 80114ce:	2300      	movs	r3, #0
 80114d0:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80114d2:	e01e      	b.n	8011512 <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 80114d4:	79fb      	ldrb	r3, [r7, #7]
 80114d6:	4618      	mov	r0, r3
 80114d8:	f003 fc96 	bl	8014e08 <LoRaMacClassBSwitchClass>
 80114dc:	4603      	mov	r3, r0
 80114de:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 80114e0:	7bfb      	ldrb	r3, [r7, #15]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d117      	bne.n	8011516 <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80114e6:	4b10      	ldr	r3, [pc, #64]	@ (8011528 <SwitchClass+0x1d4>)
 80114e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80114ec:	79fa      	ldrb	r2, [r7, #7]
 80114ee:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            }
            break;
 80114f2:	e010      	b.n	8011516 <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 80114f4:	79fb      	ldrb	r3, [r7, #7]
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d10f      	bne.n	801151a <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 80114fa:	4b0b      	ldr	r3, [pc, #44]	@ (8011528 <SwitchClass+0x1d4>)
 80114fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011500:	79fa      	ldrb	r2, [r7, #7]
 8011502:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 8011506:	4b09      	ldr	r3, [pc, #36]	@ (801152c <SwitchClass+0x1d8>)
 8011508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801150a:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 801150c:	2300      	movs	r3, #0
 801150e:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8011510:	e003      	b.n	801151a <SwitchClass+0x1c6>
            break;
 8011512:	bf00      	nop
 8011514:	e002      	b.n	801151c <SwitchClass+0x1c8>
            break;
 8011516:	bf00      	nop
 8011518:	e000      	b.n	801151c <SwitchClass+0x1c8>
            break;
 801151a:	bf00      	nop
        }
    }

    return status;
 801151c:	7bfb      	ldrb	r3, [r7, #15]
}
 801151e:	4618      	mov	r0, r3
 8011520:	3710      	adds	r7, #16
 8011522:	46bd      	mov	sp, r7
 8011524:	bdb0      	pop	{r4, r5, r7, pc}
 8011526:	bf00      	nop
 8011528:	20000b30 	.word	0x20000b30
 801152c:	0801e590 	.word	0x0801e590

08011530 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8011530:	b580      	push	{r7, lr}
 8011532:	b086      	sub	sp, #24
 8011534:	af00      	add	r7, sp, #0
 8011536:	4603      	mov	r3, r0
 8011538:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801153a:	4b12      	ldr	r3, [pc, #72]	@ (8011584 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 801153c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011540:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 8011544:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 8011546:	79fb      	ldrb	r3, [r7, #7]
 8011548:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 801154a:	230d      	movs	r3, #13
 801154c:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 801154e:	4b0d      	ldr	r3, [pc, #52]	@ (8011584 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 8011550:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011554:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 8011558:	2b00      	cmp	r3, #0
 801155a:	d001      	beq.n	8011560 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 801155c:	230e      	movs	r3, #14
 801155e:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8011560:	4b08      	ldr	r3, [pc, #32]	@ (8011584 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 8011562:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011566:	781b      	ldrb	r3, [r3, #0]
 8011568:	f107 0210 	add.w	r2, r7, #16
 801156c:	4611      	mov	r1, r2
 801156e:	4618      	mov	r0, r3
 8011570:	f005 fbe4 	bl	8016d3c <RegionGetPhyParam>
 8011574:	4603      	mov	r3, r0
 8011576:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8011578:	68fb      	ldr	r3, [r7, #12]
 801157a:	b2db      	uxtb	r3, r3
}
 801157c:	4618      	mov	r0, r3
 801157e:	3718      	adds	r7, #24
 8011580:	46bd      	mov	sp, r7
 8011582:	bd80      	pop	{r7, pc}
 8011584:	20000b30 	.word	0x20000b30

08011588 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8011588:	b580      	push	{r7, lr}
 801158a:	b084      	sub	sp, #16
 801158c:	af00      	add	r7, sp, #0
 801158e:	4603      	mov	r3, r0
 8011590:	71fb      	strb	r3, [r7, #7]
 8011592:	460b      	mov	r3, r1
 8011594:	71bb      	strb	r3, [r7, #6]
 8011596:	4613      	mov	r3, r2
 8011598:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 801159a:	2300      	movs	r3, #0
 801159c:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 801159e:	2300      	movs	r3, #0
 80115a0:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 80115a2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80115a6:	4618      	mov	r0, r3
 80115a8:	f7ff ffc2 	bl	8011530 <GetMaxAppPayloadWithoutFOptsLength>
 80115ac:	4603      	mov	r3, r0
 80115ae:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 80115b0:	79fb      	ldrb	r3, [r7, #7]
 80115b2:	b29a      	uxth	r2, r3
 80115b4:	797b      	ldrb	r3, [r7, #5]
 80115b6:	b29b      	uxth	r3, r3
 80115b8:	4413      	add	r3, r2
 80115ba:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 80115bc:	89ba      	ldrh	r2, [r7, #12]
 80115be:	89fb      	ldrh	r3, [r7, #14]
 80115c0:	429a      	cmp	r2, r3
 80115c2:	d804      	bhi.n	80115ce <ValidatePayloadLength+0x46>
 80115c4:	89bb      	ldrh	r3, [r7, #12]
 80115c6:	2bff      	cmp	r3, #255	@ 0xff
 80115c8:	d801      	bhi.n	80115ce <ValidatePayloadLength+0x46>
    {
        return true;
 80115ca:	2301      	movs	r3, #1
 80115cc:	e000      	b.n	80115d0 <ValidatePayloadLength+0x48>
    }
    return false;
 80115ce:	2300      	movs	r3, #0
}
 80115d0:	4618      	mov	r0, r3
 80115d2:	3710      	adds	r7, #16
 80115d4:	46bd      	mov	sp, r7
 80115d6:	bd80      	pop	{r7, pc}

080115d8 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 80115d8:	b480      	push	{r7}
 80115da:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 80115dc:	4a05      	ldr	r2, [pc, #20]	@ (80115f4 <SetMlmeScheduleUplinkIndication+0x1c>)
 80115de:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80115e2:	f043 0310 	orr.w	r3, r3, #16
 80115e6:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
}
 80115ea:	bf00      	nop
 80115ec:	46bd      	mov	sp, r7
 80115ee:	bc80      	pop	{r7}
 80115f0:	4770      	bx	lr
 80115f2:	bf00      	nop
 80115f4:	20000b30 	.word	0x20000b30

080115f8 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 80115f8:	b590      	push	{r4, r7, lr}
 80115fa:	b0a5      	sub	sp, #148	@ 0x94
 80115fc:	af02      	add	r7, sp, #8
 80115fe:	6078      	str	r0, [r7, #4]
 8011600:	4608      	mov	r0, r1
 8011602:	4611      	mov	r1, r2
 8011604:	461a      	mov	r2, r3
 8011606:	4603      	mov	r3, r0
 8011608:	70fb      	strb	r3, [r7, #3]
 801160a:	460b      	mov	r3, r1
 801160c:	70bb      	strb	r3, [r7, #2]
 801160e:	4613      	mov	r3, r2
 8011610:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8011612:	2300      	movs	r3, #0
 8011614:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 8011618:	2300      	movs	r3, #0
 801161a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 801161e:	2300      	movs	r3, #0
 8011620:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

    while( macIndex < commandsSize )
 8011624:	f000 bcad 	b.w	8011f82 <ProcessMacCommands+0x98a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8011628:	78fb      	ldrb	r3, [r7, #3]
 801162a:	687a      	ldr	r2, [r7, #4]
 801162c:	4413      	add	r3, r2
 801162e:	781b      	ldrb	r3, [r3, #0]
 8011630:	4618      	mov	r0, r3
 8011632:	f003 fef7 	bl	8015424 <LoRaMacCommandsGetCmdSize>
 8011636:	4603      	mov	r3, r0
 8011638:	461a      	mov	r2, r3
 801163a:	78fb      	ldrb	r3, [r7, #3]
 801163c:	441a      	add	r2, r3
 801163e:	78bb      	ldrb	r3, [r7, #2]
 8011640:	429a      	cmp	r2, r3
 8011642:	f300 84a4 	bgt.w	8011f8e <ProcessMacCommands+0x996>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 8011646:	78fb      	ldrb	r3, [r7, #3]
 8011648:	1c5a      	adds	r2, r3, #1
 801164a:	70fa      	strb	r2, [r7, #3]
 801164c:	461a      	mov	r2, r3
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	4413      	add	r3, r2
 8011652:	781b      	ldrb	r3, [r3, #0]
 8011654:	3b02      	subs	r3, #2
 8011656:	2b11      	cmp	r3, #17
 8011658:	f200 849b 	bhi.w	8011f92 <ProcessMacCommands+0x99a>
 801165c:	a201      	add	r2, pc, #4	@ (adr r2, 8011664 <ProcessMacCommands+0x6c>)
 801165e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011662:	bf00      	nop
 8011664:	080116ad 	.word	0x080116ad
 8011668:	080116ef 	.word	0x080116ef
 801166c:	08011831 	.word	0x08011831
 8011670:	0801187d 	.word	0x0801187d
 8011674:	08011985 	.word	0x08011985
 8011678:	080119dd 	.word	0x080119dd
 801167c:	08011a8d 	.word	0x08011a8d
 8011680:	08011af7 	.word	0x08011af7
 8011684:	08011bf9 	.word	0x08011bf9
 8011688:	08011f93 	.word	0x08011f93
 801168c:	08011f93 	.word	0x08011f93
 8011690:	08011c95 	.word	0x08011c95
 8011694:	08011f93 	.word	0x08011f93
 8011698:	08011f93 	.word	0x08011f93
 801169c:	08011dab 	.word	0x08011dab
 80116a0:	08011ddf 	.word	0x08011ddf
 80116a4:	08011e6f 	.word	0x08011e6f
 80116a8:	08011ee7 	.word	0x08011ee7
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 80116ac:	2004      	movs	r0, #4
 80116ae:	f004 f8c3 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 80116b2:	4603      	mov	r3, r0
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	f000 8459 	beq.w	8011f6c <ProcessMacCommands+0x974>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 80116ba:	2104      	movs	r1, #4
 80116bc:	2000      	movs	r0, #0
 80116be:	f004 f82f 	bl	8015720 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 80116c2:	78fb      	ldrb	r3, [r7, #3]
 80116c4:	1c5a      	adds	r2, r3, #1
 80116c6:	70fa      	strb	r2, [r7, #3]
 80116c8:	461a      	mov	r2, r3
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	4413      	add	r3, r2
 80116ce:	781a      	ldrb	r2, [r3, #0]
 80116d0:	4bc0      	ldr	r3, [pc, #768]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 80116d2:	f883 2458 	strb.w	r2, [r3, #1112]	@ 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 80116d6:	78fb      	ldrb	r3, [r7, #3]
 80116d8:	1c5a      	adds	r2, r3, #1
 80116da:	70fa      	strb	r2, [r7, #3]
 80116dc:	461a      	mov	r2, r3
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	4413      	add	r3, r2
 80116e2:	781a      	ldrb	r2, [r3, #0]
 80116e4:	4bbb      	ldr	r3, [pc, #748]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 80116e6:	f883 2459 	strb.w	r2, [r3, #1113]	@ 0x459
                }
                break;
 80116ea:	f000 bc3f 	b.w	8011f6c <ProcessMacCommands+0x974>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 80116ee:	2300      	movs	r3, #0
 80116f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 80116f4:	2300      	movs	r3, #0
 80116f6:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 80116fa:	2300      	movs	r3, #0
 80116fc:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8011700:	2300      	movs	r3, #0
 8011702:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

                if( adrBlockFound == false )
 8011706:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 801170a:	f083 0301 	eor.w	r3, r3, #1
 801170e:	b2db      	uxtb	r3, r3
 8011710:	2b00      	cmp	r3, #0
 8011712:	f000 842d 	beq.w	8011f70 <ProcessMacCommands+0x978>
                {
                    adrBlockFound = true;
 8011716:	2301      	movs	r3, #1
 8011718:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 801171c:	78fb      	ldrb	r3, [r7, #3]
 801171e:	3b01      	subs	r3, #1
 8011720:	687a      	ldr	r2, [r7, #4]
 8011722:	4413      	add	r3, r2
 8011724:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8011726:	78ba      	ldrb	r2, [r7, #2]
 8011728:	78fb      	ldrb	r3, [r7, #3]
 801172a:	1ad3      	subs	r3, r2, r3
 801172c:	b2db      	uxtb	r3, r3
 801172e:	3301      	adds	r3, #1
 8011730:	b2db      	uxtb	r3, r3
 8011732:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8011736:	4ba7      	ldr	r3, [pc, #668]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011738:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801173c:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8011740:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8011744:	4ba3      	ldr	r3, [pc, #652]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011746:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801174a:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 801174e:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8011752:	4ba0      	ldr	r3, [pc, #640]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011754:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011758:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 801175c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8011760:	4b9c      	ldr	r3, [pc, #624]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011762:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011766:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 801176a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 801176e:	4b99      	ldr	r3, [pc, #612]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011770:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011774:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8011778:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 801177c:	4b95      	ldr	r3, [pc, #596]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 801177e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011782:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8011786:	65bb      	str	r3, [r7, #88]	@ 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 8011788:	4b92      	ldr	r3, [pc, #584]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 801178a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801178e:	7818      	ldrb	r0, [r3, #0]
 8011790:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 8011794:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 8011798:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 801179c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80117a0:	9301      	str	r3, [sp, #4]
 80117a2:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 80117a6:	9300      	str	r3, [sp, #0]
 80117a8:	4623      	mov	r3, r4
 80117aa:	f005 fb97 	bl	8016edc <RegionLinkAdrReq>
 80117ae:	4603      	mov	r3, r0
 80117b0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 80117b4:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80117b8:	f003 0307 	and.w	r3, r3, #7
 80117bc:	2b07      	cmp	r3, #7
 80117be:	d114      	bne.n	80117ea <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 80117c0:	4b84      	ldr	r3, [pc, #528]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 80117c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80117c6:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 80117ca:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 80117ce:	4b81      	ldr	r3, [pc, #516]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 80117d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80117d4:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 80117d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 80117dc:	4b7d      	ldr	r3, [pc, #500]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 80117de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80117e2:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 80117e6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 80117ea:	2300      	movs	r3, #0
 80117ec:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80117f0:	e00b      	b.n	801180a <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 80117f2:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 80117f6:	2201      	movs	r2, #1
 80117f8:	4619      	mov	r1, r3
 80117fa:	2003      	movs	r0, #3
 80117fc:	f003 fcba 	bl	8015174 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8011800:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8011804:	3301      	adds	r3, #1
 8011806:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 801180a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801180e:	4a72      	ldr	r2, [pc, #456]	@ (80119d8 <ProcessMacCommands+0x3e0>)
 8011810:	fba2 2303 	umull	r2, r3, r2, r3
 8011814:	089b      	lsrs	r3, r3, #2
 8011816:	b2db      	uxtb	r3, r3
 8011818:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 801181c:	429a      	cmp	r2, r3
 801181e:	d3e8      	bcc.n	80117f2 <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 8011820:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8011824:	78fb      	ldrb	r3, [r7, #3]
 8011826:	4413      	add	r3, r2
 8011828:	b2db      	uxtb	r3, r3
 801182a:	3b01      	subs	r3, #1
 801182c:	70fb      	strb	r3, [r7, #3]
                }
                break;
 801182e:	e39f      	b.n	8011f70 <ProcessMacCommands+0x978>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8011830:	78fb      	ldrb	r3, [r7, #3]
 8011832:	1c5a      	adds	r2, r3, #1
 8011834:	70fa      	strb	r2, [r7, #3]
 8011836:	461a      	mov	r2, r3
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	4413      	add	r3, r2
 801183c:	781a      	ldrb	r2, [r3, #0]
 801183e:	4b65      	ldr	r3, [pc, #404]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011840:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011844:	f002 020f 	and.w	r2, r2, #15
 8011848:	b2d2      	uxtb	r2, r2
 801184a:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 801184e:	4b61      	ldr	r3, [pc, #388]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011850:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011854:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8011858:	461a      	mov	r2, r3
 801185a:	2301      	movs	r3, #1
 801185c:	fa03 f202 	lsl.w	r2, r3, r2
 8011860:	4b5c      	ldr	r3, [pc, #368]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011862:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011866:	b292      	uxth	r2, r2
 8011868:	f8a3 214c 	strh.w	r2, [r3, #332]	@ 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 801186c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011870:	2200      	movs	r2, #0
 8011872:	4619      	mov	r1, r3
 8011874:	2004      	movs	r0, #4
 8011876:	f003 fc7d 	bl	8015174 <LoRaMacCommandsAddCmd>
                break;
 801187a:	e382      	b.n	8011f82 <ProcessMacCommands+0x98a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 801187c:	2307      	movs	r3, #7
 801187e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8011882:	78fb      	ldrb	r3, [r7, #3]
 8011884:	687a      	ldr	r2, [r7, #4]
 8011886:	4413      	add	r3, r2
 8011888:	781b      	ldrb	r3, [r3, #0]
 801188a:	091b      	lsrs	r3, r3, #4
 801188c:	b2db      	uxtb	r3, r3
 801188e:	b25b      	sxtb	r3, r3
 8011890:	f003 0307 	and.w	r3, r3, #7
 8011894:	b25b      	sxtb	r3, r3
 8011896:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 801189a:	78fb      	ldrb	r3, [r7, #3]
 801189c:	687a      	ldr	r2, [r7, #4]
 801189e:	4413      	add	r3, r2
 80118a0:	781b      	ldrb	r3, [r3, #0]
 80118a2:	b25b      	sxtb	r3, r3
 80118a4:	f003 030f 	and.w	r3, r3, #15
 80118a8:	b25b      	sxtb	r3, r3
 80118aa:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 80118ae:	78fb      	ldrb	r3, [r7, #3]
 80118b0:	3301      	adds	r3, #1
 80118b2:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 80118b4:	78fb      	ldrb	r3, [r7, #3]
 80118b6:	1c5a      	adds	r2, r3, #1
 80118b8:	70fa      	strb	r2, [r7, #3]
 80118ba:	461a      	mov	r2, r3
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	4413      	add	r3, r2
 80118c0:	781b      	ldrb	r3, [r3, #0]
 80118c2:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80118c4:	78fb      	ldrb	r3, [r7, #3]
 80118c6:	1c5a      	adds	r2, r3, #1
 80118c8:	70fa      	strb	r2, [r7, #3]
 80118ca:	461a      	mov	r2, r3
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	4413      	add	r3, r2
 80118d0:	781b      	ldrb	r3, [r3, #0]
 80118d2:	021a      	lsls	r2, r3, #8
 80118d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80118d6:	4313      	orrs	r3, r2
 80118d8:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80118da:	78fb      	ldrb	r3, [r7, #3]
 80118dc:	1c5a      	adds	r2, r3, #1
 80118de:	70fa      	strb	r2, [r7, #3]
 80118e0:	461a      	mov	r2, r3
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	4413      	add	r3, r2
 80118e6:	781b      	ldrb	r3, [r3, #0]
 80118e8:	041a      	lsls	r2, r3, #16
 80118ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80118ec:	4313      	orrs	r3, r2
 80118ee:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 80118f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80118f2:	2264      	movs	r2, #100	@ 0x64
 80118f4:	fb02 f303 	mul.w	r3, r2, r3
 80118f8:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 80118fa:	4b36      	ldr	r3, [pc, #216]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 80118fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011900:	781b      	ldrb	r3, [r3, #0]
 8011902:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8011906:	4611      	mov	r1, r2
 8011908:	4618      	mov	r0, r3
 801190a:	f005 fb01 	bl	8016f10 <RegionRxParamSetupReq>
 801190e:	4603      	mov	r3, r0
 8011910:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 8011914:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011918:	f003 0307 	and.w	r3, r3, #7
 801191c:	2b07      	cmp	r3, #7
 801191e:	d123      	bne.n	8011968 <ProcessMacCommands+0x370>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8011920:	f997 204c 	ldrsb.w	r2, [r7, #76]	@ 0x4c
 8011924:	4b2b      	ldr	r3, [pc, #172]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011926:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801192a:	b2d2      	uxtb	r2, r2
 801192c:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8011930:	f997 204c 	ldrsb.w	r2, [r7, #76]	@ 0x4c
 8011934:	4b27      	ldr	r3, [pc, #156]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011936:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801193a:	b2d2      	uxtb	r2, r2
 801193c:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8011940:	4b24      	ldr	r3, [pc, #144]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011942:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011946:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011948:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 801194c:	4b21      	ldr	r3, [pc, #132]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 801194e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011952:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011954:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8011958:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 801195c:	4b1d      	ldr	r3, [pc, #116]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 801195e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011962:	b2d2      	uxtb	r2, r2
 8011964:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
                }
                macCmdPayload[0] = status;
 8011968:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801196c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8011970:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011974:	2201      	movs	r2, #1
 8011976:	4619      	mov	r1, r3
 8011978:	2005      	movs	r0, #5
 801197a:	f003 fbfb 	bl	8015174 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 801197e:	f7ff fe2b 	bl	80115d8 <SetMlmeScheduleUplinkIndication>
                break;
 8011982:	e2fe      	b.n	8011f82 <ProcessMacCommands+0x98a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8011984:	23ff      	movs	r3, #255	@ 0xff
 8011986:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 801198a:	4b12      	ldr	r3, [pc, #72]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 801198c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011990:	2b00      	cmp	r3, #0
 8011992:	d00d      	beq.n	80119b0 <ProcessMacCommands+0x3b8>
 8011994:	4b0f      	ldr	r3, [pc, #60]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 8011996:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d007      	beq.n	80119b0 <ProcessMacCommands+0x3b8>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 80119a0:	4b0c      	ldr	r3, [pc, #48]	@ (80119d4 <ProcessMacCommands+0x3dc>)
 80119a2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	4798      	blx	r3
 80119aa:	4603      	mov	r3, r0
 80119ac:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 80119b0:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80119b4:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80119b8:	787b      	ldrb	r3, [r7, #1]
 80119ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80119be:	b2db      	uxtb	r3, r3
 80119c0:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 80119c4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80119c8:	2202      	movs	r2, #2
 80119ca:	4619      	mov	r1, r3
 80119cc:	2006      	movs	r0, #6
 80119ce:	f003 fbd1 	bl	8015174 <LoRaMacCommandsAddCmd>
                break;
 80119d2:	e2d6      	b.n	8011f82 <ProcessMacCommands+0x98a>
 80119d4:	20000b30 	.word	0x20000b30
 80119d8:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 80119dc:	2303      	movs	r3, #3
 80119de:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 80119e2:	78fb      	ldrb	r3, [r7, #3]
 80119e4:	1c5a      	adds	r2, r3, #1
 80119e6:	70fa      	strb	r2, [r7, #3]
 80119e8:	461a      	mov	r2, r3
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	4413      	add	r3, r2
 80119ee:	781b      	ldrb	r3, [r3, #0]
 80119f0:	b25b      	sxtb	r3, r3
 80119f2:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 80119f6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80119fa:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80119fc:	78fb      	ldrb	r3, [r7, #3]
 80119fe:	1c5a      	adds	r2, r3, #1
 8011a00:	70fa      	strb	r2, [r7, #3]
 8011a02:	461a      	mov	r2, r3
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	4413      	add	r3, r2
 8011a08:	781b      	ldrb	r3, [r3, #0]
 8011a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8011a0c:	78fb      	ldrb	r3, [r7, #3]
 8011a0e:	1c5a      	adds	r2, r3, #1
 8011a10:	70fa      	strb	r2, [r7, #3]
 8011a12:	461a      	mov	r2, r3
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	4413      	add	r3, r2
 8011a18:	781b      	ldrb	r3, [r3, #0]
 8011a1a:	021a      	lsls	r2, r3, #8
 8011a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a1e:	4313      	orrs	r3, r2
 8011a20:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8011a22:	78fb      	ldrb	r3, [r7, #3]
 8011a24:	1c5a      	adds	r2, r3, #1
 8011a26:	70fa      	strb	r2, [r7, #3]
 8011a28:	461a      	mov	r2, r3
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	4413      	add	r3, r2
 8011a2e:	781b      	ldrb	r3, [r3, #0]
 8011a30:	041a      	lsls	r2, r3, #16
 8011a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a34:	4313      	orrs	r3, r2
 8011a36:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 8011a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a3a:	2264      	movs	r2, #100	@ 0x64
 8011a3c:	fb02 f303 	mul.w	r3, r2, r3
 8011a40:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 8011a42:	2300      	movs	r3, #0
 8011a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8011a46:	78fb      	ldrb	r3, [r7, #3]
 8011a48:	1c5a      	adds	r2, r3, #1
 8011a4a:	70fa      	strb	r2, [r7, #3]
 8011a4c:	461a      	mov	r2, r3
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	4413      	add	r3, r2
 8011a52:	781b      	ldrb	r3, [r3, #0]
 8011a54:	b25b      	sxtb	r3, r3
 8011a56:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8011a5a:	4b8c      	ldr	r3, [pc, #560]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011a5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011a60:	781b      	ldrb	r3, [r3, #0]
 8011a62:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8011a66:	4611      	mov	r1, r2
 8011a68:	4618      	mov	r0, r3
 8011a6a:	f005 fa64 	bl	8016f36 <RegionNewChannelReq>
 8011a6e:	4603      	mov	r3, r0
 8011a70:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                macCmdPayload[0] = status;
 8011a74:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011a78:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8011a7c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011a80:	2201      	movs	r2, #1
 8011a82:	4619      	mov	r1, r3
 8011a84:	2007      	movs	r0, #7
 8011a86:	f003 fb75 	bl	8015174 <LoRaMacCommandsAddCmd>
                break;
 8011a8a:	e27a      	b.n	8011f82 <ProcessMacCommands+0x98a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8011a8c:	78fb      	ldrb	r3, [r7, #3]
 8011a8e:	1c5a      	adds	r2, r3, #1
 8011a90:	70fa      	strb	r2, [r7, #3]
 8011a92:	461a      	mov	r2, r3
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	4413      	add	r3, r2
 8011a98:	781b      	ldrb	r3, [r3, #0]
 8011a9a:	f003 030f 	and.w	r3, r3, #15
 8011a9e:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 8011aa2:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d104      	bne.n	8011ab4 <ProcessMacCommands+0x4bc>
                {
                    delay++;
 8011aaa:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8011aae:	3301      	adds	r3, #1
 8011ab0:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8011ab4:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8011ab8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011abc:	fb03 f202 	mul.w	r2, r3, r2
 8011ac0:	4b72      	ldr	r3, [pc, #456]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011ac2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011ac6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8011aca:	4b70      	ldr	r3, [pc, #448]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011acc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011ad0:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8011ad4:	4b6d      	ldr	r3, [pc, #436]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011ad6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011ada:	f502 727a 	add.w	r2, r2, #1000	@ 0x3e8
 8011ade:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8011ae2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011ae6:	2200      	movs	r2, #0
 8011ae8:	4619      	mov	r1, r3
 8011aea:	2008      	movs	r0, #8
 8011aec:	f003 fb42 	bl	8015174 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8011af0:	f7ff fd72 	bl	80115d8 <SetMlmeScheduleUplinkIndication>
                break;
 8011af4:	e245      	b.n	8011f82 <ProcessMacCommands+0x98a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8011af6:	78fb      	ldrb	r3, [r7, #3]
 8011af8:	1c5a      	adds	r2, r3, #1
 8011afa:	70fa      	strb	r2, [r7, #3]
 8011afc:	461a      	mov	r2, r3
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	4413      	add	r3, r2
 8011b02:	781b      	ldrb	r3, [r3, #0]
 8011b04:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8011b08:	2300      	movs	r3, #0
 8011b0a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8011b0e:	2300      	movs	r3, #0
 8011b10:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8011b14:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8011b18:	f003 0320 	and.w	r3, r3, #32
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d002      	beq.n	8011b26 <ProcessMacCommands+0x52e>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8011b20:	2301      	movs	r3, #1
 8011b22:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8011b26:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8011b2a:	f003 0310 	and.w	r3, r3, #16
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d002      	beq.n	8011b38 <ProcessMacCommands+0x540>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 8011b32:	2301      	movs	r3, #1
 8011b34:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8011b38:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8011b3c:	f003 030f 	and.w	r3, r3, #15
 8011b40:	b2db      	uxtb	r3, r3
 8011b42:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8011b46:	4b51      	ldr	r3, [pc, #324]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011b48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011b4c:	781b      	ldrb	r3, [r3, #0]
 8011b4e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8011b52:	4611      	mov	r1, r2
 8011b54:	4618      	mov	r0, r3
 8011b56:	f005 fa01 	bl	8016f5c <RegionTxParamSetupReq>
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b60:	f000 8208 	beq.w	8011f74 <ProcessMacCommands+0x97c>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8011b64:	4b49      	ldr	r3, [pc, #292]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011b66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011b6a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8011b6e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8011b72:	4b46      	ldr	r3, [pc, #280]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011b74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011b78:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8011b7c:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8011b80:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8011b84:	461a      	mov	r2, r3
 8011b86:	4b42      	ldr	r3, [pc, #264]	@ (8011c90 <ProcessMacCommands+0x698>)
 8011b88:	5c9b      	ldrb	r3, [r3, r2]
 8011b8a:	4a40      	ldr	r2, [pc, #256]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011b8c:	f8d2 4484 	ldr.w	r4, [r2, #1156]	@ 0x484
 8011b90:	4618      	mov	r0, r3
 8011b92:	f7ee fe1b 	bl	80007cc <__aeabi_ui2f>
 8011b96:	4603      	mov	r3, r0
 8011b98:	f8c4 30bc 	str.w	r3, [r4, #188]	@ 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8011b9c:	2302      	movs	r3, #2
 8011b9e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8011ba2:	4b3a      	ldr	r3, [pc, #232]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011ba4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011ba8:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 8011bac:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8011bb0:	4b36      	ldr	r3, [pc, #216]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011bb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011bb6:	781b      	ldrb	r3, [r3, #0]
 8011bb8:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011bbc:	4611      	mov	r1, r2
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	f005 f8bc 	bl	8016d3c <RegionGetPhyParam>
 8011bc4:	4603      	mov	r3, r0
 8011bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8011bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bca:	b259      	sxtb	r1, r3
 8011bcc:	4b2f      	ldr	r3, [pc, #188]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011bce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011bd2:	f993 2085 	ldrsb.w	r2, [r3, #133]	@ 0x85
 8011bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011bd8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011bdc:	428a      	cmp	r2, r1
 8011bde:	bfb8      	it	lt
 8011be0:	460a      	movlt	r2, r1
 8011be2:	b252      	sxtb	r2, r2
 8011be4:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8011be8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011bec:	2200      	movs	r2, #0
 8011bee:	4619      	mov	r1, r3
 8011bf0:	2009      	movs	r0, #9
 8011bf2:	f003 fabf 	bl	8015174 <LoRaMacCommandsAddCmd>
                }
                break;
 8011bf6:	e1bd      	b.n	8011f74 <ProcessMacCommands+0x97c>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8011bf8:	2303      	movs	r3, #3
 8011bfa:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8011bfe:	78fb      	ldrb	r3, [r7, #3]
 8011c00:	1c5a      	adds	r2, r3, #1
 8011c02:	70fa      	strb	r2, [r7, #3]
 8011c04:	461a      	mov	r2, r3
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	4413      	add	r3, r2
 8011c0a:	781b      	ldrb	r3, [r3, #0]
 8011c0c:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8011c10:	78fb      	ldrb	r3, [r7, #3]
 8011c12:	1c5a      	adds	r2, r3, #1
 8011c14:	70fa      	strb	r2, [r7, #3]
 8011c16:	461a      	mov	r2, r3
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	4413      	add	r3, r2
 8011c1c:	781b      	ldrb	r3, [r3, #0]
 8011c1e:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8011c20:	78fb      	ldrb	r3, [r7, #3]
 8011c22:	1c5a      	adds	r2, r3, #1
 8011c24:	70fa      	strb	r2, [r7, #3]
 8011c26:	461a      	mov	r2, r3
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	4413      	add	r3, r2
 8011c2c:	781b      	ldrb	r3, [r3, #0]
 8011c2e:	021a      	lsls	r2, r3, #8
 8011c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c32:	4313      	orrs	r3, r2
 8011c34:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8011c36:	78fb      	ldrb	r3, [r7, #3]
 8011c38:	1c5a      	adds	r2, r3, #1
 8011c3a:	70fa      	strb	r2, [r7, #3]
 8011c3c:	461a      	mov	r2, r3
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	4413      	add	r3, r2
 8011c42:	781b      	ldrb	r3, [r3, #0]
 8011c44:	041a      	lsls	r2, r3, #16
 8011c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c48:	4313      	orrs	r3, r2
 8011c4a:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8011c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c4e:	2264      	movs	r2, #100	@ 0x64
 8011c50:	fb02 f303 	mul.w	r3, r2, r3
 8011c54:	627b      	str	r3, [r7, #36]	@ 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8011c56:	4b0d      	ldr	r3, [pc, #52]	@ (8011c8c <ProcessMacCommands+0x694>)
 8011c58:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011c5c:	781b      	ldrb	r3, [r3, #0]
 8011c5e:	f107 0220 	add.w	r2, r7, #32
 8011c62:	4611      	mov	r1, r2
 8011c64:	4618      	mov	r0, r3
 8011c66:	f005 f98c 	bl	8016f82 <RegionDlChannelReq>
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                macCmdPayload[0] = status;
 8011c70:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011c74:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8011c78:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011c7c:	2201      	movs	r2, #1
 8011c7e:	4619      	mov	r1, r3
 8011c80:	200a      	movs	r0, #10
 8011c82:	f003 fa77 	bl	8015174 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8011c86:	f7ff fca7 	bl	80115d8 <SetMlmeScheduleUplinkIndication>
                break;
 8011c8a:	e17a      	b.n	8011f82 <ProcessMacCommands+0x98a>
 8011c8c:	20000b30 	.word	0x20000b30
 8011c90:	0801e548 	.word	0x0801e548
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8011c94:	200a      	movs	r0, #10
 8011c96:	f003 fdcf 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 8011c9a:	4603      	mov	r3, r0
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	f000 816b 	beq.w	8011f78 <ProcessMacCommands+0x980>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8011ca2:	210a      	movs	r1, #10
 8011ca4:	2000      	movs	r0, #0
 8011ca6:	f003 fd3b 	bl	8015720 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 8011caa:	f107 0318 	add.w	r3, r7, #24
 8011cae:	2200      	movs	r2, #0
 8011cb0:	601a      	str	r2, [r3, #0]
 8011cb2:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8011cb4:	f107 0310 	add.w	r3, r7, #16
 8011cb8:	2200      	movs	r2, #0
 8011cba:	601a      	str	r2, [r3, #0]
 8011cbc:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8011cbe:	f107 0308 	add.w	r3, r7, #8
 8011cc2:	2200      	movs	r2, #0
 8011cc4:	601a      	str	r2, [r3, #0]
 8011cc6:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8011cc8:	78fb      	ldrb	r3, [r7, #3]
 8011cca:	1c5a      	adds	r2, r3, #1
 8011ccc:	70fa      	strb	r2, [r7, #3]
 8011cce:	461a      	mov	r2, r3
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	4413      	add	r3, r2
 8011cd4:	781b      	ldrb	r3, [r3, #0]
 8011cd6:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8011cd8:	78fb      	ldrb	r3, [r7, #3]
 8011cda:	1c5a      	adds	r2, r3, #1
 8011cdc:	70fa      	strb	r2, [r7, #3]
 8011cde:	461a      	mov	r2, r3
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	4413      	add	r3, r2
 8011ce4:	781b      	ldrb	r3, [r3, #0]
 8011ce6:	021a      	lsls	r2, r3, #8
 8011ce8:	69bb      	ldr	r3, [r7, #24]
 8011cea:	4313      	orrs	r3, r2
 8011cec:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8011cee:	78fb      	ldrb	r3, [r7, #3]
 8011cf0:	1c5a      	adds	r2, r3, #1
 8011cf2:	70fa      	strb	r2, [r7, #3]
 8011cf4:	461a      	mov	r2, r3
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	4413      	add	r3, r2
 8011cfa:	781b      	ldrb	r3, [r3, #0]
 8011cfc:	041a      	lsls	r2, r3, #16
 8011cfe:	69bb      	ldr	r3, [r7, #24]
 8011d00:	4313      	orrs	r3, r2
 8011d02:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8011d04:	78fb      	ldrb	r3, [r7, #3]
 8011d06:	1c5a      	adds	r2, r3, #1
 8011d08:	70fa      	strb	r2, [r7, #3]
 8011d0a:	461a      	mov	r2, r3
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	4413      	add	r3, r2
 8011d10:	781b      	ldrb	r3, [r3, #0]
 8011d12:	061a      	lsls	r2, r3, #24
 8011d14:	69bb      	ldr	r3, [r7, #24]
 8011d16:	4313      	orrs	r3, r2
 8011d18:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8011d1a:	78fb      	ldrb	r3, [r7, #3]
 8011d1c:	1c5a      	adds	r2, r3, #1
 8011d1e:	70fa      	strb	r2, [r7, #3]
 8011d20:	461a      	mov	r2, r3
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	4413      	add	r3, r2
 8011d26:	781b      	ldrb	r3, [r3, #0]
 8011d28:	b21b      	sxth	r3, r3
 8011d2a:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8011d2c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8011d30:	461a      	mov	r2, r3
 8011d32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011d36:	fb02 f303 	mul.w	r3, r2, r3
 8011d3a:	121b      	asrs	r3, r3, #8
 8011d3c:	b21b      	sxth	r3, r3
 8011d3e:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8011d40:	f107 0310 	add.w	r3, r7, #16
 8011d44:	f107 0218 	add.w	r2, r7, #24
 8011d48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011d4c:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8011d50:	693a      	ldr	r2, [r7, #16]
 8011d52:	4b92      	ldr	r3, [pc, #584]	@ (8011f9c <ProcessMacCommands+0x9a4>)
 8011d54:	4413      	add	r3, r2
 8011d56:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8011d58:	f107 0308 	add.w	r3, r7, #8
 8011d5c:	4618      	mov	r0, r3
 8011d5e:	f00a fa11 	bl	801c184 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8011d62:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8011d66:	4b8e      	ldr	r3, [pc, #568]	@ (8011fa0 <ProcessMacCommands+0x9a8>)
 8011d68:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8011d6c:	9200      	str	r2, [sp, #0]
 8011d6e:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 8011d72:	f107 0210 	add.w	r2, r7, #16
 8011d76:	ca06      	ldmia	r2, {r1, r2}
 8011d78:	f00a f99d 	bl	801c0b6 <SysTimeSub>
 8011d7c:	f107 0010 	add.w	r0, r7, #16
 8011d80:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011d82:	9300      	str	r3, [sp, #0]
 8011d84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011d86:	f107 0208 	add.w	r2, r7, #8
 8011d8a:	ca06      	ldmia	r2, {r1, r2}
 8011d8c:	f00a f95a 	bl	801c044 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8011d90:	f107 0310 	add.w	r3, r7, #16
 8011d94:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011d98:	f00a f9c6 	bl	801c128 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8011d9c:	f003 f872 	bl	8014e84 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8011da0:	4b7f      	ldr	r3, [pc, #508]	@ (8011fa0 <ProcessMacCommands+0x9a8>)
 8011da2:	2201      	movs	r2, #1
 8011da4:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                }
                break;
 8011da8:	e0e6      	b.n	8011f78 <ProcessMacCommands+0x980>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8011daa:	200d      	movs	r0, #13
 8011dac:	f003 fd44 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 8011db0:	4603      	mov	r3, r0
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	f000 80e2 	beq.w	8011f7c <ProcessMacCommands+0x984>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8011db8:	210d      	movs	r1, #13
 8011dba:	2000      	movs	r0, #0
 8011dbc:	f003 fcb0 	bl	8015720 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8011dc0:	4b77      	ldr	r3, [pc, #476]	@ (8011fa0 <ProcessMacCommands+0x9a8>)
 8011dc2:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 8011dc6:	2b04      	cmp	r3, #4
 8011dc8:	f000 80d8 	beq.w	8011f7c <ProcessMacCommands+0x984>
 8011dcc:	4b74      	ldr	r3, [pc, #464]	@ (8011fa0 <ProcessMacCommands+0x9a8>)
 8011dce:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 8011dd2:	2b05      	cmp	r3, #5
 8011dd4:	f000 80d2 	beq.w	8011f7c <ProcessMacCommands+0x984>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8011dd8:	f003 f835 	bl	8014e46 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8011ddc:	e0ce      	b.n	8011f7c <ProcessMacCommands+0x984>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8011dde:	2303      	movs	r3, #3
 8011de0:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 8011de4:	2300      	movs	r3, #0
 8011de6:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8011de8:	78fb      	ldrb	r3, [r7, #3]
 8011dea:	1c5a      	adds	r2, r3, #1
 8011dec:	70fa      	strb	r2, [r7, #3]
 8011dee:	461a      	mov	r2, r3
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	4413      	add	r3, r2
 8011df4:	781b      	ldrb	r3, [r3, #0]
 8011df6:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8011df8:	78fb      	ldrb	r3, [r7, #3]
 8011dfa:	1c5a      	adds	r2, r3, #1
 8011dfc:	70fa      	strb	r2, [r7, #3]
 8011dfe:	461a      	mov	r2, r3
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	4413      	add	r3, r2
 8011e04:	781b      	ldrb	r3, [r3, #0]
 8011e06:	021b      	lsls	r3, r3, #8
 8011e08:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011e0a:	4313      	orrs	r3, r2
 8011e0c:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8011e0e:	78fb      	ldrb	r3, [r7, #3]
 8011e10:	1c5a      	adds	r2, r3, #1
 8011e12:	70fa      	strb	r2, [r7, #3]
 8011e14:	461a      	mov	r2, r3
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	4413      	add	r3, r2
 8011e1a:	781b      	ldrb	r3, [r3, #0]
 8011e1c:	041b      	lsls	r3, r3, #16
 8011e1e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011e20:	4313      	orrs	r3, r2
 8011e22:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 8011e24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011e26:	2264      	movs	r2, #100	@ 0x64
 8011e28:	fb02 f303 	mul.w	r3, r2, r3
 8011e2c:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 8011e2e:	78fb      	ldrb	r3, [r7, #3]
 8011e30:	1c5a      	adds	r2, r3, #1
 8011e32:	70fa      	strb	r2, [r7, #3]
 8011e34:	461a      	mov	r2, r3
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	4413      	add	r3, r2
 8011e3a:	781b      	ldrb	r3, [r3, #0]
 8011e3c:	f003 030f 	and.w	r3, r3, #15
 8011e40:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8011e44:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8011e48:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011e4a:	4618      	mov	r0, r3
 8011e4c:	f003 f801 	bl	8014e52 <LoRaMacClassBPingSlotChannelReq>
 8011e50:	4603      	mov	r3, r0
 8011e52:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 8011e56:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8011e5a:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8011e5e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011e62:	2201      	movs	r2, #1
 8011e64:	4619      	mov	r1, r3
 8011e66:	2011      	movs	r0, #17
 8011e68:	f003 f984 	bl	8015174 <LoRaMacCommandsAddCmd>
                break;
 8011e6c:	e089      	b.n	8011f82 <ProcessMacCommands+0x98a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8011e6e:	200e      	movs	r0, #14
 8011e70:	f003 fce2 	bl	8015838 <LoRaMacConfirmQueueIsCmdActive>
 8011e74:	4603      	mov	r3, r0
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	f000 8082 	beq.w	8011f80 <ProcessMacCommands+0x988>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8011e7c:	210e      	movs	r1, #14
 8011e7e:	2000      	movs	r0, #0
 8011e80:	f003 fc4e 	bl	8015720 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8011e84:	2300      	movs	r3, #0
 8011e86:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8011e90:	78fb      	ldrb	r3, [r7, #3]
 8011e92:	1c5a      	adds	r2, r3, #1
 8011e94:	70fa      	strb	r2, [r7, #3]
 8011e96:	461a      	mov	r2, r3
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	4413      	add	r3, r2
 8011e9c:	781b      	ldrb	r3, [r3, #0]
 8011e9e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8011ea2:	78fb      	ldrb	r3, [r7, #3]
 8011ea4:	1c5a      	adds	r2, r3, #1
 8011ea6:	70fa      	strb	r2, [r7, #3]
 8011ea8:	461a      	mov	r2, r3
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	4413      	add	r3, r2
 8011eae:	781b      	ldrb	r3, [r3, #0]
 8011eb0:	021b      	lsls	r3, r3, #8
 8011eb2:	b21a      	sxth	r2, r3
 8011eb4:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8011eb8:	4313      	orrs	r3, r2
 8011eba:	b21b      	sxth	r3, r3
 8011ebc:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8011ec0:	78fb      	ldrb	r3, [r7, #3]
 8011ec2:	1c5a      	adds	r2, r3, #1
 8011ec4:	70fa      	strb	r2, [r7, #3]
 8011ec6:	461a      	mov	r2, r3
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	4413      	add	r3, r2
 8011ecc:	781b      	ldrb	r3, [r3, #0]
 8011ece:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8011ed2:	4b34      	ldr	r3, [pc, #208]	@ (8011fa4 <ProcessMacCommands+0x9ac>)
 8011ed4:	681a      	ldr	r2, [r3, #0]
 8011ed6:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 8011eda:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8011ede:	4618      	mov	r0, r3
 8011ee0:	f002 ffc3 	bl	8014e6a <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8011ee4:	e04c      	b.n	8011f80 <ProcessMacCommands+0x988>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8011ee6:	2300      	movs	r3, #0
 8011ee8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8011eec:	78fb      	ldrb	r3, [r7, #3]
 8011eee:	1c5a      	adds	r2, r3, #1
 8011ef0:	70fa      	strb	r2, [r7, #3]
 8011ef2:	461a      	mov	r2, r3
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	4413      	add	r3, r2
 8011ef8:	781b      	ldrb	r3, [r3, #0]
 8011efa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8011efe:	78fb      	ldrb	r3, [r7, #3]
 8011f00:	1c5a      	adds	r2, r3, #1
 8011f02:	70fa      	strb	r2, [r7, #3]
 8011f04:	461a      	mov	r2, r3
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	4413      	add	r3, r2
 8011f0a:	781b      	ldrb	r3, [r3, #0]
 8011f0c:	021b      	lsls	r3, r3, #8
 8011f0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011f12:	4313      	orrs	r3, r2
 8011f14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8011f18:	78fb      	ldrb	r3, [r7, #3]
 8011f1a:	1c5a      	adds	r2, r3, #1
 8011f1c:	70fa      	strb	r2, [r7, #3]
 8011f1e:	461a      	mov	r2, r3
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	4413      	add	r3, r2
 8011f24:	781b      	ldrb	r3, [r3, #0]
 8011f26:	041b      	lsls	r3, r3, #16
 8011f28:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011f2c:	4313      	orrs	r3, r2
 8011f2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 8011f32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011f36:	2264      	movs	r2, #100	@ 0x64
 8011f38:	fb02 f303 	mul.w	r3, r2, r3
 8011f3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8011f40:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8011f44:	f002 ffa4 	bl	8014e90 <LoRaMacClassBBeaconFreqReq>
 8011f48:	4603      	mov	r3, r0
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d003      	beq.n	8011f56 <ProcessMacCommands+0x95e>
                    {
                        macCmdPayload[0] = 1;
 8011f4e:	2301      	movs	r3, #1
 8011f50:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 8011f54:	e002      	b.n	8011f5c <ProcessMacCommands+0x964>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8011f56:	2300      	movs	r3, #0
 8011f58:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8011f5c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011f60:	2201      	movs	r2, #1
 8011f62:	4619      	mov	r1, r3
 8011f64:	2013      	movs	r0, #19
 8011f66:	f003 f905 	bl	8015174 <LoRaMacCommandsAddCmd>
                }
                break;
 8011f6a:	e00a      	b.n	8011f82 <ProcessMacCommands+0x98a>
                break;
 8011f6c:	bf00      	nop
 8011f6e:	e008      	b.n	8011f82 <ProcessMacCommands+0x98a>
                break;
 8011f70:	bf00      	nop
 8011f72:	e006      	b.n	8011f82 <ProcessMacCommands+0x98a>
                break;
 8011f74:	bf00      	nop
 8011f76:	e004      	b.n	8011f82 <ProcessMacCommands+0x98a>
                break;
 8011f78:	bf00      	nop
 8011f7a:	e002      	b.n	8011f82 <ProcessMacCommands+0x98a>
                break;
 8011f7c:	bf00      	nop
 8011f7e:	e000      	b.n	8011f82 <ProcessMacCommands+0x98a>
                break;
 8011f80:	bf00      	nop
    while( macIndex < commandsSize )
 8011f82:	78fa      	ldrb	r2, [r7, #3]
 8011f84:	78bb      	ldrb	r3, [r7, #2]
 8011f86:	429a      	cmp	r2, r3
 8011f88:	f4ff ab4e 	bcc.w	8011628 <ProcessMacCommands+0x30>
 8011f8c:	e002      	b.n	8011f94 <ProcessMacCommands+0x99c>
            return;
 8011f8e:	bf00      	nop
 8011f90:	e000      	b.n	8011f94 <ProcessMacCommands+0x99c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8011f92:	bf00      	nop
        }
    }
}
 8011f94:	378c      	adds	r7, #140	@ 0x8c
 8011f96:	46bd      	mov	sp, r7
 8011f98:	bd90      	pop	{r4, r7, pc}
 8011f9a:	bf00      	nop
 8011f9c:	12d53d80 	.word	0x12d53d80
 8011fa0:	20000b30 	.word	0x20000b30
 8011fa4:	20000b20 	.word	0x20000b20

08011fa8 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b08e      	sub	sp, #56	@ 0x38
 8011fac:	af02      	add	r7, sp, #8
 8011fae:	60f8      	str	r0, [r7, #12]
 8011fb0:	607a      	str	r2, [r7, #4]
 8011fb2:	461a      	mov	r2, r3
 8011fb4:	460b      	mov	r3, r1
 8011fb6:	72fb      	strb	r3, [r7, #11]
 8011fb8:	4613      	mov	r3, r2
 8011fba:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011fbc:	2303      	movs	r3, #3
 8011fbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8011fc2:	4b7d      	ldr	r3, [pc, #500]	@ (80121b8 <Send+0x210>)
 8011fc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011fc8:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8011fcc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8011fd0:	4b79      	ldr	r3, [pc, #484]	@ (80121b8 <Send+0x210>)
 8011fd2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011fd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011fda:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8011fde:	4b76      	ldr	r3, [pc, #472]	@ (80121b8 <Send+0x210>)
 8011fe0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011fe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8011fea:	4b73      	ldr	r3, [pc, #460]	@ (80121b8 <Send+0x210>)
 8011fec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011ff0:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d101      	bne.n	8011ffc <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8011ff8:	2307      	movs	r3, #7
 8011ffa:	e0d9      	b.n	80121b0 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 8011ffc:	4b6e      	ldr	r3, [pc, #440]	@ (80121b8 <Send+0x210>)
 8011ffe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012002:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8012006:	2b00      	cmp	r3, #0
 8012008:	d105      	bne.n	8012016 <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 801200a:	4b6b      	ldr	r3, [pc, #428]	@ (80121b8 <Send+0x210>)
 801200c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012010:	2200      	movs	r2, #0
 8012012:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
    }

    fCtrl.Value = 0;
 8012016:	2300      	movs	r3, #0
 8012018:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 801201c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012020:	f36f 0303 	bfc	r3, #0, #4
 8012024:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 8012028:	4b63      	ldr	r3, [pc, #396]	@ (80121b8 <Send+0x210>)
 801202a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801202e:	f893 207e 	ldrb.w	r2, [r3, #126]	@ 0x7e
 8012032:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012036:	f362 13c7 	bfi	r3, r2, #7, #1
 801203a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 801203e:	4b5e      	ldr	r3, [pc, #376]	@ (80121b8 <Send+0x210>)
 8012040:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012044:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012048:	2b01      	cmp	r3, #1
 801204a:	d106      	bne.n	801205a <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 801204c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012050:	f043 0310 	orr.w	r3, r3, #16
 8012054:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8012058:	e005      	b.n	8012066 <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 801205a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801205e:	f36f 1304 	bfc	r3, #4, #1
 8012062:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 8012066:	4b54      	ldr	r3, [pc, #336]	@ (80121b8 <Send+0x210>)
 8012068:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801206c:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8012070:	2b00      	cmp	r3, #0
 8012072:	d005      	beq.n	8012080 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 8012074:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012078:	f043 0320 	orr.w	r3, r3, #32
 801207c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 8012080:	4b4d      	ldr	r3, [pc, #308]	@ (80121b8 <Send+0x210>)
 8012082:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012086:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 801208a:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 801208c:	2301      	movs	r3, #1
 801208e:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8012090:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012094:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8012098:	b2db      	uxtb	r3, r3
 801209a:	2b00      	cmp	r3, #0
 801209c:	bf14      	ite	ne
 801209e:	2301      	movne	r3, #1
 80120a0:	2300      	moveq	r3, #0
 80120a2:	b2db      	uxtb	r3, r3
 80120a4:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 80120a6:	4b44      	ldr	r3, [pc, #272]	@ (80121b8 <Send+0x210>)
 80120a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80120ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120b0:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 80120b2:	4b41      	ldr	r3, [pc, #260]	@ (80121b8 <Send+0x210>)
 80120b4:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 80120b8:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 80120ba:	4b3f      	ldr	r3, [pc, #252]	@ (80121b8 <Send+0x210>)
 80120bc:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	@ 0x3f6
 80120c0:	847b      	strh	r3, [r7, #34]	@ 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80120c2:	4b3d      	ldr	r3, [pc, #244]	@ (80121b8 <Send+0x210>)
 80120c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80120c8:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 80120cc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 80120d0:	4b39      	ldr	r3, [pc, #228]	@ (80121b8 <Send+0x210>)
 80120d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80120d6:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 80120da:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80120de:	4b36      	ldr	r3, [pc, #216]	@ (80121b8 <Send+0x210>)
 80120e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80120e4:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 80120e8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 80120ec:	4b32      	ldr	r3, [pc, #200]	@ (80121b8 <Send+0x210>)
 80120ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80120f2:	781b      	ldrb	r3, [r3, #0]
 80120f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 80120f8:	4b2f      	ldr	r3, [pc, #188]	@ (80121b8 <Send+0x210>)
 80120fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80120fe:	f103 0185 	add.w	r1, r3, #133	@ 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 8012102:	4b2d      	ldr	r3, [pc, #180]	@ (80121b8 <Send+0x210>)
 8012104:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8012108:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 801210c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8012110:	f107 0014 	add.w	r0, r7, #20
 8012114:	f002 fdc0 	bl	8014c98 <LoRaMacAdrCalcNext>
 8012118:	4603      	mov	r3, r0
 801211a:	461a      	mov	r2, r3
 801211c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012120:	f362 1386 	bfi	r3, r2, #6, #1
 8012124:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8012128:	7afa      	ldrb	r2, [r7, #11]
 801212a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 801212e:	893b      	ldrh	r3, [r7, #8]
 8012130:	9300      	str	r3, [sp, #0]
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	68f8      	ldr	r0, [r7, #12]
 8012136:	f000 fc5b 	bl	80129f0 <PrepareFrame>
 801213a:	4603      	mov	r3, r0
 801213c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8012140:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012144:	2b00      	cmp	r3, #0
 8012146:	d003      	beq.n	8012150 <Send+0x1a8>
 8012148:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801214c:	2b0a      	cmp	r3, #10
 801214e:	d107      	bne.n	8012160 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8012150:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8012154:	4618      	mov	r0, r3
 8012156:	f000 f995 	bl	8012484 <ScheduleTx>
 801215a:	4603      	mov	r3, r0
 801215c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8012160:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012164:	2b00      	cmp	r3, #0
 8012166:	d00e      	beq.n	8012186 <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 8012168:	4b13      	ldr	r3, [pc, #76]	@ (80121b8 <Send+0x210>)
 801216a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801216e:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8012172:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 8012176:	4b10      	ldr	r3, [pc, #64]	@ (80121b8 <Send+0x210>)
 8012178:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801217c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8012180:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 8012184:	e012      	b.n	80121ac <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 8012186:	4b0c      	ldr	r3, [pc, #48]	@ (80121b8 <Send+0x210>)
 8012188:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801218c:	2200      	movs	r2, #0
 801218e:	f883 214b 	strb.w	r2, [r3, #331]	@ 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 8012192:	4b09      	ldr	r3, [pc, #36]	@ (80121b8 <Send+0x210>)
 8012194:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801219a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 801219e:	f003 f865 	bl	801526c <LoRaMacCommandsRemoveNoneStickyCmds>
 80121a2:	4603      	mov	r3, r0
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d001      	beq.n	80121ac <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80121a8:	2313      	movs	r3, #19
 80121aa:	e001      	b.n	80121b0 <Send+0x208>
        }
    }
    return status;
 80121ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80121b0:	4618      	mov	r0, r3
 80121b2:	3730      	adds	r7, #48	@ 0x30
 80121b4:	46bd      	mov	sp, r7
 80121b6:	bd80      	pop	{r7, pc}
 80121b8:	20000b30 	.word	0x20000b30

080121bc <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 80121bc:	b580      	push	{r7, lr}
 80121be:	b084      	sub	sp, #16
 80121c0:	af00      	add	r7, sp, #0
 80121c2:	4603      	mov	r3, r0
 80121c4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80121c6:	2300      	movs	r3, #0
 80121c8:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 80121ca:	2300      	movs	r3, #0
 80121cc:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 80121ce:	2301      	movs	r3, #1
 80121d0:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 80121d2:	79fb      	ldrb	r3, [r7, #7]
 80121d4:	2bff      	cmp	r3, #255	@ 0xff
 80121d6:	d129      	bne.n	801222c <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 80121d8:	2000      	movs	r0, #0
 80121da:	f7ff f8bb 	bl	8011354 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 80121de:	4b1a      	ldr	r3, [pc, #104]	@ (8012248 <SendReJoinReq+0x8c>)
 80121e0:	2200      	movs	r2, #0
 80121e2:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 80121e6:	4b18      	ldr	r3, [pc, #96]	@ (8012248 <SendReJoinReq+0x8c>)
 80121e8:	4a18      	ldr	r2, [pc, #96]	@ (801224c <SendReJoinReq+0x90>)
 80121ea:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80121ee:	4b16      	ldr	r3, [pc, #88]	@ (8012248 <SendReJoinReq+0x8c>)
 80121f0:	22ff      	movs	r2, #255	@ 0xff
 80121f2:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 80121f6:	7b3b      	ldrb	r3, [r7, #12]
 80121f8:	f36f 1347 	bfc	r3, #5, #3
 80121fc:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 80121fe:	7b3a      	ldrb	r2, [r7, #12]
 8012200:	4b11      	ldr	r3, [pc, #68]	@ (8012248 <SendReJoinReq+0x8c>)
 8012202:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 8012206:	f7fc fd87 	bl	800ed18 <SecureElementGetJoinEui>
 801220a:	4603      	mov	r3, r0
 801220c:	2208      	movs	r2, #8
 801220e:	4619      	mov	r1, r3
 8012210:	480f      	ldr	r0, [pc, #60]	@ (8012250 <SendReJoinReq+0x94>)
 8012212:	f006 ff3c 	bl	801908e <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 8012216:	f7fc fd5b 	bl	800ecd0 <SecureElementGetDevEui>
 801221a:	4603      	mov	r3, r0
 801221c:	2208      	movs	r2, #8
 801221e:	4619      	mov	r1, r3
 8012220:	480c      	ldr	r0, [pc, #48]	@ (8012254 <SendReJoinReq+0x98>)
 8012222:	f006 ff34 	bl	801908e <memcpy1>

            allowDelayedTx = false;
 8012226:	2300      	movs	r3, #0
 8012228:	73fb      	strb	r3, [r7, #15]

            break;
 801222a:	e002      	b.n	8012232 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801222c:	2302      	movs	r3, #2
 801222e:	73bb      	strb	r3, [r7, #14]
            break;
 8012230:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8012232:	7bfb      	ldrb	r3, [r7, #15]
 8012234:	4618      	mov	r0, r3
 8012236:	f000 f925 	bl	8012484 <ScheduleTx>
 801223a:	4603      	mov	r3, r0
 801223c:	73bb      	strb	r3, [r7, #14]
    return status;
 801223e:	7bbb      	ldrb	r3, [r7, #14]
}
 8012240:	4618      	mov	r0, r3
 8012242:	3710      	adds	r7, #16
 8012244:	46bd      	mov	sp, r7
 8012246:	bd80      	pop	{r7, pc}
 8012248:	20000b30 	.word	0x20000b30
 801224c:	20000b32 	.word	0x20000b32
 8012250:	20000c3e 	.word	0x20000c3e
 8012254:	20000c46 	.word	0x20000c46

08012258 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8012258:	b580      	push	{r7, lr}
 801225a:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 801225c:	f002 fda2 	bl	8014da4 <LoRaMacClassBIsBeaconExpected>
 8012260:	4603      	mov	r3, r0
 8012262:	2b00      	cmp	r3, #0
 8012264:	d001      	beq.n	801226a <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8012266:	230e      	movs	r3, #14
 8012268:	e015      	b.n	8012296 <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 801226a:	4b0c      	ldr	r3, [pc, #48]	@ (801229c <CheckForClassBCollision+0x44>)
 801226c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012270:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012274:	2b01      	cmp	r3, #1
 8012276:	d10d      	bne.n	8012294 <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8012278:	f002 fd9b 	bl	8014db2 <LoRaMacClassBIsPingExpected>
 801227c:	4603      	mov	r3, r0
 801227e:	2b00      	cmp	r3, #0
 8012280:	d001      	beq.n	8012286 <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8012282:	230f      	movs	r3, #15
 8012284:	e007      	b.n	8012296 <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8012286:	f002 fd9b 	bl	8014dc0 <LoRaMacClassBIsMulticastExpected>
 801228a:	4603      	mov	r3, r0
 801228c:	2b00      	cmp	r3, #0
 801228e:	d001      	beq.n	8012294 <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8012290:	230f      	movs	r3, #15
 8012292:	e000      	b.n	8012296 <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 8012294:	2300      	movs	r3, #0
}
 8012296:	4618      	mov	r0, r3
 8012298:	bd80      	pop	{r7, pc}
 801229a:	bf00      	nop
 801229c:	20000b30 	.word	0x20000b30

080122a0 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 80122a0:	b590      	push	{r4, r7, lr}
 80122a2:	b083      	sub	sp, #12
 80122a4:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80122a6:	4b3f      	ldr	r3, [pc, #252]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 80122a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80122ac:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80122ae:	4b3d      	ldr	r3, [pc, #244]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 80122b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80122b4:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 80122b6:	4b3b      	ldr	r3, [pc, #236]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 80122b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80122bc:	f893 10b9 	ldrb.w	r1, [r3, #185]	@ 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 80122c0:	4b38      	ldr	r3, [pc, #224]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 80122c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80122c6:	f993 2085 	ldrsb.w	r2, [r3, #133]	@ 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 80122ca:	4b36      	ldr	r3, [pc, #216]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 80122cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80122d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 80122d4:	b25b      	sxtb	r3, r3
 80122d6:	f004 feab 	bl	8017030 <RegionApplyDrOffset>
 80122da:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80122dc:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 80122de:	4b31      	ldr	r3, [pc, #196]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 80122e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80122e4:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 80122e8:	4b2e      	ldr	r3, [pc, #184]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 80122ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80122ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80122f2:	482d      	ldr	r0, [pc, #180]	@ (80123a8 <ComputeRxWindowParameters+0x108>)
 80122f4:	9000      	str	r0, [sp, #0]
 80122f6:	4620      	mov	r0, r4
 80122f8:	f004 fdaa 	bl	8016e50 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80122fc:	4b29      	ldr	r3, [pc, #164]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 80122fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012302:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 8012304:	4b27      	ldr	r3, [pc, #156]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012306:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801230a:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801230e:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8012310:	4b24      	ldr	r3, [pc, #144]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012312:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8012316:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 801231a:	4b22      	ldr	r3, [pc, #136]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 801231c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8012320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012324:	4c21      	ldr	r4, [pc, #132]	@ (80123ac <ComputeRxWindowParameters+0x10c>)
 8012326:	9400      	str	r4, [sp, #0]
 8012328:	f004 fd92 	bl	8016e50 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 801232c:	4b1d      	ldr	r3, [pc, #116]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 801232e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012336:	4a1b      	ldr	r2, [pc, #108]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012338:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 801233c:	4413      	add	r3, r2
 801233e:	4a19      	ldr	r2, [pc, #100]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012340:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8012344:	4b17      	ldr	r3, [pc, #92]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012346:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801234a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801234e:	4a15      	ldr	r2, [pc, #84]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012350:	f8d2 23d8 	ldr.w	r2, [r2, #984]	@ 0x3d8
 8012354:	4413      	add	r3, r2
 8012356:	4a13      	ldr	r2, [pc, #76]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012358:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 801235c:	4b11      	ldr	r3, [pc, #68]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 801235e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012362:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 8012366:	2b00      	cmp	r3, #0
 8012368:	d117      	bne.n	801239a <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 801236a:	4b0e      	ldr	r3, [pc, #56]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 801236c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012370:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012374:	4a0b      	ldr	r2, [pc, #44]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012376:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 801237a:	4413      	add	r3, r2
 801237c:	4a09      	ldr	r2, [pc, #36]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 801237e:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8012382:	4b08      	ldr	r3, [pc, #32]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012384:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012388:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801238c:	4a05      	ldr	r2, [pc, #20]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 801238e:	f8d2 23d8 	ldr.w	r2, [r2, #984]	@ 0x3d8
 8012392:	4413      	add	r3, r2
 8012394:	4a03      	ldr	r2, [pc, #12]	@ (80123a4 <ComputeRxWindowParameters+0x104>)
 8012396:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 801239a:	bf00      	nop
 801239c:	3704      	adds	r7, #4
 801239e:	46bd      	mov	sp, r7
 80123a0:	bd90      	pop	{r4, r7, pc}
 80123a2:	bf00      	nop
 80123a4:	20000b30 	.word	0x20000b30
 80123a8:	20000ee8 	.word	0x20000ee8
 80123ac:	20000efc 	.word	0x20000efc

080123b0 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 80123b0:	b580      	push	{r7, lr}
 80123b2:	b082      	sub	sp, #8
 80123b4:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 80123b6:	2300      	movs	r3, #0
 80123b8:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 80123ba:	4b15      	ldr	r3, [pc, #84]	@ (8012410 <VerifyTxFrame+0x60>)
 80123bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80123c0:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d01d      	beq.n	8012404 <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80123c8:	1d3b      	adds	r3, r7, #4
 80123ca:	4618      	mov	r0, r3
 80123cc:	f002 ff98 	bl	8015300 <LoRaMacCommandsGetSizeSerializedCmds>
 80123d0:	4603      	mov	r3, r0
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d001      	beq.n	80123da <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80123d6:	2313      	movs	r3, #19
 80123d8:	e015      	b.n	8012406 <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 80123da:	4b0d      	ldr	r3, [pc, #52]	@ (8012410 <VerifyTxFrame+0x60>)
 80123dc:	f893 0237 	ldrb.w	r0, [r3, #567]	@ 0x237
 80123e0:	4b0b      	ldr	r3, [pc, #44]	@ (8012410 <VerifyTxFrame+0x60>)
 80123e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80123e6:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 80123ea:	687a      	ldr	r2, [r7, #4]
 80123ec:	b2d2      	uxtb	r2, r2
 80123ee:	4619      	mov	r1, r3
 80123f0:	f7ff f8ca 	bl	8011588 <ValidatePayloadLength>
 80123f4:	4603      	mov	r3, r0
 80123f6:	f083 0301 	eor.w	r3, r3, #1
 80123fa:	b2db      	uxtb	r3, r3
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d001      	beq.n	8012404 <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8012400:	2308      	movs	r3, #8
 8012402:	e000      	b.n	8012406 <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 8012404:	2300      	movs	r3, #0
}
 8012406:	4618      	mov	r0, r3
 8012408:	3708      	adds	r7, #8
 801240a:	46bd      	mov	sp, r7
 801240c:	bd80      	pop	{r7, pc}
 801240e:	bf00      	nop
 8012410:	20000b30 	.word	0x20000b30

08012414 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8012414:	b580      	push	{r7, lr}
 8012416:	b082      	sub	sp, #8
 8012418:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 801241a:	4b18      	ldr	r3, [pc, #96]	@ (801247c <SerializeTxFrame+0x68>)
 801241c:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8012420:	2b00      	cmp	r3, #0
 8012422:	d002      	beq.n	801242a <SerializeTxFrame+0x16>
 8012424:	2b04      	cmp	r3, #4
 8012426:	d011      	beq.n	801244c <SerializeTxFrame+0x38>
 8012428:	e021      	b.n	801246e <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 801242a:	4815      	ldr	r0, [pc, #84]	@ (8012480 <SerializeTxFrame+0x6c>)
 801242c:	f004 faff 	bl	8016a2e <LoRaMacSerializerJoinRequest>
 8012430:	4603      	mov	r3, r0
 8012432:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8012434:	79fb      	ldrb	r3, [r7, #7]
 8012436:	2b00      	cmp	r3, #0
 8012438:	d001      	beq.n	801243e <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801243a:	2311      	movs	r3, #17
 801243c:	e01a      	b.n	8012474 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 801243e:	4b0f      	ldr	r3, [pc, #60]	@ (801247c <SerializeTxFrame+0x68>)
 8012440:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8012444:	461a      	mov	r2, r3
 8012446:	4b0d      	ldr	r3, [pc, #52]	@ (801247c <SerializeTxFrame+0x68>)
 8012448:	801a      	strh	r2, [r3, #0]
            break;
 801244a:	e012      	b.n	8012472 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 801244c:	480c      	ldr	r0, [pc, #48]	@ (8012480 <SerializeTxFrame+0x6c>)
 801244e:	f004 fb70 	bl	8016b32 <LoRaMacSerializerData>
 8012452:	4603      	mov	r3, r0
 8012454:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8012456:	79fb      	ldrb	r3, [r7, #7]
 8012458:	2b00      	cmp	r3, #0
 801245a:	d001      	beq.n	8012460 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801245c:	2311      	movs	r3, #17
 801245e:	e009      	b.n	8012474 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8012460:	4b06      	ldr	r3, [pc, #24]	@ (801247c <SerializeTxFrame+0x68>)
 8012462:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8012466:	461a      	mov	r2, r3
 8012468:	4b04      	ldr	r3, [pc, #16]	@ (801247c <SerializeTxFrame+0x68>)
 801246a:	801a      	strh	r2, [r3, #0]
            break;
 801246c:	e001      	b.n	8012472 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801246e:	2303      	movs	r3, #3
 8012470:	e000      	b.n	8012474 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8012472:	2300      	movs	r3, #0
}
 8012474:	4618      	mov	r0, r3
 8012476:	3708      	adds	r7, #8
 8012478:	46bd      	mov	sp, r7
 801247a:	bd80      	pop	{r7, pc}
 801247c:	20000b30 	.word	0x20000b30
 8012480:	20000c38 	.word	0x20000c38

08012484 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8012484:	b580      	push	{r7, lr}
 8012486:	b090      	sub	sp, #64	@ 0x40
 8012488:	af02      	add	r7, sp, #8
 801248a:	4603      	mov	r3, r0
 801248c:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801248e:	2303      	movs	r3, #3
 8012490:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8012494:	f7ff fee0 	bl	8012258 <CheckForClassBCollision>
 8012498:	4603      	mov	r3, r0
 801249a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 801249e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d002      	beq.n	80124ac <ScheduleTx+0x28>
    {
        return status;
 80124a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80124aa:	e0a2      	b.n	80125f2 <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 80124ac:	f000 f90a 	bl	80126c4 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 80124b0:	f7ff ffb0 	bl	8012414 <SerializeTxFrame>
 80124b4:	4603      	mov	r3, r0
 80124b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 80124ba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d002      	beq.n	80124c8 <ScheduleTx+0x44>
    {
        return status;
 80124c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80124c6:	e094      	b.n	80125f2 <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 80124c8:	4b4c      	ldr	r3, [pc, #304]	@ (80125fc <ScheduleTx+0x178>)
 80124ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80124ce:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80124d2:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80124d4:	4b49      	ldr	r3, [pc, #292]	@ (80125fc <ScheduleTx+0x178>)
 80124d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80124da:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 80124de:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 80124e0:	4b46      	ldr	r3, [pc, #280]	@ (80125fc <ScheduleTx+0x178>)
 80124e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80124e6:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 80124ea:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 80124ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80124f0:	4618      	mov	r0, r3
 80124f2:	f009 fe7f 	bl	801c1f4 <SysTimeGetMcuTime>
 80124f6:	4b41      	ldr	r3, [pc, #260]	@ (80125fc <ScheduleTx+0x178>)
 80124f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80124fc:	4638      	mov	r0, r7
 80124fe:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
 8012502:	9200      	str	r2, [sp, #0]
 8012504:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8012508:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801250c:	ca06      	ldmia	r2, {r1, r2}
 801250e:	f009 fdd2 	bl	801c0b6 <SysTimeSub>
 8012512:	f107 0320 	add.w	r3, r7, #32
 8012516:	463a      	mov	r2, r7
 8012518:	e892 0003 	ldmia.w	r2, {r0, r1}
 801251c:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 8012520:	4b36      	ldr	r3, [pc, #216]	@ (80125fc <ScheduleTx+0x178>)
 8012522:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012526:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 801252a:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 801252c:	2300      	movs	r3, #0
 801252e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 8012532:	2301      	movs	r3, #1
 8012534:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8012536:	4b31      	ldr	r3, [pc, #196]	@ (80125fc <ScheduleTx+0x178>)
 8012538:	881b      	ldrh	r3, [r3, #0]
 801253a:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 801253c:	4b2f      	ldr	r3, [pc, #188]	@ (80125fc <ScheduleTx+0x178>)
 801253e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012542:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 8012546:	2b00      	cmp	r3, #0
 8012548:	d104      	bne.n	8012554 <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 801254a:	2301      	movs	r3, #1
 801254c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8012550:	2300      	movs	r3, #0
 8012552:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 8012554:	4b29      	ldr	r3, [pc, #164]	@ (80125fc <ScheduleTx+0x178>)
 8012556:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801255a:	7818      	ldrb	r0, [r3, #0]
 801255c:	4b27      	ldr	r3, [pc, #156]	@ (80125fc <ScheduleTx+0x178>)
 801255e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012562:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012566:	f107 0114 	add.w	r1, r7, #20
 801256a:	9300      	str	r3, [sp, #0]
 801256c:	4b24      	ldr	r3, [pc, #144]	@ (8012600 <ScheduleTx+0x17c>)
 801256e:	4a25      	ldr	r2, [pc, #148]	@ (8012604 <ScheduleTx+0x180>)
 8012570:	f004 fd34 	bl	8016fdc <RegionNextChannel>
 8012574:	4603      	mov	r3, r0
 8012576:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 801257a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801257e:	2b00      	cmp	r3, #0
 8012580:	d022      	beq.n	80125c8 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8012582:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012586:	2b0b      	cmp	r3, #11
 8012588:	d11b      	bne.n	80125c2 <ScheduleTx+0x13e>
 801258a:	7bfb      	ldrb	r3, [r7, #15]
 801258c:	2b00      	cmp	r3, #0
 801258e:	d018      	beq.n	80125c2 <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8012590:	4b1a      	ldr	r3, [pc, #104]	@ (80125fc <ScheduleTx+0x178>)
 8012592:	f8d3 3488 	ldr.w	r3, [r3, #1160]	@ 0x488
 8012596:	2b00      	cmp	r3, #0
 8012598:	d011      	beq.n	80125be <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 801259a:	4b18      	ldr	r3, [pc, #96]	@ (80125fc <ScheduleTx+0x178>)
 801259c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80125a0:	f043 0320 	orr.w	r3, r3, #32
 80125a4:	4a15      	ldr	r2, [pc, #84]	@ (80125fc <ScheduleTx+0x178>)
 80125a6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 80125aa:	4b14      	ldr	r3, [pc, #80]	@ (80125fc <ScheduleTx+0x178>)
 80125ac:	f8d3 3488 	ldr.w	r3, [r3, #1160]	@ 0x488
 80125b0:	4619      	mov	r1, r3
 80125b2:	4815      	ldr	r0, [pc, #84]	@ (8012608 <ScheduleTx+0x184>)
 80125b4:	f00a fb3c 	bl	801cc30 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 80125b8:	4813      	ldr	r0, [pc, #76]	@ (8012608 <ScheduleTx+0x184>)
 80125ba:	f00a fa5b 	bl	801ca74 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 80125be:	2300      	movs	r3, #0
 80125c0:	e017      	b.n	80125f2 <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 80125c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80125c6:	e014      	b.n	80125f2 <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 80125c8:	f7ff fe6a 	bl	80122a0 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 80125cc:	f7ff fef0 	bl	80123b0 <VerifyTxFrame>
 80125d0:	4603      	mov	r3, r0
 80125d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 80125d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d002      	beq.n	80125e4 <ScheduleTx+0x160>
    {
        return status;
 80125de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80125e2:	e006      	b.n	80125f2 <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 80125e4:	4b05      	ldr	r3, [pc, #20]	@ (80125fc <ScheduleTx+0x178>)
 80125e6:	f893 3415 	ldrb.w	r3, [r3, #1045]	@ 0x415
 80125ea:	4618      	mov	r0, r3
 80125ec:	f000 fb26 	bl	8012c3c <SendFrameOnChannel>
 80125f0:	4603      	mov	r3, r0
}
 80125f2:	4618      	mov	r0, r3
 80125f4:	3738      	adds	r7, #56	@ 0x38
 80125f6:	46bd      	mov	sp, r7
 80125f8:	bd80      	pop	{r7, pc}
 80125fa:	bf00      	nop
 80125fc:	20000b30 	.word	0x20000b30
 8012600:	20000fb8 	.word	0x20000fb8
 8012604:	20000f45 	.word	0x20000f45
 8012608:	20000e98 	.word	0x20000e98

0801260c <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 801260c:	b580      	push	{r7, lr}
 801260e:	b084      	sub	sp, #16
 8012610:	af00      	add	r7, sp, #0
 8012612:	4603      	mov	r3, r0
 8012614:	460a      	mov	r2, r1
 8012616:	71fb      	strb	r3, [r7, #7]
 8012618:	4613      	mov	r3, r2
 801261a:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 801261c:	2313      	movs	r3, #19
 801261e:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8012620:	2300      	movs	r3, #0
 8012622:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8012624:	4b25      	ldr	r3, [pc, #148]	@ (80126bc <SecureFrame+0xb0>)
 8012626:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 801262a:	2b00      	cmp	r3, #0
 801262c:	d002      	beq.n	8012634 <SecureFrame+0x28>
 801262e:	2b04      	cmp	r3, #4
 8012630:	d011      	beq.n	8012656 <SecureFrame+0x4a>
 8012632:	e03b      	b.n	80126ac <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8012634:	4822      	ldr	r0, [pc, #136]	@ (80126c0 <SecureFrame+0xb4>)
 8012636:	f003 fddd 	bl	80161f4 <LoRaMacCryptoPrepareJoinRequest>
 801263a:	4603      	mov	r3, r0
 801263c:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 801263e:	7bfb      	ldrb	r3, [r7, #15]
 8012640:	2b00      	cmp	r3, #0
 8012642:	d001      	beq.n	8012648 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8012644:	2311      	movs	r3, #17
 8012646:	e034      	b.n	80126b2 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8012648:	4b1c      	ldr	r3, [pc, #112]	@ (80126bc <SecureFrame+0xb0>)
 801264a:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801264e:	461a      	mov	r2, r3
 8012650:	4b1a      	ldr	r3, [pc, #104]	@ (80126bc <SecureFrame+0xb0>)
 8012652:	801a      	strh	r2, [r3, #0]
            break;
 8012654:	e02c      	b.n	80126b0 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8012656:	f107 0308 	add.w	r3, r7, #8
 801265a:	4618      	mov	r0, r3
 801265c:	f003 fcfa 	bl	8016054 <LoRaMacCryptoGetFCntUp>
 8012660:	4603      	mov	r3, r0
 8012662:	2b00      	cmp	r3, #0
 8012664:	d001      	beq.n	801266a <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8012666:	2312      	movs	r3, #18
 8012668:	e023      	b.n	80126b2 <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 801266a:	4b14      	ldr	r3, [pc, #80]	@ (80126bc <SecureFrame+0xb0>)
 801266c:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 8012670:	2b00      	cmp	r3, #0
 8012672:	d104      	bne.n	801267e <SecureFrame+0x72>
 8012674:	4b11      	ldr	r3, [pc, #68]	@ (80126bc <SecureFrame+0xb0>)
 8012676:	f893 3412 	ldrb.w	r3, [r3, #1042]	@ 0x412
 801267a:	2b01      	cmp	r3, #1
 801267c:	d902      	bls.n	8012684 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 801267e:	68bb      	ldr	r3, [r7, #8]
 8012680:	3b01      	subs	r3, #1
 8012682:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8012684:	68b8      	ldr	r0, [r7, #8]
 8012686:	79ba      	ldrb	r2, [r7, #6]
 8012688:	79f9      	ldrb	r1, [r7, #7]
 801268a:	4b0d      	ldr	r3, [pc, #52]	@ (80126c0 <SecureFrame+0xb4>)
 801268c:	f003 feaa 	bl	80163e4 <LoRaMacCryptoSecureMessage>
 8012690:	4603      	mov	r3, r0
 8012692:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8012694:	7bfb      	ldrb	r3, [r7, #15]
 8012696:	2b00      	cmp	r3, #0
 8012698:	d001      	beq.n	801269e <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801269a:	2311      	movs	r3, #17
 801269c:	e009      	b.n	80126b2 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 801269e:	4b07      	ldr	r3, [pc, #28]	@ (80126bc <SecureFrame+0xb0>)
 80126a0:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80126a4:	461a      	mov	r2, r3
 80126a6:	4b05      	ldr	r3, [pc, #20]	@ (80126bc <SecureFrame+0xb0>)
 80126a8:	801a      	strh	r2, [r3, #0]
            break;
 80126aa:	e001      	b.n	80126b0 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80126ac:	2303      	movs	r3, #3
 80126ae:	e000      	b.n	80126b2 <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 80126b0:	2300      	movs	r3, #0
}
 80126b2:	4618      	mov	r0, r3
 80126b4:	3710      	adds	r7, #16
 80126b6:	46bd      	mov	sp, r7
 80126b8:	bd80      	pop	{r7, pc}
 80126ba:	bf00      	nop
 80126bc:	20000b30 	.word	0x20000b30
 80126c0:	20000c38 	.word	0x20000c38

080126c4 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 80126c4:	b480      	push	{r7}
 80126c6:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 80126c8:	4b0d      	ldr	r3, [pc, #52]	@ (8012700 <CalculateBackOff+0x3c>)
 80126ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80126ce:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	d10f      	bne.n	80126f6 <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 80126d6:	4b0a      	ldr	r3, [pc, #40]	@ (8012700 <CalculateBackOff+0x3c>)
 80126d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80126dc:	f8b3 314c 	ldrh.w	r3, [r3, #332]	@ 0x14c
 80126e0:	1e5a      	subs	r2, r3, #1
 80126e2:	4b07      	ldr	r3, [pc, #28]	@ (8012700 <CalculateBackOff+0x3c>)
 80126e4:	f8d3 1418 	ldr.w	r1, [r3, #1048]	@ 0x418
 80126e8:	4b05      	ldr	r3, [pc, #20]	@ (8012700 <CalculateBackOff+0x3c>)
 80126ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80126ee:	fb01 f202 	mul.w	r2, r1, r2
 80126f2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
    }
}
 80126f6:	bf00      	nop
 80126f8:	46bd      	mov	sp, r7
 80126fa:	bc80      	pop	{r7}
 80126fc:	4770      	bx	lr
 80126fe:	bf00      	nop
 8012700:	20000b30 	.word	0x20000b30

08012704 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8012704:	b580      	push	{r7, lr}
 8012706:	b082      	sub	sp, #8
 8012708:	af00      	add	r7, sp, #0
 801270a:	4603      	mov	r3, r0
 801270c:	7139      	strb	r1, [r7, #4]
 801270e:	71fb      	strb	r3, [r7, #7]
 8012710:	4613      	mov	r3, r2
 8012712:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8012714:	79fb      	ldrb	r3, [r7, #7]
 8012716:	2b00      	cmp	r3, #0
 8012718:	d002      	beq.n	8012720 <RemoveMacCommands+0x1c>
 801271a:	79fb      	ldrb	r3, [r7, #7]
 801271c:	2b01      	cmp	r3, #1
 801271e:	d10d      	bne.n	801273c <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8012720:	79bb      	ldrb	r3, [r7, #6]
 8012722:	2b01      	cmp	r3, #1
 8012724:	d108      	bne.n	8012738 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8012726:	793b      	ldrb	r3, [r7, #4]
 8012728:	f003 0320 	and.w	r3, r3, #32
 801272c:	b2db      	uxtb	r3, r3
 801272e:	2b00      	cmp	r3, #0
 8012730:	d004      	beq.n	801273c <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8012732:	f002 fdc1 	bl	80152b8 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8012736:	e001      	b.n	801273c <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8012738:	f002 fdbe 	bl	80152b8 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 801273c:	bf00      	nop
 801273e:	3708      	adds	r7, #8
 8012740:	46bd      	mov	sp, r7
 8012742:	bd80      	pop	{r7, pc}

08012744 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 8012744:	b5b0      	push	{r4, r5, r7, lr}
 8012746:	b082      	sub	sp, #8
 8012748:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 801274a:	4b6d      	ldr	r3, [pc, #436]	@ (8012900 <ResetMacParameters+0x1bc>)
 801274c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012750:	2200      	movs	r2, #0
 8012752:	f883 2164 	strb.w	r2, [r3, #356]	@ 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 8012756:	4b6a      	ldr	r3, [pc, #424]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012758:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801275c:	2200      	movs	r2, #0
 801275e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 8012762:	4b67      	ldr	r3, [pc, #412]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012764:	2200      	movs	r2, #0
 8012766:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    MacCtx.AckTimeoutRetries = 1;
 801276a:	4b65      	ldr	r3, [pc, #404]	@ (8012900 <ResetMacParameters+0x1bc>)
 801276c:	2201      	movs	r2, #1
 801276e:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 8012772:	4b63      	ldr	r3, [pc, #396]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012774:	2201      	movs	r2, #1
 8012776:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    MacCtx.AckTimeoutRetry = false;
 801277a:	4b61      	ldr	r3, [pc, #388]	@ (8012900 <ResetMacParameters+0x1bc>)
 801277c:	2200      	movs	r2, #0
 801277e:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 8012782:	4b5f      	ldr	r3, [pc, #380]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012784:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012788:	2200      	movs	r2, #0
 801278a:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 801278e:	4b5c      	ldr	r3, [pc, #368]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012790:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012794:	2201      	movs	r2, #1
 8012796:	f8a3 214c 	strh.w	r2, [r3, #332]	@ 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 801279a:	4b59      	ldr	r3, [pc, #356]	@ (8012900 <ResetMacParameters+0x1bc>)
 801279c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 80127a0:	4b57      	ldr	r3, [pc, #348]	@ (8012900 <ResetMacParameters+0x1bc>)
 80127a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80127a6:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80127aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 80127ae:	4b54      	ldr	r3, [pc, #336]	@ (8012900 <ResetMacParameters+0x1bc>)
 80127b0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 80127b4:	4b52      	ldr	r3, [pc, #328]	@ (8012900 <ResetMacParameters+0x1bc>)
 80127b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80127ba:	f992 2005 	ldrsb.w	r2, [r2, #5]
 80127be:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 80127c2:	4b4f      	ldr	r3, [pc, #316]	@ (8012900 <ResetMacParameters+0x1bc>)
 80127c4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 80127c8:	4b4d      	ldr	r3, [pc, #308]	@ (8012900 <ResetMacParameters+0x1bc>)
 80127ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80127ce:	f892 2025 	ldrb.w	r2, [r2, #37]	@ 0x25
 80127d2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 80127d6:	4b4a      	ldr	r3, [pc, #296]	@ (8012900 <ResetMacParameters+0x1bc>)
 80127d8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 80127dc:	4b48      	ldr	r3, [pc, #288]	@ (8012900 <ResetMacParameters+0x1bc>)
 80127de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80127e2:	33a8      	adds	r3, #168	@ 0xa8
 80127e4:	3228      	adds	r2, #40	@ 0x28
 80127e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80127ea:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 80127ee:	4b44      	ldr	r3, [pc, #272]	@ (8012900 <ResetMacParameters+0x1bc>)
 80127f0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 80127f4:	4b42      	ldr	r3, [pc, #264]	@ (8012900 <ResetMacParameters+0x1bc>)
 80127f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80127fa:	33b0      	adds	r3, #176	@ 0xb0
 80127fc:	3230      	adds	r2, #48	@ 0x30
 80127fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012802:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 8012806:	4b3e      	ldr	r3, [pc, #248]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012808:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 801280c:	4b3c      	ldr	r3, [pc, #240]	@ (8012900 <ResetMacParameters+0x1bc>)
 801280e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012812:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 8012816:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 801281a:	4b39      	ldr	r3, [pc, #228]	@ (8012900 <ResetMacParameters+0x1bc>)
 801281c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8012820:	4b37      	ldr	r3, [pc, #220]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012822:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012826:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 801282a:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 801282e:	4b34      	ldr	r3, [pc, #208]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012830:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8012834:	4b32      	ldr	r3, [pc, #200]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012836:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801283a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 801283c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 8012840:	4b2f      	ldr	r3, [pc, #188]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012842:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8012846:	4b2e      	ldr	r3, [pc, #184]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012848:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801284c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 801284e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

    MacCtx.NodeAckRequested = false;
 8012852:	4b2b      	ldr	r3, [pc, #172]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012854:	2200      	movs	r2, #0
 8012856:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 801285a:	4b29      	ldr	r3, [pc, #164]	@ (8012900 <ResetMacParameters+0x1bc>)
 801285c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012860:	2200      	movs	r2, #0
 8012862:	f883 214b 	strb.w	r2, [r3, #331]	@ 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8012866:	2301      	movs	r3, #1
 8012868:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 801286a:	2300      	movs	r3, #0
 801286c:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 801286e:	4b24      	ldr	r3, [pc, #144]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012870:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012874:	781b      	ldrb	r3, [r3, #0]
 8012876:	463a      	mov	r2, r7
 8012878:	4611      	mov	r1, r2
 801287a:	4618      	mov	r0, r3
 801287c:	f004 fa87 	bl	8016d8e <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8012880:	4b1f      	ldr	r3, [pc, #124]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012882:	2200      	movs	r2, #0
 8012884:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8012888:	4b1d      	ldr	r3, [pc, #116]	@ (8012900 <ResetMacParameters+0x1bc>)
 801288a:	f893 2415 	ldrb.w	r2, [r3, #1045]	@ 0x415
 801288e:	4b1c      	ldr	r3, [pc, #112]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012890:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 8012894:	4b1a      	ldr	r3, [pc, #104]	@ (8012900 <ResetMacParameters+0x1bc>)
 8012896:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801289a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801289e:	4a18      	ldr	r2, [pc, #96]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128a0:	f8c2 33d0 	str.w	r3, [r2, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80128a4:	4b16      	ldr	r3, [pc, #88]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80128aa:	f893 20b9 	ldrb.w	r2, [r3, #185]	@ 0xb9
 80128ae:	4b14      	ldr	r3, [pc, #80]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128b0:	f883 23dc 	strb.w	r2, [r3, #988]	@ 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80128b4:	4b12      	ldr	r3, [pc, #72]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80128ba:	f893 20ca 	ldrb.w	r2, [r3, #202]	@ 0xca
 80128be:	4b10      	ldr	r3, [pc, #64]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128c0:	f883 23dd 	strb.w	r2, [r3, #989]	@ 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 80128c4:	4b0e      	ldr	r3, [pc, #56]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128c6:	2200      	movs	r2, #0
 80128c8:	f883 23de 	strb.w	r2, [r3, #990]	@ 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80128cc:	4b0c      	ldr	r3, [pc, #48]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128ce:	2201      	movs	r2, #1
 80128d0:	f883 23df 	strb.w	r2, [r3, #991]	@ 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80128d4:	4a0a      	ldr	r2, [pc, #40]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128d6:	4b0a      	ldr	r3, [pc, #40]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128d8:	f502 7478 	add.w	r4, r2, #992	@ 0x3e0
 80128dc:	f503 7573 	add.w	r5, r3, #972	@ 0x3cc
 80128e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80128e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80128e4:	682b      	ldr	r3, [r5, #0]
 80128e6:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80128e8:	4b05      	ldr	r3, [pc, #20]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128ea:	2201      	movs	r2, #1
 80128ec:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80128f0:	4b03      	ldr	r3, [pc, #12]	@ (8012900 <ResetMacParameters+0x1bc>)
 80128f2:	2202      	movs	r2, #2
 80128f4:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

}
 80128f8:	bf00      	nop
 80128fa:	3708      	adds	r7, #8
 80128fc:	46bd      	mov	sp, r7
 80128fe:	bdb0      	pop	{r4, r5, r7, pc}
 8012900:	20000b30 	.word	0x20000b30

08012904 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8012904:	b580      	push	{r7, lr}
 8012906:	b082      	sub	sp, #8
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
 801290c:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 801290e:	6878      	ldr	r0, [r7, #4]
 8012910:	f00a f91e 	bl	801cb50 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8012914:	4b10      	ldr	r3, [pc, #64]	@ (8012958 <RxWindowSetup+0x54>)
 8012916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012918:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 801291a:	4b10      	ldr	r3, [pc, #64]	@ (801295c <RxWindowSetup+0x58>)
 801291c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012920:	781b      	ldrb	r3, [r3, #0]
 8012922:	4a0f      	ldr	r2, [pc, #60]	@ (8012960 <RxWindowSetup+0x5c>)
 8012924:	6839      	ldr	r1, [r7, #0]
 8012926:	4618      	mov	r0, r3
 8012928:	f004 faac 	bl	8016e84 <RegionRxConfig>
 801292c:	4603      	mov	r3, r0
 801292e:	2b00      	cmp	r3, #0
 8012930:	d00d      	beq.n	801294e <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 8012932:	4b09      	ldr	r3, [pc, #36]	@ (8012958 <RxWindowSetup+0x54>)
 8012934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012936:	4a09      	ldr	r2, [pc, #36]	@ (801295c <RxWindowSetup+0x58>)
 8012938:	f8d2 2484 	ldr.w	r2, [r2, #1156]	@ 0x484
 801293c:	f8d2 2090 	ldr.w	r2, [r2, #144]	@ 0x90
 8012940:	4610      	mov	r0, r2
 8012942:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8012944:	683b      	ldr	r3, [r7, #0]
 8012946:	7cda      	ldrb	r2, [r3, #19]
 8012948:	4b04      	ldr	r3, [pc, #16]	@ (801295c <RxWindowSetup+0x58>)
 801294a:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    }
}
 801294e:	bf00      	nop
 8012950:	3708      	adds	r7, #8
 8012952:	46bd      	mov	sp, r7
 8012954:	bd80      	pop	{r7, pc}
 8012956:	bf00      	nop
 8012958:	0801e590 	.word	0x0801e590
 801295c:	20000b30 	.word	0x20000b30
 8012960:	20000f50 	.word	0x20000f50

08012964 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8012964:	b590      	push	{r4, r7, lr}
 8012966:	b083      	sub	sp, #12
 8012968:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801296a:	4b1d      	ldr	r3, [pc, #116]	@ (80129e0 <OpenContinuousRxCWindow+0x7c>)
 801296c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012970:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 8012972:	4b1b      	ldr	r3, [pc, #108]	@ (80129e0 <OpenContinuousRxCWindow+0x7c>)
 8012974:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012978:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801297c:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 801297e:	4b18      	ldr	r3, [pc, #96]	@ (80129e0 <OpenContinuousRxCWindow+0x7c>)
 8012980:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8012984:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8012988:	4b15      	ldr	r3, [pc, #84]	@ (80129e0 <OpenContinuousRxCWindow+0x7c>)
 801298a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801298e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012992:	4c14      	ldr	r4, [pc, #80]	@ (80129e4 <OpenContinuousRxCWindow+0x80>)
 8012994:	9400      	str	r4, [sp, #0]
 8012996:	f004 fa5b 	bl	8016e50 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801299a:	4b11      	ldr	r3, [pc, #68]	@ (80129e0 <OpenContinuousRxCWindow+0x7c>)
 801299c:	2202      	movs	r2, #2
 801299e:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80129a2:	4b0f      	ldr	r3, [pc, #60]	@ (80129e0 <OpenContinuousRxCWindow+0x7c>)
 80129a4:	2201      	movs	r2, #1
 80129a6:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80129aa:	4b0d      	ldr	r3, [pc, #52]	@ (80129e0 <OpenContinuousRxCWindow+0x7c>)
 80129ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80129b0:	781b      	ldrb	r3, [r3, #0]
 80129b2:	4a0d      	ldr	r2, [pc, #52]	@ (80129e8 <OpenContinuousRxCWindow+0x84>)
 80129b4:	490b      	ldr	r1, [pc, #44]	@ (80129e4 <OpenContinuousRxCWindow+0x80>)
 80129b6:	4618      	mov	r0, r3
 80129b8:	f004 fa64 	bl	8016e84 <RegionRxConfig>
 80129bc:	4603      	mov	r3, r0
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d009      	beq.n	80129d6 <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 80129c2:	4b0a      	ldr	r3, [pc, #40]	@ (80129ec <OpenContinuousRxCWindow+0x88>)
 80129c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80129c6:	2000      	movs	r0, #0
 80129c8:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 80129ca:	4b05      	ldr	r3, [pc, #20]	@ (80129e0 <OpenContinuousRxCWindow+0x7c>)
 80129cc:	f893 23f3 	ldrb.w	r2, [r3, #1011]	@ 0x3f3
 80129d0:	4b03      	ldr	r3, [pc, #12]	@ (80129e0 <OpenContinuousRxCWindow+0x7c>)
 80129d2:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    }
}
 80129d6:	bf00      	nop
 80129d8:	3704      	adds	r7, #4
 80129da:	46bd      	mov	sp, r7
 80129dc:	bd90      	pop	{r4, r7, pc}
 80129de:	bf00      	nop
 80129e0:	20000b30 	.word	0x20000b30
 80129e4:	20000f10 	.word	0x20000f10
 80129e8:	20000f50 	.word	0x20000f50
 80129ec:	0801e590 	.word	0x0801e590

080129f0 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 80129f0:	b580      	push	{r7, lr}
 80129f2:	b088      	sub	sp, #32
 80129f4:	af00      	add	r7, sp, #0
 80129f6:	60f8      	str	r0, [r7, #12]
 80129f8:	60b9      	str	r1, [r7, #8]
 80129fa:	603b      	str	r3, [r7, #0]
 80129fc:	4613      	mov	r3, r2
 80129fe:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8012a00:	4b89      	ldr	r3, [pc, #548]	@ (8012c28 <PrepareFrame+0x238>)
 8012a02:	2200      	movs	r2, #0
 8012a04:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8012a06:	4b88      	ldr	r3, [pc, #544]	@ (8012c28 <PrepareFrame+0x238>)
 8012a08:	2200      	movs	r2, #0
 8012a0a:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    uint32_t fCntUp = 0;
 8012a0e:	2300      	movs	r3, #0
 8012a10:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8012a12:	2300      	movs	r3, #0
 8012a14:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8012a16:	2300      	movs	r3, #0
 8012a18:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8012a1a:	683b      	ldr	r3, [r7, #0]
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d101      	bne.n	8012a24 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8012a20:	2300      	movs	r3, #0
 8012a22:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8012a24:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012a26:	461a      	mov	r2, r3
 8012a28:	6839      	ldr	r1, [r7, #0]
 8012a2a:	4880      	ldr	r0, [pc, #512]	@ (8012c2c <PrepareFrame+0x23c>)
 8012a2c:	f006 fb2f 	bl	801908e <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8012a30:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012a32:	b2da      	uxtb	r2, r3
 8012a34:	4b7c      	ldr	r3, [pc, #496]	@ (8012c28 <PrepareFrame+0x238>)
 8012a36:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	781a      	ldrb	r2, [r3, #0]
 8012a3e:	4b7a      	ldr	r3, [pc, #488]	@ (8012c28 <PrepareFrame+0x238>)
 8012a40:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8012a42:	68fb      	ldr	r3, [r7, #12]
 8012a44:	781b      	ldrb	r3, [r3, #0]
 8012a46:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8012a4a:	b2db      	uxtb	r3, r3
 8012a4c:	2b07      	cmp	r3, #7
 8012a4e:	f000 80c8 	beq.w	8012be2 <PrepareFrame+0x1f2>
 8012a52:	2b07      	cmp	r3, #7
 8012a54:	f300 80dd 	bgt.w	8012c12 <PrepareFrame+0x222>
 8012a58:	2b02      	cmp	r3, #2
 8012a5a:	d006      	beq.n	8012a6a <PrepareFrame+0x7a>
 8012a5c:	2b04      	cmp	r3, #4
 8012a5e:	f040 80d8 	bne.w	8012c12 <PrepareFrame+0x222>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8012a62:	4b71      	ldr	r3, [pc, #452]	@ (8012c28 <PrepareFrame+0x238>)
 8012a64:	2201      	movs	r2, #1
 8012a66:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8012a6a:	4b6f      	ldr	r3, [pc, #444]	@ (8012c28 <PrepareFrame+0x238>)
 8012a6c:	2204      	movs	r2, #4
 8012a6e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8012a72:	4b6d      	ldr	r3, [pc, #436]	@ (8012c28 <PrepareFrame+0x238>)
 8012a74:	4a6e      	ldr	r2, [pc, #440]	@ (8012c30 <PrepareFrame+0x240>)
 8012a76:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8012a7a:	4b6b      	ldr	r3, [pc, #428]	@ (8012c28 <PrepareFrame+0x238>)
 8012a7c:	22ff      	movs	r2, #255	@ 0xff
 8012a7e:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8012a82:	68fb      	ldr	r3, [r7, #12]
 8012a84:	781a      	ldrb	r2, [r3, #0]
 8012a86:	4b68      	ldr	r3, [pc, #416]	@ (8012c28 <PrepareFrame+0x238>)
 8012a88:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8012a8c:	4a66      	ldr	r2, [pc, #408]	@ (8012c28 <PrepareFrame+0x238>)
 8012a8e:	79fb      	ldrb	r3, [r7, #7]
 8012a90:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 8012a94:	4b64      	ldr	r3, [pc, #400]	@ (8012c28 <PrepareFrame+0x238>)
 8012a96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012a9c:	4a62      	ldr	r2, [pc, #392]	@ (8012c28 <PrepareFrame+0x238>)
 8012a9e:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8012aa2:	68bb      	ldr	r3, [r7, #8]
 8012aa4:	781a      	ldrb	r2, [r3, #0]
 8012aa6:	4b60      	ldr	r3, [pc, #384]	@ (8012c28 <PrepareFrame+0x238>)
 8012aa8:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8012aac:	4b5e      	ldr	r3, [pc, #376]	@ (8012c28 <PrepareFrame+0x238>)
 8012aae:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8012ab2:	4b5d      	ldr	r3, [pc, #372]	@ (8012c28 <PrepareFrame+0x238>)
 8012ab4:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8012ab8:	4b5b      	ldr	r3, [pc, #364]	@ (8012c28 <PrepareFrame+0x238>)
 8012aba:	4a5c      	ldr	r2, [pc, #368]	@ (8012c2c <PrepareFrame+0x23c>)
 8012abc:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8012ac0:	f107 0318 	add.w	r3, r7, #24
 8012ac4:	4618      	mov	r0, r3
 8012ac6:	f003 fac5 	bl	8016054 <LoRaMacCryptoGetFCntUp>
 8012aca:	4603      	mov	r3, r0
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d001      	beq.n	8012ad4 <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8012ad0:	2312      	movs	r3, #18
 8012ad2:	e0a4      	b.n	8012c1e <PrepareFrame+0x22e>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8012ad4:	69bb      	ldr	r3, [r7, #24]
 8012ad6:	b29a      	uxth	r2, r3
 8012ad8:	4b53      	ldr	r3, [pc, #332]	@ (8012c28 <PrepareFrame+0x238>)
 8012ada:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 8012ade:	4b52      	ldr	r3, [pc, #328]	@ (8012c28 <PrepareFrame+0x238>)
 8012ae0:	2200      	movs	r2, #0
 8012ae2:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 8012ae6:	4b50      	ldr	r3, [pc, #320]	@ (8012c28 <PrepareFrame+0x238>)
 8012ae8:	2200      	movs	r2, #0
 8012aea:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8012aee:	69bb      	ldr	r3, [r7, #24]
 8012af0:	4a4d      	ldr	r2, [pc, #308]	@ (8012c28 <PrepareFrame+0x238>)
 8012af2:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8012af6:	f107 0314 	add.w	r3, r7, #20
 8012afa:	4618      	mov	r0, r3
 8012afc:	f002 fc00 	bl	8015300 <LoRaMacCommandsGetSizeSerializedCmds>
 8012b00:	4603      	mov	r3, r0
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	d001      	beq.n	8012b0a <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012b06:	2313      	movs	r3, #19
 8012b08:	e089      	b.n	8012c1e <PrepareFrame+0x22e>
            }

            if( macCmdsSize > 0 )
 8012b0a:	697b      	ldr	r3, [r7, #20]
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	f000 8082 	beq.w	8012c16 <PrepareFrame+0x226>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 8012b12:	4b45      	ldr	r3, [pc, #276]	@ (8012c28 <PrepareFrame+0x238>)
 8012b14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012b18:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 8012b1c:	4618      	mov	r0, r3
 8012b1e:	f7fe fd07 	bl	8011530 <GetMaxAppPayloadWithoutFOptsLength>
 8012b22:	4603      	mov	r3, r0
 8012b24:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8012b26:	4b40      	ldr	r3, [pc, #256]	@ (8012c28 <PrepareFrame+0x238>)
 8012b28:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d01d      	beq.n	8012b6c <PrepareFrame+0x17c>
 8012b30:	697b      	ldr	r3, [r7, #20]
 8012b32:	2b0f      	cmp	r3, #15
 8012b34:	d81a      	bhi.n	8012b6c <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8012b36:	f107 0314 	add.w	r3, r7, #20
 8012b3a:	4a3e      	ldr	r2, [pc, #248]	@ (8012c34 <PrepareFrame+0x244>)
 8012b3c:	4619      	mov	r1, r3
 8012b3e:	200f      	movs	r0, #15
 8012b40:	f002 fbf4 	bl	801532c <LoRaMacCommandsSerializeCmds>
 8012b44:	4603      	mov	r3, r0
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d001      	beq.n	8012b4e <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012b4a:	2313      	movs	r3, #19
 8012b4c:	e067      	b.n	8012c1e <PrepareFrame+0x22e>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8012b4e:	697b      	ldr	r3, [r7, #20]
 8012b50:	f003 030f 	and.w	r3, r3, #15
 8012b54:	b2d9      	uxtb	r1, r3
 8012b56:	68ba      	ldr	r2, [r7, #8]
 8012b58:	7813      	ldrb	r3, [r2, #0]
 8012b5a:	f361 0303 	bfi	r3, r1, #0, #4
 8012b5e:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8012b60:	68bb      	ldr	r3, [r7, #8]
 8012b62:	781a      	ldrb	r2, [r3, #0]
 8012b64:	4b30      	ldr	r3, [pc, #192]	@ (8012c28 <PrepareFrame+0x238>)
 8012b66:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8012b6a:	e054      	b.n	8012c16 <PrepareFrame+0x226>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8012b6c:	4b2e      	ldr	r3, [pc, #184]	@ (8012c28 <PrepareFrame+0x238>)
 8012b6e:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d014      	beq.n	8012ba0 <PrepareFrame+0x1b0>
 8012b76:	697b      	ldr	r3, [r7, #20]
 8012b78:	2b0f      	cmp	r3, #15
 8012b7a:	d911      	bls.n	8012ba0 <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8012b7c:	7ff8      	ldrb	r0, [r7, #31]
 8012b7e:	4b2a      	ldr	r3, [pc, #168]	@ (8012c28 <PrepareFrame+0x238>)
 8012b80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012b84:	f103 02cb 	add.w	r2, r3, #203	@ 0xcb
 8012b88:	f107 0314 	add.w	r3, r7, #20
 8012b8c:	4619      	mov	r1, r3
 8012b8e:	f002 fbcd 	bl	801532c <LoRaMacCommandsSerializeCmds>
 8012b92:	4603      	mov	r3, r0
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d001      	beq.n	8012b9c <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012b98:	2313      	movs	r3, #19
 8012b9a:	e040      	b.n	8012c1e <PrepareFrame+0x22e>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8012b9c:	230a      	movs	r3, #10
 8012b9e:	e03e      	b.n	8012c1e <PrepareFrame+0x22e>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8012ba0:	7ff8      	ldrb	r0, [r7, #31]
 8012ba2:	4b21      	ldr	r3, [pc, #132]	@ (8012c28 <PrepareFrame+0x238>)
 8012ba4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012ba8:	f103 02cb 	add.w	r2, r3, #203	@ 0xcb
 8012bac:	f107 0314 	add.w	r3, r7, #20
 8012bb0:	4619      	mov	r1, r3
 8012bb2:	f002 fbbb 	bl	801532c <LoRaMacCommandsSerializeCmds>
 8012bb6:	4603      	mov	r3, r0
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d001      	beq.n	8012bc0 <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012bbc:	2313      	movs	r3, #19
 8012bbe:	e02e      	b.n	8012c1e <PrepareFrame+0x22e>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8012bc0:	4b19      	ldr	r3, [pc, #100]	@ (8012c28 <PrepareFrame+0x238>)
 8012bc2:	2200      	movs	r2, #0
 8012bc4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8012bc8:	4b17      	ldr	r3, [pc, #92]	@ (8012c28 <PrepareFrame+0x238>)
 8012bca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012bce:	33cb      	adds	r3, #203	@ 0xcb
 8012bd0:	4a15      	ldr	r2, [pc, #84]	@ (8012c28 <PrepareFrame+0x238>)
 8012bd2:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8012bd6:	697b      	ldr	r3, [r7, #20]
 8012bd8:	b2da      	uxtb	r2, r3
 8012bda:	4b13      	ldr	r3, [pc, #76]	@ (8012c28 <PrepareFrame+0x238>)
 8012bdc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 8012be0:	e019      	b.n	8012c16 <PrepareFrame+0x226>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8012be2:	683b      	ldr	r3, [r7, #0]
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d018      	beq.n	8012c1a <PrepareFrame+0x22a>
 8012be8:	4b0f      	ldr	r3, [pc, #60]	@ (8012c28 <PrepareFrame+0x238>)
 8012bea:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d013      	beq.n	8012c1a <PrepareFrame+0x22a>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8012bf2:	4811      	ldr	r0, [pc, #68]	@ (8012c38 <PrepareFrame+0x248>)
 8012bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8012c28 <PrepareFrame+0x238>)
 8012bf6:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012bfa:	461a      	mov	r2, r3
 8012bfc:	6839      	ldr	r1, [r7, #0]
 8012bfe:	f006 fa46 	bl	801908e <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8012c02:	4b09      	ldr	r3, [pc, #36]	@ (8012c28 <PrepareFrame+0x238>)
 8012c04:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012c08:	3301      	adds	r3, #1
 8012c0a:	b29a      	uxth	r2, r3
 8012c0c:	4b06      	ldr	r3, [pc, #24]	@ (8012c28 <PrepareFrame+0x238>)
 8012c0e:	801a      	strh	r2, [r3, #0]
            }
            break;
 8012c10:	e003      	b.n	8012c1a <PrepareFrame+0x22a>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012c12:	2302      	movs	r3, #2
 8012c14:	e003      	b.n	8012c1e <PrepareFrame+0x22e>
            break;
 8012c16:	bf00      	nop
 8012c18:	e000      	b.n	8012c1c <PrepareFrame+0x22c>
            break;
 8012c1a:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8012c1c:	2300      	movs	r3, #0
}
 8012c1e:	4618      	mov	r0, r3
 8012c20:	3720      	adds	r7, #32
 8012c22:	46bd      	mov	sp, r7
 8012c24:	bd80      	pop	{r7, pc}
 8012c26:	bf00      	nop
 8012c28:	20000b30 	.word	0x20000b30
 8012c2c:	20000c68 	.word	0x20000c68
 8012c30:	20000b32 	.word	0x20000b32
 8012c34:	20000c48 	.word	0x20000c48
 8012c38:	20000b33 	.word	0x20000b33

08012c3c <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8012c3c:	b580      	push	{r7, lr}
 8012c3e:	b08a      	sub	sp, #40	@ 0x28
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	4603      	mov	r3, r0
 8012c44:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012c46:	2303      	movs	r3, #3
 8012c48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8012c50:	79fb      	ldrb	r3, [r7, #7]
 8012c52:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8012c54:	4b4f      	ldr	r3, [pc, #316]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012c56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012c5a:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 8012c5e:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8012c60:	4b4c      	ldr	r3, [pc, #304]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012c62:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012c66:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8012c6a:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8012c6c:	4b49      	ldr	r3, [pc, #292]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012c6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012c72:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012c76:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8012c78:	4b46      	ldr	r3, [pc, #280]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012c7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012c7e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8012c82:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8012c84:	4b43      	ldr	r3, [pc, #268]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012c86:	881b      	ldrh	r3, [r3, #0]
 8012c88:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8012c8a:	4b42      	ldr	r3, [pc, #264]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012c8c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012c90:	7818      	ldrb	r0, [r3, #0]
 8012c92:	f107 020f 	add.w	r2, r7, #15
 8012c96:	f107 0110 	add.w	r1, r7, #16
 8012c9a:	4b3f      	ldr	r3, [pc, #252]	@ (8012d98 <SendFrameOnChannel+0x15c>)
 8012c9c:	f004 f907 	bl	8016eae <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012ca0:	4b3c      	ldr	r3, [pc, #240]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012ca2:	2201      	movs	r2, #1
 8012ca4:	f883 243d 	strb.w	r2, [r3, #1085]	@ 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8012ca8:	4b3a      	ldr	r3, [pc, #232]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012caa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012cae:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 8012cb2:	b2da      	uxtb	r2, r3
 8012cb4:	4b37      	ldr	r3, [pc, #220]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012cb6:	f883 243e 	strb.w	r2, [r3, #1086]	@ 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 8012cba:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8012cbe:	4b35      	ldr	r3, [pc, #212]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012cc0:	f883 243f 	strb.w	r2, [r3, #1087]	@ 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 8012cc4:	79fb      	ldrb	r3, [r7, #7]
 8012cc6:	4a33      	ldr	r2, [pc, #204]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012cc8:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8012ccc:	4b31      	ldr	r3, [pc, #196]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012cce:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8012cd2:	4a30      	ldr	r2, [pc, #192]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012cd4:	f8c2 3444 	str.w	r3, [r2, #1092]	@ 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8012cd8:	4b2e      	ldr	r3, [pc, #184]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012cda:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8012cde:	4a2d      	ldr	r2, [pc, #180]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012ce0:	f8c2 3454 	str.w	r3, [r2, #1108]	@ 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8012ce4:	f002 f873 	bl	8014dce <LoRaMacClassBIsBeaconModeActive>
 8012ce8:	4603      	mov	r3, r0
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	d00b      	beq.n	8012d06 <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8012cee:	4b29      	ldr	r3, [pc, #164]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012cf0:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	f002 f8d5 	bl	8014ea4 <LoRaMacClassBIsUplinkCollision>
 8012cfa:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8012cfc:	6a3b      	ldr	r3, [r7, #32]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d001      	beq.n	8012d06 <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8012d02:	2310      	movs	r3, #16
 8012d04:	e042      	b.n	8012d8c <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8012d06:	4b23      	ldr	r3, [pc, #140]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012d08:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012d0c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012d10:	2b01      	cmp	r3, #1
 8012d12:	d101      	bne.n	8012d18 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8012d14:	f002 f8d0 	bl	8014eb8 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8012d18:	f002 f86a 	bl	8014df0 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8012d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012d1e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012d22:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 8012d26:	b2db      	uxtb	r3, r3
 8012d28:	4a1a      	ldr	r2, [pc, #104]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012d2a:	f892 2415 	ldrb.w	r2, [r2, #1045]	@ 0x415
 8012d2e:	4611      	mov	r1, r2
 8012d30:	4618      	mov	r0, r3
 8012d32:	f7ff fc6b 	bl	801260c <SecureFrame>
 8012d36:	4603      	mov	r3, r0
 8012d38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 8012d3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	d002      	beq.n	8012d4a <SendFrameOnChannel+0x10e>
    {
        return status;
 8012d44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012d48:	e020      	b.n	8012d8c <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8012d4a:	4b12      	ldr	r3, [pc, #72]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012d4c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012d50:	f043 0302 	orr.w	r3, r3, #2
 8012d54:	4a0f      	ldr	r2, [pc, #60]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012d56:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
 8012d5a:	4b0e      	ldr	r3, [pc, #56]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012d5c:	f893 3414 	ldrb.w	r3, [r3, #1044]	@ 0x414
 8012d60:	f083 0301 	eor.w	r3, r3, #1
 8012d64:	b2db      	uxtb	r3, r3
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d007      	beq.n	8012d7a <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 8012d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012d6c:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 8012d70:	3301      	adds	r3, #1
 8012d72:	b2da      	uxtb	r2, r3
 8012d74:	4b07      	ldr	r3, [pc, #28]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012d76:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8012d7a:	4b08      	ldr	r3, [pc, #32]	@ (8012d9c <SendFrameOnChannel+0x160>)
 8012d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d7e:	4a05      	ldr	r2, [pc, #20]	@ (8012d94 <SendFrameOnChannel+0x158>)
 8012d80:	8812      	ldrh	r2, [r2, #0]
 8012d82:	b2d2      	uxtb	r2, r2
 8012d84:	4611      	mov	r1, r2
 8012d86:	4806      	ldr	r0, [pc, #24]	@ (8012da0 <SendFrameOnChannel+0x164>)
 8012d88:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8012d8a:	2300      	movs	r3, #0
}
 8012d8c:	4618      	mov	r0, r3
 8012d8e:	3728      	adds	r7, #40	@ 0x28
 8012d90:	46bd      	mov	sp, r7
 8012d92:	bd80      	pop	{r7, pc}
 8012d94:	20000b30 	.word	0x20000b30
 8012d98:	20000f48 	.word	0x20000f48
 8012d9c:	0801e590 	.word	0x0801e590
 8012da0:	20000b32 	.word	0x20000b32

08012da4 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 8012da4:	b580      	push	{r7, lr}
 8012da6:	b086      	sub	sp, #24
 8012da8:	af00      	add	r7, sp, #0
 8012daa:	4603      	mov	r3, r0
 8012dac:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8012dae:	4b1a      	ldr	r3, [pc, #104]	@ (8012e18 <SetTxContinuousWave+0x74>)
 8012db0:	f893 3415 	ldrb.w	r3, [r3, #1045]	@ 0x415
 8012db4:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8012db6:	4b18      	ldr	r3, [pc, #96]	@ (8012e18 <SetTxContinuousWave+0x74>)
 8012db8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012dbc:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 8012dc0:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8012dc2:	4b15      	ldr	r3, [pc, #84]	@ (8012e18 <SetTxContinuousWave+0x74>)
 8012dc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012dc8:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8012dcc:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8012dce:	4b12      	ldr	r3, [pc, #72]	@ (8012e18 <SetTxContinuousWave+0x74>)
 8012dd0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012dd4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012dd8:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8012dda:	4b0f      	ldr	r3, [pc, #60]	@ (8012e18 <SetTxContinuousWave+0x74>)
 8012ddc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012de0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8012de4:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 8012de6:	88fb      	ldrh	r3, [r7, #6]
 8012de8:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 8012dea:	4b0b      	ldr	r3, [pc, #44]	@ (8012e18 <SetTxContinuousWave+0x74>)
 8012dec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012df0:	781b      	ldrb	r3, [r3, #0]
 8012df2:	f107 0208 	add.w	r2, r7, #8
 8012df6:	4611      	mov	r1, r2
 8012df8:	4618      	mov	r0, r3
 8012dfa:	f004 f907 	bl	801700c <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8012dfe:	4b06      	ldr	r3, [pc, #24]	@ (8012e18 <SetTxContinuousWave+0x74>)
 8012e00:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012e04:	f043 0302 	orr.w	r3, r3, #2
 8012e08:	4a03      	ldr	r2, [pc, #12]	@ (8012e18 <SetTxContinuousWave+0x74>)
 8012e0a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012e0e:	2300      	movs	r3, #0
}
 8012e10:	4618      	mov	r0, r3
 8012e12:	3718      	adds	r7, #24
 8012e14:	46bd      	mov	sp, r7
 8012e16:	bd80      	pop	{r7, pc}
 8012e18:	20000b30 	.word	0x20000b30

08012e1c <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8012e1c:	b580      	push	{r7, lr}
 8012e1e:	b082      	sub	sp, #8
 8012e20:	af00      	add	r7, sp, #0
 8012e22:	4603      	mov	r3, r0
 8012e24:	6039      	str	r1, [r7, #0]
 8012e26:	80fb      	strh	r3, [r7, #6]
 8012e28:	4613      	mov	r3, r2
 8012e2a:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8012e2c:	4b09      	ldr	r3, [pc, #36]	@ (8012e54 <SetTxContinuousWave1+0x38>)
 8012e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012e30:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012e34:	88fa      	ldrh	r2, [r7, #6]
 8012e36:	6838      	ldr	r0, [r7, #0]
 8012e38:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8012e3a:	4b07      	ldr	r3, [pc, #28]	@ (8012e58 <SetTxContinuousWave1+0x3c>)
 8012e3c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012e40:	f043 0302 	orr.w	r3, r3, #2
 8012e44:	4a04      	ldr	r2, [pc, #16]	@ (8012e58 <SetTxContinuousWave1+0x3c>)
 8012e46:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012e4a:	2300      	movs	r3, #0
}
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	3708      	adds	r7, #8
 8012e50:	46bd      	mov	sp, r7
 8012e52:	bd80      	pop	{r7, pc}
 8012e54:	0801e590 	.word	0x0801e590
 8012e58:	20000b30 	.word	0x20000b30

08012e5c <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 8012e5c:	b580      	push	{r7, lr}
 8012e5e:	b082      	sub	sp, #8
 8012e60:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 8012e62:	4b1d      	ldr	r3, [pc, #116]	@ (8012ed8 <GetCtxs+0x7c>)
 8012e64:	4a1d      	ldr	r2, [pc, #116]	@ (8012edc <GetCtxs+0x80>)
 8012e66:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 8012e68:	4b1b      	ldr	r3, [pc, #108]	@ (8012ed8 <GetCtxs+0x7c>)
 8012e6a:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8012e6e:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 8012e70:	481b      	ldr	r0, [pc, #108]	@ (8012ee0 <GetCtxs+0x84>)
 8012e72:	f003 f8df 	bl	8016034 <LoRaMacCryptoGetNvmCtx>
 8012e76:	4603      	mov	r3, r0
 8012e78:	4a17      	ldr	r2, [pc, #92]	@ (8012ed8 <GetCtxs+0x7c>)
 8012e7a:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 8012e7c:	2300      	movs	r3, #0
 8012e7e:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 8012e80:	4b18      	ldr	r3, [pc, #96]	@ (8012ee4 <GetCtxs+0x88>)
 8012e82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012e86:	781b      	ldrb	r3, [r3, #0]
 8012e88:	1d3a      	adds	r2, r7, #4
 8012e8a:	4611      	mov	r1, r2
 8012e8c:	4618      	mov	r0, r3
 8012e8e:	f003 ff90 	bl	8016db2 <RegionGetNvmCtx>
 8012e92:	4603      	mov	r3, r0
 8012e94:	4a10      	ldr	r2, [pc, #64]	@ (8012ed8 <GetCtxs+0x7c>)
 8012e96:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	4a0f      	ldr	r2, [pc, #60]	@ (8012ed8 <GetCtxs+0x7c>)
 8012e9c:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 8012e9e:	4812      	ldr	r0, [pc, #72]	@ (8012ee8 <GetCtxs+0x8c>)
 8012ea0:	f7fb fcf2 	bl	800e888 <SecureElementGetNvmCtx>
 8012ea4:	4603      	mov	r3, r0
 8012ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8012ed8 <GetCtxs+0x7c>)
 8012ea8:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 8012eaa:	4810      	ldr	r0, [pc, #64]	@ (8012eec <GetCtxs+0x90>)
 8012eac:	f002 f952 	bl	8015154 <LoRaMacCommandsGetNvmCtx>
 8012eb0:	4603      	mov	r3, r0
 8012eb2:	4a09      	ldr	r2, [pc, #36]	@ (8012ed8 <GetCtxs+0x7c>)
 8012eb4:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 8012eb6:	480e      	ldr	r0, [pc, #56]	@ (8012ef0 <GetCtxs+0x94>)
 8012eb8:	f001 ff1b 	bl	8014cf2 <LoRaMacClassBGetNvmCtx>
 8012ebc:	4603      	mov	r3, r0
 8012ebe:	4a06      	ldr	r2, [pc, #24]	@ (8012ed8 <GetCtxs+0x7c>)
 8012ec0:	6293      	str	r3, [r2, #40]	@ 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 8012ec2:	480c      	ldr	r0, [pc, #48]	@ (8012ef4 <GetCtxs+0x98>)
 8012ec4:	f002 fbc4 	bl	8015650 <LoRaMacConfirmQueueGetNvmCtx>
 8012ec8:	4603      	mov	r3, r0
 8012eca:	4a03      	ldr	r2, [pc, #12]	@ (8012ed8 <GetCtxs+0x7c>)
 8012ecc:	6313      	str	r3, [r2, #48]	@ 0x30
    return &Contexts;
 8012ece:	4b02      	ldr	r3, [pc, #8]	@ (8012ed8 <GetCtxs+0x7c>)
}
 8012ed0:	4618      	mov	r0, r3
 8012ed2:	3708      	adds	r7, #8
 8012ed4:	46bd      	mov	sp, r7
 8012ed6:	bd80      	pop	{r7, pc}
 8012ed8:	20001128 	.word	0x20001128
 8012edc:	20000fbc 	.word	0x20000fbc
 8012ee0:	2000113c 	.word	0x2000113c
 8012ee4:	20000b30 	.word	0x20000b30
 8012ee8:	20001144 	.word	0x20001144
 8012eec:	2000114c 	.word	0x2000114c
 8012ef0:	20001154 	.word	0x20001154
 8012ef4:	2000115c 	.word	0x2000115c

08012ef8 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 8012ef8:	b580      	push	{r7, lr}
 8012efa:	b084      	sub	sp, #16
 8012efc:	af00      	add	r7, sp, #0
 8012efe:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d101      	bne.n	8012f0a <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012f06:	2303      	movs	r3, #3
 8012f08:	e081      	b.n	801300e <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8012f0a:	4b43      	ldr	r3, [pc, #268]	@ (8013018 <RestoreCtxs+0x120>)
 8012f0c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012f10:	2b01      	cmp	r3, #1
 8012f12:	d001      	beq.n	8012f18 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 8012f14:	2301      	movs	r3, #1
 8012f16:	e07a      	b.n	801300e <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d008      	beq.n	8012f32 <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	6819      	ldr	r1, [r3, #0]
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	685b      	ldr	r3, [r3, #4]
 8012f28:	b29b      	uxth	r3, r3
 8012f2a:	461a      	mov	r2, r3
 8012f2c:	483b      	ldr	r0, [pc, #236]	@ (801301c <RestoreCtxs+0x124>)
 8012f2e:	f006 f8ae 	bl	801908e <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 8012f32:	2303      	movs	r3, #3
 8012f34:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	689b      	ldr	r3, [r3, #8]
 8012f3a:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8012f3c:	4b36      	ldr	r3, [pc, #216]	@ (8013018 <RestoreCtxs+0x120>)
 8012f3e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012f42:	781b      	ldrb	r3, [r3, #0]
 8012f44:	f107 0208 	add.w	r2, r7, #8
 8012f48:	4611      	mov	r1, r2
 8012f4a:	4618      	mov	r0, r3
 8012f4c:	f003 ff1f 	bl	8016d8e <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8012f50:	4b31      	ldr	r3, [pc, #196]	@ (8013018 <RestoreCtxs+0x120>)
 8012f52:	f893 2415 	ldrb.w	r2, [r3, #1045]	@ 0x415
 8012f56:	4b30      	ldr	r3, [pc, #192]	@ (8013018 <RestoreCtxs+0x120>)
 8012f58:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8012f5c:	4b2e      	ldr	r3, [pc, #184]	@ (8013018 <RestoreCtxs+0x120>)
 8012f5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012f62:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8012f66:	4a2c      	ldr	r2, [pc, #176]	@ (8013018 <RestoreCtxs+0x120>)
 8012f68:	f8c2 33e4 	str.w	r3, [r2, #996]	@ 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8012f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8013018 <RestoreCtxs+0x120>)
 8012f6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012f72:	f893 20b9 	ldrb.w	r2, [r3, #185]	@ 0xb9
 8012f76:	4b28      	ldr	r3, [pc, #160]	@ (8013018 <RestoreCtxs+0x120>)
 8012f78:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8012f7c:	4b26      	ldr	r3, [pc, #152]	@ (8013018 <RestoreCtxs+0x120>)
 8012f7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8012f82:	f893 20ca 	ldrb.w	r2, [r3, #202]	@ 0xca
 8012f86:	4b24      	ldr	r3, [pc, #144]	@ (8013018 <RestoreCtxs+0x120>)
 8012f88:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8012f8c:	4b22      	ldr	r3, [pc, #136]	@ (8013018 <RestoreCtxs+0x120>)
 8012f8e:	2201      	movs	r2, #1
 8012f90:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8012f94:	4b20      	ldr	r3, [pc, #128]	@ (8013018 <RestoreCtxs+0x120>)
 8012f96:	2202      	movs	r2, #2
 8012f98:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	699b      	ldr	r3, [r3, #24]
 8012fa0:	4618      	mov	r0, r3
 8012fa2:	f7fb fc5b 	bl	800e85c <SecureElementRestoreNvmCtx>
 8012fa6:	4603      	mov	r3, r0
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d001      	beq.n	8012fb0 <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012fac:	2311      	movs	r3, #17
 8012fae:	e02e      	b.n	801300e <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	691b      	ldr	r3, [r3, #16]
 8012fb4:	4618      	mov	r0, r3
 8012fb6:	f003 f827 	bl	8016008 <LoRaMacCryptoRestoreNvmCtx>
 8012fba:	4603      	mov	r3, r0
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d001      	beq.n	8012fc4 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012fc0:	2311      	movs	r3, #17
 8012fc2:	e024      	b.n	801300e <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	6a1b      	ldr	r3, [r3, #32]
 8012fc8:	4618      	mov	r0, r3
 8012fca:	f002 f8ad 	bl	8015128 <LoRaMacCommandsRestoreNvmCtx>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d001      	beq.n	8012fd8 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012fd4:	2313      	movs	r3, #19
 8012fd6:	e01a      	b.n	801300e <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012fdc:	4618      	mov	r0, r3
 8012fde:	f001 fe7e 	bl	8014cde <LoRaMacClassBRestoreNvmCtx>
 8012fe2:	4603      	mov	r3, r0
 8012fe4:	f083 0301 	eor.w	r3, r3, #1
 8012fe8:	b2db      	uxtb	r3, r3
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d001      	beq.n	8012ff2 <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 8012fee:	2314      	movs	r3, #20
 8012ff0:	e00d      	b.n	801300e <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012ff6:	4618      	mov	r0, r3
 8012ff8:	f002 fb14 	bl	8015624 <LoRaMacConfirmQueueRestoreNvmCtx>
 8012ffc:	4603      	mov	r3, r0
 8012ffe:	f083 0301 	eor.w	r3, r3, #1
 8013002:	b2db      	uxtb	r3, r3
 8013004:	2b00      	cmp	r3, #0
 8013006:	d001      	beq.n	801300c <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 8013008:	2315      	movs	r3, #21
 801300a:	e000      	b.n	801300e <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 801300c:	2300      	movs	r3, #0
}
 801300e:	4618      	mov	r0, r3
 8013010:	3710      	adds	r7, #16
 8013012:	46bd      	mov	sp, r7
 8013014:	bd80      	pop	{r7, pc}
 8013016:	bf00      	nop
 8013018:	20000b30 	.word	0x20000b30
 801301c:	20000fbc 	.word	0x20000fbc

08013020 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8013020:	b480      	push	{r7}
 8013022:	b083      	sub	sp, #12
 8013024:	af00      	add	r7, sp, #0
 8013026:	6078      	str	r0, [r7, #4]
 8013028:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	2b00      	cmp	r3, #0
 801302e:	d002      	beq.n	8013036 <DetermineFrameType+0x16>
 8013030:	683b      	ldr	r3, [r7, #0]
 8013032:	2b00      	cmp	r3, #0
 8013034:	d101      	bne.n	801303a <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013036:	2303      	movs	r3, #3
 8013038:	e03b      	b.n	80130b2 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	7b1b      	ldrb	r3, [r3, #12]
 801303e:	f003 030f 	and.w	r3, r3, #15
 8013042:	b2db      	uxtb	r3, r3
 8013044:	2b00      	cmp	r3, #0
 8013046:	d008      	beq.n	801305a <DetermineFrameType+0x3a>
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801304e:	2b00      	cmp	r3, #0
 8013050:	d003      	beq.n	801305a <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8013052:	683b      	ldr	r3, [r7, #0]
 8013054:	2200      	movs	r2, #0
 8013056:	701a      	strb	r2, [r3, #0]
 8013058:	e02a      	b.n	80130b0 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013060:	2b00      	cmp	r3, #0
 8013062:	d103      	bne.n	801306c <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8013064:	683b      	ldr	r3, [r7, #0]
 8013066:	2201      	movs	r2, #1
 8013068:	701a      	strb	r2, [r3, #0]
 801306a:	e021      	b.n	80130b0 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	7b1b      	ldrb	r3, [r3, #12]
 8013070:	f003 030f 	and.w	r3, r3, #15
 8013074:	b2db      	uxtb	r3, r3
 8013076:	2b00      	cmp	r3, #0
 8013078:	d108      	bne.n	801308c <DetermineFrameType+0x6c>
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013080:	2b00      	cmp	r3, #0
 8013082:	d103      	bne.n	801308c <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8013084:	683b      	ldr	r3, [r7, #0]
 8013086:	2202      	movs	r2, #2
 8013088:	701a      	strb	r2, [r3, #0]
 801308a:	e011      	b.n	80130b0 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	7b1b      	ldrb	r3, [r3, #12]
 8013090:	f003 030f 	and.w	r3, r3, #15
 8013094:	b2db      	uxtb	r3, r3
 8013096:	2b00      	cmp	r3, #0
 8013098:	d108      	bne.n	80130ac <DetermineFrameType+0x8c>
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d003      	beq.n	80130ac <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 80130a4:	683b      	ldr	r3, [r7, #0]
 80130a6:	2203      	movs	r2, #3
 80130a8:	701a      	strb	r2, [r3, #0]
 80130aa:	e001      	b.n	80130b0 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 80130ac:	2317      	movs	r3, #23
 80130ae:	e000      	b.n	80130b2 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 80130b0:	2300      	movs	r3, #0
}
 80130b2:	4618      	mov	r0, r3
 80130b4:	370c      	adds	r7, #12
 80130b6:	46bd      	mov	sp, r7
 80130b8:	bc80      	pop	{r7}
 80130ba:	4770      	bx	lr

080130bc <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 80130bc:	b480      	push	{r7}
 80130be:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 80130c0:	4b14      	ldr	r3, [pc, #80]	@ (8013114 <CheckRetransUnconfirmedUplink+0x58>)
 80130c2:	f893 2410 	ldrb.w	r2, [r3, #1040]	@ 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 80130c6:	4b13      	ldr	r3, [pc, #76]	@ (8013114 <CheckRetransUnconfirmedUplink+0x58>)
 80130c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80130cc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 80130d0:	429a      	cmp	r2, r3
 80130d2:	d301      	bcc.n	80130d8 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 80130d4:	2301      	movs	r3, #1
 80130d6:	e018      	b.n	801310a <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80130d8:	4b0e      	ldr	r3, [pc, #56]	@ (8013114 <CheckRetransUnconfirmedUplink+0x58>)
 80130da:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 80130de:	f003 0302 	and.w	r3, r3, #2
 80130e2:	b2db      	uxtb	r3, r3
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d00f      	beq.n	8013108 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 80130e8:	4b0a      	ldr	r3, [pc, #40]	@ (8013114 <CheckRetransUnconfirmedUplink+0x58>)
 80130ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80130ee:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d101      	bne.n	80130fa <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 80130f6:	2301      	movs	r3, #1
 80130f8:	e007      	b.n	801310a <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 80130fa:	4b06      	ldr	r3, [pc, #24]	@ (8013114 <CheckRetransUnconfirmedUplink+0x58>)
 80130fc:	f893 342d 	ldrb.w	r3, [r3, #1069]	@ 0x42d
 8013100:	2b00      	cmp	r3, #0
 8013102:	d101      	bne.n	8013108 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 8013104:	2301      	movs	r3, #1
 8013106:	e000      	b.n	801310a <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 8013108:	2300      	movs	r3, #0
}
 801310a:	4618      	mov	r0, r3
 801310c:	46bd      	mov	sp, r7
 801310e:	bc80      	pop	{r7}
 8013110:	4770      	bx	lr
 8013112:	bf00      	nop
 8013114:	20000b30 	.word	0x20000b30

08013118 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8013118:	b480      	push	{r7}
 801311a:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 801311c:	4b0e      	ldr	r3, [pc, #56]	@ (8013158 <CheckRetransConfirmedUplink+0x40>)
 801311e:	f893 2412 	ldrb.w	r2, [r3, #1042]	@ 0x412
        MacCtx.AckTimeoutRetries )
 8013122:	4b0d      	ldr	r3, [pc, #52]	@ (8013158 <CheckRetransConfirmedUplink+0x40>)
 8013124:	f893 3411 	ldrb.w	r3, [r3, #1041]	@ 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 8013128:	429a      	cmp	r2, r3
 801312a:	d301      	bcc.n	8013130 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 801312c:	2301      	movs	r3, #1
 801312e:	e00f      	b.n	8013150 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8013130:	4b09      	ldr	r3, [pc, #36]	@ (8013158 <CheckRetransConfirmedUplink+0x40>)
 8013132:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8013136:	f003 0302 	and.w	r3, r3, #2
 801313a:	b2db      	uxtb	r3, r3
 801313c:	2b00      	cmp	r3, #0
 801313e:	d006      	beq.n	801314e <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8013140:	4b05      	ldr	r3, [pc, #20]	@ (8013158 <CheckRetransConfirmedUplink+0x40>)
 8013142:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 8013146:	2b00      	cmp	r3, #0
 8013148:	d001      	beq.n	801314e <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 801314a:	2301      	movs	r3, #1
 801314c:	e000      	b.n	8013150 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 801314e:	2300      	movs	r3, #0
}
 8013150:	4618      	mov	r0, r3
 8013152:	46bd      	mov	sp, r7
 8013154:	bc80      	pop	{r7}
 8013156:	4770      	bx	lr
 8013158:	20000b30 	.word	0x20000b30

0801315c <StopRetransmission>:

static bool StopRetransmission( void )
{
 801315c:	b480      	push	{r7}
 801315e:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8013160:	4b1c      	ldr	r3, [pc, #112]	@ (80131d4 <StopRetransmission+0x78>)
 8013162:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8013166:	f003 0302 	and.w	r3, r3, #2
 801316a:	b2db      	uxtb	r3, r3
 801316c:	2b00      	cmp	r3, #0
 801316e:	d009      	beq.n	8013184 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8013170:	4b18      	ldr	r3, [pc, #96]	@ (80131d4 <StopRetransmission+0x78>)
 8013172:	f893 342d 	ldrb.w	r3, [r3, #1069]	@ 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8013176:	2b00      	cmp	r3, #0
 8013178:	d013      	beq.n	80131a2 <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 801317a:	4b16      	ldr	r3, [pc, #88]	@ (80131d4 <StopRetransmission+0x78>)
 801317c:	f893 342d 	ldrb.w	r3, [r3, #1069]	@ 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 8013180:	2b01      	cmp	r3, #1
 8013182:	d00e      	beq.n	80131a2 <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 8013184:	4b13      	ldr	r3, [pc, #76]	@ (80131d4 <StopRetransmission+0x78>)
 8013186:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801318a:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 801318e:	2b00      	cmp	r3, #0
 8013190:	d007      	beq.n	80131a2 <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 8013192:	4b10      	ldr	r3, [pc, #64]	@ (80131d4 <StopRetransmission+0x78>)
 8013194:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013198:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 801319c:	3201      	adds	r2, #1
 801319e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80131a2:	4b0c      	ldr	r3, [pc, #48]	@ (80131d4 <StopRetransmission+0x78>)
 80131a4:	2200      	movs	r2, #0
 80131a6:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    MacCtx.NodeAckRequested = false;
 80131aa:	4b0a      	ldr	r3, [pc, #40]	@ (80131d4 <StopRetransmission+0x78>)
 80131ac:	2200      	movs	r2, #0
 80131ae:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    MacCtx.AckTimeoutRetry = false;
 80131b2:	4b08      	ldr	r3, [pc, #32]	@ (80131d4 <StopRetransmission+0x78>)
 80131b4:	2200      	movs	r2, #0
 80131b6:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80131ba:	4b06      	ldr	r3, [pc, #24]	@ (80131d4 <StopRetransmission+0x78>)
 80131bc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80131c0:	f023 0302 	bic.w	r3, r3, #2
 80131c4:	4a03      	ldr	r2, [pc, #12]	@ (80131d4 <StopRetransmission+0x78>)
 80131c6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 80131ca:	2301      	movs	r3, #1
}
 80131cc:	4618      	mov	r0, r3
 80131ce:	46bd      	mov	sp, r7
 80131d0:	bc80      	pop	{r7}
 80131d2:	4770      	bx	lr
 80131d4:	20000b30 	.word	0x20000b30

080131d8 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 80131d8:	b580      	push	{r7, lr}
 80131da:	b084      	sub	sp, #16
 80131dc:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 80131de:	4b1e      	ldr	r3, [pc, #120]	@ (8013258 <AckTimeoutRetriesProcess+0x80>)
 80131e0:	f893 2412 	ldrb.w	r2, [r3, #1042]	@ 0x412
 80131e4:	4b1c      	ldr	r3, [pc, #112]	@ (8013258 <AckTimeoutRetriesProcess+0x80>)
 80131e6:	f893 3411 	ldrb.w	r3, [r3, #1041]	@ 0x411
 80131ea:	429a      	cmp	r2, r3
 80131ec:	d230      	bcs.n	8013250 <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 80131ee:	4b1a      	ldr	r3, [pc, #104]	@ (8013258 <AckTimeoutRetriesProcess+0x80>)
 80131f0:	f893 3412 	ldrb.w	r3, [r3, #1042]	@ 0x412
 80131f4:	3301      	adds	r3, #1
 80131f6:	b2da      	uxtb	r2, r3
 80131f8:	4b17      	ldr	r3, [pc, #92]	@ (8013258 <AckTimeoutRetriesProcess+0x80>)
 80131fa:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 80131fe:	4b16      	ldr	r3, [pc, #88]	@ (8013258 <AckTimeoutRetriesProcess+0x80>)
 8013200:	f893 3412 	ldrb.w	r3, [r3, #1042]	@ 0x412
 8013204:	f003 0301 	and.w	r3, r3, #1
 8013208:	b2db      	uxtb	r3, r3
 801320a:	2b00      	cmp	r3, #0
 801320c:	d020      	beq.n	8013250 <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 801320e:	2322      	movs	r3, #34	@ 0x22
 8013210:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8013212:	4b11      	ldr	r3, [pc, #68]	@ (8013258 <AckTimeoutRetriesProcess+0x80>)
 8013214:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013218:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 801321c:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801321e:	4b0e      	ldr	r3, [pc, #56]	@ (8013258 <AckTimeoutRetriesProcess+0x80>)
 8013220:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013224:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 8013228:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801322a:	4b0b      	ldr	r3, [pc, #44]	@ (8013258 <AckTimeoutRetriesProcess+0x80>)
 801322c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013230:	781b      	ldrb	r3, [r3, #0]
 8013232:	f107 0208 	add.w	r2, r7, #8
 8013236:	4611      	mov	r1, r2
 8013238:	4618      	mov	r0, r3
 801323a:	f003 fd7f 	bl	8016d3c <RegionGetPhyParam>
 801323e:	4603      	mov	r3, r0
 8013240:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 8013242:	687a      	ldr	r2, [r7, #4]
 8013244:	4b04      	ldr	r3, [pc, #16]	@ (8013258 <AckTimeoutRetriesProcess+0x80>)
 8013246:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801324a:	b252      	sxtb	r2, r2
 801324c:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
        }
    }
}
 8013250:	bf00      	nop
 8013252:	3710      	adds	r7, #16
 8013254:	46bd      	mov	sp, r7
 8013256:	bd80      	pop	{r7, pc}
 8013258:	20000b30 	.word	0x20000b30

0801325c <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 801325c:	b580      	push	{r7, lr}
 801325e:	b082      	sub	sp, #8
 8013260:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 8013262:	4b14      	ldr	r3, [pc, #80]	@ (80132b4 <AckTimeoutRetriesFinalize+0x58>)
 8013264:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 8013268:	f083 0301 	eor.w	r3, r3, #1
 801326c:	b2db      	uxtb	r3, r3
 801326e:	2b00      	cmp	r3, #0
 8013270:	d015      	beq.n	801329e <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8013272:	2302      	movs	r3, #2
 8013274:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 8013276:	4b10      	ldr	r3, [pc, #64]	@ (80132b8 <AckTimeoutRetriesFinalize+0x5c>)
 8013278:	689b      	ldr	r3, [r3, #8]
 801327a:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 801327c:	4b0d      	ldr	r3, [pc, #52]	@ (80132b4 <AckTimeoutRetriesFinalize+0x58>)
 801327e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013282:	781b      	ldrb	r3, [r3, #0]
 8013284:	463a      	mov	r2, r7
 8013286:	4611      	mov	r1, r2
 8013288:	4618      	mov	r0, r3
 801328a:	f003 fd80 	bl	8016d8e <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 801328e:	4b09      	ldr	r3, [pc, #36]	@ (80132b4 <AckTimeoutRetriesFinalize+0x58>)
 8013290:	2200      	movs	r2, #0
 8013292:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 8013296:	4b07      	ldr	r3, [pc, #28]	@ (80132b4 <AckTimeoutRetriesFinalize+0x58>)
 8013298:	2200      	movs	r2, #0
 801329a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 801329e:	4b05      	ldr	r3, [pc, #20]	@ (80132b4 <AckTimeoutRetriesFinalize+0x58>)
 80132a0:	f893 2412 	ldrb.w	r2, [r3, #1042]	@ 0x412
 80132a4:	4b03      	ldr	r3, [pc, #12]	@ (80132b4 <AckTimeoutRetriesFinalize+0x58>)
 80132a6:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
}
 80132aa:	bf00      	nop
 80132ac:	3708      	adds	r7, #8
 80132ae:	46bd      	mov	sp, r7
 80132b0:	bd80      	pop	{r7, pc}
 80132b2:	bf00      	nop
 80132b4:	20000b30 	.word	0x20000b30
 80132b8:	20001128 	.word	0x20001128

080132bc <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 80132bc:	b580      	push	{r7, lr}
 80132be:	b082      	sub	sp, #8
 80132c0:	af00      	add	r7, sp, #0
 80132c2:	4603      	mov	r3, r0
 80132c4:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 80132c6:	4b0b      	ldr	r3, [pc, #44]	@ (80132f4 <CallNvmCtxCallback+0x38>)
 80132c8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d00c      	beq.n	80132ea <CallNvmCtxCallback+0x2e>
 80132d0:	4b08      	ldr	r3, [pc, #32]	@ (80132f4 <CallNvmCtxCallback+0x38>)
 80132d2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80132d6:	689b      	ldr	r3, [r3, #8]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d006      	beq.n	80132ea <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 80132dc:	4b05      	ldr	r3, [pc, #20]	@ (80132f4 <CallNvmCtxCallback+0x38>)
 80132de:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80132e2:	689b      	ldr	r3, [r3, #8]
 80132e4:	79fa      	ldrb	r2, [r7, #7]
 80132e6:	4610      	mov	r0, r2
 80132e8:	4798      	blx	r3
    }
}
 80132ea:	bf00      	nop
 80132ec:	3708      	adds	r7, #8
 80132ee:	46bd      	mov	sp, r7
 80132f0:	bd80      	pop	{r7, pc}
 80132f2:	bf00      	nop
 80132f4:	20000b30 	.word	0x20000b30

080132f8 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 80132f8:	b580      	push	{r7, lr}
 80132fa:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 80132fc:	2000      	movs	r0, #0
 80132fe:	f7ff ffdd 	bl	80132bc <CallNvmCtxCallback>
}
 8013302:	bf00      	nop
 8013304:	bd80      	pop	{r7, pc}

08013306 <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 8013306:	b580      	push	{r7, lr}
 8013308:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 801330a:	2001      	movs	r0, #1
 801330c:	f7ff ffd6 	bl	80132bc <CallNvmCtxCallback>
}
 8013310:	bf00      	nop
 8013312:	bd80      	pop	{r7, pc}

08013314 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 8013314:	b580      	push	{r7, lr}
 8013316:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 8013318:	2002      	movs	r0, #2
 801331a:	f7ff ffcf 	bl	80132bc <CallNvmCtxCallback>
}
 801331e:	bf00      	nop
 8013320:	bd80      	pop	{r7, pc}

08013322 <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 8013322:	b580      	push	{r7, lr}
 8013324:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 8013326:	2003      	movs	r0, #3
 8013328:	f7ff ffc8 	bl	80132bc <CallNvmCtxCallback>
}
 801332c:	bf00      	nop
 801332e:	bd80      	pop	{r7, pc}

08013330 <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 8013330:	b580      	push	{r7, lr}
 8013332:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 8013334:	2004      	movs	r0, #4
 8013336:	f7ff ffc1 	bl	80132bc <CallNvmCtxCallback>
}
 801333a:	bf00      	nop
 801333c:	bd80      	pop	{r7, pc}

0801333e <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 801333e:	b580      	push	{r7, lr}
 8013340:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 8013342:	2005      	movs	r0, #5
 8013344:	f7ff ffba 	bl	80132bc <CallNvmCtxCallback>
}
 8013348:	bf00      	nop
 801334a:	bd80      	pop	{r7, pc}

0801334c <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 801334c:	b580      	push	{r7, lr}
 801334e:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 8013350:	2006      	movs	r0, #6
 8013352:	f7ff ffb3 	bl	80132bc <CallNvmCtxCallback>
}
 8013356:	bf00      	nop
 8013358:	bd80      	pop	{r7, pc}
	...

0801335c <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 801335c:	b480      	push	{r7}
 801335e:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8013360:	4b0b      	ldr	r3, [pc, #44]	@ (8013390 <IsRequestPending+0x34>)
 8013362:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8013366:	f003 0304 	and.w	r3, r3, #4
 801336a:	b2db      	uxtb	r3, r3
 801336c:	2b00      	cmp	r3, #0
 801336e:	d107      	bne.n	8013380 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8013370:	4b07      	ldr	r3, [pc, #28]	@ (8013390 <IsRequestPending+0x34>)
 8013372:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8013376:	f003 0301 	and.w	r3, r3, #1
 801337a:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801337c:	2b00      	cmp	r3, #0
 801337e:	d001      	beq.n	8013384 <IsRequestPending+0x28>
    {
        return 1;
 8013380:	2301      	movs	r3, #1
 8013382:	e000      	b.n	8013386 <IsRequestPending+0x2a>
    }
    return 0;
 8013384:	2300      	movs	r3, #0
}
 8013386:	4618      	mov	r0, r3
 8013388:	46bd      	mov	sp, r7
 801338a:	bc80      	pop	{r7}
 801338c:	4770      	bx	lr
 801338e:	bf00      	nop
 8013390:	20000b30 	.word	0x20000b30

08013394 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 8013394:	b480      	push	{r7}
 8013396:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8013398:	4b08      	ldr	r3, [pc, #32]	@ (80133bc <LoRaMacIsBusy+0x28>)
 801339a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d106      	bne.n	80133b0 <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 80133a2:	4b06      	ldr	r3, [pc, #24]	@ (80133bc <LoRaMacIsBusy+0x28>)
 80133a4:	f893 3482 	ldrb.w	r3, [r3, #1154]	@ 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 80133a8:	2b01      	cmp	r3, #1
 80133aa:	d101      	bne.n	80133b0 <LoRaMacIsBusy+0x1c>
    {
        return false;
 80133ac:	2300      	movs	r3, #0
 80133ae:	e000      	b.n	80133b2 <LoRaMacIsBusy+0x1e>
    }
    return true;
 80133b0:	2301      	movs	r3, #1
}
 80133b2:	4618      	mov	r0, r3
 80133b4:	46bd      	mov	sp, r7
 80133b6:	bc80      	pop	{r7}
 80133b8:	4770      	bx	lr
 80133ba:	bf00      	nop
 80133bc:	20000b30 	.word	0x20000b30

080133c0 <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 80133c0:	b580      	push	{r7, lr}
 80133c2:	b082      	sub	sp, #8
 80133c4:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 80133c6:	2300      	movs	r3, #0
 80133c8:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 80133ca:	f7fd fc81 	bl	8010cd0 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 80133ce:	f001 fd79 	bl	8014ec4 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 80133d2:	4b1a      	ldr	r3, [pc, #104]	@ (801343c <LoRaMacProcess+0x7c>)
 80133d4:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 80133d8:	f003 0320 	and.w	r3, r3, #32
 80133dc:	b2db      	uxtb	r3, r3
 80133de:	2b00      	cmp	r3, #0
 80133e0:	d01e      	beq.n	8013420 <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 80133e2:	2000      	movs	r0, #0
 80133e4:	f7fd fcbc 	bl	8010d60 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 80133e8:	f7fd fe6a 	bl	80110c0 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 80133ec:	f7ff ffb6 	bl	801335c <IsRequestPending>
 80133f0:	4603      	mov	r3, r0
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d006      	beq.n	8013404 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 80133f6:	f7fd fe3b 	bl	8011070 <LoRaMacCheckForBeaconAcquisition>
 80133fa:	4603      	mov	r3, r0
 80133fc:	461a      	mov	r2, r3
 80133fe:	79fb      	ldrb	r3, [r7, #7]
 8013400:	4313      	orrs	r3, r2
 8013402:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 8013404:	79fb      	ldrb	r3, [r7, #7]
 8013406:	2b00      	cmp	r3, #0
 8013408:	d103      	bne.n	8013412 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 801340a:	f7fd fdf5 	bl	8010ff8 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 801340e:	f7fd fd85 	bl	8010f1c <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 8013412:	f7fd fcb5 	bl	8010d80 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 8013416:	f7fd fd15 	bl	8010e44 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 801341a:	2001      	movs	r0, #1
 801341c:	f7fd fca0 	bl	8010d60 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 8013420:	f7fd fd2a 	bl	8010e78 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8013424:	4b05      	ldr	r3, [pc, #20]	@ (801343c <LoRaMacProcess+0x7c>)
 8013426:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 801342a:	2b02      	cmp	r3, #2
 801342c:	d101      	bne.n	8013432 <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 801342e:	f7ff fa99 	bl	8012964 <OpenContinuousRxCWindow>
    }
}
 8013432:	bf00      	nop
 8013434:	3708      	adds	r7, #8
 8013436:	46bd      	mov	sp, r7
 8013438:	bd80      	pop	{r7, pc}
 801343a:	bf00      	nop
 801343c:	20000b30 	.word	0x20000b30

08013440 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8013440:	b590      	push	{r4, r7, lr}
 8013442:	b099      	sub	sp, #100	@ 0x64
 8013444:	af02      	add	r7, sp, #8
 8013446:	6178      	str	r0, [r7, #20]
 8013448:	6139      	str	r1, [r7, #16]
 801344a:	4613      	mov	r3, r2
 801344c:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 801344e:	697b      	ldr	r3, [r7, #20]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d002      	beq.n	801345a <LoRaMacInitialization+0x1a>
 8013454:	693b      	ldr	r3, [r7, #16]
 8013456:	2b00      	cmp	r3, #0
 8013458:	d101      	bne.n	801345e <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801345a:	2303      	movs	r3, #3
 801345c:	e30b      	b.n	8013a76 <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801345e:	697b      	ldr	r3, [r7, #20]
 8013460:	681b      	ldr	r3, [r3, #0]
 8013462:	2b00      	cmp	r3, #0
 8013464:	d00b      	beq.n	801347e <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8013466:	697b      	ldr	r3, [r7, #20]
 8013468:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801346a:	2b00      	cmp	r3, #0
 801346c:	d007      	beq.n	801347e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 801346e:	697b      	ldr	r3, [r7, #20]
 8013470:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8013472:	2b00      	cmp	r3, #0
 8013474:	d003      	beq.n	801347e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8013476:	697b      	ldr	r3, [r7, #20]
 8013478:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801347a:	2b00      	cmp	r3, #0
 801347c:	d101      	bne.n	8013482 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801347e:	2303      	movs	r3, #3
 8013480:	e2f9      	b.n	8013a76 <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8013482:	7bfb      	ldrb	r3, [r7, #15]
 8013484:	4618      	mov	r0, r3
 8013486:	f003 fc49 	bl	8016d1c <RegionIsActive>
 801348a:	4603      	mov	r3, r0
 801348c:	f083 0301 	eor.w	r3, r3, #1
 8013490:	b2db      	uxtb	r3, r3
 8013492:	2b00      	cmp	r3, #0
 8013494:	d001      	beq.n	801349a <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8013496:	2309      	movs	r3, #9
 8013498:	e2ed      	b.n	8013a76 <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 801349a:	49c5      	ldr	r1, [pc, #788]	@ (80137b0 <LoRaMacInitialization+0x370>)
 801349c:	6978      	ldr	r0, [r7, #20]
 801349e:	f002 f891 	bl	80155c4 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 80134a2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80134a6:	2100      	movs	r1, #0
 80134a8:	48c2      	ldr	r0, [pc, #776]	@ (80137b4 <LoRaMacInitialization+0x374>)
 80134aa:	f005 fe2b 	bl	8019104 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80134ae:	f240 428c 	movw	r2, #1164	@ 0x48c
 80134b2:	2100      	movs	r1, #0
 80134b4:	48c0      	ldr	r0, [pc, #768]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80134b6:	f005 fe25 	bl	8019104 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 80134ba:	4bbf      	ldr	r3, [pc, #764]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80134bc:	4abd      	ldr	r2, [pc, #756]	@ (80137b4 <LoRaMacInitialization+0x374>)
 80134be:	f8c3 2484 	str.w	r2, [r3, #1156]	@ 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 80134c2:	4bbd      	ldr	r3, [pc, #756]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80134c4:	2201      	movs	r2, #1
 80134c6:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    MacCtx.AckTimeoutRetries = 1;
 80134ca:	4bbb      	ldr	r3, [pc, #748]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80134cc:	2201      	movs	r2, #1
 80134ce:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    MacCtx.NvmCtx->Region = region;
 80134d2:	4bb9      	ldr	r3, [pc, #740]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80134d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80134d8:	7bfa      	ldrb	r2, [r7, #15]
 80134da:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 80134dc:	4bb6      	ldr	r3, [pc, #728]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80134de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80134e2:	2200      	movs	r2, #0
 80134e4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 80134e8:	4bb3      	ldr	r3, [pc, #716]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80134ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80134ee:	2200      	movs	r2, #0
 80134f0:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 80134f4:	4bb0      	ldr	r3, [pc, #704]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80134f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80134fa:	4ab0      	ldr	r2, [pc, #704]	@ (80137bc <LoRaMacInitialization+0x37c>)
 80134fc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8013500:	230f      	movs	r3, #15
 8013502:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013506:	4bac      	ldr	r3, [pc, #688]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013508:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801350c:	781b      	ldrb	r3, [r3, #0]
 801350e:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8013512:	4611      	mov	r1, r2
 8013514:	4618      	mov	r0, r3
 8013516:	f003 fc11 	bl	8016d3c <RegionGetPhyParam>
 801351a:	4603      	mov	r3, r0
 801351c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 801351e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013520:	4ba5      	ldr	r3, [pc, #660]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013522:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013526:	2a00      	cmp	r2, #0
 8013528:	bf14      	ite	ne
 801352a:	2201      	movne	r2, #1
 801352c:	2200      	moveq	r2, #0
 801352e:	b2d2      	uxtb	r2, r2
 8013530:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8013534:	230a      	movs	r3, #10
 8013536:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801353a:	4b9f      	ldr	r3, [pc, #636]	@ (80137b8 <LoRaMacInitialization+0x378>)
 801353c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013540:	781b      	ldrb	r3, [r3, #0]
 8013542:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8013546:	4611      	mov	r1, r2
 8013548:	4618      	mov	r0, r3
 801354a:	f003 fbf7 	bl	8016d3c <RegionGetPhyParam>
 801354e:	4603      	mov	r3, r0
 8013550:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 8013552:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013554:	4b98      	ldr	r3, [pc, #608]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013556:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801355a:	b252      	sxtb	r2, r2
 801355c:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 801355e:	2306      	movs	r3, #6
 8013560:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013564:	4b94      	ldr	r3, [pc, #592]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013566:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801356a:	781b      	ldrb	r3, [r3, #0]
 801356c:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8013570:	4611      	mov	r1, r2
 8013572:	4618      	mov	r0, r3
 8013574:	f003 fbe2 	bl	8016d3c <RegionGetPhyParam>
 8013578:	4603      	mov	r3, r0
 801357a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 801357c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801357e:	4b8e      	ldr	r3, [pc, #568]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013580:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013584:	b252      	sxtb	r2, r2
 8013586:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8013588:	2310      	movs	r3, #16
 801358a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801358e:	4b8a      	ldr	r3, [pc, #552]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013590:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013594:	781b      	ldrb	r3, [r3, #0]
 8013596:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 801359a:	4611      	mov	r1, r2
 801359c:	4618      	mov	r0, r3
 801359e:	f003 fbcd 	bl	8016d3c <RegionGetPhyParam>
 80135a2:	4603      	mov	r3, r0
 80135a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 80135a6:	4b84      	ldr	r3, [pc, #528]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80135a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80135ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80135ae:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 80135b0:	2311      	movs	r3, #17
 80135b2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80135b6:	4b80      	ldr	r3, [pc, #512]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80135b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80135bc:	781b      	ldrb	r3, [r3, #0]
 80135be:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80135c2:	4611      	mov	r1, r2
 80135c4:	4618      	mov	r0, r3
 80135c6:	f003 fbb9 	bl	8016d3c <RegionGetPhyParam>
 80135ca:	4603      	mov	r3, r0
 80135cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 80135ce:	4b7a      	ldr	r3, [pc, #488]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80135d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80135d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80135d6:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 80135d8:	2312      	movs	r3, #18
 80135da:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80135de:	4b76      	ldr	r3, [pc, #472]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80135e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80135e4:	781b      	ldrb	r3, [r3, #0]
 80135e6:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80135ea:	4611      	mov	r1, r2
 80135ec:	4618      	mov	r0, r3
 80135ee:	f003 fba5 	bl	8016d3c <RegionGetPhyParam>
 80135f2:	4603      	mov	r3, r0
 80135f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 80135f6:	4b70      	ldr	r3, [pc, #448]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80135f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80135fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80135fe:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8013600:	2313      	movs	r3, #19
 8013602:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013606:	4b6c      	ldr	r3, [pc, #432]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013608:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801360c:	781b      	ldrb	r3, [r3, #0]
 801360e:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8013612:	4611      	mov	r1, r2
 8013614:	4618      	mov	r0, r3
 8013616:	f003 fb91 	bl	8016d3c <RegionGetPhyParam>
 801361a:	4603      	mov	r3, r0
 801361c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 801361e:	4b66      	ldr	r3, [pc, #408]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013620:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013624:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013626:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8013628:	2314      	movs	r3, #20
 801362a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801362e:	4b62      	ldr	r3, [pc, #392]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013630:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013634:	781b      	ldrb	r3, [r3, #0]
 8013636:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 801363a:	4611      	mov	r1, r2
 801363c:	4618      	mov	r0, r3
 801363e:	f003 fb7d 	bl	8016d3c <RegionGetPhyParam>
 8013642:	4603      	mov	r3, r0
 8013644:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8013646:	4b5c      	ldr	r3, [pc, #368]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013648:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801364c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801364e:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8013650:	2317      	movs	r3, #23
 8013652:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013656:	4b58      	ldr	r3, [pc, #352]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013658:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801365c:	781b      	ldrb	r3, [r3, #0]
 801365e:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8013662:	4611      	mov	r1, r2
 8013664:	4618      	mov	r0, r3
 8013666:	f003 fb69 	bl	8016d3c <RegionGetPhyParam>
 801366a:	4603      	mov	r3, r0
 801366c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 801366e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013670:	4b51      	ldr	r3, [pc, #324]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013672:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013676:	b2d2      	uxtb	r2, r2
 8013678:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 801367c:	2318      	movs	r3, #24
 801367e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013682:	4b4d      	ldr	r3, [pc, #308]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013684:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013688:	781b      	ldrb	r3, [r3, #0]
 801368a:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 801368e:	4611      	mov	r1, r2
 8013690:	4618      	mov	r0, r3
 8013692:	f003 fb53 	bl	8016d3c <RegionGetPhyParam>
 8013696:	4603      	mov	r3, r0
 8013698:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 801369a:	4b47      	ldr	r3, [pc, #284]	@ (80137b8 <LoRaMacInitialization+0x378>)
 801369c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80136a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80136a2:	629a      	str	r2, [r3, #40]	@ 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 80136a4:	4b44      	ldr	r3, [pc, #272]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80136a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80136aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80136ac:	631a      	str	r2, [r3, #48]	@ 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 80136ae:	2319      	movs	r3, #25
 80136b0:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80136b4:	4b40      	ldr	r3, [pc, #256]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80136b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80136ba:	781b      	ldrb	r3, [r3, #0]
 80136bc:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80136c0:	4611      	mov	r1, r2
 80136c2:	4618      	mov	r0, r3
 80136c4:	f003 fb3a 	bl	8016d3c <RegionGetPhyParam>
 80136c8:	4603      	mov	r3, r0
 80136ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 80136cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80136ce:	4b3a      	ldr	r3, [pc, #232]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80136d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80136d4:	b2d2      	uxtb	r2, r2
 80136d6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 80136da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80136dc:	4b36      	ldr	r3, [pc, #216]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80136de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80136e2:	b2d2      	uxtb	r2, r2
 80136e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 80136e8:	231e      	movs	r3, #30
 80136ea:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80136ee:	4b32      	ldr	r3, [pc, #200]	@ (80137b8 <LoRaMacInitialization+0x378>)
 80136f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80136f4:	781b      	ldrb	r3, [r3, #0]
 80136f6:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80136fa:	4611      	mov	r1, r2
 80136fc:	4618      	mov	r0, r3
 80136fe:	f003 fb1d 	bl	8016d3c <RegionGetPhyParam>
 8013702:	4603      	mov	r3, r0
 8013704:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8013706:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013708:	4b2b      	ldr	r3, [pc, #172]	@ (80137b8 <LoRaMacInitialization+0x378>)
 801370a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801370e:	b2d2      	uxtb	r2, r2
 8013710:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8013714:	231f      	movs	r3, #31
 8013716:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801371a:	4b27      	ldr	r3, [pc, #156]	@ (80137b8 <LoRaMacInitialization+0x378>)
 801371c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013720:	781b      	ldrb	r3, [r3, #0]
 8013722:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8013726:	4611      	mov	r1, r2
 8013728:	4618      	mov	r0, r3
 801372a:	f003 fb07 	bl	8016d3c <RegionGetPhyParam>
 801372e:	4603      	mov	r3, r0
 8013730:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8013732:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013734:	4b20      	ldr	r3, [pc, #128]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013736:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801373a:	b2d2      	uxtb	r2, r2
 801373c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8013740:	2320      	movs	r3, #32
 8013742:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013746:	4b1c      	ldr	r3, [pc, #112]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013748:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801374c:	781b      	ldrb	r3, [r3, #0]
 801374e:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8013752:	4611      	mov	r1, r2
 8013754:	4618      	mov	r0, r3
 8013756:	f003 faf1 	bl	8016d3c <RegionGetPhyParam>
 801375a:	4603      	mov	r3, r0
 801375c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 801375e:	4b16      	ldr	r3, [pc, #88]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013760:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013764:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013766:	63da      	str	r2, [r3, #60]	@ 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8013768:	2321      	movs	r3, #33	@ 0x21
 801376a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801376e:	4b12      	ldr	r3, [pc, #72]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013770:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013774:	781b      	ldrb	r3, [r3, #0]
 8013776:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 801377a:	4611      	mov	r1, r2
 801377c:	4618      	mov	r0, r3
 801377e:	f003 fadd 	bl	8016d3c <RegionGetPhyParam>
 8013782:	4603      	mov	r3, r0
 8013784:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 8013786:	4b0c      	ldr	r3, [pc, #48]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013788:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801378c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801378e:	641a      	str	r2, [r3, #64]	@ 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8013790:	230b      	movs	r3, #11
 8013792:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013796:	4b08      	ldr	r3, [pc, #32]	@ (80137b8 <LoRaMacInitialization+0x378>)
 8013798:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801379c:	781b      	ldrb	r3, [r3, #0]
 801379e:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80137a2:	4611      	mov	r1, r2
 80137a4:	4618      	mov	r0, r3
 80137a6:	f003 fac9 	bl	8016d3c <RegionGetPhyParam>
 80137aa:	4603      	mov	r3, r0
 80137ac:	e008      	b.n	80137c0 <LoRaMacInitialization+0x380>
 80137ae:	bf00      	nop
 80137b0:	0801334d 	.word	0x0801334d
 80137b4:	20000fbc 	.word	0x20000fbc
 80137b8:	20000b30 	.word	0x20000b30
 80137bc:	01000300 	.word	0x01000300
 80137c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 80137c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80137c4:	b29a      	uxth	r2, r3
 80137c6:	4bae      	ldr	r3, [pc, #696]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80137c8:	f8a3 23f4 	strh.w	r2, [r3, #1012]	@ 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 80137cc:	230c      	movs	r3, #12
 80137ce:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80137d2:	4bab      	ldr	r3, [pc, #684]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80137d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80137d8:	781b      	ldrb	r3, [r3, #0]
 80137da:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80137de:	4611      	mov	r1, r2
 80137e0:	4618      	mov	r0, r3
 80137e2:	f003 faab 	bl	8016d3c <RegionGetPhyParam>
 80137e6:	4603      	mov	r3, r0
 80137e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 80137ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80137ec:	b29a      	uxth	r2, r3
 80137ee:	4ba4      	ldr	r3, [pc, #656]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80137f0:	f8a3 23f6 	strh.w	r2, [r3, #1014]	@ 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 80137f4:	4ba2      	ldr	r3, [pc, #648]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80137f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80137fa:	2201      	movs	r2, #1
 80137fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 8013800:	4b9f      	ldr	r3, [pc, #636]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013802:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013806:	220a      	movs	r2, #10
 8013808:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 801380a:	4b9d      	ldr	r3, [pc, #628]	@ (8013a80 <LoRaMacInitialization+0x640>)
 801380c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013810:	2206      	movs	r2, #6
 8013812:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 8013814:	4b9a      	ldr	r3, [pc, #616]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013816:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 801381a:	4b99      	ldr	r3, [pc, #612]	@ (8013a80 <LoRaMacInitialization+0x640>)
 801381c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013820:	6892      	ldr	r2, [r2, #8]
 8013822:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 8013826:	4b96      	ldr	r3, [pc, #600]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013828:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 801382c:	4b94      	ldr	r3, [pc, #592]	@ (8013a80 <LoRaMacInitialization+0x640>)
 801382e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013832:	7b12      	ldrb	r2, [r2, #12]
 8013834:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 8013838:	4b91      	ldr	r3, [pc, #580]	@ (8013a80 <LoRaMacInitialization+0x640>)
 801383a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 801383e:	4b90      	ldr	r3, [pc, #576]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013840:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013844:	6912      	ldr	r2, [r2, #16]
 8013846:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 801384a:	4b8d      	ldr	r3, [pc, #564]	@ (8013a80 <LoRaMacInitialization+0x640>)
 801384c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013850:	4b8b      	ldr	r3, [pc, #556]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013852:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013856:	6952      	ldr	r2, [r2, #20]
 8013858:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 801385c:	4b88      	ldr	r3, [pc, #544]	@ (8013a80 <LoRaMacInitialization+0x640>)
 801385e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013862:	4b87      	ldr	r3, [pc, #540]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013864:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013868:	6992      	ldr	r2, [r2, #24]
 801386a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 801386e:	4b84      	ldr	r3, [pc, #528]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013870:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013874:	4b82      	ldr	r3, [pc, #520]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013876:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801387a:	69d2      	ldr	r2, [r2, #28]
 801387c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 8013880:	4b7f      	ldr	r3, [pc, #508]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013882:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013886:	4b7e      	ldr	r3, [pc, #504]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013888:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801388c:	6a12      	ldr	r2, [r2, #32]
 801388e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 8013892:	4b7b      	ldr	r3, [pc, #492]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013894:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013898:	4b79      	ldr	r3, [pc, #484]	@ (8013a80 <LoRaMacInitialization+0x640>)
 801389a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801389e:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 80138a2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 80138a6:	2300      	movs	r3, #0
 80138a8:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 80138ac:	2300      	movs	r3, #0
 80138ae:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80138b0:	4b73      	ldr	r3, [pc, #460]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80138b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80138b6:	781b      	ldrb	r3, [r3, #0]
 80138b8:	f107 021c 	add.w	r2, r7, #28
 80138bc:	4611      	mov	r1, r2
 80138be:	4618      	mov	r0, r3
 80138c0:	f003 fa65 	bl	8016d8e <RegionInitDefaults>

    ResetMacParameters( );
 80138c4:	f7fe ff3e 	bl	8012744 <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 80138c8:	4b6d      	ldr	r3, [pc, #436]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80138ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80138ce:	2201      	movs	r2, #1
 80138d0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    MacCtx.MacPrimitives = primitives;
 80138d4:	4a6a      	ldr	r2, [pc, #424]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80138d6:	697b      	ldr	r3, [r7, #20]
 80138d8:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacCallbacks = callbacks;
 80138dc:	4a68      	ldr	r2, [pc, #416]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80138de:	693b      	ldr	r3, [r7, #16]
 80138e0:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    MacCtx.MacFlags.Value = 0;
 80138e4:	4b66      	ldr	r3, [pc, #408]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80138e6:	2200      	movs	r2, #0
 80138e8:	f883 2481 	strb.w	r2, [r3, #1153]	@ 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 80138ec:	4b64      	ldr	r3, [pc, #400]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80138ee:	2201      	movs	r2, #1
 80138f0:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 80138f4:	4b62      	ldr	r3, [pc, #392]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80138f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80138fa:	2200      	movs	r2, #0
 80138fc:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 8013900:	4b5f      	ldr	r3, [pc, #380]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013902:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013906:	2200      	movs	r2, #0
 8013908:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 801390c:	2300      	movs	r3, #0
 801390e:	9300      	str	r3, [sp, #0]
 8013910:	4b5c      	ldr	r3, [pc, #368]	@ (8013a84 <LoRaMacInitialization+0x644>)
 8013912:	2200      	movs	r2, #0
 8013914:	f04f 31ff 	mov.w	r1, #4294967295
 8013918:	485b      	ldr	r0, [pc, #364]	@ (8013a88 <LoRaMacInitialization+0x648>)
 801391a:	f009 f875 	bl	801ca08 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 801391e:	2300      	movs	r3, #0
 8013920:	9300      	str	r3, [sp, #0]
 8013922:	4b5a      	ldr	r3, [pc, #360]	@ (8013a8c <LoRaMacInitialization+0x64c>)
 8013924:	2200      	movs	r2, #0
 8013926:	f04f 31ff 	mov.w	r1, #4294967295
 801392a:	4859      	ldr	r0, [pc, #356]	@ (8013a90 <LoRaMacInitialization+0x650>)
 801392c:	f009 f86c 	bl	801ca08 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8013930:	2300      	movs	r3, #0
 8013932:	9300      	str	r3, [sp, #0]
 8013934:	4b57      	ldr	r3, [pc, #348]	@ (8013a94 <LoRaMacInitialization+0x654>)
 8013936:	2200      	movs	r2, #0
 8013938:	f04f 31ff 	mov.w	r1, #4294967295
 801393c:	4856      	ldr	r0, [pc, #344]	@ (8013a98 <LoRaMacInitialization+0x658>)
 801393e:	f009 f863 	bl	801ca08 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 8013942:	2300      	movs	r3, #0
 8013944:	9300      	str	r3, [sp, #0]
 8013946:	4b55      	ldr	r3, [pc, #340]	@ (8013a9c <LoRaMacInitialization+0x65c>)
 8013948:	2200      	movs	r2, #0
 801394a:	f04f 31ff 	mov.w	r1, #4294967295
 801394e:	4854      	ldr	r0, [pc, #336]	@ (8013aa0 <LoRaMacInitialization+0x660>)
 8013950:	f009 f85a 	bl	801ca08 <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 8013954:	4b4a      	ldr	r3, [pc, #296]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013956:	f8d3 4484 	ldr.w	r4, [r3, #1156]	@ 0x484
 801395a:	463b      	mov	r3, r7
 801395c:	4618      	mov	r0, r3
 801395e:	f008 fc49 	bl	801c1f4 <SysTimeGetMcuTime>
 8013962:	f504 73ac 	add.w	r3, r4, #344	@ 0x158
 8013966:	463a      	mov	r2, r7
 8013968:	e892 0003 	ldmia.w	r2, {r0, r1}
 801396c:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8013970:	4b43      	ldr	r3, [pc, #268]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013972:	4a4c      	ldr	r2, [pc, #304]	@ (8013aa4 <LoRaMacInitialization+0x664>)
 8013974:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8013978:	4b41      	ldr	r3, [pc, #260]	@ (8013a80 <LoRaMacInitialization+0x640>)
 801397a:	4a4b      	ldr	r2, [pc, #300]	@ (8013aa8 <LoRaMacInitialization+0x668>)
 801397c:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8013980:	4b3f      	ldr	r3, [pc, #252]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013982:	4a4a      	ldr	r2, [pc, #296]	@ (8013aac <LoRaMacInitialization+0x66c>)
 8013984:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8013988:	4b3d      	ldr	r3, [pc, #244]	@ (8013a80 <LoRaMacInitialization+0x640>)
 801398a:	4a49      	ldr	r2, [pc, #292]	@ (8013ab0 <LoRaMacInitialization+0x670>)
 801398c:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8013990:	4b3b      	ldr	r3, [pc, #236]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013992:	4a48      	ldr	r2, [pc, #288]	@ (8013ab4 <LoRaMacInitialization+0x674>)
 8013994:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8013998:	4b47      	ldr	r3, [pc, #284]	@ (8013ab8 <LoRaMacInitialization+0x678>)
 801399a:	681b      	ldr	r3, [r3, #0]
 801399c:	4847      	ldr	r0, [pc, #284]	@ (8013abc <LoRaMacInitialization+0x67c>)
 801399e:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 80139a0:	4847      	ldr	r0, [pc, #284]	@ (8013ac0 <LoRaMacInitialization+0x680>)
 80139a2:	f7fa fdab 	bl	800e4fc <SecureElementInit>
 80139a6:	4603      	mov	r3, r0
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d001      	beq.n	80139b0 <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80139ac:	2311      	movs	r3, #17
 80139ae:	e062      	b.n	8013a76 <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 80139b0:	4844      	ldr	r0, [pc, #272]	@ (8013ac4 <LoRaMacInitialization+0x684>)
 80139b2:	f002 fae3 	bl	8015f7c <LoRaMacCryptoInit>
 80139b6:	4603      	mov	r3, r0
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d001      	beq.n	80139c0 <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80139bc:	2311      	movs	r3, #17
 80139be:	e05a      	b.n	8013a76 <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 80139c0:	4841      	ldr	r0, [pc, #260]	@ (8013ac8 <LoRaMacInitialization+0x688>)
 80139c2:	f001 fb99 	bl	80150f8 <LoRaMacCommandsInit>
 80139c6:	4603      	mov	r3, r0
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d001      	beq.n	80139d0 <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80139cc:	2313      	movs	r3, #19
 80139ce:	e052      	b.n	8013a76 <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 80139d0:	4b2b      	ldr	r3, [pc, #172]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80139d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80139d6:	3350      	adds	r3, #80	@ 0x50
 80139d8:	4618      	mov	r0, r3
 80139da:	f002 fbc9 	bl	8016170 <LoRaMacCryptoSetMulticastReference>
 80139de:	4603      	mov	r3, r0
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d001      	beq.n	80139e8 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80139e4:	2311      	movs	r3, #17
 80139e6:	e046      	b.n	8013a76 <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 80139e8:	4b33      	ldr	r3, [pc, #204]	@ (8013ab8 <LoRaMacInitialization+0x678>)
 80139ea:	695b      	ldr	r3, [r3, #20]
 80139ec:	4798      	blx	r3
 80139ee:	4603      	mov	r3, r0
 80139f0:	4618      	mov	r0, r3
 80139f2:	f005 fb27 	bl	8019044 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 80139f6:	4b30      	ldr	r3, [pc, #192]	@ (8013ab8 <LoRaMacInitialization+0x678>)
 80139f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80139fa:	4a21      	ldr	r2, [pc, #132]	@ (8013a80 <LoRaMacInitialization+0x640>)
 80139fc:	f8d2 2484 	ldr.w	r2, [r2, #1156]	@ 0x484
 8013a00:	f892 207d 	ldrb.w	r2, [r2, #125]	@ 0x7d
 8013a04:	4610      	mov	r0, r2
 8013a06:	4798      	blx	r3
    Radio.Sleep( );
 8013a08:	4b2b      	ldr	r3, [pc, #172]	@ (8013ab8 <LoRaMacInitialization+0x678>)
 8013a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a0c:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8013a0e:	2300      	movs	r3, #0
 8013a10:	647b      	str	r3, [r7, #68]	@ 0x44
    classBCallbacks.MacProcessNotify = NULL;
 8013a12:	2300      	movs	r3, #0
 8013a14:	64bb      	str	r3, [r7, #72]	@ 0x48
    if( callbacks != NULL )
 8013a16:	693b      	ldr	r3, [r7, #16]
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d005      	beq.n	8013a28 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 8013a1c:	693b      	ldr	r3, [r7, #16]
 8013a1e:	685b      	ldr	r3, [r3, #4]
 8013a20:	647b      	str	r3, [r7, #68]	@ 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 8013a22:	693b      	ldr	r3, [r7, #16]
 8013a24:	68db      	ldr	r3, [r3, #12]
 8013a26:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8013a28:	4b28      	ldr	r3, [pc, #160]	@ (8013acc <LoRaMacInitialization+0x68c>)
 8013a2a:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8013a2c:	4b28      	ldr	r3, [pc, #160]	@ (8013ad0 <LoRaMacInitialization+0x690>)
 8013a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8013a30:	4b28      	ldr	r3, [pc, #160]	@ (8013ad4 <LoRaMacInitialization+0x694>)
 8013a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8013a34:	4b28      	ldr	r3, [pc, #160]	@ (8013ad8 <LoRaMacInitialization+0x698>)
 8013a36:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 8013a38:	4b11      	ldr	r3, [pc, #68]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013a3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013a3e:	334c      	adds	r3, #76	@ 0x4c
 8013a40:	637b      	str	r3, [r7, #52]	@ 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 8013a42:	4b0f      	ldr	r3, [pc, #60]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013a44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013a48:	63bb      	str	r3, [r7, #56]	@ 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 8013a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013a4c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013a50:	3384      	adds	r3, #132	@ 0x84
 8013a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 8013a54:	4b0a      	ldr	r3, [pc, #40]	@ (8013a80 <LoRaMacInitialization+0x640>)
 8013a56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013a5a:	3350      	adds	r3, #80	@ 0x50
 8013a5c:	643b      	str	r3, [r7, #64]	@ 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 8013a5e:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8013a62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013a66:	4a1d      	ldr	r2, [pc, #116]	@ (8013adc <LoRaMacInitialization+0x69c>)
 8013a68:	4618      	mov	r0, r3
 8013a6a:	f001 f92d 	bl	8014cc8 <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8013a6e:	2001      	movs	r0, #1
 8013a70:	f7fd f976 	bl	8010d60 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8013a74:	2300      	movs	r3, #0
}
 8013a76:	4618      	mov	r0, r3
 8013a78:	375c      	adds	r7, #92	@ 0x5c
 8013a7a:	46bd      	mov	sp, r7
 8013a7c:	bd90      	pop	{r4, r7, pc}
 8013a7e:	bf00      	nop
 8013a80:	20000b30 	.word	0x20000b30
 8013a84:	08011101 	.word	0x08011101
 8013a88:	20000e98 	.word	0x20000e98
 8013a8c:	08011175 	.word	0x08011175
 8013a90:	20000eb0 	.word	0x20000eb0
 8013a94:	080111e9 	.word	0x080111e9
 8013a98:	20000ec8 	.word	0x20000ec8
 8013a9c:	08011265 	.word	0x08011265
 8013aa0:	20000f28 	.word	0x20000f28
 8013aa4:	0800fe61 	.word	0x0800fe61
 8013aa8:	0800fed9 	.word	0x0800fed9
 8013aac:	0800ffb1 	.word	0x0800ffb1
 8013ab0:	0800ff65 	.word	0x0800ff65
 8013ab4:	0800ffed 	.word	0x0800ffed
 8013ab8:	0801e590 	.word	0x0801e590
 8013abc:	20000e7c 	.word	0x20000e7c
 8013ac0:	08013323 	.word	0x08013323
 8013ac4:	08013315 	.word	0x08013315
 8013ac8:	08013331 	.word	0x08013331
 8013acc:	20000f94 	.word	0x20000f94
 8013ad0:	20000f4c 	.word	0x20000f4c
 8013ad4:	20000f80 	.word	0x20000f80
 8013ad8:	20000fb1 	.word	0x20000fb1
 8013adc:	0801333f 	.word	0x0801333f

08013ae0 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8013ae0:	b480      	push	{r7}
 8013ae2:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8013ae4:	4b04      	ldr	r3, [pc, #16]	@ (8013af8 <LoRaMacStart+0x18>)
 8013ae6:	2200      	movs	r2, #0
 8013ae8:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    return LORAMAC_STATUS_OK;
 8013aec:	2300      	movs	r3, #0
}
 8013aee:	4618      	mov	r0, r3
 8013af0:	46bd      	mov	sp, r7
 8013af2:	bc80      	pop	{r7}
 8013af4:	4770      	bx	lr
 8013af6:	bf00      	nop
 8013af8:	20000b30 	.word	0x20000b30

08013afc <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8013afc:	b580      	push	{r7, lr}
 8013afe:	b08a      	sub	sp, #40	@ 0x28
 8013b00:	af00      	add	r7, sp, #0
 8013b02:	4603      	mov	r3, r0
 8013b04:	6039      	str	r1, [r7, #0]
 8013b06:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8013b08:	4b48      	ldr	r3, [pc, #288]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013b0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b12:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8013b14:	4b45      	ldr	r3, [pc, #276]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013b1a:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8013b1e:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8013b20:	4b42      	ldr	r3, [pc, #264]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013b26:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013b2a:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 8013b2c:	2300      	movs	r3, #0
 8013b2e:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8013b30:	683b      	ldr	r3, [r7, #0]
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d101      	bne.n	8013b3a <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013b36:	2303      	movs	r3, #3
 8013b38:	e074      	b.n	8013c24 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 8013b3a:	4b3c      	ldr	r3, [pc, #240]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b3c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013b40:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8013b44:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 8013b46:	2300      	movs	r3, #0
 8013b48:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8013b4a:	4b38      	ldr	r3, [pc, #224]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b4c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013b50:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8013b54:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8013b56:	4b35      	ldr	r3, [pc, #212]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b58:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b60:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8013b62:	4b32      	ldr	r3, [pc, #200]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b64:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	@ 0x3f4
 8013b68:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8013b6a:	4b30      	ldr	r3, [pc, #192]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b6c:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	@ 0x3f6
 8013b70:	847b      	strh	r3, [r7, #34]	@ 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8013b72:	4b2e      	ldr	r3, [pc, #184]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013b78:	f993 3085 	ldrsb.w	r3, [r3, #133]	@ 0x85
 8013b7c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8013b80:	4b2a      	ldr	r3, [pc, #168]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013b86:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8013b8a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8013b8e:	4b27      	ldr	r3, [pc, #156]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013b94:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 8013b98:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 8013b9c:	4b23      	ldr	r3, [pc, #140]	@ (8013c2c <LoRaMacQueryTxPossible+0x130>)
 8013b9e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013ba2:	781b      	ldrb	r3, [r3, #0]
 8013ba4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 8013ba8:	f107 0310 	add.w	r3, r7, #16
 8013bac:	f107 020e 	add.w	r2, r7, #14
 8013bb0:	f107 010f 	add.w	r1, r7, #15
 8013bb4:	f107 0014 	add.w	r0, r7, #20
 8013bb8:	f001 f86e 	bl	8014c98 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8013bbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013bc0:	4618      	mov	r0, r3
 8013bc2:	f7fd fcb5 	bl	8011530 <GetMaxAppPayloadWithoutFOptsLength>
 8013bc6:	4603      	mov	r3, r0
 8013bc8:	461a      	mov	r2, r3
 8013bca:	683b      	ldr	r3, [r7, #0]
 8013bcc:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8013bce:	f107 0308 	add.w	r3, r7, #8
 8013bd2:	4618      	mov	r0, r3
 8013bd4:	f001 fb94 	bl	8015300 <LoRaMacCommandsGetSizeSerializedCmds>
 8013bd8:	4603      	mov	r3, r0
 8013bda:	2b00      	cmp	r3, #0
 8013bdc:	d001      	beq.n	8013be2 <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013bde:	2313      	movs	r3, #19
 8013be0:	e020      	b.n	8013c24 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8013be2:	68bb      	ldr	r3, [r7, #8]
 8013be4:	2b0f      	cmp	r3, #15
 8013be6:	d819      	bhi.n	8013c1c <LoRaMacQueryTxPossible+0x120>
 8013be8:	683b      	ldr	r3, [r7, #0]
 8013bea:	785b      	ldrb	r3, [r3, #1]
 8013bec:	461a      	mov	r2, r3
 8013bee:	68bb      	ldr	r3, [r7, #8]
 8013bf0:	429a      	cmp	r2, r3
 8013bf2:	d313      	bcc.n	8013c1c <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8013bf4:	683b      	ldr	r3, [r7, #0]
 8013bf6:	785a      	ldrb	r2, [r3, #1]
 8013bf8:	68bb      	ldr	r3, [r7, #8]
 8013bfa:	b2db      	uxtb	r3, r3
 8013bfc:	1ad3      	subs	r3, r2, r3
 8013bfe:	b2da      	uxtb	r2, r3
 8013c00:	683b      	ldr	r3, [r7, #0]
 8013c02:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8013c04:	683b      	ldr	r3, [r7, #0]
 8013c06:	785b      	ldrb	r3, [r3, #1]
 8013c08:	4619      	mov	r1, r3
 8013c0a:	79fa      	ldrb	r2, [r7, #7]
 8013c0c:	68bb      	ldr	r3, [r7, #8]
 8013c0e:	4413      	add	r3, r2
 8013c10:	4299      	cmp	r1, r3
 8013c12:	d301      	bcc.n	8013c18 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 8013c14:	2300      	movs	r3, #0
 8013c16:	e005      	b.n	8013c24 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8013c18:	2308      	movs	r3, #8
 8013c1a:	e003      	b.n	8013c24 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8013c1c:	683b      	ldr	r3, [r7, #0]
 8013c1e:	2200      	movs	r2, #0
 8013c20:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8013c22:	2308      	movs	r3, #8
    }
}
 8013c24:	4618      	mov	r0, r3
 8013c26:	3728      	adds	r7, #40	@ 0x28
 8013c28:	46bd      	mov	sp, r7
 8013c2a:	bd80      	pop	{r7, pc}
 8013c2c:	20000b30 	.word	0x20000b30

08013c30 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8013c30:	b590      	push	{r4, r7, lr}
 8013c32:	b087      	sub	sp, #28
 8013c34:	af00      	add	r7, sp, #0
 8013c36:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8013c38:	2300      	movs	r3, #0
 8013c3a:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	d101      	bne.n	8013c46 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013c42:	2303      	movs	r3, #3
 8013c44:	e186      	b.n	8013f54 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	781b      	ldrb	r3, [r3, #0]
 8013c4a:	2b28      	cmp	r3, #40	@ 0x28
 8013c4c:	f200 817b 	bhi.w	8013f46 <LoRaMacMibGetRequestConfirm+0x316>
 8013c50:	a201      	add	r2, pc, #4	@ (adr r2, 8013c58 <LoRaMacMibGetRequestConfirm+0x28>)
 8013c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c56:	bf00      	nop
 8013c58:	08013cfd 	.word	0x08013cfd
 8013c5c:	08013d0d 	.word	0x08013d0d
 8013c60:	08013d1d 	.word	0x08013d1d
 8013c64:	08013d29 	.word	0x08013d29
 8013c68:	08013d35 	.word	0x08013d35
 8013c6c:	08013d45 	.word	0x08013d45
 8013c70:	08013d53 	.word	0x08013d53
 8013c74:	08013f47 	.word	0x08013f47
 8013c78:	08013f47 	.word	0x08013f47
 8013c7c:	08013f47 	.word	0x08013f47
 8013c80:	08013f47 	.word	0x08013f47
 8013c84:	08013f47 	.word	0x08013f47
 8013c88:	08013f47 	.word	0x08013f47
 8013c8c:	08013f47 	.word	0x08013f47
 8013c90:	08013f47 	.word	0x08013f47
 8013c94:	08013d61 	.word	0x08013d61
 8013c98:	08013d71 	.word	0x08013d71
 8013c9c:	08013d81 	.word	0x08013d81
 8013ca0:	08013da5 	.word	0x08013da5
 8013ca4:	08013dbb 	.word	0x08013dbb
 8013ca8:	08013dd1 	.word	0x08013dd1
 8013cac:	08013de7 	.word	0x08013de7
 8013cb0:	08013e21 	.word	0x08013e21
 8013cb4:	08013dfd 	.word	0x08013dfd
 8013cb8:	08013e45 	.word	0x08013e45
 8013cbc:	08013e55 	.word	0x08013e55
 8013cc0:	08013e65 	.word	0x08013e65
 8013cc4:	08013e75 	.word	0x08013e75
 8013cc8:	08013e85 	.word	0x08013e85
 8013ccc:	08013e95 	.word	0x08013e95
 8013cd0:	08013ea5 	.word	0x08013ea5
 8013cd4:	08013eb5 	.word	0x08013eb5
 8013cd8:	08013ed5 	.word	0x08013ed5
 8013cdc:	08013ec5 	.word	0x08013ec5
 8013ce0:	08013ee5 	.word	0x08013ee5
 8013ce4:	08013ef5 	.word	0x08013ef5
 8013ce8:	08013f05 	.word	0x08013f05
 8013cec:	08013f21 	.word	0x08013f21
 8013cf0:	08013f15 	.word	0x08013f15
 8013cf4:	08013f47 	.word	0x08013f47
 8013cf8:	08013f2f 	.word	0x08013f2f
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 8013cfc:	4b97      	ldr	r3, [pc, #604]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013cfe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013d02:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	711a      	strb	r2, [r3, #4]
            break;
 8013d0a:	e122      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 8013d0c:	4b93      	ldr	r3, [pc, #588]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013d0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013d12:	f893 2164 	ldrb.w	r2, [r3, #356]	@ 0x164
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	711a      	strb	r2, [r3, #4]
            break;
 8013d1a:	e11a      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 8013d1c:	f7fa ffd8 	bl	800ecd0 <SecureElementGetDevEui>
 8013d20:	4602      	mov	r2, r0
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	605a      	str	r2, [r3, #4]
            break;
 8013d26:	e114      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 8013d28:	f7fa fff6 	bl	800ed18 <SecureElementGetJoinEui>
 8013d2c:	4602      	mov	r2, r0
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	605a      	str	r2, [r3, #4]
            break;
 8013d32:	e10e      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 8013d34:	4b89      	ldr	r3, [pc, #548]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013d36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013d3a:	f893 207e 	ldrb.w	r2, [r3, #126]	@ 0x7e
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	711a      	strb	r2, [r3, #4]
            break;
 8013d42:	e106      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 8013d44:	4b85      	ldr	r3, [pc, #532]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013d46:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013d4a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	605a      	str	r2, [r3, #4]
            break;
 8013d50:	e0ff      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 8013d52:	4b82      	ldr	r3, [pc, #520]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013d54:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013d58:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	605a      	str	r2, [r3, #4]
            break;
 8013d5e:	e0f8      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 8013d60:	4b7e      	ldr	r3, [pc, #504]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013d62:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013d66:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	711a      	strb	r2, [r3, #4]
            break;
 8013d6e:	e0f0      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8013d70:	4b7a      	ldr	r3, [pc, #488]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013d72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013d76:	f893 20ca 	ldrb.w	r2, [r3, #202]	@ 0xca
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	711a      	strb	r2, [r3, #4]
            break;
 8013d7e:	e0e8      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8013d80:	231d      	movs	r3, #29
 8013d82:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013d84:	4b75      	ldr	r3, [pc, #468]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013d86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013d8a:	781b      	ldrb	r3, [r3, #0]
 8013d8c:	f107 0210 	add.w	r2, r7, #16
 8013d90:	4611      	mov	r1, r2
 8013d92:	4618      	mov	r0, r3
 8013d94:	f002 ffd2 	bl	8016d3c <RegionGetPhyParam>
 8013d98:	4603      	mov	r3, r0
 8013d9a:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8013d9c:	68fa      	ldr	r2, [r7, #12]
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	605a      	str	r2, [r3, #4]
            break;
 8013da2:	e0d6      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 8013da4:	4b6d      	ldr	r3, [pc, #436]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013da6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	3304      	adds	r3, #4
 8013dae:	32a8      	adds	r2, #168	@ 0xa8
 8013db0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013db4:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013db8:	e0cb      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 8013dba:	4b68      	ldr	r3, [pc, #416]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013dbc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	3304      	adds	r3, #4
 8013dc4:	3228      	adds	r2, #40	@ 0x28
 8013dc6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013dca:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013dce:	e0c0      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 8013dd0:	4b62      	ldr	r3, [pc, #392]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013dd2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	3304      	adds	r3, #4
 8013dda:	32b0      	adds	r2, #176	@ 0xb0
 8013ddc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013de0:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013de4:	e0b5      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 8013de6:	4b5d      	ldr	r3, [pc, #372]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013de8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	3304      	adds	r3, #4
 8013df0:	3230      	adds	r2, #48	@ 0x30
 8013df2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013df6:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013dfa:	e0aa      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8013dfc:	231b      	movs	r3, #27
 8013dfe:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013e00:	4b56      	ldr	r3, [pc, #344]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013e02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013e06:	781b      	ldrb	r3, [r3, #0]
 8013e08:	f107 0210 	add.w	r2, r7, #16
 8013e0c:	4611      	mov	r1, r2
 8013e0e:	4618      	mov	r0, r3
 8013e10:	f002 ff94 	bl	8016d3c <RegionGetPhyParam>
 8013e14:	4603      	mov	r3, r0
 8013e16:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8013e18:	68fa      	ldr	r2, [r7, #12]
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	605a      	str	r2, [r3, #4]
            break;
 8013e1e:	e098      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8013e20:	231a      	movs	r3, #26
 8013e22:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8013e24:	4b4d      	ldr	r3, [pc, #308]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013e26:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013e2a:	781b      	ldrb	r3, [r3, #0]
 8013e2c:	f107 0210 	add.w	r2, r7, #16
 8013e30:	4611      	mov	r1, r2
 8013e32:	4618      	mov	r0, r3
 8013e34:	f002 ff82 	bl	8016d3c <RegionGetPhyParam>
 8013e38:	4603      	mov	r3, r0
 8013e3a:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8013e3c:	68fa      	ldr	r2, [r7, #12]
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	605a      	str	r2, [r3, #4]
            break;
 8013e42:	e086      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 8013e44:	4b45      	ldr	r3, [pc, #276]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013e46:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013e4a:	f893 20a4 	ldrb.w	r2, [r3, #164]	@ 0xa4
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	711a      	strb	r2, [r3, #4]
            break;
 8013e52:	e07e      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 8013e54:	4b41      	ldr	r3, [pc, #260]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013e56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013e5a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	605a      	str	r2, [r3, #4]
            break;
 8013e62:	e076      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 8013e64:	4b3d      	ldr	r3, [pc, #244]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013e66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013e6a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	605a      	str	r2, [r3, #4]
            break;
 8013e72:	e06e      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 8013e74:	4b39      	ldr	r3, [pc, #228]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013e76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013e7a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	605a      	str	r2, [r3, #4]
            break;
 8013e82:	e066      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 8013e84:	4b35      	ldr	r3, [pc, #212]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013e86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013e8a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	605a      	str	r2, [r3, #4]
            break;
 8013e92:	e05e      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 8013e94:	4b31      	ldr	r3, [pc, #196]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013e96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013e9a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	605a      	str	r2, [r3, #4]
            break;
 8013ea2:	e056      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8013ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013ea6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013eaa:	f993 2005 	ldrsb.w	r2, [r3, #5]
 8013eae:	687b      	ldr	r3, [r7, #4]
 8013eb0:	711a      	strb	r2, [r3, #4]
            break;
 8013eb2:	e04e      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8013eb4:	4b29      	ldr	r3, [pc, #164]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013eb6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013eba:	f993 2085 	ldrsb.w	r2, [r3, #133]	@ 0x85
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	711a      	strb	r2, [r3, #4]
            break;
 8013ec2:	e046      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8013ec4:	4b25      	ldr	r3, [pc, #148]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013ec6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013eca:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	711a      	strb	r2, [r3, #4]
            break;
 8013ed2:	e03e      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8013ed4:	4b21      	ldr	r3, [pc, #132]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013ed6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013eda:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	711a      	strb	r2, [r3, #4]
            break;
 8013ee2:	e036      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 8013ee4:	4b1d      	ldr	r3, [pc, #116]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013ee6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013eea:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	605a      	str	r2, [r3, #4]
            break;
 8013ef2:	e02e      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 8013ef4:	4b19      	ldr	r3, [pc, #100]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013ef6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013efa:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	711a      	strb	r2, [r3, #4]
            break;
 8013f02:	e026      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8013f04:	4b15      	ldr	r3, [pc, #84]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013f06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013f0a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	605a      	str	r2, [r3, #4]
            break;
 8013f12:	e01e      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 8013f14:	f7fe ffa2 	bl	8012e5c <GetCtxs>
 8013f18:	4602      	mov	r2, r0
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	605a      	str	r2, [r3, #4]
            break;
 8013f1e:	e018      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 8013f20:	4b0e      	ldr	r3, [pc, #56]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013f22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8013f26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	605a      	str	r2, [r3, #4]
            break;
 8013f2c:	e011      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 8013f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8013f5c <LoRaMacMibGetRequestConfirm+0x32c>)
 8013f30:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	f8d2 2160 	ldr.w	r2, [r2, #352]	@ 0x160
 8013f3a:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8013f3c:	687c      	ldr	r4, [r7, #4]
 8013f3e:	f003 f899 	bl	8017074 <RegionGetVersion>
 8013f42:	60a0      	str	r0, [r4, #8]
            break;
 8013f44:	e005      	b.n	8013f52 <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8013f46:	6878      	ldr	r0, [r7, #4]
 8013f48:	f000 ff69 	bl	8014e1e <LoRaMacClassBMibGetRequestConfirm>
 8013f4c:	4603      	mov	r3, r0
 8013f4e:	75fb      	strb	r3, [r7, #23]
            break;
 8013f50:	bf00      	nop
        }
    }
    return status;
 8013f52:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f54:	4618      	mov	r0, r3
 8013f56:	371c      	adds	r7, #28
 8013f58:	46bd      	mov	sp, r7
 8013f5a:	bd90      	pop	{r4, r7, pc}
 8013f5c:	20000b30 	.word	0x20000b30

08013f60 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8013f60:	b580      	push	{r7, lr}
 8013f62:	b086      	sub	sp, #24
 8013f64:	af00      	add	r7, sp, #0
 8013f66:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8013f68:	2300      	movs	r3, #0
 8013f6a:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	2b00      	cmp	r3, #0
 8013f70:	d101      	bne.n	8013f76 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013f72:	2303      	movs	r3, #3
 8013f74:	e37a      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8013f76:	4bad      	ldr	r3, [pc, #692]	@ (801422c <LoRaMacMibSetRequestConfirm+0x2cc>)
 8013f78:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013f7c:	f003 0302 	and.w	r3, r3, #2
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d001      	beq.n	8013f88 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8013f84:	2301      	movs	r3, #1
 8013f86:	e371      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
    }

    switch( mibSet->Type )
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	781b      	ldrb	r3, [r3, #0]
 8013f8c:	2b27      	cmp	r3, #39	@ 0x27
 8013f8e:	f200 8347 	bhi.w	8014620 <LoRaMacMibSetRequestConfirm+0x6c0>
 8013f92:	a201      	add	r2, pc, #4	@ (adr r2, 8013f98 <LoRaMacMibSetRequestConfirm+0x38>)
 8013f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f98:	08014039 	.word	0x08014039
 8013f9c:	08014049 	.word	0x08014049
 8013fa0:	08014067 	.word	0x08014067
 8013fa4:	0801407f 	.word	0x0801407f
 8013fa8:	08014097 	.word	0x08014097
 8013fac:	080140a7 	.word	0x080140a7
 8013fb0:	080140b5 	.word	0x080140b5
 8013fb4:	080140c3 	.word	0x080140c3
 8013fb8:	080140e9 	.word	0x080140e9
 8013fbc:	0801410f 	.word	0x0801410f
 8013fc0:	08014135 	.word	0x08014135
 8013fc4:	0801415b 	.word	0x0801415b
 8013fc8:	08014181 	.word	0x08014181
 8013fcc:	080141a7 	.word	0x080141a7
 8013fd0:	080141cd 	.word	0x080141cd
 8013fd4:	080141f3 	.word	0x080141f3
 8013fd8:	0801421b 	.word	0x0801421b
 8013fdc:	08014621 	.word	0x08014621
 8013fe0:	08014235 	.word	0x08014235
 8013fe4:	080142b1 	.word	0x080142b1
 8013fe8:	080142fb 	.word	0x080142fb
 8013fec:	0801436f 	.word	0x0801436f
 8013ff0:	080143eb 	.word	0x080143eb
 8013ff4:	080143b9 	.word	0x080143b9
 8013ff8:	0801441d 	.word	0x0801441d
 8013ffc:	08014443 	.word	0x08014443
 8014000:	08014453 	.word	0x08014453
 8014004:	08014463 	.word	0x08014463
 8014008:	08014473 	.word	0x08014473
 801400c:	08014483 	.word	0x08014483
 8014010:	08014493 	.word	0x08014493
 8014014:	080144c9 	.word	0x080144c9
 8014018:	0801454b 	.word	0x0801454b
 801401c:	08014515 	.word	0x08014515
 8014020:	08014583 	.word	0x08014583
 8014024:	0801459d 	.word	0x0801459d
 8014028:	080145b7 	.word	0x080145b7
 801402c:	080145c7 	.word	0x080145c7
 8014030:	080145d5 	.word	0x080145d5
 8014034:	080145f3 	.word	0x080145f3
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	791b      	ldrb	r3, [r3, #4]
 801403c:	4618      	mov	r0, r3
 801403e:	f7fd f989 	bl	8011354 <SwitchClass>
 8014042:	4603      	mov	r3, r0
 8014044:	75fb      	strb	r3, [r7, #23]
            break;
 8014046:	e30c      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	791b      	ldrb	r3, [r3, #4]
 801404c:	2b02      	cmp	r3, #2
 801404e:	d007      	beq.n	8014060 <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 8014050:	4b76      	ldr	r3, [pc, #472]	@ (801422c <LoRaMacMibSetRequestConfirm+0x2cc>)
 8014052:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014056:	687a      	ldr	r2, [r7, #4]
 8014058:	7912      	ldrb	r2, [r2, #4]
 801405a:	f883 2164 	strb.w	r2, [r3, #356]	@ 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801405e:	e300      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014060:	2303      	movs	r3, #3
 8014062:	75fb      	strb	r3, [r7, #23]
            break;
 8014064:	e2fd      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	685b      	ldr	r3, [r3, #4]
 801406a:	4618      	mov	r0, r3
 801406c:	f7fa fe16 	bl	800ec9c <SecureElementSetDevEui>
 8014070:	4603      	mov	r3, r0
 8014072:	2b00      	cmp	r3, #0
 8014074:	f000 82da 	beq.w	801462c <LoRaMacMibSetRequestConfirm+0x6cc>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014078:	2303      	movs	r3, #3
 801407a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801407c:	e2d6      	b.n	801462c <LoRaMacMibSetRequestConfirm+0x6cc>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	685b      	ldr	r3, [r3, #4]
 8014082:	4618      	mov	r0, r3
 8014084:	f7fa fe2e 	bl	800ece4 <SecureElementSetJoinEui>
 8014088:	4603      	mov	r3, r0
 801408a:	2b00      	cmp	r3, #0
 801408c:	f000 82d0 	beq.w	8014630 <LoRaMacMibSetRequestConfirm+0x6d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014090:	2303      	movs	r3, #3
 8014092:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014094:	e2cc      	b.n	8014630 <LoRaMacMibSetRequestConfirm+0x6d0>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 8014096:	4b65      	ldr	r3, [pc, #404]	@ (801422c <LoRaMacMibSetRequestConfirm+0x2cc>)
 8014098:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801409c:	687a      	ldr	r2, [r7, #4]
 801409e:	7912      	ldrb	r2, [r2, #4]
 80140a0:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
            break;
 80140a4:	e2dd      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 80140a6:	4b61      	ldr	r3, [pc, #388]	@ (801422c <LoRaMacMibSetRequestConfirm+0x2cc>)
 80140a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80140ac:	687a      	ldr	r2, [r7, #4]
 80140ae:	6852      	ldr	r2, [r2, #4]
 80140b0:	649a      	str	r2, [r3, #72]	@ 0x48
            break;
 80140b2:	e2d6      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 80140b4:	4b5d      	ldr	r3, [pc, #372]	@ (801422c <LoRaMacMibSetRequestConfirm+0x2cc>)
 80140b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80140ba:	687a      	ldr	r2, [r7, #4]
 80140bc:	6852      	ldr	r2, [r2, #4]
 80140be:	64da      	str	r2, [r3, #76]	@ 0x4c
            break;
 80140c0:	e2cf      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	685b      	ldr	r3, [r3, #4]
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d00b      	beq.n	80140e2 <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	685b      	ldr	r3, [r3, #4]
 80140ce:	4619      	mov	r1, r3
 80140d0:	2000      	movs	r0, #0
 80140d2:	f002 f865 	bl	80161a0 <LoRaMacCryptoSetKey>
 80140d6:	4603      	mov	r3, r0
 80140d8:	2b00      	cmp	r3, #0
 80140da:	f000 82ab 	beq.w	8014634 <LoRaMacMibSetRequestConfirm+0x6d4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80140de:	2311      	movs	r3, #17
 80140e0:	e2c4      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80140e2:	2303      	movs	r3, #3
 80140e4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80140e6:	e2a5      	b.n	8014634 <LoRaMacMibSetRequestConfirm+0x6d4>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	685b      	ldr	r3, [r3, #4]
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d00b      	beq.n	8014108 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	685b      	ldr	r3, [r3, #4]
 80140f4:	4619      	mov	r1, r3
 80140f6:	2001      	movs	r0, #1
 80140f8:	f002 f852 	bl	80161a0 <LoRaMacCryptoSetKey>
 80140fc:	4603      	mov	r3, r0
 80140fe:	2b00      	cmp	r3, #0
 8014100:	f000 829a 	beq.w	8014638 <LoRaMacMibSetRequestConfirm+0x6d8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014104:	2311      	movs	r3, #17
 8014106:	e2b1      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014108:	2303      	movs	r3, #3
 801410a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801410c:	e294      	b.n	8014638 <LoRaMacMibSetRequestConfirm+0x6d8>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	685b      	ldr	r3, [r3, #4]
 8014112:	2b00      	cmp	r3, #0
 8014114:	d00b      	beq.n	801412e <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	685b      	ldr	r3, [r3, #4]
 801411a:	4619      	mov	r1, r3
 801411c:	2002      	movs	r0, #2
 801411e:	f002 f83f 	bl	80161a0 <LoRaMacCryptoSetKey>
 8014122:	4603      	mov	r3, r0
 8014124:	2b00      	cmp	r3, #0
 8014126:	f000 8289 	beq.w	801463c <LoRaMacMibSetRequestConfirm+0x6dc>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801412a:	2311      	movs	r3, #17
 801412c:	e29e      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801412e:	2303      	movs	r3, #3
 8014130:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014132:	e283      	b.n	801463c <LoRaMacMibSetRequestConfirm+0x6dc>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	685b      	ldr	r3, [r3, #4]
 8014138:	2b00      	cmp	r3, #0
 801413a:	d00b      	beq.n	8014154 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	685b      	ldr	r3, [r3, #4]
 8014140:	4619      	mov	r1, r3
 8014142:	2003      	movs	r0, #3
 8014144:	f002 f82c 	bl	80161a0 <LoRaMacCryptoSetKey>
 8014148:	4603      	mov	r3, r0
 801414a:	2b00      	cmp	r3, #0
 801414c:	f000 8278 	beq.w	8014640 <LoRaMacMibSetRequestConfirm+0x6e0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014150:	2311      	movs	r3, #17
 8014152:	e28b      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014154:	2303      	movs	r3, #3
 8014156:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014158:	e272      	b.n	8014640 <LoRaMacMibSetRequestConfirm+0x6e0>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	685b      	ldr	r3, [r3, #4]
 801415e:	2b00      	cmp	r3, #0
 8014160:	d00b      	beq.n	801417a <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	685b      	ldr	r3, [r3, #4]
 8014166:	4619      	mov	r1, r3
 8014168:	207f      	movs	r0, #127	@ 0x7f
 801416a:	f002 f819 	bl	80161a0 <LoRaMacCryptoSetKey>
 801416e:	4603      	mov	r3, r0
 8014170:	2b00      	cmp	r3, #0
 8014172:	f000 8267 	beq.w	8014644 <LoRaMacMibSetRequestConfirm+0x6e4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014176:	2311      	movs	r3, #17
 8014178:	e278      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801417a:	2303      	movs	r3, #3
 801417c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801417e:	e261      	b.n	8014644 <LoRaMacMibSetRequestConfirm+0x6e4>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	685b      	ldr	r3, [r3, #4]
 8014184:	2b00      	cmp	r3, #0
 8014186:	d00b      	beq.n	80141a0 <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	685b      	ldr	r3, [r3, #4]
 801418c:	4619      	mov	r1, r3
 801418e:	2080      	movs	r0, #128	@ 0x80
 8014190:	f002 f806 	bl	80161a0 <LoRaMacCryptoSetKey>
 8014194:	4603      	mov	r3, r0
 8014196:	2b00      	cmp	r3, #0
 8014198:	f000 8256 	beq.w	8014648 <LoRaMacMibSetRequestConfirm+0x6e8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801419c:	2311      	movs	r3, #17
 801419e:	e265      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80141a0:	2303      	movs	r3, #3
 80141a2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80141a4:	e250      	b.n	8014648 <LoRaMacMibSetRequestConfirm+0x6e8>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	685b      	ldr	r3, [r3, #4]
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d00b      	beq.n	80141c6 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	685b      	ldr	r3, [r3, #4]
 80141b2:	4619      	mov	r1, r3
 80141b4:	2081      	movs	r0, #129	@ 0x81
 80141b6:	f001 fff3 	bl	80161a0 <LoRaMacCryptoSetKey>
 80141ba:	4603      	mov	r3, r0
 80141bc:	2b00      	cmp	r3, #0
 80141be:	f000 8245 	beq.w	801464c <LoRaMacMibSetRequestConfirm+0x6ec>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80141c2:	2311      	movs	r3, #17
 80141c4:	e252      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80141c6:	2303      	movs	r3, #3
 80141c8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80141ca:	e23f      	b.n	801464c <LoRaMacMibSetRequestConfirm+0x6ec>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	685b      	ldr	r3, [r3, #4]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d00b      	beq.n	80141ec <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	685b      	ldr	r3, [r3, #4]
 80141d8:	4619      	mov	r1, r3
 80141da:	2082      	movs	r0, #130	@ 0x82
 80141dc:	f001 ffe0 	bl	80161a0 <LoRaMacCryptoSetKey>
 80141e0:	4603      	mov	r3, r0
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	f000 8234 	beq.w	8014650 <LoRaMacMibSetRequestConfirm+0x6f0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80141e8:	2311      	movs	r3, #17
 80141ea:	e23f      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80141ec:	2303      	movs	r3, #3
 80141ee:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80141f0:	e22e      	b.n	8014650 <LoRaMacMibSetRequestConfirm+0x6f0>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 80141f2:	4b0e      	ldr	r3, [pc, #56]	@ (801422c <LoRaMacMibSetRequestConfirm+0x2cc>)
 80141f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80141f8:	687a      	ldr	r2, [r7, #4]
 80141fa:	7912      	ldrb	r2, [r2, #4]
 80141fc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 8014200:	4b0b      	ldr	r3, [pc, #44]	@ (8014230 <LoRaMacMibSetRequestConfirm+0x2d0>)
 8014202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014204:	4a09      	ldr	r2, [pc, #36]	@ (801422c <LoRaMacMibSetRequestConfirm+0x2cc>)
 8014206:	f8d2 2484 	ldr.w	r2, [r2, #1156]	@ 0x484
 801420a:	f892 207d 	ldrb.w	r2, [r2, #125]	@ 0x7d
 801420e:	4610      	mov	r0, r2
 8014210:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 8014212:	4b07      	ldr	r3, [pc, #28]	@ (8014230 <LoRaMacMibSetRequestConfirm+0x2d0>)
 8014214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014216:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 8014218:	e223      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 801421a:	4b04      	ldr	r3, [pc, #16]	@ (801422c <LoRaMacMibSetRequestConfirm+0x2cc>)
 801421c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014220:	687a      	ldr	r2, [r7, #4]
 8014222:	7912      	ldrb	r2, [r2, #4]
 8014224:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
            break;
 8014228:	e21b      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
 801422a:	bf00      	nop
 801422c:	20000b30 	.word	0x20000b30
 8014230:	0801e590 	.word	0x0801e590
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	7a1b      	ldrb	r3, [r3, #8]
 8014238:	b25b      	sxtb	r3, r3
 801423a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801423c:	4bb3      	ldr	r3, [pc, #716]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 801423e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014242:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 8014246:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 8014248:	4bb0      	ldr	r3, [pc, #704]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 801424a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801424e:	781b      	ldrb	r3, [r3, #0]
 8014250:	f107 0108 	add.w	r1, r7, #8
 8014254:	2207      	movs	r2, #7
 8014256:	4618      	mov	r0, r3
 8014258:	f002 fdbe 	bl	8016dd8 <RegionVerify>
 801425c:	4603      	mov	r3, r0
 801425e:	f083 0301 	eor.w	r3, r3, #1
 8014262:	b2db      	uxtb	r3, r3
 8014264:	2b00      	cmp	r3, #0
 8014266:	d002      	beq.n	801426e <LoRaMacMibSetRequestConfirm+0x30e>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014268:	2303      	movs	r3, #3
 801426a:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 801426c:	e1f9      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	685b      	ldr	r3, [r3, #4]
 8014272:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 8014274:	4ba5      	ldr	r3, [pc, #660]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014276:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801427a:	781b      	ldrb	r3, [r3, #0]
 801427c:	f107 0108 	add.w	r1, r7, #8
 8014280:	2200      	movs	r2, #0
 8014282:	4618      	mov	r0, r3
 8014284:	f002 fda8 	bl	8016dd8 <RegionVerify>
 8014288:	4603      	mov	r3, r0
 801428a:	f083 0301 	eor.w	r3, r3, #1
 801428e:	b2db      	uxtb	r3, r3
 8014290:	2b00      	cmp	r3, #0
 8014292:	d002      	beq.n	801429a <LoRaMacMibSetRequestConfirm+0x33a>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014294:	2303      	movs	r3, #3
 8014296:	75fb      	strb	r3, [r7, #23]
            break;
 8014298:	e1e3      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 801429a:	4b9c      	ldr	r3, [pc, #624]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 801429c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80142a0:	687a      	ldr	r2, [r7, #4]
 80142a2:	33a8      	adds	r3, #168	@ 0xa8
 80142a4:	3204      	adds	r2, #4
 80142a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80142aa:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80142ae:	e1d8      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	7a1b      	ldrb	r3, [r3, #8]
 80142b4:	b25b      	sxtb	r3, r3
 80142b6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80142b8:	4b94      	ldr	r3, [pc, #592]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 80142ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80142be:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 80142c2:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 80142c4:	4b91      	ldr	r3, [pc, #580]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 80142c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80142ca:	781b      	ldrb	r3, [r3, #0]
 80142cc:	f107 0108 	add.w	r1, r7, #8
 80142d0:	2207      	movs	r2, #7
 80142d2:	4618      	mov	r0, r3
 80142d4:	f002 fd80 	bl	8016dd8 <RegionVerify>
 80142d8:	4603      	mov	r3, r0
 80142da:	2b00      	cmp	r3, #0
 80142dc:	d00a      	beq.n	80142f4 <LoRaMacMibSetRequestConfirm+0x394>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 80142de:	4b8b      	ldr	r3, [pc, #556]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 80142e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80142e4:	687a      	ldr	r2, [r7, #4]
 80142e6:	3328      	adds	r3, #40	@ 0x28
 80142e8:	3204      	adds	r2, #4
 80142ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80142ee:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80142f2:	e1b6      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80142f4:	2303      	movs	r3, #3
 80142f6:	75fb      	strb	r3, [r7, #23]
            break;
 80142f8:	e1b3      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	7a1b      	ldrb	r3, [r3, #8]
 80142fe:	b25b      	sxtb	r3, r3
 8014300:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8014302:	4b82      	ldr	r3, [pc, #520]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014304:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014308:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 801430c:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 801430e:	4b7f      	ldr	r3, [pc, #508]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014310:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014314:	781b      	ldrb	r3, [r3, #0]
 8014316:	f107 0108 	add.w	r1, r7, #8
 801431a:	2207      	movs	r2, #7
 801431c:	4618      	mov	r0, r3
 801431e:	f002 fd5b 	bl	8016dd8 <RegionVerify>
 8014322:	4603      	mov	r3, r0
 8014324:	2b00      	cmp	r3, #0
 8014326:	d01f      	beq.n	8014368 <LoRaMacMibSetRequestConfirm+0x408>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8014328:	4b78      	ldr	r3, [pc, #480]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 801432a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801432e:	687a      	ldr	r2, [r7, #4]
 8014330:	33b0      	adds	r3, #176	@ 0xb0
 8014332:	3204      	adds	r2, #4
 8014334:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014338:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 801433c:	4b73      	ldr	r3, [pc, #460]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 801433e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014342:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014346:	2b02      	cmp	r3, #2
 8014348:	f040 8184 	bne.w	8014654 <LoRaMacMibSetRequestConfirm+0x6f4>
 801434c:	4b6f      	ldr	r3, [pc, #444]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 801434e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014352:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 8014356:	2b00      	cmp	r3, #0
 8014358:	f000 817c 	beq.w	8014654 <LoRaMacMibSetRequestConfirm+0x6f4>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 801435c:	4b6c      	ldr	r3, [pc, #432]	@ (8014510 <LoRaMacMibSetRequestConfirm+0x5b0>)
 801435e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014360:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8014362:	f7fe faff 	bl	8012964 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8014366:	e175      	b.n	8014654 <LoRaMacMibSetRequestConfirm+0x6f4>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014368:	2303      	movs	r3, #3
 801436a:	75fb      	strb	r3, [r7, #23]
            break;
 801436c:	e172      	b.n	8014654 <LoRaMacMibSetRequestConfirm+0x6f4>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	7a1b      	ldrb	r3, [r3, #8]
 8014372:	b25b      	sxtb	r3, r3
 8014374:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8014376:	4b65      	ldr	r3, [pc, #404]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014378:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801437c:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 8014380:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8014382:	4b62      	ldr	r3, [pc, #392]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014384:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014388:	781b      	ldrb	r3, [r3, #0]
 801438a:	f107 0108 	add.w	r1, r7, #8
 801438e:	2207      	movs	r2, #7
 8014390:	4618      	mov	r0, r3
 8014392:	f002 fd21 	bl	8016dd8 <RegionVerify>
 8014396:	4603      	mov	r3, r0
 8014398:	2b00      	cmp	r3, #0
 801439a:	d00a      	beq.n	80143b2 <LoRaMacMibSetRequestConfirm+0x452>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 801439c:	4b5b      	ldr	r3, [pc, #364]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 801439e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80143a2:	687a      	ldr	r2, [r7, #4]
 80143a4:	3330      	adds	r3, #48	@ 0x30
 80143a6:	3204      	adds	r2, #4
 80143a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80143ac:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80143b0:	e157      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80143b2:	2303      	movs	r3, #3
 80143b4:	75fb      	strb	r3, [r7, #23]
            break;
 80143b6:	e154      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	685b      	ldr	r3, [r3, #4]
 80143bc:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 80143be:	2301      	movs	r3, #1
 80143c0:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 80143c2:	4b52      	ldr	r3, [pc, #328]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 80143c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80143c8:	781b      	ldrb	r3, [r3, #0]
 80143ca:	f107 020c 	add.w	r2, r7, #12
 80143ce:	4611      	mov	r1, r2
 80143d0:	4618      	mov	r0, r3
 80143d2:	f002 fd2a 	bl	8016e2a <RegionChanMaskSet>
 80143d6:	4603      	mov	r3, r0
 80143d8:	f083 0301 	eor.w	r3, r3, #1
 80143dc:	b2db      	uxtb	r3, r3
 80143de:	2b00      	cmp	r3, #0
 80143e0:	f000 813a 	beq.w	8014658 <LoRaMacMibSetRequestConfirm+0x6f8>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80143e4:	2303      	movs	r3, #3
 80143e6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80143e8:	e136      	b.n	8014658 <LoRaMacMibSetRequestConfirm+0x6f8>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	685b      	ldr	r3, [r3, #4]
 80143ee:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 80143f0:	2300      	movs	r3, #0
 80143f2:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 80143f4:	4b45      	ldr	r3, [pc, #276]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 80143f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80143fa:	781b      	ldrb	r3, [r3, #0]
 80143fc:	f107 020c 	add.w	r2, r7, #12
 8014400:	4611      	mov	r1, r2
 8014402:	4618      	mov	r0, r3
 8014404:	f002 fd11 	bl	8016e2a <RegionChanMaskSet>
 8014408:	4603      	mov	r3, r0
 801440a:	f083 0301 	eor.w	r3, r3, #1
 801440e:	b2db      	uxtb	r3, r3
 8014410:	2b00      	cmp	r3, #0
 8014412:	f000 8123 	beq.w	801465c <LoRaMacMibSetRequestConfirm+0x6fc>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014416:	2303      	movs	r3, #3
 8014418:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801441a:	e11f      	b.n	801465c <LoRaMacMibSetRequestConfirm+0x6fc>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	791b      	ldrb	r3, [r3, #4]
 8014420:	2b00      	cmp	r3, #0
 8014422:	d00b      	beq.n	801443c <LoRaMacMibSetRequestConfirm+0x4dc>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8014428:	2b0f      	cmp	r3, #15
 801442a:	d807      	bhi.n	801443c <LoRaMacMibSetRequestConfirm+0x4dc>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 801442c:	4b37      	ldr	r3, [pc, #220]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 801442e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014432:	687a      	ldr	r2, [r7, #4]
 8014434:	7912      	ldrb	r2, [r2, #4]
 8014436:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801443a:	e112      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801443c:	2303      	movs	r3, #3
 801443e:	75fb      	strb	r3, [r7, #23]
            break;
 8014440:	e10f      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8014442:	4b32      	ldr	r3, [pc, #200]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014444:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014448:	687a      	ldr	r2, [r7, #4]
 801444a:	6852      	ldr	r2, [r2, #4]
 801444c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            break;
 8014450:	e107      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8014452:	4b2e      	ldr	r3, [pc, #184]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014454:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014458:	687a      	ldr	r2, [r7, #4]
 801445a:	6852      	ldr	r2, [r2, #4]
 801445c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            break;
 8014460:	e0ff      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8014462:	4b2a      	ldr	r3, [pc, #168]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014464:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014468:	687a      	ldr	r2, [r7, #4]
 801446a:	6852      	ldr	r2, [r2, #4]
 801446c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            break;
 8014470:	e0f7      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8014472:	4b26      	ldr	r3, [pc, #152]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014474:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014478:	687a      	ldr	r2, [r7, #4]
 801447a:	6852      	ldr	r2, [r2, #4]
 801447c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
            break;
 8014480:	e0ef      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8014482:	4b22      	ldr	r3, [pc, #136]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 8014484:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014488:	687a      	ldr	r2, [r7, #4]
 801448a:	6852      	ldr	r2, [r2, #4]
 801448c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
            break;
 8014490:	e0e7      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8014492:	687b      	ldr	r3, [r7, #4]
 8014494:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014498:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 801449a:	4b1c      	ldr	r3, [pc, #112]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 801449c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80144a0:	781b      	ldrb	r3, [r3, #0]
 80144a2:	f107 0108 	add.w	r1, r7, #8
 80144a6:	2206      	movs	r2, #6
 80144a8:	4618      	mov	r0, r3
 80144aa:	f002 fc95 	bl	8016dd8 <RegionVerify>
 80144ae:	4603      	mov	r3, r0
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d006      	beq.n	80144c2 <LoRaMacMibSetRequestConfirm+0x562>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 80144b4:	4b15      	ldr	r3, [pc, #84]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 80144b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80144ba:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80144be:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80144c0:	e0cf      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80144c2:	2303      	movs	r3, #3
 80144c4:	75fb      	strb	r3, [r7, #23]
            break;
 80144c6:	e0cc      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80144ce:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80144d0:	4b0e      	ldr	r3, [pc, #56]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 80144d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80144d6:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 80144da:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 80144dc:	4b0b      	ldr	r3, [pc, #44]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 80144de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80144e2:	781b      	ldrb	r3, [r3, #0]
 80144e4:	f107 0108 	add.w	r1, r7, #8
 80144e8:	2205      	movs	r2, #5
 80144ea:	4618      	mov	r0, r3
 80144ec:	f002 fc74 	bl	8016dd8 <RegionVerify>
 80144f0:	4603      	mov	r3, r0
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d007      	beq.n	8014506 <LoRaMacMibSetRequestConfirm+0x5a6>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 80144f6:	4b05      	ldr	r3, [pc, #20]	@ (801450c <LoRaMacMibSetRequestConfirm+0x5ac>)
 80144f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80144fc:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8014500:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8014504:	e0ad      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014506:	2303      	movs	r3, #3
 8014508:	75fb      	strb	r3, [r7, #23]
            break;
 801450a:	e0aa      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
 801450c:	20000b30 	.word	0x20000b30
 8014510:	0801e590 	.word	0x0801e590
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801451a:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 801451c:	4b55      	ldr	r3, [pc, #340]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 801451e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014522:	781b      	ldrb	r3, [r3, #0]
 8014524:	f107 0108 	add.w	r1, r7, #8
 8014528:	220a      	movs	r2, #10
 801452a:	4618      	mov	r0, r3
 801452c:	f002 fc54 	bl	8016dd8 <RegionVerify>
 8014530:	4603      	mov	r3, r0
 8014532:	2b00      	cmp	r3, #0
 8014534:	d006      	beq.n	8014544 <LoRaMacMibSetRequestConfirm+0x5e4>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 8014536:	4b4f      	ldr	r3, [pc, #316]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 8014538:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801453c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8014540:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8014542:	e08e      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014544:	2303      	movs	r3, #3
 8014546:	75fb      	strb	r3, [r7, #23]
            break;
 8014548:	e08b      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014550:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 8014552:	4b48      	ldr	r3, [pc, #288]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 8014554:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014558:	781b      	ldrb	r3, [r3, #0]
 801455a:	f107 0108 	add.w	r1, r7, #8
 801455e:	2209      	movs	r2, #9
 8014560:	4618      	mov	r0, r3
 8014562:	f002 fc39 	bl	8016dd8 <RegionVerify>
 8014566:	4603      	mov	r3, r0
 8014568:	2b00      	cmp	r3, #0
 801456a:	d007      	beq.n	801457c <LoRaMacMibSetRequestConfirm+0x61c>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 801456c:	4b41      	ldr	r3, [pc, #260]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 801456e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014572:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8014576:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801457a:	e072      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801457c:	2303      	movs	r3, #3
 801457e:	75fb      	strb	r3, [r7, #23]
            break;
 8014580:	e06f      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8014582:	4b3c      	ldr	r3, [pc, #240]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 8014584:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014588:	687a      	ldr	r2, [r7, #4]
 801458a:	6852      	ldr	r2, [r2, #4]
 801458c:	609a      	str	r2, [r3, #8]
 801458e:	4a39      	ldr	r2, [pc, #228]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 8014590:	f8d2 2484 	ldr.w	r2, [r2, #1156]	@ 0x484
 8014594:	689b      	ldr	r3, [r3, #8]
 8014596:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
            break;
 801459a:	e062      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 801459c:	4b35      	ldr	r3, [pc, #212]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 801459e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80145a2:	687a      	ldr	r2, [r7, #4]
 80145a4:	7912      	ldrb	r2, [r2, #4]
 80145a6:	731a      	strb	r2, [r3, #12]
 80145a8:	4a32      	ldr	r2, [pc, #200]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 80145aa:	f8d2 2484 	ldr.w	r2, [r2, #1156]	@ 0x484
 80145ae:	7b1b      	ldrb	r3, [r3, #12]
 80145b0:	f882 308c 	strb.w	r3, [r2, #140]	@ 0x8c
            break;
 80145b4:	e055      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 80145b6:	4b2f      	ldr	r3, [pc, #188]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 80145b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80145bc:	687a      	ldr	r2, [r7, #4]
 80145be:	6852      	ldr	r2, [r2, #4]
 80145c0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
            break;
 80145c4:	e04d      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 80145c6:	4b2b      	ldr	r3, [pc, #172]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 80145c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 80145cc:	687a      	ldr	r2, [r7, #4]
 80145ce:	6852      	ldr	r2, [r2, #4]
 80145d0:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 80145d2:	e046      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	685b      	ldr	r3, [r3, #4]
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d007      	beq.n	80145ec <LoRaMacMibSetRequestConfirm+0x68c>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	685b      	ldr	r3, [r3, #4]
 80145e0:	4618      	mov	r0, r3
 80145e2:	f7fe fc89 	bl	8012ef8 <RestoreCtxs>
 80145e6:	4603      	mov	r3, r0
 80145e8:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80145ea:	e03a      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80145ec:	2303      	movs	r3, #3
 80145ee:	75fb      	strb	r3, [r7, #23]
            break;
 80145f0:	e037      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	799b      	ldrb	r3, [r3, #6]
 80145f6:	2b01      	cmp	r3, #1
 80145f8:	d80f      	bhi.n	801461a <LoRaMacMibSetRequestConfirm+0x6ba>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 80145fa:	4b1e      	ldr	r3, [pc, #120]	@ (8014674 <LoRaMacMibSetRequestConfirm+0x714>)
 80145fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014600:	687a      	ldr	r2, [r7, #4]
 8014602:	6852      	ldr	r2, [r2, #4]
 8014604:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	6858      	ldr	r0, [r3, #4]
 801460c:	f001 fcec 	bl	8015fe8 <LoRaMacCryptoSetLrWanVersion>
 8014610:	4603      	mov	r3, r0
 8014612:	2b00      	cmp	r3, #0
 8014614:	d024      	beq.n	8014660 <LoRaMacMibSetRequestConfirm+0x700>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014616:	2311      	movs	r3, #17
 8014618:	e028      	b.n	801466c <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801461a:	2303      	movs	r3, #3
 801461c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801461e:	e01f      	b.n	8014660 <LoRaMacMibSetRequestConfirm+0x700>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8014620:	6878      	ldr	r0, [r7, #4]
 8014622:	f000 fc06 	bl	8014e32 <LoRaMacMibClassBSetRequestConfirm>
 8014626:	4603      	mov	r3, r0
 8014628:	75fb      	strb	r3, [r7, #23]
            break;
 801462a:	e01a      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801462c:	bf00      	nop
 801462e:	e018      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014630:	bf00      	nop
 8014632:	e016      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014634:	bf00      	nop
 8014636:	e014      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014638:	bf00      	nop
 801463a:	e012      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801463c:	bf00      	nop
 801463e:	e010      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014640:	bf00      	nop
 8014642:	e00e      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014644:	bf00      	nop
 8014646:	e00c      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014648:	bf00      	nop
 801464a:	e00a      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801464c:	bf00      	nop
 801464e:	e008      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014650:	bf00      	nop
 8014652:	e006      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014654:	bf00      	nop
 8014656:	e004      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014658:	bf00      	nop
 801465a:	e002      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801465c:	bf00      	nop
 801465e:	e000      	b.n	8014662 <LoRaMacMibSetRequestConfirm+0x702>
            break;
 8014660:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 8014662:	f7fe fe50 	bl	8013306 <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 8014666:	f7fe fe47 	bl	80132f8 <EventMacNvmCtxChanged>
    return status;
 801466a:	7dfb      	ldrb	r3, [r7, #23]
}
 801466c:	4618      	mov	r0, r3
 801466e:	3718      	adds	r7, #24
 8014670:	46bd      	mov	sp, r7
 8014672:	bd80      	pop	{r7, pc}
 8014674:	20000b30 	.word	0x20000b30

08014678 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8014678:	b590      	push	{r4, r7, lr}
 801467a:	b087      	sub	sp, #28
 801467c:	af00      	add	r7, sp, #0
 801467e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014680:	2302      	movs	r3, #2
 8014682:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8014684:	2300      	movs	r3, #0
 8014686:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	2b00      	cmp	r3, #0
 801468c:	d101      	bne.n	8014692 <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801468e:	2303      	movs	r3, #3
 8014690:	e12d      	b.n	80148ee <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 8014692:	f7fe fe7f 	bl	8013394 <LoRaMacIsBusy>
 8014696:	4603      	mov	r3, r0
 8014698:	2b00      	cmp	r3, #0
 801469a:	d001      	beq.n	80146a0 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 801469c:	2301      	movs	r3, #1
 801469e:	e126      	b.n	80148ee <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80146a0:	f001 f93c 	bl	801591c <LoRaMacConfirmQueueIsFull>
 80146a4:	4603      	mov	r3, r0
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	d001      	beq.n	80146ae <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 80146aa:	2301      	movs	r3, #1
 80146ac:	e11f      	b.n	80148ee <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80146ae:	f001 f929 	bl	8015904 <LoRaMacConfirmQueueGetCnt>
 80146b2:	4603      	mov	r3, r0
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d104      	bne.n	80146c2 <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 80146b8:	2214      	movs	r2, #20
 80146ba:	2100      	movs	r1, #0
 80146bc:	488e      	ldr	r0, [pc, #568]	@ (80148f8 <LoRaMacMlmeRequest+0x280>)
 80146be:	f004 fd21 	bl	8019104 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80146c2:	4b8e      	ldr	r3, [pc, #568]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 80146c4:	2201      	movs	r2, #1
 80146c6:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 80146ca:	4a8c      	ldr	r2, [pc, #560]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 80146cc:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80146d0:	f043 0304 	orr.w	r3, r3, #4
 80146d4:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    queueElement.Request = mlmeRequest->Type;
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	781b      	ldrb	r3, [r3, #0]
 80146dc:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80146de:	2301      	movs	r3, #1
 80146e0:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 80146e2:	2300      	movs	r3, #0
 80146e4:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	781b      	ldrb	r3, [r3, #0]
 80146ea:	3b01      	subs	r3, #1
 80146ec:	2b0d      	cmp	r3, #13
 80146ee:	f200 80d2 	bhi.w	8014896 <LoRaMacMlmeRequest+0x21e>
 80146f2:	a201      	add	r2, pc, #4	@ (adr r2, 80146f8 <LoRaMacMlmeRequest+0x80>)
 80146f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146f8:	08014731 	.word	0x08014731
 80146fc:	08014897 	.word	0x08014897
 8014700:	08014897 	.word	0x08014897
 8014704:	080147a3 	.word	0x080147a3
 8014708:	080147c1 	.word	0x080147c1
 801470c:	080147d1 	.word	0x080147d1
 8014710:	08014897 	.word	0x08014897
 8014714:	08014897 	.word	0x08014897
 8014718:	08014897 	.word	0x08014897
 801471c:	080147e9 	.word	0x080147e9
 8014720:	08014897 	.word	0x08014897
 8014724:	0801486b 	.word	0x0801486b
 8014728:	08014807 	.word	0x08014807
 801472c:	0801484d 	.word	0x0801484d
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8014730:	4b72      	ldr	r3, [pc, #456]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 8014732:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8014736:	f003 0320 	and.w	r3, r3, #32
 801473a:	2b00      	cmp	r3, #0
 801473c:	d001      	beq.n	8014742 <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 801473e:	2301      	movs	r3, #1
 8014740:	e0d5      	b.n	80148ee <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 8014742:	f7fd ffff 	bl	8012744 <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8014746:	4b6d      	ldr	r3, [pc, #436]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 8014748:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801474c:	7818      	ldrb	r0, [r3, #0]
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	791b      	ldrb	r3, [r3, #4]
 8014752:	b25b      	sxtb	r3, r3
 8014754:	4a69      	ldr	r2, [pc, #420]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 8014756:	f8d2 4484 	ldr.w	r4, [r2, #1156]	@ 0x484
 801475a:	2200      	movs	r2, #0
 801475c:	4619      	mov	r1, r3
 801475e:	f002 fc23 	bl	8016fa8 <RegionAlternateDr>
 8014762:	4603      	mov	r3, r0
 8014764:	f884 3085 	strb.w	r3, [r4, #133]	@ 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8014768:	2307      	movs	r3, #7
 801476a:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 801476c:	20ff      	movs	r0, #255	@ 0xff
 801476e:	f7fd fd25 	bl	80121bc <SendReJoinReq>
 8014772:	4603      	mov	r3, r0
 8014774:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8014776:	7dfb      	ldrb	r3, [r7, #23]
 8014778:	2b00      	cmp	r3, #0
 801477a:	f000 808e 	beq.w	801489a <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 801477e:	4b5f      	ldr	r3, [pc, #380]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 8014780:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014784:	7818      	ldrb	r0, [r3, #0]
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	791b      	ldrb	r3, [r3, #4]
 801478a:	b25b      	sxtb	r3, r3
 801478c:	4a5b      	ldr	r2, [pc, #364]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 801478e:	f8d2 4484 	ldr.w	r4, [r2, #1156]	@ 0x484
 8014792:	2201      	movs	r2, #1
 8014794:	4619      	mov	r1, r3
 8014796:	f002 fc07 	bl	8016fa8 <RegionAlternateDr>
 801479a:	4603      	mov	r3, r0
 801479c:	f884 3085 	strb.w	r3, [r4, #133]	@ 0x85
            }
            break;
 80147a0:	e07b      	b.n	801489a <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80147a2:	2300      	movs	r3, #0
 80147a4:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80147a6:	f107 030c 	add.w	r3, r7, #12
 80147aa:	2200      	movs	r2, #0
 80147ac:	4619      	mov	r1, r3
 80147ae:	2002      	movs	r0, #2
 80147b0:	f000 fce0 	bl	8015174 <LoRaMacCommandsAddCmd>
 80147b4:	4603      	mov	r3, r0
 80147b6:	2b00      	cmp	r3, #0
 80147b8:	d071      	beq.n	801489e <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80147ba:	2313      	movs	r3, #19
 80147bc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80147be:	e06e      	b.n	801489e <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	889b      	ldrh	r3, [r3, #4]
 80147c4:	4618      	mov	r0, r3
 80147c6:	f7fe faed 	bl	8012da4 <SetTxContinuousWave>
 80147ca:	4603      	mov	r3, r0
 80147cc:	75fb      	strb	r3, [r7, #23]
            break;
 80147ce:	e06d      	b.n	80148ac <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	8898      	ldrh	r0, [r3, #4]
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	6899      	ldr	r1, [r3, #8]
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	7b1b      	ldrb	r3, [r3, #12]
 80147dc:	461a      	mov	r2, r3
 80147de:	f7fe fb1d 	bl	8012e1c <SetTxContinuousWave1>
 80147e2:	4603      	mov	r3, r0
 80147e4:	75fb      	strb	r3, [r7, #23]
            break;
 80147e6:	e061      	b.n	80148ac <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80147e8:	2300      	movs	r3, #0
 80147ea:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80147ec:	f107 030c 	add.w	r3, r7, #12
 80147f0:	2200      	movs	r2, #0
 80147f2:	4619      	mov	r1, r3
 80147f4:	200d      	movs	r0, #13
 80147f6:	f000 fcbd 	bl	8015174 <LoRaMacCommandsAddCmd>
 80147fa:	4603      	mov	r3, r0
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	d050      	beq.n	80148a2 <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014800:	2313      	movs	r3, #19
 8014802:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014804:	e04d      	b.n	80148a2 <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8014806:	4b3d      	ldr	r3, [pc, #244]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 8014808:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 801480c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014810:	2b00      	cmp	r3, #0
 8014812:	d148      	bne.n	80148a6 <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	791b      	ldrb	r3, [r3, #4]
 8014818:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	791b      	ldrb	r3, [r3, #4]
 801481e:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8014822:	b2db      	uxtb	r3, r3
 8014824:	4618      	mov	r0, r3
 8014826:	f000 fad9 	bl	8014ddc <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 801482a:	7dbb      	ldrb	r3, [r7, #22]
 801482c:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 801482e:	2300      	movs	r3, #0
 8014830:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8014832:	f107 030c 	add.w	r3, r7, #12
 8014836:	2201      	movs	r2, #1
 8014838:	4619      	mov	r1, r3
 801483a:	2010      	movs	r0, #16
 801483c:	f000 fc9a 	bl	8015174 <LoRaMacCommandsAddCmd>
 8014840:	4603      	mov	r3, r0
 8014842:	2b00      	cmp	r3, #0
 8014844:	d02f      	beq.n	80148a6 <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014846:	2313      	movs	r3, #19
 8014848:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 801484a:	e02c      	b.n	80148a6 <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801484c:	2300      	movs	r3, #0
 801484e:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8014850:	f107 030c 	add.w	r3, r7, #12
 8014854:	2200      	movs	r2, #0
 8014856:	4619      	mov	r1, r3
 8014858:	2012      	movs	r0, #18
 801485a:	f000 fc8b 	bl	8015174 <LoRaMacCommandsAddCmd>
 801485e:	4603      	mov	r3, r0
 8014860:	2b00      	cmp	r3, #0
 8014862:	d022      	beq.n	80148aa <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014864:	2313      	movs	r3, #19
 8014866:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014868:	e01f      	b.n	80148aa <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 801486a:	2301      	movs	r3, #1
 801486c:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 801486e:	f000 fa6b 	bl	8014d48 <LoRaMacClassBIsAcquisitionInProgress>
 8014872:	4603      	mov	r3, r0
 8014874:	f083 0301 	eor.w	r3, r3, #1
 8014878:	b2db      	uxtb	r3, r3
 801487a:	2b00      	cmp	r3, #0
 801487c:	d008      	beq.n	8014890 <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 801487e:	2000      	movs	r0, #0
 8014880:	f000 fa44 	bl	8014d0c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8014884:	2000      	movs	r0, #0
 8014886:	f000 fa66 	bl	8014d56 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 801488a:	2300      	movs	r3, #0
 801488c:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801488e:	e00d      	b.n	80148ac <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 8014890:	2301      	movs	r3, #1
 8014892:	75fb      	strb	r3, [r7, #23]
            break;
 8014894:	e00a      	b.n	80148ac <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 8014896:	bf00      	nop
 8014898:	e008      	b.n	80148ac <LoRaMacMlmeRequest+0x234>
            break;
 801489a:	bf00      	nop
 801489c:	e006      	b.n	80148ac <LoRaMacMlmeRequest+0x234>
            break;
 801489e:	bf00      	nop
 80148a0:	e004      	b.n	80148ac <LoRaMacMlmeRequest+0x234>
            break;
 80148a2:	bf00      	nop
 80148a4:	e002      	b.n	80148ac <LoRaMacMlmeRequest+0x234>
            break;
 80148a6:	bf00      	nop
 80148a8:	e000      	b.n	80148ac <LoRaMacMlmeRequest+0x234>
            break;
 80148aa:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80148ac:	4b13      	ldr	r3, [pc, #76]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 80148ae:	f8d3 2488 	ldr.w	r2, [r3, #1160]	@ 0x488
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 80148b6:	7dfb      	ldrb	r3, [r7, #23]
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	d010      	beq.n	80148de <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80148bc:	f001 f822 	bl	8015904 <LoRaMacConfirmQueueGetCnt>
 80148c0:	4603      	mov	r3, r0
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d112      	bne.n	80148ec <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 80148c6:	4b0d      	ldr	r3, [pc, #52]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 80148c8:	2200      	movs	r2, #0
 80148ca:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 80148ce:	4a0b      	ldr	r2, [pc, #44]	@ (80148fc <LoRaMacMlmeRequest+0x284>)
 80148d0:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80148d4:	f36f 0382 	bfc	r3, #2, #1
 80148d8:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
 80148dc:	e006      	b.n	80148ec <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 80148de:	f107 0310 	add.w	r3, r7, #16
 80148e2:	4618      	mov	r0, r3
 80148e4:	f000 fec4 	bl	8015670 <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 80148e8:	f7fe fd06 	bl	80132f8 <EventMacNvmCtxChanged>
    }
    return status;
 80148ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80148ee:	4618      	mov	r0, r3
 80148f0:	371c      	adds	r7, #28
 80148f2:	46bd      	mov	sp, r7
 80148f4:	bd90      	pop	{r4, r7, pc}
 80148f6:	bf00      	nop
 80148f8:	20000f80 	.word	0x20000f80
 80148fc:	20000b30 	.word	0x20000b30

08014900 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8014900:	b580      	push	{r7, lr}
 8014902:	b08c      	sub	sp, #48	@ 0x30
 8014904:	af02      	add	r7, sp, #8
 8014906:	6078      	str	r0, [r7, #4]
 8014908:	460b      	mov	r3, r1
 801490a:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801490c:	2302      	movs	r3, #2
 801490e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8014912:	2300      	movs	r3, #0
 8014914:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8014918:	2300      	movs	r3, #0
 801491a:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 801491c:	2300      	movs	r3, #0
 801491e:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	2b00      	cmp	r3, #0
 8014924:	d101      	bne.n	801492a <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014926:	2303      	movs	r3, #3
 8014928:	e0e0      	b.n	8014aec <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 801492a:	f7fe fd33 	bl	8013394 <LoRaMacIsBusy>
 801492e:	4603      	mov	r3, r0
 8014930:	2b00      	cmp	r3, #0
 8014932:	d001      	beq.n	8014938 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 8014934:	2301      	movs	r3, #1
 8014936:	e0d9      	b.n	8014aec <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 8014938:	2300      	movs	r3, #0
 801493a:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 801493c:	2214      	movs	r2, #20
 801493e:	2100      	movs	r1, #0
 8014940:	486c      	ldr	r0, [pc, #432]	@ (8014af4 <LoRaMacMcpsRequest+0x1f4>)
 8014942:	f004 fbdf 	bl	8019104 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014946:	4b6c      	ldr	r3, [pc, #432]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014948:	2201      	movs	r2, #1
 801494a:	f883 243d 	strb.w	r2, [r3, #1085]	@ 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 801494e:	4b6a      	ldr	r3, [pc, #424]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014950:	2201      	movs	r2, #1
 8014952:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412

    switch( mcpsRequest->Type )
 8014956:	687b      	ldr	r3, [r7, #4]
 8014958:	781b      	ldrb	r3, [r3, #0]
 801495a:	2b03      	cmp	r3, #3
 801495c:	d03d      	beq.n	80149da <LoRaMacMcpsRequest+0xda>
 801495e:	2b03      	cmp	r3, #3
 8014960:	dc4f      	bgt.n	8014a02 <LoRaMacMcpsRequest+0x102>
 8014962:	2b00      	cmp	r3, #0
 8014964:	d002      	beq.n	801496c <LoRaMacMcpsRequest+0x6c>
 8014966:	2b01      	cmp	r3, #1
 8014968:	d019      	beq.n	801499e <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801496a:	e04a      	b.n	8014a02 <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 801496c:	2301      	movs	r3, #1
 801496e:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8014970:	4b61      	ldr	r3, [pc, #388]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014972:	2201      	movs	r2, #1
 8014974:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8014978:	7b3b      	ldrb	r3, [r7, #12]
 801497a:	2202      	movs	r2, #2
 801497c:	f362 1347 	bfi	r3, r2, #5, #3
 8014980:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	791b      	ldrb	r3, [r3, #4]
 8014986:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	689b      	ldr	r3, [r3, #8]
 801498e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	899b      	ldrh	r3, [r3, #12]
 8014994:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	7b9b      	ldrb	r3, [r3, #14]
 801499a:	777b      	strb	r3, [r7, #29]
            break;
 801499c:	e032      	b.n	8014a04 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 801499e:	2301      	movs	r3, #1
 80149a0:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	7bdb      	ldrb	r3, [r3, #15]
 80149a6:	2b08      	cmp	r3, #8
 80149a8:	bf28      	it	cs
 80149aa:	2308      	movcs	r3, #8
 80149ac:	b2da      	uxtb	r2, r3
 80149ae:	4b52      	ldr	r3, [pc, #328]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 80149b0:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 80149b4:	7b3b      	ldrb	r3, [r7, #12]
 80149b6:	2204      	movs	r2, #4
 80149b8:	f362 1347 	bfi	r3, r2, #5, #3
 80149bc:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	791b      	ldrb	r3, [r3, #4]
 80149c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 80149c6:	687b      	ldr	r3, [r7, #4]
 80149c8:	689b      	ldr	r3, [r3, #8]
 80149ca:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	899b      	ldrh	r3, [r3, #12]
 80149d0:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	7b9b      	ldrb	r3, [r3, #14]
 80149d6:	777b      	strb	r3, [r7, #29]
            break;
 80149d8:	e014      	b.n	8014a04 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 80149da:	2301      	movs	r3, #1
 80149dc:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 80149de:	4b46      	ldr	r3, [pc, #280]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 80149e0:	2201      	movs	r2, #1
 80149e2:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80149e6:	7b3b      	ldrb	r3, [r7, #12]
 80149e8:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80149ec:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	685b      	ldr	r3, [r3, #4]
 80149f2:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	891b      	ldrh	r3, [r3, #8]
 80149f8:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	7a9b      	ldrb	r3, [r3, #10]
 80149fe:	777b      	strb	r3, [r7, #29]
            break;
 8014a00:	e000      	b.n	8014a04 <LoRaMacMcpsRequest+0x104>
            break;
 8014a02:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8014a04:	2302      	movs	r3, #2
 8014a06:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8014a08:	4b3b      	ldr	r3, [pc, #236]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014a0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014a0e:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 8014a12:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8014a14:	4b38      	ldr	r3, [pc, #224]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014a16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014a1a:	781b      	ldrb	r3, [r3, #0]
 8014a1c:	f107 0214 	add.w	r2, r7, #20
 8014a20:	4611      	mov	r1, r2
 8014a22:	4618      	mov	r0, r3
 8014a24:	f002 f98a 	bl	8016d3c <RegionGetPhyParam>
 8014a28:	4603      	mov	r3, r0
 8014a2a:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8014a2c:	693b      	ldr	r3, [r7, #16]
 8014a2e:	b25b      	sxtb	r3, r3
 8014a30:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8014a34:	4293      	cmp	r3, r2
 8014a36:	bfb8      	it	lt
 8014a38:	4613      	movlt	r3, r2
 8014a3a:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 8014a3c:	7f3b      	ldrb	r3, [r7, #28]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d04d      	beq.n	8014ade <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 8014a42:	4b2d      	ldr	r3, [pc, #180]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014a44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014a48:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8014a4c:	f083 0301 	eor.w	r3, r3, #1
 8014a50:	b2db      	uxtb	r3, r3
 8014a52:	2b00      	cmp	r3, #0
 8014a54:	d01e      	beq.n	8014a94 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 8014a56:	7f7b      	ldrb	r3, [r7, #29]
 8014a58:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8014a5a:	4b27      	ldr	r3, [pc, #156]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014a5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014a60:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 8014a64:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8014a66:	4b24      	ldr	r3, [pc, #144]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014a68:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014a6c:	781b      	ldrb	r3, [r3, #0]
 8014a6e:	f107 0108 	add.w	r1, r7, #8
 8014a72:	2205      	movs	r2, #5
 8014a74:	4618      	mov	r0, r3
 8014a76:	f002 f9af 	bl	8016dd8 <RegionVerify>
 8014a7a:	4603      	mov	r3, r0
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d007      	beq.n	8014a90 <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8014a80:	4b1d      	ldr	r3, [pc, #116]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014a82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014a86:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8014a8a:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
 8014a8e:	e001      	b.n	8014a94 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8014a90:	2303      	movs	r3, #3
 8014a92:	e02b      	b.n	8014aec <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8014a94:	8bfa      	ldrh	r2, [r7, #30]
 8014a96:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 8014a9a:	f107 000c 	add.w	r0, r7, #12
 8014a9e:	78fb      	ldrb	r3, [r7, #3]
 8014aa0:	9300      	str	r3, [sp, #0]
 8014aa2:	4613      	mov	r3, r2
 8014aa4:	6a3a      	ldr	r2, [r7, #32]
 8014aa6:	f7fd fa7f 	bl	8011fa8 <Send>
 8014aaa:	4603      	mov	r3, r0
 8014aac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if( status == LORAMAC_STATUS_OK )
 8014ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014ab4:	2b00      	cmp	r3, #0
 8014ab6:	d10e      	bne.n	8014ad6 <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	781a      	ldrb	r2, [r3, #0]
 8014abc:	4b0e      	ldr	r3, [pc, #56]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014abe:	f883 243c 	strb.w	r2, [r3, #1084]	@ 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8014ac2:	4a0d      	ldr	r2, [pc, #52]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014ac4:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8014ac8:	f043 0301 	orr.w	r3, r3, #1
 8014acc:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            EventMacNvmCtxChanged( );
 8014ad0:	f7fe fc12 	bl	80132f8 <EventMacNvmCtxChanged>
 8014ad4:	e003      	b.n	8014ade <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8014ad6:	4b08      	ldr	r3, [pc, #32]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014ad8:	2200      	movs	r2, #0
 8014ada:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8014ade:	4b06      	ldr	r3, [pc, #24]	@ (8014af8 <LoRaMacMcpsRequest+0x1f8>)
 8014ae0:	f8d3 2488 	ldr.w	r2, [r3, #1160]	@ 0x488
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	611a      	str	r2, [r3, #16]

    return status;
 8014ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8014aec:	4618      	mov	r0, r3
 8014aee:	3728      	adds	r7, #40	@ 0x28
 8014af0:	46bd      	mov	sp, r7
 8014af2:	bd80      	pop	{r7, pc}
 8014af4:	20000f6c 	.word	0x20000f6c
 8014af8:	20000b30 	.word	0x20000b30

08014afc <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8014afc:	b580      	push	{r7, lr}
 8014afe:	b084      	sub	sp, #16
 8014b00:	af00      	add	r7, sp, #0
 8014b02:	4603      	mov	r3, r0
 8014b04:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8014b06:	79fb      	ldrb	r3, [r7, #7]
 8014b08:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 8014b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8014b38 <LoRaMacTestSetDutyCycleOn+0x3c>)
 8014b0c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014b10:	781b      	ldrb	r3, [r3, #0]
 8014b12:	f107 010c 	add.w	r1, r7, #12
 8014b16:	220f      	movs	r2, #15
 8014b18:	4618      	mov	r0, r3
 8014b1a:	f002 f95d 	bl	8016dd8 <RegionVerify>
 8014b1e:	4603      	mov	r3, r0
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d005      	beq.n	8014b30 <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 8014b24:	4b04      	ldr	r3, [pc, #16]	@ (8014b38 <LoRaMacTestSetDutyCycleOn+0x3c>)
 8014b26:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8014b2a:	79fa      	ldrb	r2, [r7, #7]
 8014b2c:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    }
}
 8014b30:	bf00      	nop
 8014b32:	3710      	adds	r7, #16
 8014b34:	46bd      	mov	sp, r7
 8014b36:	bd80      	pop	{r7, pc}
 8014b38:	20000b30 	.word	0x20000b30

08014b3c <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8014b3c:	b580      	push	{r7, lr}
 8014b3e:	b08a      	sub	sp, #40	@ 0x28
 8014b40:	af00      	add	r7, sp, #0
 8014b42:	60f8      	str	r0, [r7, #12]
 8014b44:	60b9      	str	r1, [r7, #8]
 8014b46:	607a      	str	r2, [r7, #4]
 8014b48:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8014b4a:	2300      	movs	r3, #0
 8014b4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int8_t datarate = adrNext->Datarate;
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	7c1b      	ldrb	r3, [r3, #16]
 8014b54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    int8_t txPower = adrNext->TxPower;
 8014b58:	68fb      	ldr	r3, [r7, #12]
 8014b5a:	7c5b      	ldrb	r3, [r3, #17]
 8014b5c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8014b60:	68fb      	ldr	r3, [r7, #12]
 8014b62:	689a      	ldr	r2, [r3, #8]
 8014b64:	683b      	ldr	r3, [r7, #0]
 8014b66:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8014b68:	68fb      	ldr	r3, [r7, #12]
 8014b6a:	795b      	ldrb	r3, [r3, #5]
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	f000 8085 	beq.w	8014c7c <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8014b72:	2302      	movs	r3, #2
 8014b74:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	7c9b      	ldrb	r3, [r3, #18]
 8014b7a:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8014b7c:	68fb      	ldr	r3, [r7, #12]
 8014b7e:	7cdb      	ldrb	r3, [r3, #19]
 8014b80:	f107 021c 	add.w	r2, r7, #28
 8014b84:	4611      	mov	r1, r2
 8014b86:	4618      	mov	r0, r3
 8014b88:	f002 f8d8 	bl	8016d3c <RegionGetPhyParam>
 8014b8c:	4603      	mov	r3, r0
 8014b8e:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 8014b90:	69bb      	ldr	r3, [r7, #24]
 8014b92:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        datarate = MAX( datarate, minTxDatarate );
 8014b96:	f997 2024 	ldrsb.w	r2, [r7, #36]	@ 0x24
 8014b9a:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8014b9e:	4293      	cmp	r3, r2
 8014ba0:	bfb8      	it	lt
 8014ba2:	4613      	movlt	r3, r2
 8014ba4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        if( datarate == minTxDatarate )
 8014ba8:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8014bac:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8014bb0:	429a      	cmp	r2, r3
 8014bb2:	d106      	bne.n	8014bc2 <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 8014bb4:	683b      	ldr	r3, [r7, #0]
 8014bb6:	2200      	movs	r2, #0
 8014bb8:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8014bba:	2300      	movs	r3, #0
 8014bbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014bc0:	e05c      	b.n	8014c7c <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	689b      	ldr	r3, [r3, #8]
 8014bc6:	68fa      	ldr	r2, [r7, #12]
 8014bc8:	8992      	ldrh	r2, [r2, #12]
 8014bca:	4293      	cmp	r3, r2
 8014bcc:	d303      	bcc.n	8014bd6 <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 8014bce:	2301      	movs	r3, #1
 8014bd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014bd4:	e002      	b.n	8014bdc <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 8014bd6:	2300      	movs	r3, #0
 8014bd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8014bdc:	68fb      	ldr	r3, [r7, #12]
 8014bde:	689b      	ldr	r3, [r3, #8]
 8014be0:	68fa      	ldr	r2, [r7, #12]
 8014be2:	8992      	ldrh	r2, [r2, #12]
 8014be4:	4611      	mov	r1, r2
 8014be6:	68fa      	ldr	r2, [r7, #12]
 8014be8:	89d2      	ldrh	r2, [r2, #14]
 8014bea:	440a      	add	r2, r1
 8014bec:	4293      	cmp	r3, r2
 8014bee:	d345      	bcc.n	8014c7c <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8014bf0:	2308      	movs	r3, #8
 8014bf2:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8014bf4:	68fb      	ldr	r3, [r7, #12]
 8014bf6:	7cdb      	ldrb	r3, [r3, #19]
 8014bf8:	f107 021c 	add.w	r2, r7, #28
 8014bfc:	4611      	mov	r1, r2
 8014bfe:	4618      	mov	r0, r3
 8014c00:	f002 f89c 	bl	8016d3c <RegionGetPhyParam>
 8014c04:	4603      	mov	r3, r0
 8014c06:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 8014c08:	69bb      	ldr	r3, [r7, #24]
 8014c0a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8014c0e:	68fb      	ldr	r3, [r7, #12]
 8014c10:	689b      	ldr	r3, [r3, #8]
 8014c12:	68fa      	ldr	r2, [r7, #12]
 8014c14:	89d2      	ldrh	r2, [r2, #14]
 8014c16:	fbb3 f1f2 	udiv	r1, r3, r2
 8014c1a:	fb01 f202 	mul.w	r2, r1, r2
 8014c1e:	1a9b      	subs	r3, r3, r2
 8014c20:	2b01      	cmp	r3, #1
 8014c22:	d12b      	bne.n	8014c7c <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8014c24:	2322      	movs	r3, #34	@ 0x22
 8014c26:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 8014c28:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014c2c:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	7c9b      	ldrb	r3, [r3, #18]
 8014c32:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8014c34:	68fb      	ldr	r3, [r7, #12]
 8014c36:	7cdb      	ldrb	r3, [r3, #19]
 8014c38:	f107 021c 	add.w	r2, r7, #28
 8014c3c:	4611      	mov	r1, r2
 8014c3e:	4618      	mov	r0, r3
 8014c40:	f002 f87c 	bl	8016d3c <RegionGetPhyParam>
 8014c44:	4603      	mov	r3, r0
 8014c46:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 8014c48:	69bb      	ldr	r3, [r7, #24]
 8014c4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

                    if( datarate == minTxDatarate )
 8014c4e:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8014c52:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8014c56:	429a      	cmp	r2, r3
 8014c58:	d110      	bne.n	8014c7c <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                        if( adrNext->UpdateChanMask == true )
 8014c60:	68fb      	ldr	r3, [r7, #12]
 8014c62:	791b      	ldrb	r3, [r3, #4]
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d009      	beq.n	8014c7c <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8014c68:	2302      	movs	r3, #2
 8014c6a:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 8014c6c:	68fb      	ldr	r3, [r7, #12]
 8014c6e:	7cdb      	ldrb	r3, [r3, #19]
 8014c70:	f107 0210 	add.w	r2, r7, #16
 8014c74:	4611      	mov	r1, r2
 8014c76:	4618      	mov	r0, r3
 8014c78:	f002 f889 	bl	8016d8e <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8014c7c:	68bb      	ldr	r3, [r7, #8]
 8014c7e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014c82:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8014c8a:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8014c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8014c90:	4618      	mov	r0, r3
 8014c92:	3728      	adds	r7, #40	@ 0x28
 8014c94:	46bd      	mov	sp, r7
 8014c96:	bd80      	pop	{r7, pc}

08014c98 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8014c98:	b580      	push	{r7, lr}
 8014c9a:	b084      	sub	sp, #16
 8014c9c:	af00      	add	r7, sp, #0
 8014c9e:	60f8      	str	r0, [r7, #12]
 8014ca0:	60b9      	str	r1, [r7, #8]
 8014ca2:	607a      	str	r2, [r7, #4]
 8014ca4:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8014ca6:	68fb      	ldr	r3, [r7, #12]
 8014ca8:	789b      	ldrb	r3, [r3, #2]
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d107      	bne.n	8014cbe <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8014cae:	683b      	ldr	r3, [r7, #0]
 8014cb0:	687a      	ldr	r2, [r7, #4]
 8014cb2:	68b9      	ldr	r1, [r7, #8]
 8014cb4:	68f8      	ldr	r0, [r7, #12]
 8014cb6:	f7ff ff41 	bl	8014b3c <CalcNextV10X>
 8014cba:	4603      	mov	r3, r0
 8014cbc:	e000      	b.n	8014cc0 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8014cbe:	2300      	movs	r3, #0
}
 8014cc0:	4618      	mov	r0, r3
 8014cc2:	3710      	adds	r7, #16
 8014cc4:	46bd      	mov	sp, r7
 8014cc6:	bd80      	pop	{r7, pc}

08014cc8 <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8014cc8:	b480      	push	{r7}
 8014cca:	b085      	sub	sp, #20
 8014ccc:	af00      	add	r7, sp, #0
 8014cce:	60f8      	str	r0, [r7, #12]
 8014cd0:	60b9      	str	r1, [r7, #8]
 8014cd2:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8014cd4:	bf00      	nop
 8014cd6:	3714      	adds	r7, #20
 8014cd8:	46bd      	mov	sp, r7
 8014cda:	bc80      	pop	{r7}
 8014cdc:	4770      	bx	lr

08014cde <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 8014cde:	b480      	push	{r7}
 8014ce0:	b083      	sub	sp, #12
 8014ce2:	af00      	add	r7, sp, #0
 8014ce4:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 8014ce6:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 8014ce8:	4618      	mov	r0, r3
 8014cea:	370c      	adds	r7, #12
 8014cec:	46bd      	mov	sp, r7
 8014cee:	bc80      	pop	{r7}
 8014cf0:	4770      	bx	lr

08014cf2 <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 8014cf2:	b480      	push	{r7}
 8014cf4:	b083      	sub	sp, #12
 8014cf6:	af00      	add	r7, sp, #0
 8014cf8:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	2200      	movs	r2, #0
 8014cfe:	601a      	str	r2, [r3, #0]
    return NULL;
 8014d00:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014d02:	4618      	mov	r0, r3
 8014d04:	370c      	adds	r7, #12
 8014d06:	46bd      	mov	sp, r7
 8014d08:	bc80      	pop	{r7}
 8014d0a:	4770      	bx	lr

08014d0c <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8014d0c:	b480      	push	{r7}
 8014d0e:	b083      	sub	sp, #12
 8014d10:	af00      	add	r7, sp, #0
 8014d12:	4603      	mov	r3, r0
 8014d14:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8014d16:	bf00      	nop
 8014d18:	370c      	adds	r7, #12
 8014d1a:	46bd      	mov	sp, r7
 8014d1c:	bc80      	pop	{r7}
 8014d1e:	4770      	bx	lr

08014d20 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8014d20:	b480      	push	{r7}
 8014d22:	b083      	sub	sp, #12
 8014d24:	af00      	add	r7, sp, #0
 8014d26:	4603      	mov	r3, r0
 8014d28:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8014d2a:	bf00      	nop
 8014d2c:	370c      	adds	r7, #12
 8014d2e:	46bd      	mov	sp, r7
 8014d30:	bc80      	pop	{r7}
 8014d32:	4770      	bx	lr

08014d34 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8014d34:	b480      	push	{r7}
 8014d36:	b083      	sub	sp, #12
 8014d38:	af00      	add	r7, sp, #0
 8014d3a:	4603      	mov	r3, r0
 8014d3c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8014d3e:	bf00      	nop
 8014d40:	370c      	adds	r7, #12
 8014d42:	46bd      	mov	sp, r7
 8014d44:	bc80      	pop	{r7}
 8014d46:	4770      	bx	lr

08014d48 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8014d48:	b480      	push	{r7}
 8014d4a:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8014d4c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014d4e:	4618      	mov	r0, r3
 8014d50:	46bd      	mov	sp, r7
 8014d52:	bc80      	pop	{r7}
 8014d54:	4770      	bx	lr

08014d56 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8014d56:	b480      	push	{r7}
 8014d58:	b083      	sub	sp, #12
 8014d5a:	af00      	add	r7, sp, #0
 8014d5c:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8014d5e:	bf00      	nop
 8014d60:	370c      	adds	r7, #12
 8014d62:	46bd      	mov	sp, r7
 8014d64:	bc80      	pop	{r7}
 8014d66:	4770      	bx	lr

08014d68 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8014d68:	b480      	push	{r7}
 8014d6a:	b083      	sub	sp, #12
 8014d6c:	af00      	add	r7, sp, #0
 8014d6e:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8014d70:	bf00      	nop
 8014d72:	370c      	adds	r7, #12
 8014d74:	46bd      	mov	sp, r7
 8014d76:	bc80      	pop	{r7}
 8014d78:	4770      	bx	lr

08014d7a <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8014d7a:	b480      	push	{r7}
 8014d7c:	b083      	sub	sp, #12
 8014d7e:	af00      	add	r7, sp, #0
 8014d80:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8014d82:	bf00      	nop
 8014d84:	370c      	adds	r7, #12
 8014d86:	46bd      	mov	sp, r7
 8014d88:	bc80      	pop	{r7}
 8014d8a:	4770      	bx	lr

08014d8c <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8014d8c:	b480      	push	{r7}
 8014d8e:	b083      	sub	sp, #12
 8014d90:	af00      	add	r7, sp, #0
 8014d92:	6078      	str	r0, [r7, #4]
 8014d94:	460b      	mov	r3, r1
 8014d96:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8014d98:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	370c      	adds	r7, #12
 8014d9e:	46bd      	mov	sp, r7
 8014da0:	bc80      	pop	{r7}
 8014da2:	4770      	bx	lr

08014da4 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8014da4:	b480      	push	{r7}
 8014da6:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014da8:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014daa:	4618      	mov	r0, r3
 8014dac:	46bd      	mov	sp, r7
 8014dae:	bc80      	pop	{r7}
 8014db0:	4770      	bx	lr

08014db2 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8014db2:	b480      	push	{r7}
 8014db4:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014db6:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014db8:	4618      	mov	r0, r3
 8014dba:	46bd      	mov	sp, r7
 8014dbc:	bc80      	pop	{r7}
 8014dbe:	4770      	bx	lr

08014dc0 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8014dc0:	b480      	push	{r7}
 8014dc2:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014dc4:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014dc6:	4618      	mov	r0, r3
 8014dc8:	46bd      	mov	sp, r7
 8014dca:	bc80      	pop	{r7}
 8014dcc:	4770      	bx	lr

08014dce <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8014dce:	b480      	push	{r7}
 8014dd0:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014dd2:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014dd4:	4618      	mov	r0, r3
 8014dd6:	46bd      	mov	sp, r7
 8014dd8:	bc80      	pop	{r7}
 8014dda:	4770      	bx	lr

08014ddc <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8014ddc:	b480      	push	{r7}
 8014dde:	b083      	sub	sp, #12
 8014de0:	af00      	add	r7, sp, #0
 8014de2:	4603      	mov	r3, r0
 8014de4:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8014de6:	bf00      	nop
 8014de8:	370c      	adds	r7, #12
 8014dea:	46bd      	mov	sp, r7
 8014dec:	bc80      	pop	{r7}
 8014dee:	4770      	bx	lr

08014df0 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8014df0:	b480      	push	{r7}
 8014df2:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8014df4:	bf00      	nop
 8014df6:	46bd      	mov	sp, r7
 8014df8:	bc80      	pop	{r7}
 8014dfa:	4770      	bx	lr

08014dfc <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8014dfc:	b480      	push	{r7}
 8014dfe:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8014e00:	bf00      	nop
 8014e02:	46bd      	mov	sp, r7
 8014e04:	bc80      	pop	{r7}
 8014e06:	4770      	bx	lr

08014e08 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8014e08:	b480      	push	{r7}
 8014e0a:	b083      	sub	sp, #12
 8014e0c:	af00      	add	r7, sp, #0
 8014e0e:	4603      	mov	r3, r0
 8014e10:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014e12:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8014e14:	4618      	mov	r0, r3
 8014e16:	370c      	adds	r7, #12
 8014e18:	46bd      	mov	sp, r7
 8014e1a:	bc80      	pop	{r7}
 8014e1c:	4770      	bx	lr

08014e1e <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8014e1e:	b480      	push	{r7}
 8014e20:	b083      	sub	sp, #12
 8014e22:	af00      	add	r7, sp, #0
 8014e24:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014e26:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8014e28:	4618      	mov	r0, r3
 8014e2a:	370c      	adds	r7, #12
 8014e2c:	46bd      	mov	sp, r7
 8014e2e:	bc80      	pop	{r7}
 8014e30:	4770      	bx	lr

08014e32 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8014e32:	b480      	push	{r7}
 8014e34:	b083      	sub	sp, #12
 8014e36:	af00      	add	r7, sp, #0
 8014e38:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014e3a:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8014e3c:	4618      	mov	r0, r3
 8014e3e:	370c      	adds	r7, #12
 8014e40:	46bd      	mov	sp, r7
 8014e42:	bc80      	pop	{r7}
 8014e44:	4770      	bx	lr

08014e46 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8014e46:	b480      	push	{r7}
 8014e48:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8014e4a:	bf00      	nop
 8014e4c:	46bd      	mov	sp, r7
 8014e4e:	bc80      	pop	{r7}
 8014e50:	4770      	bx	lr

08014e52 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8014e52:	b480      	push	{r7}
 8014e54:	b083      	sub	sp, #12
 8014e56:	af00      	add	r7, sp, #0
 8014e58:	4603      	mov	r3, r0
 8014e5a:	6039      	str	r1, [r7, #0]
 8014e5c:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 8014e5e:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014e60:	4618      	mov	r0, r3
 8014e62:	370c      	adds	r7, #12
 8014e64:	46bd      	mov	sp, r7
 8014e66:	bc80      	pop	{r7}
 8014e68:	4770      	bx	lr

08014e6a <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8014e6a:	b480      	push	{r7}
 8014e6c:	b083      	sub	sp, #12
 8014e6e:	af00      	add	r7, sp, #0
 8014e70:	4603      	mov	r3, r0
 8014e72:	603a      	str	r2, [r7, #0]
 8014e74:	80fb      	strh	r3, [r7, #6]
 8014e76:	460b      	mov	r3, r1
 8014e78:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8014e7a:	bf00      	nop
 8014e7c:	370c      	adds	r7, #12
 8014e7e:	46bd      	mov	sp, r7
 8014e80:	bc80      	pop	{r7}
 8014e82:	4770      	bx	lr

08014e84 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8014e84:	b480      	push	{r7}
 8014e86:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8014e88:	bf00      	nop
 8014e8a:	46bd      	mov	sp, r7
 8014e8c:	bc80      	pop	{r7}
 8014e8e:	4770      	bx	lr

08014e90 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8014e90:	b480      	push	{r7}
 8014e92:	b083      	sub	sp, #12
 8014e94:	af00      	add	r7, sp, #0
 8014e96:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8014e98:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014e9a:	4618      	mov	r0, r3
 8014e9c:	370c      	adds	r7, #12
 8014e9e:	46bd      	mov	sp, r7
 8014ea0:	bc80      	pop	{r7}
 8014ea2:	4770      	bx	lr

08014ea4 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8014ea4:	b480      	push	{r7}
 8014ea6:	b083      	sub	sp, #12
 8014ea8:	af00      	add	r7, sp, #0
 8014eaa:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8014eac:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8014eae:	4618      	mov	r0, r3
 8014eb0:	370c      	adds	r7, #12
 8014eb2:	46bd      	mov	sp, r7
 8014eb4:	bc80      	pop	{r7}
 8014eb6:	4770      	bx	lr

08014eb8 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8014eb8:	b480      	push	{r7}
 8014eba:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8014ebc:	bf00      	nop
 8014ebe:	46bd      	mov	sp, r7
 8014ec0:	bc80      	pop	{r7}
 8014ec2:	4770      	bx	lr

08014ec4 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8014ec4:	b480      	push	{r7}
 8014ec6:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8014ec8:	bf00      	nop
 8014eca:	46bd      	mov	sp, r7
 8014ecc:	bc80      	pop	{r7}
 8014ece:	4770      	bx	lr

08014ed0 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8014ed0:	b480      	push	{r7}
 8014ed2:	b085      	sub	sp, #20
 8014ed4:	af00      	add	r7, sp, #0
 8014ed6:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8014edc:	2300      	movs	r3, #0
 8014ede:	81fb      	strh	r3, [r7, #14]
 8014ee0:	e00a      	b.n	8014ef8 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8014ee2:	89fb      	ldrh	r3, [r7, #14]
 8014ee4:	68ba      	ldr	r2, [r7, #8]
 8014ee6:	4413      	add	r3, r2
 8014ee8:	781b      	ldrb	r3, [r3, #0]
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	d001      	beq.n	8014ef2 <IsSlotFree+0x22>
        {
            return false;
 8014eee:	2300      	movs	r3, #0
 8014ef0:	e006      	b.n	8014f00 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8014ef2:	89fb      	ldrh	r3, [r7, #14]
 8014ef4:	3301      	adds	r3, #1
 8014ef6:	81fb      	strh	r3, [r7, #14]
 8014ef8:	89fb      	ldrh	r3, [r7, #14]
 8014efa:	2b0f      	cmp	r3, #15
 8014efc:	d9f1      	bls.n	8014ee2 <IsSlotFree+0x12>
        }
    }
    return true;
 8014efe:	2301      	movs	r3, #1
}
 8014f00:	4618      	mov	r0, r3
 8014f02:	3714      	adds	r7, #20
 8014f04:	46bd      	mov	sp, r7
 8014f06:	bc80      	pop	{r7}
 8014f08:	4770      	bx	lr
	...

08014f0c <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b082      	sub	sp, #8
 8014f10:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8014f12:	2300      	movs	r3, #0
 8014f14:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8014f16:	e007      	b.n	8014f28 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8014f18:	79fb      	ldrb	r3, [r7, #7]
 8014f1a:	3301      	adds	r3, #1
 8014f1c:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8014f1e:	79fb      	ldrb	r3, [r7, #7]
 8014f20:	2b0f      	cmp	r3, #15
 8014f22:	d101      	bne.n	8014f28 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8014f24:	2300      	movs	r3, #0
 8014f26:	e012      	b.n	8014f4e <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8014f28:	79fb      	ldrb	r3, [r7, #7]
 8014f2a:	011b      	lsls	r3, r3, #4
 8014f2c:	3308      	adds	r3, #8
 8014f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8014f58 <MallocNewMacCommandSlot+0x4c>)
 8014f30:	4413      	add	r3, r2
 8014f32:	4618      	mov	r0, r3
 8014f34:	f7ff ffcc 	bl	8014ed0 <IsSlotFree>
 8014f38:	4603      	mov	r3, r0
 8014f3a:	f083 0301 	eor.w	r3, r3, #1
 8014f3e:	b2db      	uxtb	r3, r3
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d1e9      	bne.n	8014f18 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 8014f44:	79fb      	ldrb	r3, [r7, #7]
 8014f46:	011b      	lsls	r3, r3, #4
 8014f48:	3308      	adds	r3, #8
 8014f4a:	4a03      	ldr	r2, [pc, #12]	@ (8014f58 <MallocNewMacCommandSlot+0x4c>)
 8014f4c:	4413      	add	r3, r2
}
 8014f4e:	4618      	mov	r0, r3
 8014f50:	3708      	adds	r7, #8
 8014f52:	46bd      	mov	sp, r7
 8014f54:	bd80      	pop	{r7, pc}
 8014f56:	bf00      	nop
 8014f58:	20001168 	.word	0x20001168

08014f5c <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8014f5c:	b580      	push	{r7, lr}
 8014f5e:	b082      	sub	sp, #8
 8014f60:	af00      	add	r7, sp, #0
 8014f62:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d101      	bne.n	8014f6e <FreeMacCommandSlot+0x12>
    {
        return false;
 8014f6a:	2300      	movs	r3, #0
 8014f6c:	e005      	b.n	8014f7a <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8014f6e:	2210      	movs	r2, #16
 8014f70:	2100      	movs	r1, #0
 8014f72:	6878      	ldr	r0, [r7, #4]
 8014f74:	f004 f8c6 	bl	8019104 <memset1>

    return true;
 8014f78:	2301      	movs	r3, #1
}
 8014f7a:	4618      	mov	r0, r3
 8014f7c:	3708      	adds	r7, #8
 8014f7e:	46bd      	mov	sp, r7
 8014f80:	bd80      	pop	{r7, pc}

08014f82 <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8014f82:	b480      	push	{r7}
 8014f84:	b083      	sub	sp, #12
 8014f86:	af00      	add	r7, sp, #0
 8014f88:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	2b00      	cmp	r3, #0
 8014f8e:	d101      	bne.n	8014f94 <LinkedListInit+0x12>
    {
        return false;
 8014f90:	2300      	movs	r3, #0
 8014f92:	e006      	b.n	8014fa2 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	2200      	movs	r2, #0
 8014f98:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	2200      	movs	r2, #0
 8014f9e:	605a      	str	r2, [r3, #4]

    return true;
 8014fa0:	2301      	movs	r3, #1
}
 8014fa2:	4618      	mov	r0, r3
 8014fa4:	370c      	adds	r7, #12
 8014fa6:	46bd      	mov	sp, r7
 8014fa8:	bc80      	pop	{r7}
 8014faa:	4770      	bx	lr

08014fac <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8014fac:	b480      	push	{r7}
 8014fae:	b083      	sub	sp, #12
 8014fb0:	af00      	add	r7, sp, #0
 8014fb2:	6078      	str	r0, [r7, #4]
 8014fb4:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	d002      	beq.n	8014fc2 <LinkedListAdd+0x16>
 8014fbc:	683b      	ldr	r3, [r7, #0]
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d101      	bne.n	8014fc6 <LinkedListAdd+0x1a>
    {
        return false;
 8014fc2:	2300      	movs	r3, #0
 8014fc4:	e015      	b.n	8014ff2 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	681b      	ldr	r3, [r3, #0]
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d102      	bne.n	8014fd4 <LinkedListAdd+0x28>
    {
        list->First = element;
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	683a      	ldr	r2, [r7, #0]
 8014fd2:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	685b      	ldr	r3, [r3, #4]
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d003      	beq.n	8014fe4 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	685b      	ldr	r3, [r3, #4]
 8014fe0:	683a      	ldr	r2, [r7, #0]
 8014fe2:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8014fe4:	683b      	ldr	r3, [r7, #0]
 8014fe6:	2200      	movs	r2, #0
 8014fe8:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	683a      	ldr	r2, [r7, #0]
 8014fee:	605a      	str	r2, [r3, #4]

    return true;
 8014ff0:	2301      	movs	r3, #1
}
 8014ff2:	4618      	mov	r0, r3
 8014ff4:	370c      	adds	r7, #12
 8014ff6:	46bd      	mov	sp, r7
 8014ff8:	bc80      	pop	{r7}
 8014ffa:	4770      	bx	lr

08014ffc <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8014ffc:	b480      	push	{r7}
 8014ffe:	b085      	sub	sp, #20
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
 8015004:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	2b00      	cmp	r3, #0
 801500a:	d002      	beq.n	8015012 <LinkedListGetPrevious+0x16>
 801500c:	683b      	ldr	r3, [r7, #0]
 801500e:	2b00      	cmp	r3, #0
 8015010:	d101      	bne.n	8015016 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8015012:	2300      	movs	r3, #0
 8015014:	e016      	b.n	8015044 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	681b      	ldr	r3, [r3, #0]
 801501a:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 801501c:	683a      	ldr	r2, [r7, #0]
 801501e:	68fb      	ldr	r3, [r7, #12]
 8015020:	429a      	cmp	r2, r3
 8015022:	d00c      	beq.n	801503e <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8015024:	e002      	b.n	801502c <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8015026:	68fb      	ldr	r3, [r7, #12]
 8015028:	681b      	ldr	r3, [r3, #0]
 801502a:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 801502c:	68fb      	ldr	r3, [r7, #12]
 801502e:	2b00      	cmp	r3, #0
 8015030:	d007      	beq.n	8015042 <LinkedListGetPrevious+0x46>
 8015032:	68fb      	ldr	r3, [r7, #12]
 8015034:	681b      	ldr	r3, [r3, #0]
 8015036:	683a      	ldr	r2, [r7, #0]
 8015038:	429a      	cmp	r2, r3
 801503a:	d1f4      	bne.n	8015026 <LinkedListGetPrevious+0x2a>
 801503c:	e001      	b.n	8015042 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 801503e:	2300      	movs	r3, #0
 8015040:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8015042:	68fb      	ldr	r3, [r7, #12]
}
 8015044:	4618      	mov	r0, r3
 8015046:	3714      	adds	r7, #20
 8015048:	46bd      	mov	sp, r7
 801504a:	bc80      	pop	{r7}
 801504c:	4770      	bx	lr

0801504e <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 801504e:	b580      	push	{r7, lr}
 8015050:	b084      	sub	sp, #16
 8015052:	af00      	add	r7, sp, #0
 8015054:	6078      	str	r0, [r7, #4]
 8015056:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	2b00      	cmp	r3, #0
 801505c:	d002      	beq.n	8015064 <LinkedListRemove+0x16>
 801505e:	683b      	ldr	r3, [r7, #0]
 8015060:	2b00      	cmp	r3, #0
 8015062:	d101      	bne.n	8015068 <LinkedListRemove+0x1a>
    {
        return false;
 8015064:	2300      	movs	r3, #0
 8015066:	e020      	b.n	80150aa <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8015068:	6839      	ldr	r1, [r7, #0]
 801506a:	6878      	ldr	r0, [r7, #4]
 801506c:	f7ff ffc6 	bl	8014ffc <LinkedListGetPrevious>
 8015070:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	681b      	ldr	r3, [r3, #0]
 8015076:	683a      	ldr	r2, [r7, #0]
 8015078:	429a      	cmp	r2, r3
 801507a:	d103      	bne.n	8015084 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 801507c:	683b      	ldr	r3, [r7, #0]
 801507e:	681a      	ldr	r2, [r3, #0]
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	685b      	ldr	r3, [r3, #4]
 8015088:	683a      	ldr	r2, [r7, #0]
 801508a:	429a      	cmp	r2, r3
 801508c:	d102      	bne.n	8015094 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	68fa      	ldr	r2, [r7, #12]
 8015092:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8015094:	68fb      	ldr	r3, [r7, #12]
 8015096:	2b00      	cmp	r3, #0
 8015098:	d003      	beq.n	80150a2 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 801509a:	683b      	ldr	r3, [r7, #0]
 801509c:	681a      	ldr	r2, [r3, #0]
 801509e:	68fb      	ldr	r3, [r7, #12]
 80150a0:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 80150a2:	683b      	ldr	r3, [r7, #0]
 80150a4:	2200      	movs	r2, #0
 80150a6:	601a      	str	r2, [r3, #0]

    return true;
 80150a8:	2301      	movs	r3, #1
}
 80150aa:	4618      	mov	r0, r3
 80150ac:	3710      	adds	r7, #16
 80150ae:	46bd      	mov	sp, r7
 80150b0:	bd80      	pop	{r7, pc}

080150b2 <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 80150b2:	b480      	push	{r7}
 80150b4:	b083      	sub	sp, #12
 80150b6:	af00      	add	r7, sp, #0
 80150b8:	4603      	mov	r3, r0
 80150ba:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 80150bc:	79fb      	ldrb	r3, [r7, #7]
 80150be:	2b05      	cmp	r3, #5
 80150c0:	d004      	beq.n	80150cc <IsSticky+0x1a>
 80150c2:	2b05      	cmp	r3, #5
 80150c4:	db04      	blt.n	80150d0 <IsSticky+0x1e>
 80150c6:	3b08      	subs	r3, #8
 80150c8:	2b02      	cmp	r3, #2
 80150ca:	d801      	bhi.n	80150d0 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 80150cc:	2301      	movs	r3, #1
 80150ce:	e000      	b.n	80150d2 <IsSticky+0x20>
        default:
            return false;
 80150d0:	2300      	movs	r3, #0
    }
}
 80150d2:	4618      	mov	r0, r3
 80150d4:	370c      	adds	r7, #12
 80150d6:	46bd      	mov	sp, r7
 80150d8:	bc80      	pop	{r7}
 80150da:	4770      	bx	lr

080150dc <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 80150dc:	b580      	push	{r7, lr}
 80150de:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 80150e0:	4b04      	ldr	r3, [pc, #16]	@ (80150f4 <NvmCtxCallback+0x18>)
 80150e2:	681b      	ldr	r3, [r3, #0]
 80150e4:	2b00      	cmp	r3, #0
 80150e6:	d002      	beq.n	80150ee <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 80150e8:	4b02      	ldr	r3, [pc, #8]	@ (80150f4 <NvmCtxCallback+0x18>)
 80150ea:	681b      	ldr	r3, [r3, #0]
 80150ec:	4798      	blx	r3
    }
}
 80150ee:	bf00      	nop
 80150f0:	bd80      	pop	{r7, pc}
 80150f2:	bf00      	nop
 80150f4:	20001164 	.word	0x20001164

080150f8 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 80150f8:	b580      	push	{r7, lr}
 80150fa:	b082      	sub	sp, #8
 80150fc:	af00      	add	r7, sp, #0
 80150fe:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 8015100:	22fc      	movs	r2, #252	@ 0xfc
 8015102:	2100      	movs	r1, #0
 8015104:	4806      	ldr	r0, [pc, #24]	@ (8015120 <LoRaMacCommandsInit+0x28>)
 8015106:	f003 fffd 	bl	8019104 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 801510a:	4805      	ldr	r0, [pc, #20]	@ (8015120 <LoRaMacCommandsInit+0x28>)
 801510c:	f7ff ff39 	bl	8014f82 <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 8015110:	4a04      	ldr	r2, [pc, #16]	@ (8015124 <LoRaMacCommandsInit+0x2c>)
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 8015116:	2300      	movs	r3, #0
}
 8015118:	4618      	mov	r0, r3
 801511a:	3708      	adds	r7, #8
 801511c:	46bd      	mov	sp, r7
 801511e:	bd80      	pop	{r7, pc}
 8015120:	20001168 	.word	0x20001168
 8015124:	20001164 	.word	0x20001164

08015128 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 8015128:	b580      	push	{r7, lr}
 801512a:	b082      	sub	sp, #8
 801512c:	af00      	add	r7, sp, #0
 801512e:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	2b00      	cmp	r3, #0
 8015134:	d006      	beq.n	8015144 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 8015136:	22fc      	movs	r2, #252	@ 0xfc
 8015138:	6879      	ldr	r1, [r7, #4]
 801513a:	4805      	ldr	r0, [pc, #20]	@ (8015150 <LoRaMacCommandsRestoreNvmCtx+0x28>)
 801513c:	f003 ffa7 	bl	801908e <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 8015140:	2300      	movs	r3, #0
 8015142:	e000      	b.n	8015146 <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015144:	2301      	movs	r3, #1
    }
}
 8015146:	4618      	mov	r0, r3
 8015148:	3708      	adds	r7, #8
 801514a:	46bd      	mov	sp, r7
 801514c:	bd80      	pop	{r7, pc}
 801514e:	bf00      	nop
 8015150:	20001168 	.word	0x20001168

08015154 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 8015154:	b480      	push	{r7}
 8015156:	b083      	sub	sp, #12
 8015158:	af00      	add	r7, sp, #0
 801515a:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	22fc      	movs	r2, #252	@ 0xfc
 8015160:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8015162:	4b03      	ldr	r3, [pc, #12]	@ (8015170 <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 8015164:	4618      	mov	r0, r3
 8015166:	370c      	adds	r7, #12
 8015168:	46bd      	mov	sp, r7
 801516a:	bc80      	pop	{r7}
 801516c:	4770      	bx	lr
 801516e:	bf00      	nop
 8015170:	20001168 	.word	0x20001168

08015174 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8015174:	b580      	push	{r7, lr}
 8015176:	b086      	sub	sp, #24
 8015178:	af00      	add	r7, sp, #0
 801517a:	4603      	mov	r3, r0
 801517c:	60b9      	str	r1, [r7, #8]
 801517e:	607a      	str	r2, [r7, #4]
 8015180:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8015182:	68bb      	ldr	r3, [r7, #8]
 8015184:	2b00      	cmp	r3, #0
 8015186:	d101      	bne.n	801518c <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015188:	2301      	movs	r3, #1
 801518a:	e035      	b.n	80151f8 <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 801518c:	f7ff febe 	bl	8014f0c <MallocNewMacCommandSlot>
 8015190:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8015192:	697b      	ldr	r3, [r7, #20]
 8015194:	2b00      	cmp	r3, #0
 8015196:	d101      	bne.n	801519c <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8015198:	2302      	movs	r3, #2
 801519a:	e02d      	b.n	80151f8 <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 801519c:	6979      	ldr	r1, [r7, #20]
 801519e:	4818      	ldr	r0, [pc, #96]	@ (8015200 <LoRaMacCommandsAddCmd+0x8c>)
 80151a0:	f7ff ff04 	bl	8014fac <LinkedListAdd>
 80151a4:	4603      	mov	r3, r0
 80151a6:	f083 0301 	eor.w	r3, r3, #1
 80151aa:	b2db      	uxtb	r3, r3
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d001      	beq.n	80151b4 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 80151b0:	2305      	movs	r3, #5
 80151b2:	e021      	b.n	80151f8 <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 80151b4:	697b      	ldr	r3, [r7, #20]
 80151b6:	7bfa      	ldrb	r2, [r7, #15]
 80151b8:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 80151ba:	697b      	ldr	r3, [r7, #20]
 80151bc:	687a      	ldr	r2, [r7, #4]
 80151be:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80151c0:	697b      	ldr	r3, [r7, #20]
 80151c2:	3305      	adds	r3, #5
 80151c4:	687a      	ldr	r2, [r7, #4]
 80151c6:	b292      	uxth	r2, r2
 80151c8:	68b9      	ldr	r1, [r7, #8]
 80151ca:	4618      	mov	r0, r3
 80151cc:	f003 ff5f 	bl	801908e <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 80151d0:	7bfb      	ldrb	r3, [r7, #15]
 80151d2:	4618      	mov	r0, r3
 80151d4:	f7ff ff6d 	bl	80150b2 <IsSticky>
 80151d8:	4603      	mov	r3, r0
 80151da:	461a      	mov	r2, r3
 80151dc:	697b      	ldr	r3, [r7, #20]
 80151de:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 80151e0:	4b07      	ldr	r3, [pc, #28]	@ (8015200 <LoRaMacCommandsAddCmd+0x8c>)
 80151e2:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	4413      	add	r3, r2
 80151ea:	3301      	adds	r3, #1
 80151ec:	4a04      	ldr	r2, [pc, #16]	@ (8015200 <LoRaMacCommandsAddCmd+0x8c>)
 80151ee:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8

    NvmCtxCallback( );
 80151f2:	f7ff ff73 	bl	80150dc <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80151f6:	2300      	movs	r3, #0
}
 80151f8:	4618      	mov	r0, r3
 80151fa:	3718      	adds	r7, #24
 80151fc:	46bd      	mov	sp, r7
 80151fe:	bd80      	pop	{r7, pc}
 8015200:	20001168 	.word	0x20001168

08015204 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8015204:	b580      	push	{r7, lr}
 8015206:	b082      	sub	sp, #8
 8015208:	af00      	add	r7, sp, #0
 801520a:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	2b00      	cmp	r3, #0
 8015210:	d101      	bne.n	8015216 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015212:	2301      	movs	r3, #1
 8015214:	e023      	b.n	801525e <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 8015216:	6879      	ldr	r1, [r7, #4]
 8015218:	4813      	ldr	r0, [pc, #76]	@ (8015268 <LoRaMacCommandsRemoveCmd+0x64>)
 801521a:	f7ff ff18 	bl	801504e <LinkedListRemove>
 801521e:	4603      	mov	r3, r0
 8015220:	f083 0301 	eor.w	r3, r3, #1
 8015224:	b2db      	uxtb	r3, r3
 8015226:	2b00      	cmp	r3, #0
 8015228:	d001      	beq.n	801522e <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801522a:	2303      	movs	r3, #3
 801522c:	e017      	b.n	801525e <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 801522e:	4b0e      	ldr	r3, [pc, #56]	@ (8015268 <LoRaMacCommandsRemoveCmd+0x64>)
 8015230:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	689b      	ldr	r3, [r3, #8]
 8015238:	1ad3      	subs	r3, r2, r3
 801523a:	3b01      	subs	r3, #1
 801523c:	4a0a      	ldr	r2, [pc, #40]	@ (8015268 <LoRaMacCommandsRemoveCmd+0x64>)
 801523e:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8015242:	6878      	ldr	r0, [r7, #4]
 8015244:	f7ff fe8a 	bl	8014f5c <FreeMacCommandSlot>
 8015248:	4603      	mov	r3, r0
 801524a:	f083 0301 	eor.w	r3, r3, #1
 801524e:	b2db      	uxtb	r3, r3
 8015250:	2b00      	cmp	r3, #0
 8015252:	d001      	beq.n	8015258 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8015254:	2305      	movs	r3, #5
 8015256:	e002      	b.n	801525e <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 8015258:	f7ff ff40 	bl	80150dc <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801525c:	2300      	movs	r3, #0
}
 801525e:	4618      	mov	r0, r3
 8015260:	3708      	adds	r7, #8
 8015262:	46bd      	mov	sp, r7
 8015264:	bd80      	pop	{r7, pc}
 8015266:	bf00      	nop
 8015268:	20001168 	.word	0x20001168

0801526c <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 801526c:	b580      	push	{r7, lr}
 801526e:	b082      	sub	sp, #8
 8015270:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8015272:	4b10      	ldr	r3, [pc, #64]	@ (80152b4 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8015278:	e012      	b.n	80152a0 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	7b1b      	ldrb	r3, [r3, #12]
 801527e:	f083 0301 	eor.w	r3, r3, #1
 8015282:	b2db      	uxtb	r3, r3
 8015284:	2b00      	cmp	r3, #0
 8015286:	d008      	beq.n	801529a <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	681b      	ldr	r3, [r3, #0]
 801528c:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 801528e:	6878      	ldr	r0, [r7, #4]
 8015290:	f7ff ffb8 	bl	8015204 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8015294:	683b      	ldr	r3, [r7, #0]
 8015296:	607b      	str	r3, [r7, #4]
 8015298:	e002      	b.n	80152a0 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	2b00      	cmp	r3, #0
 80152a4:	d1e9      	bne.n	801527a <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 80152a6:	f7ff ff19 	bl	80150dc <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80152aa:	2300      	movs	r3, #0
}
 80152ac:	4618      	mov	r0, r3
 80152ae:	3708      	adds	r7, #8
 80152b0:	46bd      	mov	sp, r7
 80152b2:	bd80      	pop	{r7, pc}
 80152b4:	20001168 	.word	0x20001168

080152b8 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 80152b8:	b580      	push	{r7, lr}
 80152ba:	b082      	sub	sp, #8
 80152bc:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 80152be:	4b0f      	ldr	r3, [pc, #60]	@ (80152fc <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 80152c0:	681b      	ldr	r3, [r3, #0]
 80152c2:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80152c4:	e00f      	b.n	80152e6 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	681b      	ldr	r3, [r3, #0]
 80152ca:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	791b      	ldrb	r3, [r3, #4]
 80152d0:	4618      	mov	r0, r3
 80152d2:	f7ff feee 	bl	80150b2 <IsSticky>
 80152d6:	4603      	mov	r3, r0
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d002      	beq.n	80152e2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 80152dc:	6878      	ldr	r0, [r7, #4]
 80152de:	f7ff ff91 	bl	8015204 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 80152e2:	683b      	ldr	r3, [r7, #0]
 80152e4:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d1ec      	bne.n	80152c6 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 80152ec:	f7ff fef6 	bl	80150dc <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80152f0:	2300      	movs	r3, #0
}
 80152f2:	4618      	mov	r0, r3
 80152f4:	3708      	adds	r7, #8
 80152f6:	46bd      	mov	sp, r7
 80152f8:	bd80      	pop	{r7, pc}
 80152fa:	bf00      	nop
 80152fc:	20001168 	.word	0x20001168

08015300 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8015300:	b480      	push	{r7}
 8015302:	b083      	sub	sp, #12
 8015304:	af00      	add	r7, sp, #0
 8015306:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8015308:	687b      	ldr	r3, [r7, #4]
 801530a:	2b00      	cmp	r3, #0
 801530c:	d101      	bne.n	8015312 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801530e:	2301      	movs	r3, #1
 8015310:	e005      	b.n	801531e <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 8015312:	4b05      	ldr	r3, [pc, #20]	@ (8015328 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8015314:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8015318:	687b      	ldr	r3, [r7, #4]
 801531a:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 801531c:	2300      	movs	r3, #0
}
 801531e:	4618      	mov	r0, r3
 8015320:	370c      	adds	r7, #12
 8015322:	46bd      	mov	sp, r7
 8015324:	bc80      	pop	{r7}
 8015326:	4770      	bx	lr
 8015328:	20001168 	.word	0x20001168

0801532c <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 801532c:	b580      	push	{r7, lr}
 801532e:	b088      	sub	sp, #32
 8015330:	af00      	add	r7, sp, #0
 8015332:	60f8      	str	r0, [r7, #12]
 8015334:	60b9      	str	r1, [r7, #8]
 8015336:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 8015338:	4b25      	ldr	r3, [pc, #148]	@ (80153d0 <LoRaMacCommandsSerializeCmds+0xa4>)
 801533a:	681b      	ldr	r3, [r3, #0]
 801533c:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 801533e:	2300      	movs	r3, #0
 8015340:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8015342:	687b      	ldr	r3, [r7, #4]
 8015344:	2b00      	cmp	r3, #0
 8015346:	d002      	beq.n	801534e <LoRaMacCommandsSerializeCmds+0x22>
 8015348:	68bb      	ldr	r3, [r7, #8]
 801534a:	2b00      	cmp	r3, #0
 801534c:	d126      	bne.n	801539c <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801534e:	2301      	movs	r3, #1
 8015350:	e039      	b.n	80153c6 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8015352:	7efb      	ldrb	r3, [r7, #27]
 8015354:	68fa      	ldr	r2, [r7, #12]
 8015356:	1ad2      	subs	r2, r2, r3
 8015358:	69fb      	ldr	r3, [r7, #28]
 801535a:	689b      	ldr	r3, [r3, #8]
 801535c:	3301      	adds	r3, #1
 801535e:	429a      	cmp	r2, r3
 8015360:	d320      	bcc.n	80153a4 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8015362:	7efb      	ldrb	r3, [r7, #27]
 8015364:	1c5a      	adds	r2, r3, #1
 8015366:	76fa      	strb	r2, [r7, #27]
 8015368:	461a      	mov	r2, r3
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	4413      	add	r3, r2
 801536e:	69fa      	ldr	r2, [r7, #28]
 8015370:	7912      	ldrb	r2, [r2, #4]
 8015372:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8015374:	7efb      	ldrb	r3, [r7, #27]
 8015376:	687a      	ldr	r2, [r7, #4]
 8015378:	18d0      	adds	r0, r2, r3
 801537a:	69fb      	ldr	r3, [r7, #28]
 801537c:	1d59      	adds	r1, r3, #5
 801537e:	69fb      	ldr	r3, [r7, #28]
 8015380:	689b      	ldr	r3, [r3, #8]
 8015382:	b29b      	uxth	r3, r3
 8015384:	461a      	mov	r2, r3
 8015386:	f003 fe82 	bl	801908e <memcpy1>
            itr += curElement->PayloadSize;
 801538a:	69fb      	ldr	r3, [r7, #28]
 801538c:	689b      	ldr	r3, [r3, #8]
 801538e:	b2da      	uxtb	r2, r3
 8015390:	7efb      	ldrb	r3, [r7, #27]
 8015392:	4413      	add	r3, r2
 8015394:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8015396:	69fb      	ldr	r3, [r7, #28]
 8015398:	681b      	ldr	r3, [r3, #0]
 801539a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801539c:	69fb      	ldr	r3, [r7, #28]
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d1d7      	bne.n	8015352 <LoRaMacCommandsSerializeCmds+0x26>
 80153a2:	e009      	b.n	80153b8 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 80153a4:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 80153a6:	e007      	b.n	80153b8 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 80153a8:	69fb      	ldr	r3, [r7, #28]
 80153aa:	681b      	ldr	r3, [r3, #0]
 80153ac:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 80153ae:	69f8      	ldr	r0, [r7, #28]
 80153b0:	f7ff ff28 	bl	8015204 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 80153b4:	697b      	ldr	r3, [r7, #20]
 80153b6:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80153b8:	69fb      	ldr	r3, [r7, #28]
 80153ba:	2b00      	cmp	r3, #0
 80153bc:	d1f4      	bne.n	80153a8 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 80153be:	68b8      	ldr	r0, [r7, #8]
 80153c0:	f7ff ff9e 	bl	8015300 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 80153c4:	2300      	movs	r3, #0
}
 80153c6:	4618      	mov	r0, r3
 80153c8:	3720      	adds	r7, #32
 80153ca:	46bd      	mov	sp, r7
 80153cc:	bd80      	pop	{r7, pc}
 80153ce:	bf00      	nop
 80153d0:	20001168 	.word	0x20001168

080153d4 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 80153d4:	b480      	push	{r7}
 80153d6:	b085      	sub	sp, #20
 80153d8:	af00      	add	r7, sp, #0
 80153da:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 80153dc:	687b      	ldr	r3, [r7, #4]
 80153de:	2b00      	cmp	r3, #0
 80153e0:	d101      	bne.n	80153e6 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80153e2:	2301      	movs	r3, #1
 80153e4:	e016      	b.n	8015414 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 80153e6:	4b0e      	ldr	r3, [pc, #56]	@ (8015420 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 80153e8:	681b      	ldr	r3, [r3, #0]
 80153ea:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 80153ec:	687b      	ldr	r3, [r7, #4]
 80153ee:	2200      	movs	r2, #0
 80153f0:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 80153f2:	e00b      	b.n	801540c <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 80153f4:	68fb      	ldr	r3, [r7, #12]
 80153f6:	7b1b      	ldrb	r3, [r3, #12]
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	d004      	beq.n	8015406 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	2201      	movs	r2, #1
 8015400:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8015402:	2300      	movs	r3, #0
 8015404:	e006      	b.n	8015414 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8015406:	68fb      	ldr	r3, [r7, #12]
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 801540c:	68fb      	ldr	r3, [r7, #12]
 801540e:	2b00      	cmp	r3, #0
 8015410:	d1f0      	bne.n	80153f4 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8015412:	2300      	movs	r3, #0
}
 8015414:	4618      	mov	r0, r3
 8015416:	3714      	adds	r7, #20
 8015418:	46bd      	mov	sp, r7
 801541a:	bc80      	pop	{r7}
 801541c:	4770      	bx	lr
 801541e:	bf00      	nop
 8015420:	20001168 	.word	0x20001168

08015424 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8015424:	b480      	push	{r7}
 8015426:	b085      	sub	sp, #20
 8015428:	af00      	add	r7, sp, #0
 801542a:	4603      	mov	r3, r0
 801542c:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 801542e:	2300      	movs	r3, #0
 8015430:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8015432:	79fb      	ldrb	r3, [r7, #7]
 8015434:	3b02      	subs	r3, #2
 8015436:	2b11      	cmp	r3, #17
 8015438:	d850      	bhi.n	80154dc <LoRaMacCommandsGetCmdSize+0xb8>
 801543a:	a201      	add	r2, pc, #4	@ (adr r2, 8015440 <LoRaMacCommandsGetCmdSize+0x1c>)
 801543c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015440:	08015489 	.word	0x08015489
 8015444:	0801548f 	.word	0x0801548f
 8015448:	08015495 	.word	0x08015495
 801544c:	0801549b 	.word	0x0801549b
 8015450:	080154a1 	.word	0x080154a1
 8015454:	080154a7 	.word	0x080154a7
 8015458:	080154ad 	.word	0x080154ad
 801545c:	080154b3 	.word	0x080154b3
 8015460:	080154b9 	.word	0x080154b9
 8015464:	080154dd 	.word	0x080154dd
 8015468:	080154dd 	.word	0x080154dd
 801546c:	080154bf 	.word	0x080154bf
 8015470:	080154dd 	.word	0x080154dd
 8015474:	080154dd 	.word	0x080154dd
 8015478:	080154c5 	.word	0x080154c5
 801547c:	080154cb 	.word	0x080154cb
 8015480:	080154d1 	.word	0x080154d1
 8015484:	080154d7 	.word	0x080154d7
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8015488:	2303      	movs	r3, #3
 801548a:	73fb      	strb	r3, [r7, #15]
            break;
 801548c:	e027      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 801548e:	2305      	movs	r3, #5
 8015490:	73fb      	strb	r3, [r7, #15]
            break;
 8015492:	e024      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8015494:	2302      	movs	r3, #2
 8015496:	73fb      	strb	r3, [r7, #15]
            break;
 8015498:	e021      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 801549a:	2305      	movs	r3, #5
 801549c:	73fb      	strb	r3, [r7, #15]
            break;
 801549e:	e01e      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80154a0:	2301      	movs	r3, #1
 80154a2:	73fb      	strb	r3, [r7, #15]
            break;
 80154a4:	e01b      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80154a6:	2306      	movs	r3, #6
 80154a8:	73fb      	strb	r3, [r7, #15]
            break;
 80154aa:	e018      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 80154ac:	2302      	movs	r3, #2
 80154ae:	73fb      	strb	r3, [r7, #15]
            break;
 80154b0:	e015      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 80154b2:	2302      	movs	r3, #2
 80154b4:	73fb      	strb	r3, [r7, #15]
            break;
 80154b6:	e012      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80154b8:	2305      	movs	r3, #5
 80154ba:	73fb      	strb	r3, [r7, #15]
            break;
 80154bc:	e00f      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80154be:	2306      	movs	r3, #6
 80154c0:	73fb      	strb	r3, [r7, #15]
            break;
 80154c2:	e00c      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80154c4:	2301      	movs	r3, #1
 80154c6:	73fb      	strb	r3, [r7, #15]
            break;
 80154c8:	e009      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80154ca:	2305      	movs	r3, #5
 80154cc:	73fb      	strb	r3, [r7, #15]
            break;
 80154ce:	e006      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80154d0:	2304      	movs	r3, #4
 80154d2:	73fb      	strb	r3, [r7, #15]
            break;
 80154d4:	e003      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80154d6:	2304      	movs	r3, #4
 80154d8:	73fb      	strb	r3, [r7, #15]
            break;
 80154da:	e000      	b.n	80154de <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80154dc:	bf00      	nop
        }
    }
    return cidSize;
 80154de:	7bfb      	ldrb	r3, [r7, #15]
}
 80154e0:	4618      	mov	r0, r3
 80154e2:	3714      	adds	r7, #20
 80154e4:	46bd      	mov	sp, r7
 80154e6:	bc80      	pop	{r7}
 80154e8:	4770      	bx	lr
 80154ea:	bf00      	nop

080154ec <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 80154ec:	b480      	push	{r7}
 80154ee:	b083      	sub	sp, #12
 80154f0:	af00      	add	r7, sp, #0
 80154f2:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 80154f4:	4b09      	ldr	r3, [pc, #36]	@ (801551c <IncreaseBufferPointer+0x30>)
 80154f6:	691b      	ldr	r3, [r3, #16]
 80154f8:	3310      	adds	r3, #16
 80154fa:	687a      	ldr	r2, [r7, #4]
 80154fc:	429a      	cmp	r2, r3
 80154fe:	d103      	bne.n	8015508 <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8015500:	4b06      	ldr	r3, [pc, #24]	@ (801551c <IncreaseBufferPointer+0x30>)
 8015502:	691b      	ldr	r3, [r3, #16]
 8015504:	607b      	str	r3, [r7, #4]
 8015506:	e002      	b.n	801550e <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	3304      	adds	r3, #4
 801550c:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801550e:	687b      	ldr	r3, [r7, #4]
}
 8015510:	4618      	mov	r0, r3
 8015512:	370c      	adds	r7, #12
 8015514:	46bd      	mov	sp, r7
 8015516:	bc80      	pop	{r7}
 8015518:	4770      	bx	lr
 801551a:	bf00      	nop
 801551c:	2000127c 	.word	0x2000127c

08015520 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8015520:	b480      	push	{r7}
 8015522:	b083      	sub	sp, #12
 8015524:	af00      	add	r7, sp, #0
 8015526:	4603      	mov	r3, r0
 8015528:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801552a:	79fb      	ldrb	r3, [r7, #7]
 801552c:	2b00      	cmp	r3, #0
 801552e:	d101      	bne.n	8015534 <IsListEmpty+0x14>
    {
        return true;
 8015530:	2301      	movs	r3, #1
 8015532:	e000      	b.n	8015536 <IsListEmpty+0x16>
    }
    return false;
 8015534:	2300      	movs	r3, #0
}
 8015536:	4618      	mov	r0, r3
 8015538:	370c      	adds	r7, #12
 801553a:	46bd      	mov	sp, r7
 801553c:	bc80      	pop	{r7}
 801553e:	4770      	bx	lr

08015540 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8015540:	b480      	push	{r7}
 8015542:	b083      	sub	sp, #12
 8015544:	af00      	add	r7, sp, #0
 8015546:	4603      	mov	r3, r0
 8015548:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801554a:	79fb      	ldrb	r3, [r7, #7]
 801554c:	2b04      	cmp	r3, #4
 801554e:	d901      	bls.n	8015554 <IsListFull+0x14>
    {
        return true;
 8015550:	2301      	movs	r3, #1
 8015552:	e000      	b.n	8015556 <IsListFull+0x16>
    }
    return false;
 8015554:	2300      	movs	r3, #0
}
 8015556:	4618      	mov	r0, r3
 8015558:	370c      	adds	r7, #12
 801555a:	46bd      	mov	sp, r7
 801555c:	bc80      	pop	{r7}
 801555e:	4770      	bx	lr

08015560 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8015560:	b580      	push	{r7, lr}
 8015562:	b086      	sub	sp, #24
 8015564:	af00      	add	r7, sp, #0
 8015566:	4603      	mov	r3, r0
 8015568:	60b9      	str	r1, [r7, #8]
 801556a:	607a      	str	r2, [r7, #4]
 801556c:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 801556e:	68bb      	ldr	r3, [r7, #8]
 8015570:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8015572:	4b13      	ldr	r3, [pc, #76]	@ (80155c0 <GetElement+0x60>)
 8015574:	691b      	ldr	r3, [r3, #16]
 8015576:	7d1b      	ldrb	r3, [r3, #20]
 8015578:	4618      	mov	r0, r3
 801557a:	f7ff ffd1 	bl	8015520 <IsListEmpty>
 801557e:	4603      	mov	r3, r0
 8015580:	2b00      	cmp	r3, #0
 8015582:	d001      	beq.n	8015588 <GetElement+0x28>
    {
        return NULL;
 8015584:	2300      	movs	r3, #0
 8015586:	e017      	b.n	80155b8 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8015588:	2300      	movs	r3, #0
 801558a:	74fb      	strb	r3, [r7, #19]
 801558c:	e00d      	b.n	80155aa <GetElement+0x4a>
    {
        if( element->Request == request )
 801558e:	697b      	ldr	r3, [r7, #20]
 8015590:	781b      	ldrb	r3, [r3, #0]
 8015592:	7bfa      	ldrb	r2, [r7, #15]
 8015594:	429a      	cmp	r2, r3
 8015596:	d101      	bne.n	801559c <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8015598:	697b      	ldr	r3, [r7, #20]
 801559a:	e00d      	b.n	80155b8 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 801559c:	6978      	ldr	r0, [r7, #20]
 801559e:	f7ff ffa5 	bl	80154ec <IncreaseBufferPointer>
 80155a2:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 80155a4:	7cfb      	ldrb	r3, [r7, #19]
 80155a6:	3301      	adds	r3, #1
 80155a8:	74fb      	strb	r3, [r7, #19]
 80155aa:	4b05      	ldr	r3, [pc, #20]	@ (80155c0 <GetElement+0x60>)
 80155ac:	691b      	ldr	r3, [r3, #16]
 80155ae:	7d1b      	ldrb	r3, [r3, #20]
 80155b0:	7cfa      	ldrb	r2, [r7, #19]
 80155b2:	429a      	cmp	r2, r3
 80155b4:	d3eb      	bcc.n	801558e <GetElement+0x2e>
    }

    return NULL;
 80155b6:	2300      	movs	r3, #0
}
 80155b8:	4618      	mov	r0, r3
 80155ba:	3718      	adds	r7, #24
 80155bc:	46bd      	mov	sp, r7
 80155be:	bd80      	pop	{r7, pc}
 80155c0:	2000127c 	.word	0x2000127c

080155c4 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 80155c4:	b580      	push	{r7, lr}
 80155c6:	b082      	sub	sp, #8
 80155c8:	af00      	add	r7, sp, #0
 80155ca:	6078      	str	r0, [r7, #4]
 80155cc:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 80155ce:	4a13      	ldr	r2, [pc, #76]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 80155d4:	4b11      	ldr	r3, [pc, #68]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 80155d6:	4a12      	ldr	r2, [pc, #72]	@ (8015620 <LoRaMacConfirmQueueInit+0x5c>)
 80155d8:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 80155da:	4b10      	ldr	r3, [pc, #64]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 80155dc:	691b      	ldr	r3, [r3, #16]
 80155de:	2200      	movs	r2, #0
 80155e0:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 80155e2:	4b0e      	ldr	r3, [pc, #56]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 80155e4:	691b      	ldr	r3, [r3, #16]
 80155e6:	461a      	mov	r2, r3
 80155e8:	4b0c      	ldr	r3, [pc, #48]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 80155ea:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 80155ec:	4b0b      	ldr	r3, [pc, #44]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 80155ee:	691b      	ldr	r3, [r3, #16]
 80155f0:	461a      	mov	r2, r3
 80155f2:	4b0a      	ldr	r3, [pc, #40]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 80155f4:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 80155f6:	4b09      	ldr	r3, [pc, #36]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 80155f8:	691b      	ldr	r3, [r3, #16]
 80155fa:	2214      	movs	r2, #20
 80155fc:	21ff      	movs	r1, #255	@ 0xff
 80155fe:	4618      	mov	r0, r3
 8015600:	f003 fd80 	bl	8019104 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8015604:	4b05      	ldr	r3, [pc, #20]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 8015606:	691b      	ldr	r3, [r3, #16]
 8015608:	2201      	movs	r2, #1
 801560a:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 801560c:	4a03      	ldr	r2, [pc, #12]	@ (801561c <LoRaMacConfirmQueueInit+0x58>)
 801560e:	683b      	ldr	r3, [r7, #0]
 8015610:	60d3      	str	r3, [r2, #12]
}
 8015612:	bf00      	nop
 8015614:	3708      	adds	r7, #8
 8015616:	46bd      	mov	sp, r7
 8015618:	bd80      	pop	{r7, pc}
 801561a:	bf00      	nop
 801561c:	2000127c 	.word	0x2000127c
 8015620:	20001264 	.word	0x20001264

08015624 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 8015624:	b580      	push	{r7, lr}
 8015626:	b082      	sub	sp, #8
 8015628:	af00      	add	r7, sp, #0
 801562a:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	2b00      	cmp	r3, #0
 8015630:	d006      	beq.n	8015640 <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 8015632:	2216      	movs	r2, #22
 8015634:	6879      	ldr	r1, [r7, #4]
 8015636:	4805      	ldr	r0, [pc, #20]	@ (801564c <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 8015638:	f003 fd29 	bl	801908e <memcpy1>
        return true;
 801563c:	2301      	movs	r3, #1
 801563e:	e000      	b.n	8015642 <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 8015640:	2300      	movs	r3, #0
    }
}
 8015642:	4618      	mov	r0, r3
 8015644:	3708      	adds	r7, #8
 8015646:	46bd      	mov	sp, r7
 8015648:	bd80      	pop	{r7, pc}
 801564a:	bf00      	nop
 801564c:	20001264 	.word	0x20001264

08015650 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 8015650:	b480      	push	{r7}
 8015652:	b083      	sub	sp, #12
 8015654:	af00      	add	r7, sp, #0
 8015656:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 8015658:	687b      	ldr	r3, [r7, #4]
 801565a:	2216      	movs	r2, #22
 801565c:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 801565e:	4b03      	ldr	r3, [pc, #12]	@ (801566c <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 8015660:	4618      	mov	r0, r3
 8015662:	370c      	adds	r7, #12
 8015664:	46bd      	mov	sp, r7
 8015666:	bc80      	pop	{r7}
 8015668:	4770      	bx	lr
 801566a:	bf00      	nop
 801566c:	20001264 	.word	0x20001264

08015670 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8015670:	b580      	push	{r7, lr}
 8015672:	b082      	sub	sp, #8
 8015674:	af00      	add	r7, sp, #0
 8015676:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8015678:	4b18      	ldr	r3, [pc, #96]	@ (80156dc <LoRaMacConfirmQueueAdd+0x6c>)
 801567a:	691b      	ldr	r3, [r3, #16]
 801567c:	7d1b      	ldrb	r3, [r3, #20]
 801567e:	4618      	mov	r0, r3
 8015680:	f7ff ff5e 	bl	8015540 <IsListFull>
 8015684:	4603      	mov	r3, r0
 8015686:	2b00      	cmp	r3, #0
 8015688:	d001      	beq.n	801568e <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 801568a:	2300      	movs	r3, #0
 801568c:	e021      	b.n	80156d2 <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 801568e:	4b13      	ldr	r3, [pc, #76]	@ (80156dc <LoRaMacConfirmQueueAdd+0x6c>)
 8015690:	689b      	ldr	r3, [r3, #8]
 8015692:	687a      	ldr	r2, [r7, #4]
 8015694:	7812      	ldrb	r2, [r2, #0]
 8015696:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8015698:	4b10      	ldr	r3, [pc, #64]	@ (80156dc <LoRaMacConfirmQueueAdd+0x6c>)
 801569a:	689b      	ldr	r3, [r3, #8]
 801569c:	687a      	ldr	r2, [r7, #4]
 801569e:	7852      	ldrb	r2, [r2, #1]
 80156a0:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 80156a2:	4b0e      	ldr	r3, [pc, #56]	@ (80156dc <LoRaMacConfirmQueueAdd+0x6c>)
 80156a4:	689b      	ldr	r3, [r3, #8]
 80156a6:	687a      	ldr	r2, [r7, #4]
 80156a8:	78d2      	ldrb	r2, [r2, #3]
 80156aa:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 80156ac:	4b0b      	ldr	r3, [pc, #44]	@ (80156dc <LoRaMacConfirmQueueAdd+0x6c>)
 80156ae:	689b      	ldr	r3, [r3, #8]
 80156b0:	2200      	movs	r2, #0
 80156b2:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 80156b4:	4b09      	ldr	r3, [pc, #36]	@ (80156dc <LoRaMacConfirmQueueAdd+0x6c>)
 80156b6:	691b      	ldr	r3, [r3, #16]
 80156b8:	7d1a      	ldrb	r2, [r3, #20]
 80156ba:	3201      	adds	r2, #1
 80156bc:	b2d2      	uxtb	r2, r2
 80156be:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 80156c0:	4b06      	ldr	r3, [pc, #24]	@ (80156dc <LoRaMacConfirmQueueAdd+0x6c>)
 80156c2:	689b      	ldr	r3, [r3, #8]
 80156c4:	4618      	mov	r0, r3
 80156c6:	f7ff ff11 	bl	80154ec <IncreaseBufferPointer>
 80156ca:	4603      	mov	r3, r0
 80156cc:	4a03      	ldr	r2, [pc, #12]	@ (80156dc <LoRaMacConfirmQueueAdd+0x6c>)
 80156ce:	6093      	str	r3, [r2, #8]

    return true;
 80156d0:	2301      	movs	r3, #1
}
 80156d2:	4618      	mov	r0, r3
 80156d4:	3708      	adds	r7, #8
 80156d6:	46bd      	mov	sp, r7
 80156d8:	bd80      	pop	{r7, pc}
 80156da:	bf00      	nop
 80156dc:	2000127c 	.word	0x2000127c

080156e0 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 80156e0:	b580      	push	{r7, lr}
 80156e2:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80156e4:	4b0d      	ldr	r3, [pc, #52]	@ (801571c <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 80156e6:	691b      	ldr	r3, [r3, #16]
 80156e8:	7d1b      	ldrb	r3, [r3, #20]
 80156ea:	4618      	mov	r0, r3
 80156ec:	f7ff ff18 	bl	8015520 <IsListEmpty>
 80156f0:	4603      	mov	r3, r0
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d001      	beq.n	80156fa <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 80156f6:	2300      	movs	r3, #0
 80156f8:	e00e      	b.n	8015718 <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 80156fa:	4b08      	ldr	r3, [pc, #32]	@ (801571c <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 80156fc:	691b      	ldr	r3, [r3, #16]
 80156fe:	7d1a      	ldrb	r2, [r3, #20]
 8015700:	3a01      	subs	r2, #1
 8015702:	b2d2      	uxtb	r2, r2
 8015704:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8015706:	4b05      	ldr	r3, [pc, #20]	@ (801571c <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8015708:	685b      	ldr	r3, [r3, #4]
 801570a:	4618      	mov	r0, r3
 801570c:	f7ff feee 	bl	80154ec <IncreaseBufferPointer>
 8015710:	4603      	mov	r3, r0
 8015712:	4a02      	ldr	r2, [pc, #8]	@ (801571c <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8015714:	6053      	str	r3, [r2, #4]

    return true;
 8015716:	2301      	movs	r3, #1
}
 8015718:	4618      	mov	r0, r3
 801571a:	bd80      	pop	{r7, pc}
 801571c:	2000127c 	.word	0x2000127c

08015720 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8015720:	b580      	push	{r7, lr}
 8015722:	b084      	sub	sp, #16
 8015724:	af00      	add	r7, sp, #0
 8015726:	4603      	mov	r3, r0
 8015728:	460a      	mov	r2, r1
 801572a:	71fb      	strb	r3, [r7, #7]
 801572c:	4613      	mov	r3, r2
 801572e:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8015730:	2300      	movs	r3, #0
 8015732:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8015734:	4b10      	ldr	r3, [pc, #64]	@ (8015778 <LoRaMacConfirmQueueSetStatus+0x58>)
 8015736:	691b      	ldr	r3, [r3, #16]
 8015738:	7d1b      	ldrb	r3, [r3, #20]
 801573a:	4618      	mov	r0, r3
 801573c:	f7ff fef0 	bl	8015520 <IsListEmpty>
 8015740:	4603      	mov	r3, r0
 8015742:	f083 0301 	eor.w	r3, r3, #1
 8015746:	b2db      	uxtb	r3, r3
 8015748:	2b00      	cmp	r3, #0
 801574a:	d011      	beq.n	8015770 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 801574c:	4b0a      	ldr	r3, [pc, #40]	@ (8015778 <LoRaMacConfirmQueueSetStatus+0x58>)
 801574e:	6859      	ldr	r1, [r3, #4]
 8015750:	4b09      	ldr	r3, [pc, #36]	@ (8015778 <LoRaMacConfirmQueueSetStatus+0x58>)
 8015752:	689a      	ldr	r2, [r3, #8]
 8015754:	79bb      	ldrb	r3, [r7, #6]
 8015756:	4618      	mov	r0, r3
 8015758:	f7ff ff02 	bl	8015560 <GetElement>
 801575c:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	2b00      	cmp	r3, #0
 8015762:	d005      	beq.n	8015770 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8015764:	68fb      	ldr	r3, [r7, #12]
 8015766:	79fa      	ldrb	r2, [r7, #7]
 8015768:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	2201      	movs	r2, #1
 801576e:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8015770:	bf00      	nop
 8015772:	3710      	adds	r7, #16
 8015774:	46bd      	mov	sp, r7
 8015776:	bd80      	pop	{r7, pc}
 8015778:	2000127c 	.word	0x2000127c

0801577c <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 801577c:	b580      	push	{r7, lr}
 801577e:	b084      	sub	sp, #16
 8015780:	af00      	add	r7, sp, #0
 8015782:	4603      	mov	r3, r0
 8015784:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8015786:	2300      	movs	r3, #0
 8015788:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 801578a:	4b10      	ldr	r3, [pc, #64]	@ (80157cc <LoRaMacConfirmQueueGetStatus+0x50>)
 801578c:	691b      	ldr	r3, [r3, #16]
 801578e:	7d1b      	ldrb	r3, [r3, #20]
 8015790:	4618      	mov	r0, r3
 8015792:	f7ff fec5 	bl	8015520 <IsListEmpty>
 8015796:	4603      	mov	r3, r0
 8015798:	f083 0301 	eor.w	r3, r3, #1
 801579c:	b2db      	uxtb	r3, r3
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d00e      	beq.n	80157c0 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80157a2:	4b0a      	ldr	r3, [pc, #40]	@ (80157cc <LoRaMacConfirmQueueGetStatus+0x50>)
 80157a4:	6859      	ldr	r1, [r3, #4]
 80157a6:	4b09      	ldr	r3, [pc, #36]	@ (80157cc <LoRaMacConfirmQueueGetStatus+0x50>)
 80157a8:	689a      	ldr	r2, [r3, #8]
 80157aa:	79fb      	ldrb	r3, [r7, #7]
 80157ac:	4618      	mov	r0, r3
 80157ae:	f7ff fed7 	bl	8015560 <GetElement>
 80157b2:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80157b4:	68fb      	ldr	r3, [r7, #12]
 80157b6:	2b00      	cmp	r3, #0
 80157b8:	d002      	beq.n	80157c0 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 80157ba:	68fb      	ldr	r3, [r7, #12]
 80157bc:	785b      	ldrb	r3, [r3, #1]
 80157be:	e000      	b.n	80157c2 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 80157c0:	2301      	movs	r3, #1
}
 80157c2:	4618      	mov	r0, r3
 80157c4:	3710      	adds	r7, #16
 80157c6:	46bd      	mov	sp, r7
 80157c8:	bd80      	pop	{r7, pc}
 80157ca:	bf00      	nop
 80157cc:	2000127c 	.word	0x2000127c

080157d0 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 80157d0:	b580      	push	{r7, lr}
 80157d2:	b084      	sub	sp, #16
 80157d4:	af00      	add	r7, sp, #0
 80157d6:	4603      	mov	r3, r0
 80157d8:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 80157da:	4b16      	ldr	r3, [pc, #88]	@ (8015834 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80157dc:	685b      	ldr	r3, [r3, #4]
 80157de:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 80157e0:	4b14      	ldr	r3, [pc, #80]	@ (8015834 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80157e2:	691b      	ldr	r3, [r3, #16]
 80157e4:	79fa      	ldrb	r2, [r7, #7]
 80157e6:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80157e8:	4b12      	ldr	r3, [pc, #72]	@ (8015834 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80157ea:	691b      	ldr	r3, [r3, #16]
 80157ec:	7d1b      	ldrb	r3, [r3, #20]
 80157ee:	4618      	mov	r0, r3
 80157f0:	f7ff fe96 	bl	8015520 <IsListEmpty>
 80157f4:	4603      	mov	r3, r0
 80157f6:	f083 0301 	eor.w	r3, r3, #1
 80157fa:	b2db      	uxtb	r3, r3
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	d015      	beq.n	801582c <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8015800:	68fb      	ldr	r3, [r7, #12]
 8015802:	79fa      	ldrb	r2, [r7, #7]
 8015804:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8015806:	68fb      	ldr	r3, [r7, #12]
 8015808:	78db      	ldrb	r3, [r3, #3]
 801580a:	f083 0301 	eor.w	r3, r3, #1
 801580e:	b2db      	uxtb	r3, r3
 8015810:	2b00      	cmp	r3, #0
 8015812:	d002      	beq.n	801581a <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8015814:	68fb      	ldr	r3, [r7, #12]
 8015816:	2201      	movs	r2, #1
 8015818:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 801581a:	68f8      	ldr	r0, [r7, #12]
 801581c:	f7ff fe66 	bl	80154ec <IncreaseBufferPointer>
 8015820:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8015822:	4b04      	ldr	r3, [pc, #16]	@ (8015834 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8015824:	689b      	ldr	r3, [r3, #8]
 8015826:	68fa      	ldr	r2, [r7, #12]
 8015828:	429a      	cmp	r2, r3
 801582a:	d1e9      	bne.n	8015800 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 801582c:	bf00      	nop
 801582e:	3710      	adds	r7, #16
 8015830:	46bd      	mov	sp, r7
 8015832:	bd80      	pop	{r7, pc}
 8015834:	2000127c 	.word	0x2000127c

08015838 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8015838:	b580      	push	{r7, lr}
 801583a:	b082      	sub	sp, #8
 801583c:	af00      	add	r7, sp, #0
 801583e:	4603      	mov	r3, r0
 8015840:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8015842:	4b09      	ldr	r3, [pc, #36]	@ (8015868 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8015844:	6859      	ldr	r1, [r3, #4]
 8015846:	4b08      	ldr	r3, [pc, #32]	@ (8015868 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8015848:	689a      	ldr	r2, [r3, #8]
 801584a:	79fb      	ldrb	r3, [r7, #7]
 801584c:	4618      	mov	r0, r3
 801584e:	f7ff fe87 	bl	8015560 <GetElement>
 8015852:	4603      	mov	r3, r0
 8015854:	2b00      	cmp	r3, #0
 8015856:	d001      	beq.n	801585c <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8015858:	2301      	movs	r3, #1
 801585a:	e000      	b.n	801585e <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 801585c:	2300      	movs	r3, #0
}
 801585e:	4618      	mov	r0, r3
 8015860:	3708      	adds	r7, #8
 8015862:	46bd      	mov	sp, r7
 8015864:	bd80      	pop	{r7, pc}
 8015866:	bf00      	nop
 8015868:	2000127c 	.word	0x2000127c

0801586c <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 801586c:	b580      	push	{r7, lr}
 801586e:	b084      	sub	sp, #16
 8015870:	af00      	add	r7, sp, #0
 8015872:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8015874:	4b22      	ldr	r3, [pc, #136]	@ (8015900 <LoRaMacConfirmQueueHandleCb+0x94>)
 8015876:	691b      	ldr	r3, [r3, #16]
 8015878:	7d1b      	ldrb	r3, [r3, #20]
 801587a:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 801587c:	2300      	movs	r3, #0
 801587e:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8015880:	2300      	movs	r3, #0
 8015882:	73fb      	strb	r3, [r7, #15]
 8015884:	e032      	b.n	80158ec <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8015886:	4b1e      	ldr	r3, [pc, #120]	@ (8015900 <LoRaMacConfirmQueueHandleCb+0x94>)
 8015888:	685b      	ldr	r3, [r3, #4]
 801588a:	781a      	ldrb	r2, [r3, #0]
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8015890:	4b1b      	ldr	r3, [pc, #108]	@ (8015900 <LoRaMacConfirmQueueHandleCb+0x94>)
 8015892:	685b      	ldr	r3, [r3, #4]
 8015894:	785a      	ldrb	r2, [r3, #1]
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 801589a:	4b19      	ldr	r3, [pc, #100]	@ (8015900 <LoRaMacConfirmQueueHandleCb+0x94>)
 801589c:	685b      	ldr	r3, [r3, #4]
 801589e:	789b      	ldrb	r3, [r3, #2]
 80158a0:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 80158a2:	7b7b      	ldrb	r3, [r7, #13]
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	d005      	beq.n	80158b4 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 80158a8:	4b15      	ldr	r3, [pc, #84]	@ (8015900 <LoRaMacConfirmQueueHandleCb+0x94>)
 80158aa:	681b      	ldr	r3, [r3, #0]
 80158ac:	689b      	ldr	r3, [r3, #8]
 80158ae:	6878      	ldr	r0, [r7, #4]
 80158b0:	4798      	blx	r3
 80158b2:	e00b      	b.n	80158cc <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 80158b4:	4b12      	ldr	r3, [pc, #72]	@ (8015900 <LoRaMacConfirmQueueHandleCb+0x94>)
 80158b6:	685b      	ldr	r3, [r3, #4]
 80158b8:	781b      	ldrb	r3, [r3, #0]
 80158ba:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 80158bc:	4b10      	ldr	r3, [pc, #64]	@ (8015900 <LoRaMacConfirmQueueHandleCb+0x94>)
 80158be:	685b      	ldr	r3, [r3, #4]
 80158c0:	785b      	ldrb	r3, [r3, #1]
 80158c2:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 80158c4:	4b0e      	ldr	r3, [pc, #56]	@ (8015900 <LoRaMacConfirmQueueHandleCb+0x94>)
 80158c6:	685b      	ldr	r3, [r3, #4]
 80158c8:	78db      	ldrb	r3, [r3, #3]
 80158ca:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 80158cc:	f7ff ff08 	bl	80156e0 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 80158d0:	7b7b      	ldrb	r3, [r7, #13]
 80158d2:	f083 0301 	eor.w	r3, r3, #1
 80158d6:	b2db      	uxtb	r3, r3
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d004      	beq.n	80158e6 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 80158dc:	f107 0308 	add.w	r3, r7, #8
 80158e0:	4618      	mov	r0, r3
 80158e2:	f7ff fec5 	bl	8015670 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 80158e6:	7bfb      	ldrb	r3, [r7, #15]
 80158e8:	3301      	adds	r3, #1
 80158ea:	73fb      	strb	r3, [r7, #15]
 80158ec:	7bfa      	ldrb	r2, [r7, #15]
 80158ee:	7bbb      	ldrb	r3, [r7, #14]
 80158f0:	429a      	cmp	r2, r3
 80158f2:	d3c8      	bcc.n	8015886 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 80158f4:	bf00      	nop
 80158f6:	bf00      	nop
 80158f8:	3710      	adds	r7, #16
 80158fa:	46bd      	mov	sp, r7
 80158fc:	bd80      	pop	{r7, pc}
 80158fe:	bf00      	nop
 8015900:	2000127c 	.word	0x2000127c

08015904 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8015904:	b480      	push	{r7}
 8015906:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8015908:	4b03      	ldr	r3, [pc, #12]	@ (8015918 <LoRaMacConfirmQueueGetCnt+0x14>)
 801590a:	691b      	ldr	r3, [r3, #16]
 801590c:	7d1b      	ldrb	r3, [r3, #20]
}
 801590e:	4618      	mov	r0, r3
 8015910:	46bd      	mov	sp, r7
 8015912:	bc80      	pop	{r7}
 8015914:	4770      	bx	lr
 8015916:	bf00      	nop
 8015918:	2000127c 	.word	0x2000127c

0801591c <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 801591c:	b580      	push	{r7, lr}
 801591e:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8015920:	4b06      	ldr	r3, [pc, #24]	@ (801593c <LoRaMacConfirmQueueIsFull+0x20>)
 8015922:	691b      	ldr	r3, [r3, #16]
 8015924:	7d1b      	ldrb	r3, [r3, #20]
 8015926:	4618      	mov	r0, r3
 8015928:	f7ff fe0a 	bl	8015540 <IsListFull>
 801592c:	4603      	mov	r3, r0
 801592e:	2b00      	cmp	r3, #0
 8015930:	d001      	beq.n	8015936 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8015932:	2301      	movs	r3, #1
 8015934:	e000      	b.n	8015938 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8015936:	2300      	movs	r3, #0
    }
}
 8015938:	4618      	mov	r0, r3
 801593a:	bd80      	pop	{r7, pc}
 801593c:	2000127c 	.word	0x2000127c

08015940 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8015940:	b580      	push	{r7, lr}
 8015942:	b08e      	sub	sp, #56	@ 0x38
 8015944:	af00      	add	r7, sp, #0
 8015946:	60f8      	str	r0, [r7, #12]
 8015948:	607b      	str	r3, [r7, #4]
 801594a:	460b      	mov	r3, r1
 801594c:	817b      	strh	r3, [r7, #10]
 801594e:	4613      	mov	r3, r2
 8015950:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8015952:	68fb      	ldr	r3, [r7, #12]
 8015954:	2b00      	cmp	r3, #0
 8015956:	d101      	bne.n	801595c <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015958:	230a      	movs	r3, #10
 801595a:	e086      	b.n	8015a6a <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 801595c:	2300      	movs	r3, #0
 801595e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 8015962:	2301      	movs	r3, #1
 8015964:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 8015966:	2300      	movs	r3, #0
 8015968:	623b      	str	r3, [r7, #32]
 801596a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801596e:	2200      	movs	r2, #0
 8015970:	601a      	str	r2, [r3, #0]
 8015972:	605a      	str	r2, [r3, #4]
 8015974:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8015976:	2300      	movs	r3, #0
 8015978:	613b      	str	r3, [r7, #16]
 801597a:	f107 0314 	add.w	r3, r7, #20
 801597e:	2200      	movs	r2, #0
 8015980:	601a      	str	r2, [r3, #0]
 8015982:	605a      	str	r2, [r3, #4]
 8015984:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8015986:	2301      	movs	r3, #1
 8015988:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 801598a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801598e:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	b2db      	uxtb	r3, r3
 8015994:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8015996:	687b      	ldr	r3, [r7, #4]
 8015998:	0a1b      	lsrs	r3, r3, #8
 801599a:	b2db      	uxtb	r3, r3
 801599c:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	0c1b      	lsrs	r3, r3, #16
 80159a2:	b2db      	uxtb	r3, r3
 80159a4:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	0e1b      	lsrs	r3, r3, #24
 80159aa:	b2db      	uxtb	r3, r3
 80159ac:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 80159ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80159b0:	b2db      	uxtb	r3, r3
 80159b2:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 80159b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80159b6:	0a1b      	lsrs	r3, r3, #8
 80159b8:	b2db      	uxtb	r3, r3
 80159ba:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 80159bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80159be:	0c1b      	lsrs	r3, r3, #16
 80159c0:	b2db      	uxtb	r3, r3
 80159c2:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 80159c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80159c6:	0e1b      	lsrs	r3, r3, #24
 80159c8:	b2db      	uxtb	r3, r3
 80159ca:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 80159cc:	e048      	b.n	8015a60 <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 80159ce:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80159d0:	b2db      	uxtb	r3, r3
 80159d2:	77fb      	strb	r3, [r7, #31]
        ctr++;
 80159d4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80159d6:	3301      	adds	r3, #1
 80159d8:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 80159da:	f107 0320 	add.w	r3, r7, #32
 80159de:	7a7a      	ldrb	r2, [r7, #9]
 80159e0:	f107 0010 	add.w	r0, r7, #16
 80159e4:	2110      	movs	r1, #16
 80159e6:	f7f9 f810 	bl	800ea0a <SecureElementAesEncrypt>
 80159ea:	4603      	mov	r3, r0
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	d001      	beq.n	80159f4 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80159f0:	230f      	movs	r3, #15
 80159f2:	e03a      	b.n	8015a6a <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80159f4:	2300      	movs	r3, #0
 80159f6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80159fa:	e01e      	b.n	8015a3a <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80159fc:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8015a00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8015a04:	4413      	add	r3, r2
 8015a06:	461a      	mov	r2, r3
 8015a08:	68fb      	ldr	r3, [r7, #12]
 8015a0a:	4413      	add	r3, r2
 8015a0c:	7819      	ldrb	r1, [r3, #0]
 8015a0e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8015a12:	3338      	adds	r3, #56	@ 0x38
 8015a14:	443b      	add	r3, r7
 8015a16:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8015a1a:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 8015a1e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8015a22:	4403      	add	r3, r0
 8015a24:	4618      	mov	r0, r3
 8015a26:	68fb      	ldr	r3, [r7, #12]
 8015a28:	4403      	add	r3, r0
 8015a2a:	404a      	eors	r2, r1
 8015a2c:	b2d2      	uxtb	r2, r2
 8015a2e:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8015a30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8015a34:	3301      	adds	r3, #1
 8015a36:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8015a3a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8015a3e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8015a42:	2a10      	cmp	r2, #16
 8015a44:	bfa8      	it	ge
 8015a46:	2210      	movge	r2, #16
 8015a48:	b212      	sxth	r2, r2
 8015a4a:	4293      	cmp	r3, r2
 8015a4c:	dbd6      	blt.n	80159fc <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8015a4e:	897b      	ldrh	r3, [r7, #10]
 8015a50:	3b10      	subs	r3, #16
 8015a52:	b29b      	uxth	r3, r3
 8015a54:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8015a56:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015a5a:	3310      	adds	r3, #16
 8015a5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 8015a60:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	dcb2      	bgt.n	80159ce <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015a68:	2300      	movs	r3, #0
}
 8015a6a:	4618      	mov	r0, r3
 8015a6c:	3738      	adds	r7, #56	@ 0x38
 8015a6e:	46bd      	mov	sp, r7
 8015a70:	bd80      	pop	{r7, pc}

08015a72 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8015a72:	b490      	push	{r4, r7}
 8015a74:	b082      	sub	sp, #8
 8015a76:	af00      	add	r7, sp, #0
 8015a78:	4604      	mov	r4, r0
 8015a7a:	4608      	mov	r0, r1
 8015a7c:	4611      	mov	r1, r2
 8015a7e:	461a      	mov	r2, r3
 8015a80:	4623      	mov	r3, r4
 8015a82:	80fb      	strh	r3, [r7, #6]
 8015a84:	4603      	mov	r3, r0
 8015a86:	717b      	strb	r3, [r7, #5]
 8015a88:	460b      	mov	r3, r1
 8015a8a:	713b      	strb	r3, [r7, #4]
 8015a8c:	4613      	mov	r3, r2
 8015a8e:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8015a90:	69bb      	ldr	r3, [r7, #24]
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d101      	bne.n	8015a9a <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015a96:	230a      	movs	r3, #10
 8015a98:	e04e      	b.n	8015b38 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8015a9a:	69bb      	ldr	r3, [r7, #24]
 8015a9c:	2249      	movs	r2, #73	@ 0x49
 8015a9e:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8015aa0:	69bb      	ldr	r3, [r7, #24]
 8015aa2:	3301      	adds	r3, #1
 8015aa4:	2200      	movs	r2, #0
 8015aa6:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8015aa8:	69bb      	ldr	r3, [r7, #24]
 8015aaa:	3302      	adds	r3, #2
 8015aac:	2200      	movs	r2, #0
 8015aae:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8015ab0:	69bb      	ldr	r3, [r7, #24]
 8015ab2:	3303      	adds	r3, #3
 8015ab4:	2200      	movs	r2, #0
 8015ab6:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8015ab8:	69bb      	ldr	r3, [r7, #24]
 8015aba:	3304      	adds	r3, #4
 8015abc:	2200      	movs	r2, #0
 8015abe:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8015ac0:	69bb      	ldr	r3, [r7, #24]
 8015ac2:	3305      	adds	r3, #5
 8015ac4:	78fa      	ldrb	r2, [r7, #3]
 8015ac6:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8015ac8:	69bb      	ldr	r3, [r7, #24]
 8015aca:	3306      	adds	r3, #6
 8015acc:	693a      	ldr	r2, [r7, #16]
 8015ace:	b2d2      	uxtb	r2, r2
 8015ad0:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8015ad2:	693b      	ldr	r3, [r7, #16]
 8015ad4:	0a1a      	lsrs	r2, r3, #8
 8015ad6:	69bb      	ldr	r3, [r7, #24]
 8015ad8:	3307      	adds	r3, #7
 8015ada:	b2d2      	uxtb	r2, r2
 8015adc:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8015ade:	693b      	ldr	r3, [r7, #16]
 8015ae0:	0c1a      	lsrs	r2, r3, #16
 8015ae2:	69bb      	ldr	r3, [r7, #24]
 8015ae4:	3308      	adds	r3, #8
 8015ae6:	b2d2      	uxtb	r2, r2
 8015ae8:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8015aea:	693b      	ldr	r3, [r7, #16]
 8015aec:	0e1a      	lsrs	r2, r3, #24
 8015aee:	69bb      	ldr	r3, [r7, #24]
 8015af0:	3309      	adds	r3, #9
 8015af2:	b2d2      	uxtb	r2, r2
 8015af4:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8015af6:	69bb      	ldr	r3, [r7, #24]
 8015af8:	330a      	adds	r3, #10
 8015afa:	697a      	ldr	r2, [r7, #20]
 8015afc:	b2d2      	uxtb	r2, r2
 8015afe:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8015b00:	697b      	ldr	r3, [r7, #20]
 8015b02:	0a1a      	lsrs	r2, r3, #8
 8015b04:	69bb      	ldr	r3, [r7, #24]
 8015b06:	330b      	adds	r3, #11
 8015b08:	b2d2      	uxtb	r2, r2
 8015b0a:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8015b0c:	697b      	ldr	r3, [r7, #20]
 8015b0e:	0c1a      	lsrs	r2, r3, #16
 8015b10:	69bb      	ldr	r3, [r7, #24]
 8015b12:	330c      	adds	r3, #12
 8015b14:	b2d2      	uxtb	r2, r2
 8015b16:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8015b18:	697b      	ldr	r3, [r7, #20]
 8015b1a:	0e1a      	lsrs	r2, r3, #24
 8015b1c:	69bb      	ldr	r3, [r7, #24]
 8015b1e:	330d      	adds	r3, #13
 8015b20:	b2d2      	uxtb	r2, r2
 8015b22:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8015b24:	69bb      	ldr	r3, [r7, #24]
 8015b26:	330e      	adds	r3, #14
 8015b28:	2200      	movs	r2, #0
 8015b2a:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8015b2c:	69bb      	ldr	r3, [r7, #24]
 8015b2e:	330f      	adds	r3, #15
 8015b30:	88fa      	ldrh	r2, [r7, #6]
 8015b32:	b2d2      	uxtb	r2, r2
 8015b34:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8015b36:	2300      	movs	r3, #0
}
 8015b38:	4618      	mov	r0, r3
 8015b3a:	3708      	adds	r7, #8
 8015b3c:	46bd      	mov	sp, r7
 8015b3e:	bc90      	pop	{r4, r7}
 8015b40:	4770      	bx	lr

08015b42 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8015b42:	b590      	push	{r4, r7, lr}
 8015b44:	b08b      	sub	sp, #44	@ 0x2c
 8015b46:	af04      	add	r7, sp, #16
 8015b48:	6078      	str	r0, [r7, #4]
 8015b4a:	4608      	mov	r0, r1
 8015b4c:	4611      	mov	r1, r2
 8015b4e:	461a      	mov	r2, r3
 8015b50:	4603      	mov	r3, r0
 8015b52:	807b      	strh	r3, [r7, #2]
 8015b54:	460b      	mov	r3, r1
 8015b56:	707b      	strb	r3, [r7, #1]
 8015b58:	4613      	mov	r3, r2
 8015b5a:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	2b00      	cmp	r3, #0
 8015b60:	d002      	beq.n	8015b68 <ComputeCmacB0+0x26>
 8015b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015b64:	2b00      	cmp	r3, #0
 8015b66:	d101      	bne.n	8015b6c <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015b68:	230a      	movs	r3, #10
 8015b6a:	e024      	b.n	8015bb6 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8015b6c:	887b      	ldrh	r3, [r7, #2]
 8015b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015b72:	d901      	bls.n	8015b78 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8015b74:	230e      	movs	r3, #14
 8015b76:	e01e      	b.n	8015bb6 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8015b78:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8015b7c:	783a      	ldrb	r2, [r7, #0]
 8015b7e:	7879      	ldrb	r1, [r7, #1]
 8015b80:	8878      	ldrh	r0, [r7, #2]
 8015b82:	f107 0308 	add.w	r3, r7, #8
 8015b86:	9302      	str	r3, [sp, #8]
 8015b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b8a:	9301      	str	r3, [sp, #4]
 8015b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b8e:	9300      	str	r3, [sp, #0]
 8015b90:	4623      	mov	r3, r4
 8015b92:	f7ff ff6e 	bl	8015a72 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8015b96:	7879      	ldrb	r1, [r7, #1]
 8015b98:	887a      	ldrh	r2, [r7, #2]
 8015b9a:	f107 0008 	add.w	r0, r7, #8
 8015b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015ba0:	9300      	str	r3, [sp, #0]
 8015ba2:	460b      	mov	r3, r1
 8015ba4:	6879      	ldr	r1, [r7, #4]
 8015ba6:	f7f8 fee3 	bl	800e970 <SecureElementComputeAesCmac>
 8015baa:	4603      	mov	r3, r0
 8015bac:	2b00      	cmp	r3, #0
 8015bae:	d001      	beq.n	8015bb4 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015bb0:	230f      	movs	r3, #15
 8015bb2:	e000      	b.n	8015bb6 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8015bb4:	2300      	movs	r3, #0
}
 8015bb6:	4618      	mov	r0, r3
 8015bb8:	371c      	adds	r7, #28
 8015bba:	46bd      	mov	sp, r7
 8015bbc:	bd90      	pop	{r4, r7, pc}

08015bbe <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8015bbe:	b590      	push	{r4, r7, lr}
 8015bc0:	b0cd      	sub	sp, #308	@ 0x134
 8015bc2:	af04      	add	r7, sp, #16
 8015bc4:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8015bc8:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8015bcc:	6020      	str	r0, [r4, #0]
 8015bce:	460c      	mov	r4, r1
 8015bd0:	4610      	mov	r0, r2
 8015bd2:	4619      	mov	r1, r3
 8015bd4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015bd8:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8015bdc:	4622      	mov	r2, r4
 8015bde:	801a      	strh	r2, [r3, #0]
 8015be0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015be4:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8015be8:	4602      	mov	r2, r0
 8015bea:	701a      	strb	r2, [r3, #0]
 8015bec:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015bf0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8015bf4:	460a      	mov	r2, r1
 8015bf6:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8015bf8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015bfc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8015c00:	681b      	ldr	r3, [r3, #0]
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d101      	bne.n	8015c0a <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015c06:	230a      	movs	r3, #10
 8015c08:	e063      	b.n	8015cd2 <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8015c0a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015c0e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8015c12:	881b      	ldrh	r3, [r3, #0]
 8015c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015c18:	d901      	bls.n	8015c1e <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8015c1a:	230e      	movs	r3, #14
 8015c1c:	e059      	b.n	8015cd2 <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8015c1e:	f107 030c 	add.w	r3, r7, #12
 8015c22:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8015c26:	2100      	movs	r1, #0
 8015c28:	4618      	mov	r0, r3
 8015c2a:	f003 fa6b 	bl	8019104 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8015c2e:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 8015c32:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015c36:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8015c3a:	781a      	ldrb	r2, [r3, #0]
 8015c3c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015c40:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8015c44:	7819      	ldrb	r1, [r3, #0]
 8015c46:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015c4a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8015c4e:	8818      	ldrh	r0, [r3, #0]
 8015c50:	f107 030c 	add.w	r3, r7, #12
 8015c54:	9302      	str	r3, [sp, #8]
 8015c56:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8015c5a:	9301      	str	r3, [sp, #4]
 8015c5c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015c60:	9300      	str	r3, [sp, #0]
 8015c62:	4623      	mov	r3, r4
 8015c64:	f7ff ff05 	bl	8015a72 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8015c68:	f107 030c 	add.w	r3, r7, #12
 8015c6c:	3310      	adds	r3, #16
 8015c6e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8015c72:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 8015c76:	8812      	ldrh	r2, [r2, #0]
 8015c78:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8015c7c:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8015c80:	6809      	ldr	r1, [r1, #0]
 8015c82:	4618      	mov	r0, r3
 8015c84:	f003 fa03 	bl	801908e <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8015c88:	2306      	movs	r3, #6
 8015c8a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8015c8e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015c92:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8015c96:	881b      	ldrh	r3, [r3, #0]
 8015c98:	3310      	adds	r3, #16
 8015c9a:	b299      	uxth	r1, r3
 8015c9c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015ca0:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8015ca4:	781b      	ldrb	r3, [r3, #0]
 8015ca6:	f107 000c 	add.w	r0, r7, #12
 8015caa:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8015cae:	f7f8 fe7d 	bl	800e9ac <SecureElementVerifyAesCmac>
 8015cb2:	4603      	mov	r3, r0
 8015cb4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8015cb8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8015cbc:	2b00      	cmp	r3, #0
 8015cbe:	d101      	bne.n	8015cc4 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8015cc0:	2300      	movs	r3, #0
 8015cc2:	e006      	b.n	8015cd2 <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8015cc4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8015cc8:	2b01      	cmp	r3, #1
 8015cca:	d101      	bne.n	8015cd0 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8015ccc:	2301      	movs	r3, #1
 8015cce:	e000      	b.n	8015cd2 <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015cd0:	230f      	movs	r3, #15
}
 8015cd2:	4618      	mov	r0, r3
 8015cd4:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8015cd8:	46bd      	mov	sp, r7
 8015cda:	bd90      	pop	{r4, r7, pc}

08015cdc <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8015cdc:	b480      	push	{r7}
 8015cde:	b085      	sub	sp, #20
 8015ce0:	af00      	add	r7, sp, #0
 8015ce2:	4603      	mov	r3, r0
 8015ce4:	6039      	str	r1, [r7, #0]
 8015ce6:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8015ce8:	2300      	movs	r3, #0
 8015cea:	73fb      	strb	r3, [r7, #15]
 8015cec:	e011      	b.n	8015d12 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8015cee:	7bfb      	ldrb	r3, [r7, #15]
 8015cf0:	4a0c      	ldr	r2, [pc, #48]	@ (8015d24 <GetKeyAddrItem+0x48>)
 8015cf2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8015cf6:	79fa      	ldrb	r2, [r7, #7]
 8015cf8:	429a      	cmp	r2, r3
 8015cfa:	d107      	bne.n	8015d0c <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8015cfc:	7bfb      	ldrb	r3, [r7, #15]
 8015cfe:	009b      	lsls	r3, r3, #2
 8015d00:	4a08      	ldr	r2, [pc, #32]	@ (8015d24 <GetKeyAddrItem+0x48>)
 8015d02:	441a      	add	r2, r3
 8015d04:	683b      	ldr	r3, [r7, #0]
 8015d06:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8015d08:	2300      	movs	r3, #0
 8015d0a:	e006      	b.n	8015d1a <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8015d0c:	7bfb      	ldrb	r3, [r7, #15]
 8015d0e:	3301      	adds	r3, #1
 8015d10:	73fb      	strb	r3, [r7, #15]
 8015d12:	7bfb      	ldrb	r3, [r7, #15]
 8015d14:	2b01      	cmp	r3, #1
 8015d16:	d9ea      	bls.n	8015cee <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8015d18:	230c      	movs	r3, #12
}
 8015d1a:	4618      	mov	r0, r3
 8015d1c:	3714      	adds	r7, #20
 8015d1e:	46bd      	mov	sp, r7
 8015d20:	bc80      	pop	{r7}
 8015d22:	4770      	bx	lr
 8015d24:	2000022c 	.word	0x2000022c

08015d28 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 8015d28:	b580      	push	{r7, lr}
 8015d2a:	b088      	sub	sp, #32
 8015d2c:	af00      	add	r7, sp, #0
 8015d2e:	60b9      	str	r1, [r7, #8]
 8015d30:	607a      	str	r2, [r7, #4]
 8015d32:	603b      	str	r3, [r7, #0]
 8015d34:	4603      	mov	r3, r0
 8015d36:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 8015d38:	68bb      	ldr	r3, [r7, #8]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d005      	beq.n	8015d4a <DeriveSessionKey10x+0x22>
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	2b00      	cmp	r3, #0
 8015d42:	d002      	beq.n	8015d4a <DeriveSessionKey10x+0x22>
 8015d44:	683b      	ldr	r3, [r7, #0]
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d101      	bne.n	8015d4e <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015d4a:	230a      	movs	r3, #10
 8015d4c:	e03c      	b.n	8015dc8 <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 8015d4e:	2300      	movs	r3, #0
 8015d50:	613b      	str	r3, [r7, #16]
 8015d52:	f107 0314 	add.w	r3, r7, #20
 8015d56:	2200      	movs	r2, #0
 8015d58:	601a      	str	r2, [r3, #0]
 8015d5a:	605a      	str	r2, [r3, #4]
 8015d5c:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8015d5e:	7bfb      	ldrb	r3, [r7, #15]
 8015d60:	2b02      	cmp	r3, #2
 8015d62:	d002      	beq.n	8015d6a <DeriveSessionKey10x+0x42>
 8015d64:	2b03      	cmp	r3, #3
 8015d66:	d003      	beq.n	8015d70 <DeriveSessionKey10x+0x48>
 8015d68:	e005      	b.n	8015d76 <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8015d6a:	2301      	movs	r3, #1
 8015d6c:	743b      	strb	r3, [r7, #16]
            break;
 8015d6e:	e004      	b.n	8015d7a <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8015d70:	2302      	movs	r3, #2
 8015d72:	743b      	strb	r3, [r7, #16]
            break;
 8015d74:	e001      	b.n	8015d7a <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8015d76:	230b      	movs	r3, #11
 8015d78:	e026      	b.n	8015dc8 <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 8015d7a:	f107 0310 	add.w	r3, r7, #16
 8015d7e:	3301      	adds	r3, #1
 8015d80:	2203      	movs	r2, #3
 8015d82:	68b9      	ldr	r1, [r7, #8]
 8015d84:	4618      	mov	r0, r3
 8015d86:	f003 f982 	bl	801908e <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 8015d8a:	f107 0310 	add.w	r3, r7, #16
 8015d8e:	3304      	adds	r3, #4
 8015d90:	2203      	movs	r2, #3
 8015d92:	6879      	ldr	r1, [r7, #4]
 8015d94:	4618      	mov	r0, r3
 8015d96:	f003 f97a 	bl	801908e <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8015d9a:	f107 0310 	add.w	r3, r7, #16
 8015d9e:	3307      	adds	r3, #7
 8015da0:	2202      	movs	r2, #2
 8015da2:	6839      	ldr	r1, [r7, #0]
 8015da4:	4618      	mov	r0, r3
 8015da6:	f003 f972 	bl	801908e <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8015daa:	4b09      	ldr	r3, [pc, #36]	@ (8015dd0 <DeriveSessionKey10x+0xa8>)
 8015dac:	6818      	ldr	r0, [r3, #0]
 8015dae:	7bfb      	ldrb	r3, [r7, #15]
 8015db0:	f107 0110 	add.w	r1, r7, #16
 8015db4:	2201      	movs	r2, #1
 8015db6:	6800      	ldr	r0, [r0, #0]
 8015db8:	f7f8 fe91 	bl	800eade <SecureElementDeriveAndStoreKey>
 8015dbc:	4603      	mov	r3, r0
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d001      	beq.n	8015dc6 <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015dc2:	230f      	movs	r3, #15
 8015dc4:	e000      	b.n	8015dc8 <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015dc6:	2300      	movs	r3, #0
}
 8015dc8:	4618      	mov	r0, r3
 8015dca:	3720      	adds	r7, #32
 8015dcc:	46bd      	mov	sp, r7
 8015dce:	bd80      	pop	{r7, pc}
 8015dd0:	20001290 	.word	0x20001290

08015dd4 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8015dd4:	b480      	push	{r7}
 8015dd6:	b083      	sub	sp, #12
 8015dd8:	af00      	add	r7, sp, #0
 8015dda:	4603      	mov	r3, r0
 8015ddc:	6039      	str	r1, [r7, #0]
 8015dde:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8015de0:	683b      	ldr	r3, [r7, #0]
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d101      	bne.n	8015dea <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015de6:	230a      	movs	r3, #10
 8015de8:	e03b      	b.n	8015e62 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8015dea:	79fb      	ldrb	r3, [r7, #7]
 8015dec:	3b01      	subs	r3, #1
 8015dee:	2b03      	cmp	r3, #3
 8015df0:	d834      	bhi.n	8015e5c <GetLastFcntDown+0x88>
 8015df2:	a201      	add	r2, pc, #4	@ (adr r2, 8015df8 <GetLastFcntDown+0x24>)
 8015df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015df8:	08015e09 	.word	0x08015e09
 8015dfc:	08015e21 	.word	0x08015e21
 8015e00:	08015e39 	.word	0x08015e39
 8015e04:	08015e51 	.word	0x08015e51
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8015e08:	4b18      	ldr	r3, [pc, #96]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e0a:	681b      	ldr	r3, [r3, #0]
 8015e0c:	691a      	ldr	r2, [r3, #16]
 8015e0e:	683b      	ldr	r3, [r7, #0]
 8015e10:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8015e12:	4b16      	ldr	r3, [pc, #88]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e14:	681a      	ldr	r2, [r3, #0]
 8015e16:	4b15      	ldr	r3, [pc, #84]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e18:	681b      	ldr	r3, [r3, #0]
 8015e1a:	3210      	adds	r2, #16
 8015e1c:	621a      	str	r2, [r3, #32]
            break;
 8015e1e:	e01f      	b.n	8015e60 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8015e20:	4b12      	ldr	r3, [pc, #72]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	695a      	ldr	r2, [r3, #20]
 8015e26:	683b      	ldr	r3, [r7, #0]
 8015e28:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8015e2a:	4b10      	ldr	r3, [pc, #64]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e2c:	681a      	ldr	r2, [r3, #0]
 8015e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	3214      	adds	r2, #20
 8015e34:	621a      	str	r2, [r3, #32]
            break;
 8015e36:	e013      	b.n	8015e60 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 8015e38:	4b0c      	ldr	r3, [pc, #48]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e3a:	681b      	ldr	r3, [r3, #0]
 8015e3c:	699a      	ldr	r2, [r3, #24]
 8015e3e:	683b      	ldr	r3, [r7, #0]
 8015e40:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8015e42:	4b0a      	ldr	r3, [pc, #40]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e44:	681a      	ldr	r2, [r3, #0]
 8015e46:	4b09      	ldr	r3, [pc, #36]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e48:	681b      	ldr	r3, [r3, #0]
 8015e4a:	3218      	adds	r2, #24
 8015e4c:	621a      	str	r2, [r3, #32]
            break;
 8015e4e:	e007      	b.n	8015e60 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8015e50:	4b06      	ldr	r3, [pc, #24]	@ (8015e6c <GetLastFcntDown+0x98>)
 8015e52:	681b      	ldr	r3, [r3, #0]
 8015e54:	69da      	ldr	r2, [r3, #28]
 8015e56:	683b      	ldr	r3, [r7, #0]
 8015e58:	601a      	str	r2, [r3, #0]
            break;
 8015e5a:	e001      	b.n	8015e60 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8015e5c:	2305      	movs	r3, #5
 8015e5e:	e000      	b.n	8015e62 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8015e60:	2300      	movs	r3, #0
}
 8015e62:	4618      	mov	r0, r3
 8015e64:	370c      	adds	r7, #12
 8015e66:	46bd      	mov	sp, r7
 8015e68:	bc80      	pop	{r7}
 8015e6a:	4770      	bx	lr
 8015e6c:	20001290 	.word	0x20001290

08015e70 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8015e70:	b580      	push	{r7, lr}
 8015e72:	b084      	sub	sp, #16
 8015e74:	af00      	add	r7, sp, #0
 8015e76:	4603      	mov	r3, r0
 8015e78:	6039      	str	r1, [r7, #0]
 8015e7a:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8015e80:	f107 020c 	add.w	r2, r7, #12
 8015e84:	79fb      	ldrb	r3, [r7, #7]
 8015e86:	4611      	mov	r1, r2
 8015e88:	4618      	mov	r0, r3
 8015e8a:	f7ff ffa3 	bl	8015dd4 <GetLastFcntDown>
 8015e8e:	4603      	mov	r3, r0
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d001      	beq.n	8015e98 <CheckFCntDown+0x28>
    {
        return false;
 8015e94:	2300      	movs	r3, #0
 8015e96:	e00a      	b.n	8015eae <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8015e98:	68fb      	ldr	r3, [r7, #12]
 8015e9a:	683a      	ldr	r2, [r7, #0]
 8015e9c:	429a      	cmp	r2, r3
 8015e9e:	d803      	bhi.n	8015ea8 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8015ea0:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8015ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015ea6:	d101      	bne.n	8015eac <CheckFCntDown+0x3c>
    {
        return true;
 8015ea8:	2301      	movs	r3, #1
 8015eaa:	e000      	b.n	8015eae <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8015eac:	2300      	movs	r3, #0
    }
}
 8015eae:	4618      	mov	r0, r3
 8015eb0:	3710      	adds	r7, #16
 8015eb2:	46bd      	mov	sp, r7
 8015eb4:	bd80      	pop	{r7, pc}
	...

08015eb8 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8015eb8:	b580      	push	{r7, lr}
 8015eba:	b082      	sub	sp, #8
 8015ebc:	af00      	add	r7, sp, #0
 8015ebe:	4603      	mov	r3, r0
 8015ec0:	6039      	str	r1, [r7, #0]
 8015ec2:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8015ec4:	79fb      	ldrb	r3, [r7, #7]
 8015ec6:	3b01      	subs	r3, #1
 8015ec8:	2b03      	cmp	r3, #3
 8015eca:	d81f      	bhi.n	8015f0c <UpdateFCntDown+0x54>
 8015ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8015ed4 <UpdateFCntDown+0x1c>)
 8015ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ed2:	bf00      	nop
 8015ed4:	08015ee5 	.word	0x08015ee5
 8015ed8:	08015eef 	.word	0x08015eef
 8015edc:	08015ef9 	.word	0x08015ef9
 8015ee0:	08015f03 	.word	0x08015f03
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8015ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8015f1c <UpdateFCntDown+0x64>)
 8015ee6:	681b      	ldr	r3, [r3, #0]
 8015ee8:	683a      	ldr	r2, [r7, #0]
 8015eea:	611a      	str	r2, [r3, #16]
            break;
 8015eec:	e00f      	b.n	8015f0e <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 8015eee:	4b0b      	ldr	r3, [pc, #44]	@ (8015f1c <UpdateFCntDown+0x64>)
 8015ef0:	681b      	ldr	r3, [r3, #0]
 8015ef2:	683a      	ldr	r2, [r7, #0]
 8015ef4:	615a      	str	r2, [r3, #20]
            break;
 8015ef6:	e00a      	b.n	8015f0e <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8015ef8:	4b08      	ldr	r3, [pc, #32]	@ (8015f1c <UpdateFCntDown+0x64>)
 8015efa:	681b      	ldr	r3, [r3, #0]
 8015efc:	683a      	ldr	r2, [r7, #0]
 8015efe:	619a      	str	r2, [r3, #24]
            break;
 8015f00:	e005      	b.n	8015f0e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 8015f02:	4b06      	ldr	r3, [pc, #24]	@ (8015f1c <UpdateFCntDown+0x64>)
 8015f04:	681b      	ldr	r3, [r3, #0]
 8015f06:	683a      	ldr	r2, [r7, #0]
 8015f08:	61da      	str	r2, [r3, #28]
            break;
 8015f0a:	e000      	b.n	8015f0e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 8015f0c:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8015f0e:	4b03      	ldr	r3, [pc, #12]	@ (8015f1c <UpdateFCntDown+0x64>)
 8015f10:	685b      	ldr	r3, [r3, #4]
 8015f12:	4798      	blx	r3
}
 8015f14:	bf00      	nop
 8015f16:	3708      	adds	r7, #8
 8015f18:	46bd      	mov	sp, r7
 8015f1a:	bd80      	pop	{r7, pc}
 8015f1c:	20001290 	.word	0x20001290

08015f20 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8015f20:	b580      	push	{r7, lr}
 8015f22:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8015f24:	4b11      	ldr	r3, [pc, #68]	@ (8015f6c <ResetFCnts+0x4c>)
 8015f26:	681b      	ldr	r3, [r3, #0]
 8015f28:	2200      	movs	r2, #0
 8015f2a:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8015f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8015f6c <ResetFCnts+0x4c>)
 8015f2e:	681b      	ldr	r3, [r3, #0]
 8015f30:	f04f 32ff 	mov.w	r2, #4294967295
 8015f34:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8015f36:	4b0d      	ldr	r3, [pc, #52]	@ (8015f6c <ResetFCnts+0x4c>)
 8015f38:	681b      	ldr	r3, [r3, #0]
 8015f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8015f3e:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8015f40:	4b0a      	ldr	r3, [pc, #40]	@ (8015f6c <ResetFCnts+0x4c>)
 8015f42:	681b      	ldr	r3, [r3, #0]
 8015f44:	f04f 32ff 	mov.w	r2, #4294967295
 8015f48:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8015f4a:	4b08      	ldr	r3, [pc, #32]	@ (8015f6c <ResetFCnts+0x4c>)
 8015f4c:	681a      	ldr	r2, [r3, #0]
 8015f4e:	4b07      	ldr	r3, [pc, #28]	@ (8015f6c <ResetFCnts+0x4c>)
 8015f50:	681b      	ldr	r3, [r3, #0]
 8015f52:	3218      	adds	r2, #24
 8015f54:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 8015f56:	4b05      	ldr	r3, [pc, #20]	@ (8015f6c <ResetFCnts+0x4c>)
 8015f58:	681b      	ldr	r3, [r3, #0]
 8015f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8015f5e:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8015f60:	4b02      	ldr	r3, [pc, #8]	@ (8015f6c <ResetFCnts+0x4c>)
 8015f62:	685b      	ldr	r3, [r3, #4]
 8015f64:	4798      	blx	r3
}
 8015f66:	bf00      	nop
 8015f68:	bd80      	pop	{r7, pc}
 8015f6a:	bf00      	nop
 8015f6c:	20001290 	.word	0x20001290

08015f70 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 8015f70:	b480      	push	{r7}
 8015f72:	af00      	add	r7, sp, #0
    return;
 8015f74:	bf00      	nop
}
 8015f76:	46bd      	mov	sp, r7
 8015f78:	bc80      	pop	{r7}
 8015f7a:	4770      	bx	lr

08015f7c <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	b082      	sub	sp, #8
 8015f80:	af00      	add	r7, sp, #0
 8015f82:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 8015f84:	4b15      	ldr	r3, [pc, #84]	@ (8015fdc <LoRaMacCryptoInit+0x60>)
 8015f86:	4a16      	ldr	r2, [pc, #88]	@ (8015fe0 <LoRaMacCryptoInit+0x64>)
 8015f88:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d003      	beq.n	8015f98 <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8015f90:	4a12      	ldr	r2, [pc, #72]	@ (8015fdc <LoRaMacCryptoInit+0x60>)
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	6053      	str	r3, [r2, #4]
 8015f96:	e002      	b.n	8015f9e <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8015f98:	4b10      	ldr	r3, [pc, #64]	@ (8015fdc <LoRaMacCryptoInit+0x60>)
 8015f9a:	4a12      	ldr	r2, [pc, #72]	@ (8015fe4 <LoRaMacCryptoInit+0x68>)
 8015f9c:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8015f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8015fdc <LoRaMacCryptoInit+0x60>)
 8015fa0:	681b      	ldr	r3, [r3, #0]
 8015fa2:	2224      	movs	r2, #36	@ 0x24
 8015fa4:	2100      	movs	r1, #0
 8015fa6:	4618      	mov	r0, r3
 8015fa8:	f003 f8ac 	bl	8019104 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8015fac:	4b0b      	ldr	r3, [pc, #44]	@ (8015fdc <LoRaMacCryptoInit+0x60>)
 8015fae:	681b      	ldr	r3, [r3, #0]
 8015fb0:	2201      	movs	r2, #1
 8015fb2:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8015fb4:	4b09      	ldr	r3, [pc, #36]	@ (8015fdc <LoRaMacCryptoInit+0x60>)
 8015fb6:	681b      	ldr	r3, [r3, #0]
 8015fb8:	2201      	movs	r2, #1
 8015fba:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8015fbc:	4b07      	ldr	r3, [pc, #28]	@ (8015fdc <LoRaMacCryptoInit+0x60>)
 8015fbe:	681b      	ldr	r3, [r3, #0]
 8015fc0:	2201      	movs	r2, #1
 8015fc2:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8015fc4:	4b05      	ldr	r3, [pc, #20]	@ (8015fdc <LoRaMacCryptoInit+0x60>)
 8015fc6:	681b      	ldr	r3, [r3, #0]
 8015fc8:	2200      	movs	r2, #0
 8015fca:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8015fcc:	f7ff ffa8 	bl	8015f20 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8015fd0:	2300      	movs	r3, #0
}
 8015fd2:	4618      	mov	r0, r3
 8015fd4:	3708      	adds	r7, #8
 8015fd6:	46bd      	mov	sp, r7
 8015fd8:	bd80      	pop	{r7, pc}
 8015fda:	bf00      	nop
 8015fdc:	20001290 	.word	0x20001290
 8015fe0:	20001298 	.word	0x20001298
 8015fe4:	08015f71 	.word	0x08015f71

08015fe8 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8015fe8:	b480      	push	{r7}
 8015fea:	b083      	sub	sp, #12
 8015fec:	af00      	add	r7, sp, #0
 8015fee:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 8015ff0:	4b04      	ldr	r3, [pc, #16]	@ (8016004 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	687a      	ldr	r2, [r7, #4]
 8015ff6:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8015ff8:	2300      	movs	r3, #0
}
 8015ffa:	4618      	mov	r0, r3
 8015ffc:	370c      	adds	r7, #12
 8015ffe:	46bd      	mov	sp, r7
 8016000:	bc80      	pop	{r7}
 8016002:	4770      	bx	lr
 8016004:	20001290 	.word	0x20001290

08016008 <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8016008:	b580      	push	{r7, lr}
 801600a:	b082      	sub	sp, #8
 801600c:	af00      	add	r7, sp, #0
 801600e:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	2b00      	cmp	r3, #0
 8016014:	d006      	beq.n	8016024 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8016016:	2224      	movs	r2, #36	@ 0x24
 8016018:	6879      	ldr	r1, [r7, #4]
 801601a:	4805      	ldr	r0, [pc, #20]	@ (8016030 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 801601c:	f003 f837 	bl	801908e <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 8016020:	2300      	movs	r3, #0
 8016022:	e000      	b.n	8016026 <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016024:	230a      	movs	r3, #10
    }
}
 8016026:	4618      	mov	r0, r3
 8016028:	3708      	adds	r7, #8
 801602a:	46bd      	mov	sp, r7
 801602c:	bd80      	pop	{r7, pc}
 801602e:	bf00      	nop
 8016030:	20001298 	.word	0x20001298

08016034 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 8016034:	b480      	push	{r7}
 8016036:	b083      	sub	sp, #12
 8016038:	af00      	add	r7, sp, #0
 801603a:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	2224      	movs	r2, #36	@ 0x24
 8016040:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 8016042:	4b03      	ldr	r3, [pc, #12]	@ (8016050 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 8016044:	4618      	mov	r0, r3
 8016046:	370c      	adds	r7, #12
 8016048:	46bd      	mov	sp, r7
 801604a:	bc80      	pop	{r7}
 801604c:	4770      	bx	lr
 801604e:	bf00      	nop
 8016050:	20001298 	.word	0x20001298

08016054 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8016054:	b480      	push	{r7}
 8016056:	b083      	sub	sp, #12
 8016058:	af00      	add	r7, sp, #0
 801605a:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	2b00      	cmp	r3, #0
 8016060:	d101      	bne.n	8016066 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016062:	230a      	movs	r3, #10
 8016064:	e006      	b.n	8016074 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8016066:	4b06      	ldr	r3, [pc, #24]	@ (8016080 <LoRaMacCryptoGetFCntUp+0x2c>)
 8016068:	681b      	ldr	r3, [r3, #0]
 801606a:	68db      	ldr	r3, [r3, #12]
 801606c:	1c5a      	adds	r2, r3, #1
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8016072:	2300      	movs	r3, #0
}
 8016074:	4618      	mov	r0, r3
 8016076:	370c      	adds	r7, #12
 8016078:	46bd      	mov	sp, r7
 801607a:	bc80      	pop	{r7}
 801607c:	4770      	bx	lr
 801607e:	bf00      	nop
 8016080:	20001290 	.word	0x20001290

08016084 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8016084:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8016088:	b08a      	sub	sp, #40	@ 0x28
 801608a:	af00      	add	r7, sp, #0
 801608c:	613a      	str	r2, [r7, #16]
 801608e:	60fb      	str	r3, [r7, #12]
 8016090:	4603      	mov	r3, r0
 8016092:	75fb      	strb	r3, [r7, #23]
 8016094:	460b      	mov	r3, r1
 8016096:	82bb      	strh	r3, [r7, #20]
    uint32_t lastDown = 0;
 8016098:	2300      	movs	r3, #0
 801609a:	61fb      	str	r3, [r7, #28]
    int32_t fCntDiff = 0;
 801609c:	2300      	movs	r3, #0
 801609e:	627b      	str	r3, [r7, #36]	@ 0x24
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 80160a0:	2313      	movs	r3, #19
 80160a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    if( currentDown == NULL )
 80160a6:	68fb      	ldr	r3, [r7, #12]
 80160a8:	2b00      	cmp	r3, #0
 80160aa:	d101      	bne.n	80160b0 <LoRaMacCryptoGetFCntDown+0x2c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80160ac:	230a      	movs	r3, #10
 80160ae:	e057      	b.n	8016160 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 80160b0:	f107 021c 	add.w	r2, r7, #28
 80160b4:	7dfb      	ldrb	r3, [r7, #23]
 80160b6:	4611      	mov	r1, r2
 80160b8:	4618      	mov	r0, r3
 80160ba:	f7ff fe8b 	bl	8015dd4 <GetLastFcntDown>
 80160be:	4603      	mov	r3, r0
 80160c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80160c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	d002      	beq.n	80160d2 <LoRaMacCryptoGetFCntDown+0x4e>
    {
        return cryptoStatus;
 80160cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80160d0:	e046      	b.n	8016160 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 80160d2:	69fb      	ldr	r3, [r7, #28]
 80160d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80160d8:	d103      	bne.n	80160e2 <LoRaMacCryptoGetFCntDown+0x5e>
    {
        *currentDown = frameFcnt;
 80160da:	68fb      	ldr	r3, [r7, #12]
 80160dc:	693a      	ldr	r2, [r7, #16]
 80160de:	601a      	str	r2, [r3, #0]
 80160e0:	e01e      	b.n	8016120 <LoRaMacCryptoGetFCntDown+0x9c>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 80160e2:	69fb      	ldr	r3, [r7, #28]
 80160e4:	b29b      	uxth	r3, r3
 80160e6:	693a      	ldr	r2, [r7, #16]
 80160e8:	1ad3      	subs	r3, r2, r3
 80160ea:	627b      	str	r3, [r7, #36]	@ 0x24

        if( fCntDiff > 0 )
 80160ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	dd05      	ble.n	80160fe <LoRaMacCryptoGetFCntDown+0x7a>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 80160f2:	69fa      	ldr	r2, [r7, #28]
 80160f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160f6:	441a      	add	r2, r3
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	601a      	str	r2, [r3, #0]
 80160fc:	e010      	b.n	8016120 <LoRaMacCryptoGetFCntDown+0x9c>
        }
        else if( fCntDiff == 0 )
 80160fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016100:	2b00      	cmp	r3, #0
 8016102:	d104      	bne.n	801610e <LoRaMacCryptoGetFCntDown+0x8a>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8016104:	69fa      	ldr	r2, [r7, #28]
 8016106:	68fb      	ldr	r3, [r7, #12]
 8016108:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 801610a:	2307      	movs	r3, #7
 801610c:	e028      	b.n	8016160 <LoRaMacCryptoGetFCntDown+0xdc>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 801610e:	69fb      	ldr	r3, [r7, #28]
 8016110:	0c1b      	lsrs	r3, r3, #16
 8016112:	041b      	lsls	r3, r3, #16
 8016114:	693a      	ldr	r2, [r7, #16]
 8016116:	4413      	add	r3, r2
 8016118:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 801611c:	68fb      	ldr	r3, [r7, #12]
 801611e:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8016120:	4b12      	ldr	r3, [pc, #72]	@ (801616c <LoRaMacCryptoGetFCntDown+0xe8>)
 8016122:	681b      	ldr	r3, [r3, #0]
 8016124:	789b      	ldrb	r3, [r3, #2]
 8016126:	2b00      	cmp	r3, #0
 8016128:	d119      	bne.n	801615e <LoRaMacCryptoGetFCntDown+0xda>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 801612a:	68fb      	ldr	r3, [r7, #12]
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	2200      	movs	r2, #0
 8016130:	603b      	str	r3, [r7, #0]
 8016132:	607a      	str	r2, [r7, #4]
 8016134:	69fb      	ldr	r3, [r7, #28]
 8016136:	2200      	movs	r2, #0
 8016138:	469a      	mov	sl, r3
 801613a:	4693      	mov	fp, r2
 801613c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016140:	4611      	mov	r1, r2
 8016142:	ebb1 040a 	subs.w	r4, r1, sl
 8016146:	eb63 050b 	sbc.w	r5, r3, fp
 801614a:	8abb      	ldrh	r3, [r7, #20]
 801614c:	2200      	movs	r2, #0
 801614e:	4698      	mov	r8, r3
 8016150:	4691      	mov	r9, r2
 8016152:	4544      	cmp	r4, r8
 8016154:	eb75 0309 	sbcs.w	r3, r5, r9
 8016158:	db01      	blt.n	801615e <LoRaMacCryptoGetFCntDown+0xda>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 801615a:	2308      	movs	r3, #8
 801615c:	e000      	b.n	8016160 <LoRaMacCryptoGetFCntDown+0xdc>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801615e:	2300      	movs	r3, #0
}
 8016160:	4618      	mov	r0, r3
 8016162:	3728      	adds	r7, #40	@ 0x28
 8016164:	46bd      	mov	sp, r7
 8016166:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801616a:	bf00      	nop
 801616c:	20001290 	.word	0x20001290

08016170 <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8016170:	b480      	push	{r7}
 8016172:	b083      	sub	sp, #12
 8016174:	af00      	add	r7, sp, #0
 8016176:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	2b00      	cmp	r3, #0
 801617c:	d101      	bne.n	8016182 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801617e:	230a      	movs	r3, #10
 8016180:	e006      	b.n	8016190 <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8016182:	4b06      	ldr	r3, [pc, #24]	@ (801619c <LoRaMacCryptoSetMulticastReference+0x2c>)
 8016184:	681b      	ldr	r3, [r3, #0]
 8016186:	f103 021c 	add.w	r2, r3, #28
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 801618e:	2300      	movs	r3, #0
}
 8016190:	4618      	mov	r0, r3
 8016192:	370c      	adds	r7, #12
 8016194:	46bd      	mov	sp, r7
 8016196:	bc80      	pop	{r7}
 8016198:	4770      	bx	lr
 801619a:	bf00      	nop
 801619c:	20001290 	.word	0x20001290

080161a0 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 80161a0:	b580      	push	{r7, lr}
 80161a2:	b082      	sub	sp, #8
 80161a4:	af00      	add	r7, sp, #0
 80161a6:	4603      	mov	r3, r0
 80161a8:	6039      	str	r1, [r7, #0]
 80161aa:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 80161ac:	79fb      	ldrb	r3, [r7, #7]
 80161ae:	6839      	ldr	r1, [r7, #0]
 80161b0:	4618      	mov	r0, r3
 80161b2:	f7f8 fb79 	bl	800e8a8 <SecureElementSetKey>
 80161b6:	4603      	mov	r3, r0
 80161b8:	2b00      	cmp	r3, #0
 80161ba:	d001      	beq.n	80161c0 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80161bc:	230f      	movs	r3, #15
 80161be:	e014      	b.n	80161ea <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 80161c0:	79fb      	ldrb	r3, [r7, #7]
 80161c2:	2b00      	cmp	r3, #0
 80161c4:	d110      	bne.n	80161e8 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 80161c6:	79fb      	ldrb	r3, [r7, #7]
 80161c8:	4618      	mov	r0, r3
 80161ca:	f000 fa1d 	bl	8016608 <LoRaMacCryptoDeriveMcRootKey>
 80161ce:	4603      	mov	r3, r0
 80161d0:	2b00      	cmp	r3, #0
 80161d2:	d001      	beq.n	80161d8 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80161d4:	230f      	movs	r3, #15
 80161d6:	e008      	b.n	80161ea <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80161d8:	2004      	movs	r0, #4
 80161da:	f000 fa43 	bl	8016664 <LoRaMacCryptoDeriveMcKEKey>
 80161de:	4603      	mov	r3, r0
 80161e0:	2b00      	cmp	r3, #0
 80161e2:	d001      	beq.n	80161e8 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80161e4:	230f      	movs	r3, #15
 80161e6:	e000      	b.n	80161ea <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80161e8:	2300      	movs	r3, #0
}
 80161ea:	4618      	mov	r0, r3
 80161ec:	3708      	adds	r7, #8
 80161ee:	46bd      	mov	sp, r7
 80161f0:	bd80      	pop	{r7, pc}
	...

080161f4 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80161f4:	b580      	push	{r7, lr}
 80161f6:	b086      	sub	sp, #24
 80161f8:	af02      	add	r7, sp, #8
 80161fa:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	2b00      	cmp	r3, #0
 8016200:	d101      	bne.n	8016206 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016202:	230a      	movs	r3, #10
 8016204:	e036      	b.n	8016274 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8016206:	2301      	movs	r3, #1
 8016208:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 801620a:	2300      	movs	r3, #0
 801620c:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 801620e:	f107 0308 	add.w	r3, r7, #8
 8016212:	4618      	mov	r0, r3
 8016214:	f7f8 fd2c 	bl	800ec70 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 8016218:	68ba      	ldr	r2, [r7, #8]
 801621a:	4b18      	ldr	r3, [pc, #96]	@ (801627c <LoRaMacCryptoPrepareJoinRequest+0x88>)
 801621c:	681b      	ldr	r3, [r3, #0]
 801621e:	b292      	uxth	r2, r2
 8016220:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8016222:	4b16      	ldr	r3, [pc, #88]	@ (801627c <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8016224:	685b      	ldr	r3, [r3, #4]
 8016226:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 8016228:	4b14      	ldr	r3, [pc, #80]	@ (801627c <LoRaMacCryptoPrepareJoinRequest+0x88>)
 801622a:	681b      	ldr	r3, [r3, #0]
 801622c:	889a      	ldrh	r2, [r3, #4]
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016232:	6878      	ldr	r0, [r7, #4]
 8016234:	f000 fbfb 	bl	8016a2e <LoRaMacSerializerJoinRequest>
 8016238:	4603      	mov	r3, r0
 801623a:	2b00      	cmp	r3, #0
 801623c:	d001      	beq.n	8016242 <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801623e:	2311      	movs	r3, #17
 8016240:	e018      	b.n	8016274 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	6819      	ldr	r1, [r3, #0]
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	3318      	adds	r3, #24
 801624a:	7bfa      	ldrb	r2, [r7, #15]
 801624c:	9300      	str	r3, [sp, #0]
 801624e:	4613      	mov	r3, r2
 8016250:	2213      	movs	r2, #19
 8016252:	2000      	movs	r0, #0
 8016254:	f7f8 fb8c 	bl	800e970 <SecureElementComputeAesCmac>
 8016258:	4603      	mov	r3, r0
 801625a:	2b00      	cmp	r3, #0
 801625c:	d001      	beq.n	8016262 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801625e:	230f      	movs	r3, #15
 8016260:	e008      	b.n	8016274 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016262:	6878      	ldr	r0, [r7, #4]
 8016264:	f000 fbe3 	bl	8016a2e <LoRaMacSerializerJoinRequest>
 8016268:	4603      	mov	r3, r0
 801626a:	2b00      	cmp	r3, #0
 801626c:	d001      	beq.n	8016272 <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801626e:	2311      	movs	r3, #17
 8016270:	e000      	b.n	8016274 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016272:	2300      	movs	r3, #0
}
 8016274:	4618      	mov	r0, r3
 8016276:	3710      	adds	r7, #16
 8016278:	46bd      	mov	sp, r7
 801627a:	bd80      	pop	{r7, pc}
 801627c:	20001290 	.word	0x20001290

08016280 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8016280:	b590      	push	{r4, r7, lr}
 8016282:	b095      	sub	sp, #84	@ 0x54
 8016284:	af04      	add	r7, sp, #16
 8016286:	4603      	mov	r3, r0
 8016288:	60b9      	str	r1, [r7, #8]
 801628a:	607a      	str	r2, [r7, #4]
 801628c:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	2b00      	cmp	r3, #0
 8016292:	d002      	beq.n	801629a <LoRaMacCryptoHandleJoinAccept+0x1a>
 8016294:	68bb      	ldr	r3, [r7, #8]
 8016296:	2b00      	cmp	r3, #0
 8016298:	d101      	bne.n	801629e <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801629a:	230a      	movs	r3, #10
 801629c:	e09b      	b.n	80163d6 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801629e:	2313      	movs	r3, #19
 80162a0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 80162a4:	2300      	movs	r3, #0
 80162a6:	617b      	str	r3, [r7, #20]
 80162a8:	f107 0318 	add.w	r3, r7, #24
 80162ac:	221d      	movs	r2, #29
 80162ae:	2100      	movs	r1, #0
 80162b0:	4618      	mov	r0, r3
 80162b2:	f007 f8b9 	bl	801d428 <memset>
    uint8_t versionMinor         = 0;
 80162b6:	2300      	movs	r3, #0
 80162b8:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 80162ba:	4b49      	ldr	r3, [pc, #292]	@ (80163e0 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	3304      	adds	r3, #4
 80162c0:	63bb      	str	r3, [r7, #56]	@ 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 80162c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80162c4:	781b      	ldrb	r3, [r3, #0]
 80162c6:	461c      	mov	r4, r3
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	6819      	ldr	r1, [r3, #0]
 80162cc:	687b      	ldr	r3, [r7, #4]
 80162ce:	791b      	ldrb	r3, [r3, #4]
 80162d0:	7bf8      	ldrb	r0, [r7, #15]
 80162d2:	f107 0213 	add.w	r2, r7, #19
 80162d6:	9202      	str	r2, [sp, #8]
 80162d8:	f107 0214 	add.w	r2, r7, #20
 80162dc:	9201      	str	r2, [sp, #4]
 80162de:	9300      	str	r3, [sp, #0]
 80162e0:	460b      	mov	r3, r1
 80162e2:	4622      	mov	r2, r4
 80162e4:	68b9      	ldr	r1, [r7, #8]
 80162e6:	f7f8 fc45 	bl	800eb74 <SecureElementProcessJoinAccept>
 80162ea:	4603      	mov	r3, r0
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	d001      	beq.n	80162f4 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80162f0:	230f      	movs	r3, #15
 80162f2:	e070      	b.n	80163d6 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	6818      	ldr	r0, [r3, #0]
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	791b      	ldrb	r3, [r3, #4]
 80162fc:	461a      	mov	r2, r3
 80162fe:	f107 0314 	add.w	r3, r7, #20
 8016302:	4619      	mov	r1, r3
 8016304:	f002 fec3 	bl	801908e <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8016308:	6878      	ldr	r0, [r7, #4]
 801630a:	f000 f9d3 	bl	80166b4 <LoRaMacParserJoinAccept>
 801630e:	4603      	mov	r3, r0
 8016310:	2b00      	cmp	r3, #0
 8016312:	d001      	beq.n	8016318 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8016314:	2310      	movs	r3, #16
 8016316:	e05e      	b.n	80163d6 <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 8016318:	2000      	movs	r0, #0
 801631a:	f000 f975 	bl	8016608 <LoRaMacCryptoDeriveMcRootKey>
 801631e:	4603      	mov	r3, r0
 8016320:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016324:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016328:	2b00      	cmp	r3, #0
 801632a:	d002      	beq.n	8016332 <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 801632c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016330:	e051      	b.n	80163d6 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 8016332:	2004      	movs	r0, #4
 8016334:	f000 f996 	bl	8016664 <LoRaMacCryptoDeriveMcKEKey>
 8016338:	4603      	mov	r3, r0
 801633a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801633e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016342:	2b00      	cmp	r3, #0
 8016344:	d002      	beq.n	801634c <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 8016346:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801634a:	e044      	b.n	80163d6 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 801634c:	687b      	ldr	r3, [r7, #4]
 801634e:	1d99      	adds	r1, r3, #6
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	f103 0209 	add.w	r2, r3, #9
 8016356:	4b22      	ldr	r3, [pc, #136]	@ (80163e0 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8016358:	681b      	ldr	r3, [r3, #0]
 801635a:	3304      	adds	r3, #4
 801635c:	2003      	movs	r0, #3
 801635e:	f7ff fce3 	bl	8015d28 <DeriveSessionKey10x>
 8016362:	4603      	mov	r3, r0
 8016364:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016368:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801636c:	2b00      	cmp	r3, #0
 801636e:	d002      	beq.n	8016376 <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 8016370:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016374:	e02f      	b.n	80163d6 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	1d99      	adds	r1, r3, #6
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	f103 0209 	add.w	r2, r3, #9
 8016380:	4b17      	ldr	r3, [pc, #92]	@ (80163e0 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8016382:	681b      	ldr	r3, [r3, #0]
 8016384:	3304      	adds	r3, #4
 8016386:	2002      	movs	r0, #2
 8016388:	f7ff fcce 	bl	8015d28 <DeriveSessionKey10x>
 801638c:	4603      	mov	r3, r0
 801638e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016392:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016396:	2b00      	cmp	r3, #0
 8016398:	d002      	beq.n	80163a0 <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 801639a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801639e:	e01a      	b.n	80163d6 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 80163a0:	4b0f      	ldr	r3, [pc, #60]	@ (80163e0 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80163a2:	681b      	ldr	r3, [r3, #0]
 80163a4:	7cfa      	ldrb	r2, [r7, #19]
 80163a6:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 80163a8:	4b0d      	ldr	r3, [pc, #52]	@ (80163e0 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80163aa:	681b      	ldr	r3, [r3, #0]
 80163ac:	2200      	movs	r2, #0
 80163ae:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80163b0:	4b0b      	ldr	r3, [pc, #44]	@ (80163e0 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80163b2:	681b      	ldr	r3, [r3, #0]
 80163b4:	f04f 32ff 	mov.w	r2, #4294967295
 80163b8:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80163ba:	4b09      	ldr	r3, [pc, #36]	@ (80163e0 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80163bc:	681b      	ldr	r3, [r3, #0]
 80163be:	f04f 32ff 	mov.w	r2, #4294967295
 80163c2:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80163c4:	4b06      	ldr	r3, [pc, #24]	@ (80163e0 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80163c6:	681b      	ldr	r3, [r3, #0]
 80163c8:	f04f 32ff 	mov.w	r2, #4294967295
 80163cc:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 80163ce:	4b04      	ldr	r3, [pc, #16]	@ (80163e0 <LoRaMacCryptoHandleJoinAccept+0x160>)
 80163d0:	685b      	ldr	r3, [r3, #4]
 80163d2:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 80163d4:	2300      	movs	r3, #0
}
 80163d6:	4618      	mov	r0, r3
 80163d8:	3744      	adds	r7, #68	@ 0x44
 80163da:	46bd      	mov	sp, r7
 80163dc:	bd90      	pop	{r4, r7, pc}
 80163de:	bf00      	nop
 80163e0:	20001290 	.word	0x20001290

080163e4 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 80163e4:	b590      	push	{r4, r7, lr}
 80163e6:	b08b      	sub	sp, #44	@ 0x2c
 80163e8:	af04      	add	r7, sp, #16
 80163ea:	60f8      	str	r0, [r7, #12]
 80163ec:	607b      	str	r3, [r7, #4]
 80163ee:	460b      	mov	r3, r1
 80163f0:	72fb      	strb	r3, [r7, #11]
 80163f2:	4613      	mov	r3, r2
 80163f4:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80163f6:	2313      	movs	r3, #19
 80163f8:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80163fa:	2303      	movs	r3, #3
 80163fc:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	2b00      	cmp	r3, #0
 8016402:	d101      	bne.n	8016408 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016404:	230a      	movs	r3, #10
 8016406:	e061      	b.n	80164cc <LoRaMacCryptoSecureMessage+0xe8>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 8016408:	4b32      	ldr	r3, [pc, #200]	@ (80164d4 <LoRaMacCryptoSecureMessage+0xf0>)
 801640a:	681b      	ldr	r3, [r3, #0]
 801640c:	68db      	ldr	r3, [r3, #12]
 801640e:	68fa      	ldr	r2, [r7, #12]
 8016410:	429a      	cmp	r2, r3
 8016412:	d201      	bcs.n	8016418 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8016414:	2306      	movs	r3, #6
 8016416:	e059      	b.n	80164cc <LoRaMacCryptoSecureMessage+0xe8>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801641e:	2b00      	cmp	r3, #0
 8016420:	d101      	bne.n	8016426 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8016422:	2302      	movs	r3, #2
 8016424:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 8016426:	4b2b      	ldr	r3, [pc, #172]	@ (80164d4 <LoRaMacCryptoSecureMessage+0xf0>)
 8016428:	681b      	ldr	r3, [r3, #0]
 801642a:	68db      	ldr	r3, [r3, #12]
 801642c:	68fa      	ldr	r2, [r7, #12]
 801642e:	429a      	cmp	r2, r3
 8016430:	d916      	bls.n	8016460 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801643c:	b219      	sxth	r1, r3
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	689c      	ldr	r4, [r3, #8]
 8016442:	7dfa      	ldrb	r2, [r7, #23]
 8016444:	68fb      	ldr	r3, [r7, #12]
 8016446:	9301      	str	r3, [sp, #4]
 8016448:	2300      	movs	r3, #0
 801644a:	9300      	str	r3, [sp, #0]
 801644c:	4623      	mov	r3, r4
 801644e:	f7ff fa77 	bl	8015940 <PayloadEncrypt>
 8016452:	4603      	mov	r3, r0
 8016454:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016456:	7dbb      	ldrb	r3, [r7, #22]
 8016458:	2b00      	cmp	r3, #0
 801645a:	d001      	beq.n	8016460 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 801645c:	7dbb      	ldrb	r3, [r7, #22]
 801645e:	e035      	b.n	80164cc <LoRaMacCryptoSecureMessage+0xe8>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016460:	6878      	ldr	r0, [r7, #4]
 8016462:	f000 fb66 	bl	8016b32 <LoRaMacSerializerData>
 8016466:	4603      	mov	r3, r0
 8016468:	2b00      	cmp	r3, #0
 801646a:	d001      	beq.n	8016470 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801646c:	2311      	movs	r3, #17
 801646e:	e02d      	b.n	80164cc <LoRaMacCryptoSecureMessage+0xe8>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8016470:	2302      	movs	r3, #2
 8016472:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	6818      	ldr	r0, [r3, #0]
 8016478:	687b      	ldr	r3, [r7, #4]
 801647a:	791b      	ldrb	r3, [r3, #4]
 801647c:	3b04      	subs	r3, #4
 801647e:	b299      	uxth	r1, r3
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	689b      	ldr	r3, [r3, #8]
 8016484:	687a      	ldr	r2, [r7, #4]
 8016486:	322c      	adds	r2, #44	@ 0x2c
 8016488:	7dfc      	ldrb	r4, [r7, #23]
 801648a:	9203      	str	r2, [sp, #12]
 801648c:	68fa      	ldr	r2, [r7, #12]
 801648e:	9202      	str	r2, [sp, #8]
 8016490:	9301      	str	r3, [sp, #4]
 8016492:	2300      	movs	r3, #0
 8016494:	9300      	str	r3, [sp, #0]
 8016496:	2300      	movs	r3, #0
 8016498:	4622      	mov	r2, r4
 801649a:	f7ff fb52 	bl	8015b42 <ComputeCmacB0>
 801649e:	4603      	mov	r3, r0
 80164a0:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80164a2:	7dbb      	ldrb	r3, [r7, #22]
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	d001      	beq.n	80164ac <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 80164a8:	7dbb      	ldrb	r3, [r7, #22]
 80164aa:	e00f      	b.n	80164cc <LoRaMacCryptoSecureMessage+0xe8>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80164ac:	6878      	ldr	r0, [r7, #4]
 80164ae:	f000 fb40 	bl	8016b32 <LoRaMacSerializerData>
 80164b2:	4603      	mov	r3, r0
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d001      	beq.n	80164bc <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80164b8:	2311      	movs	r3, #17
 80164ba:	e007      	b.n	80164cc <LoRaMacCryptoSecureMessage+0xe8>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 80164bc:	4b05      	ldr	r3, [pc, #20]	@ (80164d4 <LoRaMacCryptoSecureMessage+0xf0>)
 80164be:	681b      	ldr	r3, [r3, #0]
 80164c0:	68fa      	ldr	r2, [r7, #12]
 80164c2:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80164c4:	4b03      	ldr	r3, [pc, #12]	@ (80164d4 <LoRaMacCryptoSecureMessage+0xf0>)
 80164c6:	685b      	ldr	r3, [r3, #4]
 80164c8:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 80164ca:	2300      	movs	r3, #0
}
 80164cc:	4618      	mov	r0, r3
 80164ce:	371c      	adds	r7, #28
 80164d0:	46bd      	mov	sp, r7
 80164d2:	bd90      	pop	{r4, r7, pc}
 80164d4:	20001290 	.word	0x20001290

080164d8 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80164d8:	b590      	push	{r4, r7, lr}
 80164da:	b08b      	sub	sp, #44	@ 0x2c
 80164dc:	af04      	add	r7, sp, #16
 80164de:	60b9      	str	r1, [r7, #8]
 80164e0:	607b      	str	r3, [r7, #4]
 80164e2:	4603      	mov	r3, r0
 80164e4:	73fb      	strb	r3, [r7, #15]
 80164e6:	4613      	mov	r3, r2
 80164e8:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 80164ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	d101      	bne.n	80164f4 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80164f0:	230a      	movs	r3, #10
 80164f2:	e083      	b.n	80165fc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 80164f4:	7bbb      	ldrb	r3, [r7, #14]
 80164f6:	6879      	ldr	r1, [r7, #4]
 80164f8:	4618      	mov	r0, r3
 80164fa:	f7ff fcb9 	bl	8015e70 <CheckFCntDown>
 80164fe:	4603      	mov	r3, r0
 8016500:	f083 0301 	eor.w	r3, r3, #1
 8016504:	b2db      	uxtb	r3, r3
 8016506:	2b00      	cmp	r3, #0
 8016508:	d001      	beq.n	801650e <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801650a:	2306      	movs	r3, #6
 801650c:	e076      	b.n	80165fc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801650e:	2313      	movs	r3, #19
 8016510:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8016512:	2303      	movs	r3, #3
 8016514:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8016516:	2302      	movs	r3, #2
 8016518:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801651a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801651c:	f000 f995 	bl	801684a <LoRaMacParserData>
 8016520:	4603      	mov	r3, r0
 8016522:	2b00      	cmp	r3, #0
 8016524:	d001      	beq.n	801652a <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8016526:	2310      	movs	r3, #16
 8016528:	e068      	b.n	80165fc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 801652a:	f107 0210 	add.w	r2, r7, #16
 801652e:	7bfb      	ldrb	r3, [r7, #15]
 8016530:	4611      	mov	r1, r2
 8016532:	4618      	mov	r0, r3
 8016534:	f7ff fbd2 	bl	8015cdc <GetKeyAddrItem>
 8016538:	4603      	mov	r3, r0
 801653a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801653c:	7d7b      	ldrb	r3, [r7, #21]
 801653e:	2b00      	cmp	r3, #0
 8016540:	d001      	beq.n	8016546 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8016542:	7d7b      	ldrb	r3, [r7, #21]
 8016544:	e05a      	b.n	80165fc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8016546:	693b      	ldr	r3, [r7, #16]
 8016548:	785b      	ldrb	r3, [r3, #1]
 801654a:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801654c:	693b      	ldr	r3, [r7, #16]
 801654e:	789b      	ldrb	r3, [r3, #2]
 8016550:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8016552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016554:	689b      	ldr	r3, [r3, #8]
 8016556:	68ba      	ldr	r2, [r7, #8]
 8016558:	429a      	cmp	r2, r3
 801655a:	d001      	beq.n	8016560 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801655c:	2302      	movs	r3, #2
 801655e:	e04d      	b.n	80165fc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8016560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016562:	7b1b      	ldrb	r3, [r3, #12]
 8016564:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8016568:	b2db      	uxtb	r3, r3
 801656a:	2b00      	cmp	r3, #0
 801656c:	bf14      	ite	ne
 801656e:	2301      	movne	r3, #1
 8016570:	2300      	moveq	r3, #0
 8016572:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8016574:	4b23      	ldr	r3, [pc, #140]	@ (8016604 <LoRaMacCryptoUnsecureMessage+0x12c>)
 8016576:	681b      	ldr	r3, [r3, #0]
 8016578:	789b      	ldrb	r3, [r3, #2]
 801657a:	2b00      	cmp	r3, #0
 801657c:	d101      	bne.n	8016582 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801657e:	2300      	movs	r3, #0
 8016580:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8016582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016584:	6818      	ldr	r0, [r3, #0]
 8016586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016588:	791b      	ldrb	r3, [r3, #4]
 801658a:	3b04      	subs	r3, #4
 801658c:	b299      	uxth	r1, r3
 801658e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016592:	7dbc      	ldrb	r4, [r7, #22]
 8016594:	7d3a      	ldrb	r2, [r7, #20]
 8016596:	9303      	str	r3, [sp, #12]
 8016598:	687b      	ldr	r3, [r7, #4]
 801659a:	9302      	str	r3, [sp, #8]
 801659c:	68bb      	ldr	r3, [r7, #8]
 801659e:	9301      	str	r3, [sp, #4]
 80165a0:	2301      	movs	r3, #1
 80165a2:	9300      	str	r3, [sp, #0]
 80165a4:	4623      	mov	r3, r4
 80165a6:	f7ff fb0a 	bl	8015bbe <VerifyCmacB0>
 80165aa:	4603      	mov	r3, r0
 80165ac:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80165ae:	7d7b      	ldrb	r3, [r7, #21]
 80165b0:	2b00      	cmp	r3, #0
 80165b2:	d001      	beq.n	80165b8 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 80165b4:	7d7b      	ldrb	r3, [r7, #21]
 80165b6:	e021      	b.n	80165fc <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80165b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80165be:	2b00      	cmp	r3, #0
 80165c0:	d101      	bne.n	80165c6 <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80165c2:	2302      	movs	r3, #2
 80165c4:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80165c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165c8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80165ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80165d0:	b219      	sxth	r1, r3
 80165d2:	7dfa      	ldrb	r2, [r7, #23]
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	9301      	str	r3, [sp, #4]
 80165d8:	2301      	movs	r3, #1
 80165da:	9300      	str	r3, [sp, #0]
 80165dc:	68bb      	ldr	r3, [r7, #8]
 80165de:	f7ff f9af 	bl	8015940 <PayloadEncrypt>
 80165e2:	4603      	mov	r3, r0
 80165e4:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80165e6:	7d7b      	ldrb	r3, [r7, #21]
 80165e8:	2b00      	cmp	r3, #0
 80165ea:	d001      	beq.n	80165f0 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 80165ec:	7d7b      	ldrb	r3, [r7, #21]
 80165ee:	e005      	b.n	80165fc <LoRaMacCryptoUnsecureMessage+0x124>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 80165f0:	7bbb      	ldrb	r3, [r7, #14]
 80165f2:	6879      	ldr	r1, [r7, #4]
 80165f4:	4618      	mov	r0, r3
 80165f6:	f7ff fc5f 	bl	8015eb8 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80165fa:	2300      	movs	r3, #0
}
 80165fc:	4618      	mov	r0, r3
 80165fe:	371c      	adds	r7, #28
 8016600:	46bd      	mov	sp, r7
 8016602:	bd90      	pop	{r4, r7, pc}
 8016604:	20001290 	.word	0x20001290

08016608 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 8016608:	b580      	push	{r7, lr}
 801660a:	b086      	sub	sp, #24
 801660c:	af00      	add	r7, sp, #0
 801660e:	4603      	mov	r3, r0
 8016610:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8016612:	79fb      	ldrb	r3, [r7, #7]
 8016614:	2b00      	cmp	r3, #0
 8016616:	d001      	beq.n	801661c <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8016618:	230b      	movs	r3, #11
 801661a:	e01d      	b.n	8016658 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 801661c:	2300      	movs	r3, #0
 801661e:	60bb      	str	r3, [r7, #8]
 8016620:	f107 030c 	add.w	r3, r7, #12
 8016624:	2200      	movs	r2, #0
 8016626:	601a      	str	r2, [r3, #0]
 8016628:	605a      	str	r2, [r3, #4]
 801662a:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 801662c:	4b0c      	ldr	r3, [pc, #48]	@ (8016660 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801662e:	681b      	ldr	r3, [r3, #0]
 8016630:	789b      	ldrb	r3, [r3, #2]
 8016632:	2b01      	cmp	r3, #1
 8016634:	d101      	bne.n	801663a <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 8016636:	2320      	movs	r3, #32
 8016638:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801663a:	4b09      	ldr	r3, [pc, #36]	@ (8016660 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801663c:	6818      	ldr	r0, [r3, #0]
 801663e:	79fa      	ldrb	r2, [r7, #7]
 8016640:	f107 0108 	add.w	r1, r7, #8
 8016644:	2304      	movs	r3, #4
 8016646:	6800      	ldr	r0, [r0, #0]
 8016648:	f7f8 fa49 	bl	800eade <SecureElementDeriveAndStoreKey>
 801664c:	4603      	mov	r3, r0
 801664e:	2b00      	cmp	r3, #0
 8016650:	d001      	beq.n	8016656 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016652:	230f      	movs	r3, #15
 8016654:	e000      	b.n	8016658 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016656:	2300      	movs	r3, #0
}
 8016658:	4618      	mov	r0, r3
 801665a:	3718      	adds	r7, #24
 801665c:	46bd      	mov	sp, r7
 801665e:	bd80      	pop	{r7, pc}
 8016660:	20001290 	.word	0x20001290

08016664 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8016664:	b580      	push	{r7, lr}
 8016666:	b086      	sub	sp, #24
 8016668:	af00      	add	r7, sp, #0
 801666a:	4603      	mov	r3, r0
 801666c:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 801666e:	79fb      	ldrb	r3, [r7, #7]
 8016670:	2b04      	cmp	r3, #4
 8016672:	d001      	beq.n	8016678 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8016674:	230b      	movs	r3, #11
 8016676:	e016      	b.n	80166a6 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 8016678:	2300      	movs	r3, #0
 801667a:	60bb      	str	r3, [r7, #8]
 801667c:	f107 030c 	add.w	r3, r7, #12
 8016680:	2200      	movs	r2, #0
 8016682:	601a      	str	r2, [r3, #0]
 8016684:	605a      	str	r2, [r3, #4]
 8016686:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8016688:	4b09      	ldr	r3, [pc, #36]	@ (80166b0 <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 801668a:	6818      	ldr	r0, [r3, #0]
 801668c:	79fa      	ldrb	r2, [r7, #7]
 801668e:	f107 0108 	add.w	r1, r7, #8
 8016692:	237f      	movs	r3, #127	@ 0x7f
 8016694:	6800      	ldr	r0, [r0, #0]
 8016696:	f7f8 fa22 	bl	800eade <SecureElementDeriveAndStoreKey>
 801669a:	4603      	mov	r3, r0
 801669c:	2b00      	cmp	r3, #0
 801669e:	d001      	beq.n	80166a4 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80166a0:	230f      	movs	r3, #15
 80166a2:	e000      	b.n	80166a6 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80166a4:	2300      	movs	r3, #0
}
 80166a6:	4618      	mov	r0, r3
 80166a8:	3718      	adds	r7, #24
 80166aa:	46bd      	mov	sp, r7
 80166ac:	bd80      	pop	{r7, pc}
 80166ae:	bf00      	nop
 80166b0:	20001290 	.word	0x20001290

080166b4 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 80166b4:	b580      	push	{r7, lr}
 80166b6:	b084      	sub	sp, #16
 80166b8:	af00      	add	r7, sp, #0
 80166ba:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	2b00      	cmp	r3, #0
 80166c0:	d003      	beq.n	80166ca <LoRaMacParserJoinAccept+0x16>
 80166c2:	687b      	ldr	r3, [r7, #4]
 80166c4:	681b      	ldr	r3, [r3, #0]
 80166c6:	2b00      	cmp	r3, #0
 80166c8:	d101      	bne.n	80166ce <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80166ca:	2302      	movs	r3, #2
 80166cc:	e0b9      	b.n	8016842 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 80166ce:	2300      	movs	r3, #0
 80166d0:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	681a      	ldr	r2, [r3, #0]
 80166d6:	89fb      	ldrh	r3, [r7, #14]
 80166d8:	1c59      	adds	r1, r3, #1
 80166da:	81f9      	strh	r1, [r7, #14]
 80166dc:	4413      	add	r3, r2
 80166de:	781a      	ldrb	r2, [r3, #0]
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	1d98      	adds	r0, r3, #6
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	681a      	ldr	r2, [r3, #0]
 80166ec:	89fb      	ldrh	r3, [r7, #14]
 80166ee:	4413      	add	r3, r2
 80166f0:	2203      	movs	r2, #3
 80166f2:	4619      	mov	r1, r3
 80166f4:	f002 fccb 	bl	801908e <memcpy1>
    bufItr = bufItr + 3;
 80166f8:	89fb      	ldrh	r3, [r7, #14]
 80166fa:	3303      	adds	r3, #3
 80166fc:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	f103 0009 	add.w	r0, r3, #9
 8016704:	687b      	ldr	r3, [r7, #4]
 8016706:	681a      	ldr	r2, [r3, #0]
 8016708:	89fb      	ldrh	r3, [r7, #14]
 801670a:	4413      	add	r3, r2
 801670c:	2203      	movs	r2, #3
 801670e:	4619      	mov	r1, r3
 8016710:	f002 fcbd 	bl	801908e <memcpy1>
    bufItr = bufItr + 3;
 8016714:	89fb      	ldrh	r3, [r7, #14]
 8016716:	3303      	adds	r3, #3
 8016718:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	681a      	ldr	r2, [r3, #0]
 801671e:	89fb      	ldrh	r3, [r7, #14]
 8016720:	1c59      	adds	r1, r3, #1
 8016722:	81f9      	strh	r1, [r7, #14]
 8016724:	4413      	add	r3, r2
 8016726:	781b      	ldrb	r3, [r3, #0]
 8016728:	461a      	mov	r2, r3
 801672a:	687b      	ldr	r3, [r7, #4]
 801672c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	681a      	ldr	r2, [r3, #0]
 8016732:	89fb      	ldrh	r3, [r7, #14]
 8016734:	1c59      	adds	r1, r3, #1
 8016736:	81f9      	strh	r1, [r7, #14]
 8016738:	4413      	add	r3, r2
 801673a:	781b      	ldrb	r3, [r3, #0]
 801673c:	021a      	lsls	r2, r3, #8
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	68db      	ldr	r3, [r3, #12]
 8016742:	431a      	orrs	r2, r3
 8016744:	687b      	ldr	r3, [r7, #4]
 8016746:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	681a      	ldr	r2, [r3, #0]
 801674c:	89fb      	ldrh	r3, [r7, #14]
 801674e:	1c59      	adds	r1, r3, #1
 8016750:	81f9      	strh	r1, [r7, #14]
 8016752:	4413      	add	r3, r2
 8016754:	781b      	ldrb	r3, [r3, #0]
 8016756:	041a      	lsls	r2, r3, #16
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	68db      	ldr	r3, [r3, #12]
 801675c:	431a      	orrs	r2, r3
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	681a      	ldr	r2, [r3, #0]
 8016766:	89fb      	ldrh	r3, [r7, #14]
 8016768:	1c59      	adds	r1, r3, #1
 801676a:	81f9      	strh	r1, [r7, #14]
 801676c:	4413      	add	r3, r2
 801676e:	781b      	ldrb	r3, [r3, #0]
 8016770:	061a      	lsls	r2, r3, #24
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	68db      	ldr	r3, [r3, #12]
 8016776:	431a      	orrs	r2, r3
 8016778:	687b      	ldr	r3, [r7, #4]
 801677a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 801677c:	687b      	ldr	r3, [r7, #4]
 801677e:	681a      	ldr	r2, [r3, #0]
 8016780:	89fb      	ldrh	r3, [r7, #14]
 8016782:	1c59      	adds	r1, r3, #1
 8016784:	81f9      	strh	r1, [r7, #14]
 8016786:	4413      	add	r3, r2
 8016788:	781a      	ldrb	r2, [r3, #0]
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801678e:	687b      	ldr	r3, [r7, #4]
 8016790:	681a      	ldr	r2, [r3, #0]
 8016792:	89fb      	ldrh	r3, [r7, #14]
 8016794:	1c59      	adds	r1, r3, #1
 8016796:	81f9      	strh	r1, [r7, #14]
 8016798:	4413      	add	r3, r2
 801679a:	781a      	ldrb	r2, [r3, #0]
 801679c:	687b      	ldr	r3, [r7, #4]
 801679e:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 80167a0:	687b      	ldr	r3, [r7, #4]
 80167a2:	791b      	ldrb	r3, [r3, #4]
 80167a4:	1f1a      	subs	r2, r3, #4
 80167a6:	89fb      	ldrh	r3, [r7, #14]
 80167a8:	1ad3      	subs	r3, r2, r3
 80167aa:	2b10      	cmp	r3, #16
 80167ac:	d10e      	bne.n	80167cc <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	f103 0012 	add.w	r0, r3, #18
 80167b4:	687b      	ldr	r3, [r7, #4]
 80167b6:	681a      	ldr	r2, [r3, #0]
 80167b8:	89fb      	ldrh	r3, [r7, #14]
 80167ba:	4413      	add	r3, r2
 80167bc:	2210      	movs	r2, #16
 80167be:	4619      	mov	r1, r3
 80167c0:	f002 fc65 	bl	801908e <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80167c4:	89fb      	ldrh	r3, [r7, #14]
 80167c6:	3310      	adds	r3, #16
 80167c8:	81fb      	strh	r3, [r7, #14]
 80167ca:	e008      	b.n	80167de <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80167cc:	687b      	ldr	r3, [r7, #4]
 80167ce:	791b      	ldrb	r3, [r3, #4]
 80167d0:	1f1a      	subs	r2, r3, #4
 80167d2:	89fb      	ldrh	r3, [r7, #14]
 80167d4:	1ad3      	subs	r3, r2, r3
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	dd01      	ble.n	80167de <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80167da:	2301      	movs	r3, #1
 80167dc:	e031      	b.n	8016842 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	681a      	ldr	r2, [r3, #0]
 80167e2:	89fb      	ldrh	r3, [r7, #14]
 80167e4:	1c59      	adds	r1, r3, #1
 80167e6:	81f9      	strh	r1, [r7, #14]
 80167e8:	4413      	add	r3, r2
 80167ea:	781b      	ldrb	r3, [r3, #0]
 80167ec:	461a      	mov	r2, r3
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80167f2:	687b      	ldr	r3, [r7, #4]
 80167f4:	681a      	ldr	r2, [r3, #0]
 80167f6:	89fb      	ldrh	r3, [r7, #14]
 80167f8:	1c59      	adds	r1, r3, #1
 80167fa:	81f9      	strh	r1, [r7, #14]
 80167fc:	4413      	add	r3, r2
 80167fe:	781b      	ldrb	r3, [r3, #0]
 8016800:	021a      	lsls	r2, r3, #8
 8016802:	687b      	ldr	r3, [r7, #4]
 8016804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016806:	431a      	orrs	r2, r3
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801680c:	687b      	ldr	r3, [r7, #4]
 801680e:	681a      	ldr	r2, [r3, #0]
 8016810:	89fb      	ldrh	r3, [r7, #14]
 8016812:	1c59      	adds	r1, r3, #1
 8016814:	81f9      	strh	r1, [r7, #14]
 8016816:	4413      	add	r3, r2
 8016818:	781b      	ldrb	r3, [r3, #0]
 801681a:	041a      	lsls	r2, r3, #16
 801681c:	687b      	ldr	r3, [r7, #4]
 801681e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016820:	431a      	orrs	r2, r3
 8016822:	687b      	ldr	r3, [r7, #4]
 8016824:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	681a      	ldr	r2, [r3, #0]
 801682a:	89fb      	ldrh	r3, [r7, #14]
 801682c:	1c59      	adds	r1, r3, #1
 801682e:	81f9      	strh	r1, [r7, #14]
 8016830:	4413      	add	r3, r2
 8016832:	781b      	ldrb	r3, [r3, #0]
 8016834:	061a      	lsls	r2, r3, #24
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801683a:	431a      	orrs	r2, r3
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 8016840:	2300      	movs	r3, #0
}
 8016842:	4618      	mov	r0, r3
 8016844:	3710      	adds	r7, #16
 8016846:	46bd      	mov	sp, r7
 8016848:	bd80      	pop	{r7, pc}

0801684a <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 801684a:	b580      	push	{r7, lr}
 801684c:	b084      	sub	sp, #16
 801684e:	af00      	add	r7, sp, #0
 8016850:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8016852:	687b      	ldr	r3, [r7, #4]
 8016854:	2b00      	cmp	r3, #0
 8016856:	d003      	beq.n	8016860 <LoRaMacParserData+0x16>
 8016858:	687b      	ldr	r3, [r7, #4]
 801685a:	681b      	ldr	r3, [r3, #0]
 801685c:	2b00      	cmp	r3, #0
 801685e:	d101      	bne.n	8016864 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8016860:	2302      	movs	r3, #2
 8016862:	e0e0      	b.n	8016a26 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 8016864:	2300      	movs	r3, #0
 8016866:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8016868:	687b      	ldr	r3, [r7, #4]
 801686a:	681a      	ldr	r2, [r3, #0]
 801686c:	89fb      	ldrh	r3, [r7, #14]
 801686e:	1c59      	adds	r1, r3, #1
 8016870:	81f9      	strh	r1, [r7, #14]
 8016872:	4413      	add	r3, r2
 8016874:	781a      	ldrb	r2, [r3, #0]
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801687a:	687b      	ldr	r3, [r7, #4]
 801687c:	681a      	ldr	r2, [r3, #0]
 801687e:	89fb      	ldrh	r3, [r7, #14]
 8016880:	1c59      	adds	r1, r3, #1
 8016882:	81f9      	strh	r1, [r7, #14]
 8016884:	4413      	add	r3, r2
 8016886:	781b      	ldrb	r3, [r3, #0]
 8016888:	461a      	mov	r2, r3
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	681a      	ldr	r2, [r3, #0]
 8016892:	89fb      	ldrh	r3, [r7, #14]
 8016894:	1c59      	adds	r1, r3, #1
 8016896:	81f9      	strh	r1, [r7, #14]
 8016898:	4413      	add	r3, r2
 801689a:	781b      	ldrb	r3, [r3, #0]
 801689c:	021a      	lsls	r2, r3, #8
 801689e:	687b      	ldr	r3, [r7, #4]
 80168a0:	689b      	ldr	r3, [r3, #8]
 80168a2:	431a      	orrs	r2, r3
 80168a4:	687b      	ldr	r3, [r7, #4]
 80168a6:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	681a      	ldr	r2, [r3, #0]
 80168ac:	89fb      	ldrh	r3, [r7, #14]
 80168ae:	1c59      	adds	r1, r3, #1
 80168b0:	81f9      	strh	r1, [r7, #14]
 80168b2:	4413      	add	r3, r2
 80168b4:	781b      	ldrb	r3, [r3, #0]
 80168b6:	041a      	lsls	r2, r3, #16
 80168b8:	687b      	ldr	r3, [r7, #4]
 80168ba:	689b      	ldr	r3, [r3, #8]
 80168bc:	431a      	orrs	r2, r3
 80168be:	687b      	ldr	r3, [r7, #4]
 80168c0:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	681a      	ldr	r2, [r3, #0]
 80168c6:	89fb      	ldrh	r3, [r7, #14]
 80168c8:	1c59      	adds	r1, r3, #1
 80168ca:	81f9      	strh	r1, [r7, #14]
 80168cc:	4413      	add	r3, r2
 80168ce:	781b      	ldrb	r3, [r3, #0]
 80168d0:	061a      	lsls	r2, r3, #24
 80168d2:	687b      	ldr	r3, [r7, #4]
 80168d4:	689b      	ldr	r3, [r3, #8]
 80168d6:	431a      	orrs	r2, r3
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80168dc:	687b      	ldr	r3, [r7, #4]
 80168de:	681a      	ldr	r2, [r3, #0]
 80168e0:	89fb      	ldrh	r3, [r7, #14]
 80168e2:	1c59      	adds	r1, r3, #1
 80168e4:	81f9      	strh	r1, [r7, #14]
 80168e6:	4413      	add	r3, r2
 80168e8:	781a      	ldrb	r2, [r3, #0]
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	681a      	ldr	r2, [r3, #0]
 80168f2:	89fb      	ldrh	r3, [r7, #14]
 80168f4:	1c59      	adds	r1, r3, #1
 80168f6:	81f9      	strh	r1, [r7, #14]
 80168f8:	4413      	add	r3, r2
 80168fa:	781b      	ldrb	r3, [r3, #0]
 80168fc:	461a      	mov	r2, r3
 80168fe:	687b      	ldr	r3, [r7, #4]
 8016900:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8016902:	687b      	ldr	r3, [r7, #4]
 8016904:	681a      	ldr	r2, [r3, #0]
 8016906:	89fb      	ldrh	r3, [r7, #14]
 8016908:	1c59      	adds	r1, r3, #1
 801690a:	81f9      	strh	r1, [r7, #14]
 801690c:	4413      	add	r3, r2
 801690e:	781b      	ldrb	r3, [r3, #0]
 8016910:	0219      	lsls	r1, r3, #8
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	89db      	ldrh	r3, [r3, #14]
 8016916:	b21a      	sxth	r2, r3
 8016918:	b20b      	sxth	r3, r1
 801691a:	4313      	orrs	r3, r2
 801691c:	b21b      	sxth	r3, r3
 801691e:	b29a      	uxth	r2, r3
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	f103 0010 	add.w	r0, r3, #16
 801692a:	687b      	ldr	r3, [r7, #4]
 801692c:	681a      	ldr	r2, [r3, #0]
 801692e:	89fb      	ldrh	r3, [r7, #14]
 8016930:	18d1      	adds	r1, r2, r3
 8016932:	687b      	ldr	r3, [r7, #4]
 8016934:	7b1b      	ldrb	r3, [r3, #12]
 8016936:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801693a:	b2db      	uxtb	r3, r3
 801693c:	461a      	mov	r2, r3
 801693e:	f002 fba6 	bl	801908e <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	7b1b      	ldrb	r3, [r3, #12]
 8016946:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801694a:	b2db      	uxtb	r3, r3
 801694c:	461a      	mov	r2, r3
 801694e:	89fb      	ldrh	r3, [r7, #14]
 8016950:	4413      	add	r3, r2
 8016952:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	2200      	movs	r2, #0
 8016958:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	2200      	movs	r2, #0
 8016960:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8016964:	687b      	ldr	r3, [r7, #4]
 8016966:	791b      	ldrb	r3, [r3, #4]
 8016968:	461a      	mov	r2, r3
 801696a:	89fb      	ldrh	r3, [r7, #14]
 801696c:	1ad3      	subs	r3, r2, r3
 801696e:	2b04      	cmp	r3, #4
 8016970:	dd27      	ble.n	80169c2 <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	681a      	ldr	r2, [r3, #0]
 8016976:	89fb      	ldrh	r3, [r7, #14]
 8016978:	1c59      	adds	r1, r3, #1
 801697a:	81f9      	strh	r1, [r7, #14]
 801697c:	4413      	add	r3, r2
 801697e:	781a      	ldrb	r2, [r3, #0]
 8016980:	687b      	ldr	r3, [r7, #4]
 8016982:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8016986:	687b      	ldr	r3, [r7, #4]
 8016988:	791a      	ldrb	r2, [r3, #4]
 801698a:	89fb      	ldrh	r3, [r7, #14]
 801698c:	b2db      	uxtb	r3, r3
 801698e:	1ad3      	subs	r3, r2, r3
 8016990:	b2db      	uxtb	r3, r3
 8016992:	3b04      	subs	r3, #4
 8016994:	b2da      	uxtb	r2, r3
 8016996:	687b      	ldr	r3, [r7, #4]
 8016998:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	681a      	ldr	r2, [r3, #0]
 80169a4:	89fb      	ldrh	r3, [r7, #14]
 80169a6:	18d1      	adds	r1, r2, r3
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80169ae:	461a      	mov	r2, r3
 80169b0:	f002 fb6d 	bl	801908e <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80169ba:	461a      	mov	r2, r3
 80169bc:	89fb      	ldrh	r3, [r7, #14]
 80169be:	4413      	add	r3, r2
 80169c0:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	681a      	ldr	r2, [r3, #0]
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	791b      	ldrb	r3, [r3, #4]
 80169ca:	3b04      	subs	r3, #4
 80169cc:	4413      	add	r3, r2
 80169ce:	781b      	ldrb	r3, [r3, #0]
 80169d0:	461a      	mov	r2, r3
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80169da:	687b      	ldr	r3, [r7, #4]
 80169dc:	6819      	ldr	r1, [r3, #0]
 80169de:	687b      	ldr	r3, [r7, #4]
 80169e0:	791b      	ldrb	r3, [r3, #4]
 80169e2:	3b03      	subs	r3, #3
 80169e4:	440b      	add	r3, r1
 80169e6:	781b      	ldrb	r3, [r3, #0]
 80169e8:	021b      	lsls	r3, r3, #8
 80169ea:	431a      	orrs	r2, r3
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 80169f0:	687b      	ldr	r3, [r7, #4]
 80169f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	6819      	ldr	r1, [r3, #0]
 80169f8:	687b      	ldr	r3, [r7, #4]
 80169fa:	791b      	ldrb	r3, [r3, #4]
 80169fc:	3b02      	subs	r3, #2
 80169fe:	440b      	add	r3, r1
 8016a00:	781b      	ldrb	r3, [r3, #0]
 8016a02:	041b      	lsls	r3, r3, #16
 8016a04:	431a      	orrs	r2, r3
 8016a06:	687b      	ldr	r3, [r7, #4]
 8016a08:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016a0e:	687b      	ldr	r3, [r7, #4]
 8016a10:	6819      	ldr	r1, [r3, #0]
 8016a12:	687b      	ldr	r3, [r7, #4]
 8016a14:	791b      	ldrb	r3, [r3, #4]
 8016a16:	3b01      	subs	r3, #1
 8016a18:	440b      	add	r3, r1
 8016a1a:	781b      	ldrb	r3, [r3, #0]
 8016a1c:	061b      	lsls	r3, r3, #24
 8016a1e:	431a      	orrs	r2, r3
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8016a24:	2300      	movs	r3, #0
}
 8016a26:	4618      	mov	r0, r3
 8016a28:	3710      	adds	r7, #16
 8016a2a:	46bd      	mov	sp, r7
 8016a2c:	bd80      	pop	{r7, pc}

08016a2e <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8016a2e:	b580      	push	{r7, lr}
 8016a30:	b084      	sub	sp, #16
 8016a32:	af00      	add	r7, sp, #0
 8016a34:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8016a36:	687b      	ldr	r3, [r7, #4]
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d003      	beq.n	8016a44 <LoRaMacSerializerJoinRequest+0x16>
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	681b      	ldr	r3, [r3, #0]
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	d101      	bne.n	8016a48 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8016a44:	2301      	movs	r3, #1
 8016a46:	e070      	b.n	8016b2a <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8016a48:	2300      	movs	r3, #0
 8016a4a:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8016a4c:	687b      	ldr	r3, [r7, #4]
 8016a4e:	791b      	ldrb	r3, [r3, #4]
 8016a50:	2b16      	cmp	r3, #22
 8016a52:	d801      	bhi.n	8016a58 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8016a54:	2302      	movs	r3, #2
 8016a56:	e068      	b.n	8016b2a <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8016a58:	687b      	ldr	r3, [r7, #4]
 8016a5a:	681a      	ldr	r2, [r3, #0]
 8016a5c:	89fb      	ldrh	r3, [r7, #14]
 8016a5e:	1c59      	adds	r1, r3, #1
 8016a60:	81f9      	strh	r1, [r7, #14]
 8016a62:	4413      	add	r3, r2
 8016a64:	687a      	ldr	r2, [r7, #4]
 8016a66:	7952      	ldrb	r2, [r2, #5]
 8016a68:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8016a6a:	687b      	ldr	r3, [r7, #4]
 8016a6c:	681a      	ldr	r2, [r3, #0]
 8016a6e:	89fb      	ldrh	r3, [r7, #14]
 8016a70:	18d0      	adds	r0, r2, r3
 8016a72:	687b      	ldr	r3, [r7, #4]
 8016a74:	3306      	adds	r3, #6
 8016a76:	2208      	movs	r2, #8
 8016a78:	4619      	mov	r1, r3
 8016a7a:	f002 fb23 	bl	80190c4 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8016a7e:	89fb      	ldrh	r3, [r7, #14]
 8016a80:	3308      	adds	r3, #8
 8016a82:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	681a      	ldr	r2, [r3, #0]
 8016a88:	89fb      	ldrh	r3, [r7, #14]
 8016a8a:	18d0      	adds	r0, r2, r3
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	330e      	adds	r3, #14
 8016a90:	2208      	movs	r2, #8
 8016a92:	4619      	mov	r1, r3
 8016a94:	f002 fb16 	bl	80190c4 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8016a98:	89fb      	ldrh	r3, [r7, #14]
 8016a9a:	3308      	adds	r3, #8
 8016a9c:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	8ad9      	ldrh	r1, [r3, #22]
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	681a      	ldr	r2, [r3, #0]
 8016aa6:	89fb      	ldrh	r3, [r7, #14]
 8016aa8:	1c58      	adds	r0, r3, #1
 8016aaa:	81f8      	strh	r0, [r7, #14]
 8016aac:	4413      	add	r3, r2
 8016aae:	b2ca      	uxtb	r2, r1
 8016ab0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8016ab2:	687b      	ldr	r3, [r7, #4]
 8016ab4:	8adb      	ldrh	r3, [r3, #22]
 8016ab6:	0a1b      	lsrs	r3, r3, #8
 8016ab8:	b299      	uxth	r1, r3
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	681a      	ldr	r2, [r3, #0]
 8016abe:	89fb      	ldrh	r3, [r7, #14]
 8016ac0:	1c58      	adds	r0, r3, #1
 8016ac2:	81f8      	strh	r0, [r7, #14]
 8016ac4:	4413      	add	r3, r2
 8016ac6:	b2ca      	uxtb	r2, r1
 8016ac8:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	6999      	ldr	r1, [r3, #24]
 8016ace:	687b      	ldr	r3, [r7, #4]
 8016ad0:	681a      	ldr	r2, [r3, #0]
 8016ad2:	89fb      	ldrh	r3, [r7, #14]
 8016ad4:	1c58      	adds	r0, r3, #1
 8016ad6:	81f8      	strh	r0, [r7, #14]
 8016ad8:	4413      	add	r3, r2
 8016ada:	b2ca      	uxtb	r2, r1
 8016adc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8016ade:	687b      	ldr	r3, [r7, #4]
 8016ae0:	699b      	ldr	r3, [r3, #24]
 8016ae2:	0a19      	lsrs	r1, r3, #8
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	681a      	ldr	r2, [r3, #0]
 8016ae8:	89fb      	ldrh	r3, [r7, #14]
 8016aea:	1c58      	adds	r0, r3, #1
 8016aec:	81f8      	strh	r0, [r7, #14]
 8016aee:	4413      	add	r3, r2
 8016af0:	b2ca      	uxtb	r2, r1
 8016af2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	699b      	ldr	r3, [r3, #24]
 8016af8:	0c19      	lsrs	r1, r3, #16
 8016afa:	687b      	ldr	r3, [r7, #4]
 8016afc:	681a      	ldr	r2, [r3, #0]
 8016afe:	89fb      	ldrh	r3, [r7, #14]
 8016b00:	1c58      	adds	r0, r3, #1
 8016b02:	81f8      	strh	r0, [r7, #14]
 8016b04:	4413      	add	r3, r2
 8016b06:	b2ca      	uxtb	r2, r1
 8016b08:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8016b0a:	687b      	ldr	r3, [r7, #4]
 8016b0c:	699b      	ldr	r3, [r3, #24]
 8016b0e:	0e19      	lsrs	r1, r3, #24
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	681a      	ldr	r2, [r3, #0]
 8016b14:	89fb      	ldrh	r3, [r7, #14]
 8016b16:	1c58      	adds	r0, r3, #1
 8016b18:	81f8      	strh	r0, [r7, #14]
 8016b1a:	4413      	add	r3, r2
 8016b1c:	b2ca      	uxtb	r2, r1
 8016b1e:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8016b20:	89fb      	ldrh	r3, [r7, #14]
 8016b22:	b2da      	uxtb	r2, r3
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8016b28:	2300      	movs	r3, #0
}
 8016b2a:	4618      	mov	r0, r3
 8016b2c:	3710      	adds	r7, #16
 8016b2e:	46bd      	mov	sp, r7
 8016b30:	bd80      	pop	{r7, pc}

08016b32 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8016b32:	b580      	push	{r7, lr}
 8016b34:	b084      	sub	sp, #16
 8016b36:	af00      	add	r7, sp, #0
 8016b38:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	2b00      	cmp	r3, #0
 8016b3e:	d003      	beq.n	8016b48 <LoRaMacSerializerData+0x16>
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	681b      	ldr	r3, [r3, #0]
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d101      	bne.n	8016b4c <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8016b48:	2301      	movs	r3, #1
 8016b4a:	e0e3      	b.n	8016d14 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 8016b4c:	2300      	movs	r3, #0
 8016b4e:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8016b50:	2308      	movs	r3, #8
 8016b52:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	7b1b      	ldrb	r3, [r3, #12]
 8016b58:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8016b5c:	b2db      	uxtb	r3, r3
 8016b5e:	461a      	mov	r2, r3
 8016b60:	89bb      	ldrh	r3, [r7, #12]
 8016b62:	4413      	add	r3, r2
 8016b64:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016b6c:	2b00      	cmp	r3, #0
 8016b6e:	d002      	beq.n	8016b76 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8016b70:	89bb      	ldrh	r3, [r7, #12]
 8016b72:	3301      	adds	r3, #1
 8016b74:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016b7c:	461a      	mov	r2, r3
 8016b7e:	89bb      	ldrh	r3, [r7, #12]
 8016b80:	4413      	add	r3, r2
 8016b82:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8016b84:	89bb      	ldrh	r3, [r7, #12]
 8016b86:	3304      	adds	r3, #4
 8016b88:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	791b      	ldrb	r3, [r3, #4]
 8016b8e:	461a      	mov	r2, r3
 8016b90:	89bb      	ldrh	r3, [r7, #12]
 8016b92:	4293      	cmp	r3, r2
 8016b94:	d901      	bls.n	8016b9a <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8016b96:	2302      	movs	r3, #2
 8016b98:	e0bc      	b.n	8016d14 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	681a      	ldr	r2, [r3, #0]
 8016b9e:	89fb      	ldrh	r3, [r7, #14]
 8016ba0:	1c59      	adds	r1, r3, #1
 8016ba2:	81f9      	strh	r1, [r7, #14]
 8016ba4:	4413      	add	r3, r2
 8016ba6:	687a      	ldr	r2, [r7, #4]
 8016ba8:	7952      	ldrb	r2, [r2, #5]
 8016baa:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	6899      	ldr	r1, [r3, #8]
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	681a      	ldr	r2, [r3, #0]
 8016bb4:	89fb      	ldrh	r3, [r7, #14]
 8016bb6:	1c58      	adds	r0, r3, #1
 8016bb8:	81f8      	strh	r0, [r7, #14]
 8016bba:	4413      	add	r3, r2
 8016bbc:	b2ca      	uxtb	r2, r1
 8016bbe:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	689b      	ldr	r3, [r3, #8]
 8016bc4:	0a19      	lsrs	r1, r3, #8
 8016bc6:	687b      	ldr	r3, [r7, #4]
 8016bc8:	681a      	ldr	r2, [r3, #0]
 8016bca:	89fb      	ldrh	r3, [r7, #14]
 8016bcc:	1c58      	adds	r0, r3, #1
 8016bce:	81f8      	strh	r0, [r7, #14]
 8016bd0:	4413      	add	r3, r2
 8016bd2:	b2ca      	uxtb	r2, r1
 8016bd4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	689b      	ldr	r3, [r3, #8]
 8016bda:	0c19      	lsrs	r1, r3, #16
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	681a      	ldr	r2, [r3, #0]
 8016be0:	89fb      	ldrh	r3, [r7, #14]
 8016be2:	1c58      	adds	r0, r3, #1
 8016be4:	81f8      	strh	r0, [r7, #14]
 8016be6:	4413      	add	r3, r2
 8016be8:	b2ca      	uxtb	r2, r1
 8016bea:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8016bec:	687b      	ldr	r3, [r7, #4]
 8016bee:	689b      	ldr	r3, [r3, #8]
 8016bf0:	0e19      	lsrs	r1, r3, #24
 8016bf2:	687b      	ldr	r3, [r7, #4]
 8016bf4:	681a      	ldr	r2, [r3, #0]
 8016bf6:	89fb      	ldrh	r3, [r7, #14]
 8016bf8:	1c58      	adds	r0, r3, #1
 8016bfa:	81f8      	strh	r0, [r7, #14]
 8016bfc:	4413      	add	r3, r2
 8016bfe:	b2ca      	uxtb	r2, r1
 8016c00:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8016c02:	687b      	ldr	r3, [r7, #4]
 8016c04:	681a      	ldr	r2, [r3, #0]
 8016c06:	89fb      	ldrh	r3, [r7, #14]
 8016c08:	1c59      	adds	r1, r3, #1
 8016c0a:	81f9      	strh	r1, [r7, #14]
 8016c0c:	4413      	add	r3, r2
 8016c0e:	687a      	ldr	r2, [r7, #4]
 8016c10:	7b12      	ldrb	r2, [r2, #12]
 8016c12:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	89d9      	ldrh	r1, [r3, #14]
 8016c18:	687b      	ldr	r3, [r7, #4]
 8016c1a:	681a      	ldr	r2, [r3, #0]
 8016c1c:	89fb      	ldrh	r3, [r7, #14]
 8016c1e:	1c58      	adds	r0, r3, #1
 8016c20:	81f8      	strh	r0, [r7, #14]
 8016c22:	4413      	add	r3, r2
 8016c24:	b2ca      	uxtb	r2, r1
 8016c26:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	89db      	ldrh	r3, [r3, #14]
 8016c2c:	0a1b      	lsrs	r3, r3, #8
 8016c2e:	b299      	uxth	r1, r3
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	681a      	ldr	r2, [r3, #0]
 8016c34:	89fb      	ldrh	r3, [r7, #14]
 8016c36:	1c58      	adds	r0, r3, #1
 8016c38:	81f8      	strh	r0, [r7, #14]
 8016c3a:	4413      	add	r3, r2
 8016c3c:	b2ca      	uxtb	r2, r1
 8016c3e:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8016c40:	687b      	ldr	r3, [r7, #4]
 8016c42:	681a      	ldr	r2, [r3, #0]
 8016c44:	89fb      	ldrh	r3, [r7, #14]
 8016c46:	18d0      	adds	r0, r2, r3
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	f103 0110 	add.w	r1, r3, #16
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	7b1b      	ldrb	r3, [r3, #12]
 8016c52:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8016c56:	b2db      	uxtb	r3, r3
 8016c58:	461a      	mov	r2, r3
 8016c5a:	f002 fa18 	bl	801908e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8016c5e:	687b      	ldr	r3, [r7, #4]
 8016c60:	7b1b      	ldrb	r3, [r3, #12]
 8016c62:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8016c66:	b2db      	uxtb	r3, r3
 8016c68:	461a      	mov	r2, r3
 8016c6a:	89fb      	ldrh	r3, [r7, #14]
 8016c6c:	4413      	add	r3, r2
 8016c6e:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8016c70:	687b      	ldr	r3, [r7, #4]
 8016c72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016c76:	2b00      	cmp	r3, #0
 8016c78:	d009      	beq.n	8016c8e <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	681a      	ldr	r2, [r3, #0]
 8016c7e:	89fb      	ldrh	r3, [r7, #14]
 8016c80:	1c59      	adds	r1, r3, #1
 8016c82:	81f9      	strh	r1, [r7, #14]
 8016c84:	4413      	add	r3, r2
 8016c86:	687a      	ldr	r2, [r7, #4]
 8016c88:	f892 2020 	ldrb.w	r2, [r2, #32]
 8016c8c:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	681a      	ldr	r2, [r3, #0]
 8016c92:	89fb      	ldrh	r3, [r7, #14]
 8016c94:	18d0      	adds	r0, r2, r3
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016ca0:	461a      	mov	r2, r3
 8016ca2:	f002 f9f4 	bl	801908e <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016cac:	461a      	mov	r2, r3
 8016cae:	89fb      	ldrh	r3, [r7, #14]
 8016cb0:	4413      	add	r3, r2
 8016cb2:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	681a      	ldr	r2, [r3, #0]
 8016cbc:	89fb      	ldrh	r3, [r7, #14]
 8016cbe:	1c58      	adds	r0, r3, #1
 8016cc0:	81f8      	strh	r0, [r7, #14]
 8016cc2:	4413      	add	r3, r2
 8016cc4:	b2ca      	uxtb	r2, r1
 8016cc6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ccc:	0a19      	lsrs	r1, r3, #8
 8016cce:	687b      	ldr	r3, [r7, #4]
 8016cd0:	681a      	ldr	r2, [r3, #0]
 8016cd2:	89fb      	ldrh	r3, [r7, #14]
 8016cd4:	1c58      	adds	r0, r3, #1
 8016cd6:	81f8      	strh	r0, [r7, #14]
 8016cd8:	4413      	add	r3, r2
 8016cda:	b2ca      	uxtb	r2, r1
 8016cdc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8016cde:	687b      	ldr	r3, [r7, #4]
 8016ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ce2:	0c19      	lsrs	r1, r3, #16
 8016ce4:	687b      	ldr	r3, [r7, #4]
 8016ce6:	681a      	ldr	r2, [r3, #0]
 8016ce8:	89fb      	ldrh	r3, [r7, #14]
 8016cea:	1c58      	adds	r0, r3, #1
 8016cec:	81f8      	strh	r0, [r7, #14]
 8016cee:	4413      	add	r3, r2
 8016cf0:	b2ca      	uxtb	r2, r1
 8016cf2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8016cf4:	687b      	ldr	r3, [r7, #4]
 8016cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016cf8:	0e19      	lsrs	r1, r3, #24
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	681a      	ldr	r2, [r3, #0]
 8016cfe:	89fb      	ldrh	r3, [r7, #14]
 8016d00:	1c58      	adds	r0, r3, #1
 8016d02:	81f8      	strh	r0, [r7, #14]
 8016d04:	4413      	add	r3, r2
 8016d06:	b2ca      	uxtb	r2, r1
 8016d08:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8016d0a:	89fb      	ldrh	r3, [r7, #14]
 8016d0c:	b2da      	uxtb	r2, r3
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8016d12:	2300      	movs	r3, #0
}
 8016d14:	4618      	mov	r0, r3
 8016d16:	3710      	adds	r7, #16
 8016d18:	46bd      	mov	sp, r7
 8016d1a:	bd80      	pop	{r7, pc}

08016d1c <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8016d1c:	b480      	push	{r7}
 8016d1e:	b083      	sub	sp, #12
 8016d20:	af00      	add	r7, sp, #0
 8016d22:	4603      	mov	r3, r0
 8016d24:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016d26:	79fb      	ldrb	r3, [r7, #7]
 8016d28:	2b05      	cmp	r3, #5
 8016d2a:	d101      	bne.n	8016d30 <RegionIsActive+0x14>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8016d2c:	2301      	movs	r3, #1
 8016d2e:	e000      	b.n	8016d32 <RegionIsActive+0x16>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8016d30:	2300      	movs	r3, #0
        }
    }
}
 8016d32:	4618      	mov	r0, r3
 8016d34:	370c      	adds	r7, #12
 8016d36:	46bd      	mov	sp, r7
 8016d38:	bc80      	pop	{r7}
 8016d3a:	4770      	bx	lr

08016d3c <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8016d3c:	b580      	push	{r7, lr}
 8016d3e:	b084      	sub	sp, #16
 8016d40:	af00      	add	r7, sp, #0
 8016d42:	4603      	mov	r3, r0
 8016d44:	6039      	str	r1, [r7, #0]
 8016d46:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8016d48:	2300      	movs	r3, #0
 8016d4a:	60bb      	str	r3, [r7, #8]
    switch( region )
 8016d4c:	79fb      	ldrb	r3, [r7, #7]
 8016d4e:	2b05      	cmp	r3, #5
 8016d50:	d105      	bne.n	8016d5e <RegionGetPhyParam+0x22>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8016d52:	6838      	ldr	r0, [r7, #0]
 8016d54:	f001 f870 	bl	8017e38 <RegionEU868GetPhyParam>
 8016d58:	4603      	mov	r3, r0
 8016d5a:	60fb      	str	r3, [r7, #12]
 8016d5c:	e001      	b.n	8016d62 <RegionGetPhyParam+0x26>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8016d5e:	68bb      	ldr	r3, [r7, #8]
 8016d60:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8016d62:	68fb      	ldr	r3, [r7, #12]
 8016d64:	4618      	mov	r0, r3
 8016d66:	3710      	adds	r7, #16
 8016d68:	46bd      	mov	sp, r7
 8016d6a:	bd80      	pop	{r7, pc}

08016d6c <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8016d6c:	b580      	push	{r7, lr}
 8016d6e:	b082      	sub	sp, #8
 8016d70:	af00      	add	r7, sp, #0
 8016d72:	4603      	mov	r3, r0
 8016d74:	6039      	str	r1, [r7, #0]
 8016d76:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016d78:	79fb      	ldrb	r3, [r7, #7]
 8016d7a:	2b05      	cmp	r3, #5
 8016d7c:	d103      	bne.n	8016d86 <RegionSetBandTxDone+0x1a>
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
        CN470_SET_BAND_TX_DONE( );
        CN779_SET_BAND_TX_DONE( );
        EU433_SET_BAND_TX_DONE( );
        EU868_SET_BAND_TX_DONE( );
 8016d7e:	6838      	ldr	r0, [r7, #0]
 8016d80:	f001 f98e 	bl	80180a0 <RegionEU868SetBandTxDone>
 8016d84:	e000      	b.n	8016d88 <RegionSetBandTxDone+0x1c>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8016d86:	bf00      	nop
        }
    }
}
 8016d88:	3708      	adds	r7, #8
 8016d8a:	46bd      	mov	sp, r7
 8016d8c:	bd80      	pop	{r7, pc}

08016d8e <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8016d8e:	b580      	push	{r7, lr}
 8016d90:	b082      	sub	sp, #8
 8016d92:	af00      	add	r7, sp, #0
 8016d94:	4603      	mov	r3, r0
 8016d96:	6039      	str	r1, [r7, #0]
 8016d98:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016d9a:	79fb      	ldrb	r3, [r7, #7]
 8016d9c:	2b05      	cmp	r3, #5
 8016d9e:	d103      	bne.n	8016da8 <RegionInitDefaults+0x1a>
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
        CN470_INIT_DEFAULTS( );
        CN779_INIT_DEFAULTS( );
        EU433_INIT_DEFAULTS( );
        EU868_INIT_DEFAULTS( );
 8016da0:	6838      	ldr	r0, [r7, #0]
 8016da2:	f001 f9a5 	bl	80180f0 <RegionEU868InitDefaults>
 8016da6:	e000      	b.n	8016daa <RegionInitDefaults+0x1c>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8016da8:	bf00      	nop
        }
    }
}
 8016daa:	bf00      	nop
 8016dac:	3708      	adds	r7, #8
 8016dae:	46bd      	mov	sp, r7
 8016db0:	bd80      	pop	{r7, pc}

08016db2 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8016db2:	b580      	push	{r7, lr}
 8016db4:	b082      	sub	sp, #8
 8016db6:	af00      	add	r7, sp, #0
 8016db8:	4603      	mov	r3, r0
 8016dba:	6039      	str	r1, [r7, #0]
 8016dbc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016dbe:	79fb      	ldrb	r3, [r7, #7]
 8016dc0:	2b05      	cmp	r3, #5
 8016dc2:	d104      	bne.n	8016dce <RegionGetNvmCtx+0x1c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 8016dc4:	6838      	ldr	r0, [r7, #0]
 8016dc6:	f001 fa21 	bl	801820c <RegionEU868GetNvmCtx>
 8016dca:	4603      	mov	r3, r0
 8016dcc:	e000      	b.n	8016dd0 <RegionGetNvmCtx+0x1e>
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 8016dce:	2300      	movs	r3, #0
        }
    }
}
 8016dd0:	4618      	mov	r0, r3
 8016dd2:	3708      	adds	r7, #8
 8016dd4:	46bd      	mov	sp, r7
 8016dd6:	bd80      	pop	{r7, pc}

08016dd8 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016dd8:	b580      	push	{r7, lr}
 8016dda:	b082      	sub	sp, #8
 8016ddc:	af00      	add	r7, sp, #0
 8016dde:	4603      	mov	r3, r0
 8016de0:	6039      	str	r1, [r7, #0]
 8016de2:	71fb      	strb	r3, [r7, #7]
 8016de4:	4613      	mov	r3, r2
 8016de6:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8016de8:	79fb      	ldrb	r3, [r7, #7]
 8016dea:	2b05      	cmp	r3, #5
 8016dec:	d106      	bne.n	8016dfc <RegionVerify+0x24>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8016dee:	79bb      	ldrb	r3, [r7, #6]
 8016df0:	4619      	mov	r1, r3
 8016df2:	6838      	ldr	r0, [r7, #0]
 8016df4:	f001 fa1a 	bl	801822c <RegionEU868Verify>
 8016df8:	4603      	mov	r3, r0
 8016dfa:	e000      	b.n	8016dfe <RegionVerify+0x26>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 8016dfc:	2300      	movs	r3, #0
        }
    }
}
 8016dfe:	4618      	mov	r0, r3
 8016e00:	3708      	adds	r7, #8
 8016e02:	46bd      	mov	sp, r7
 8016e04:	bd80      	pop	{r7, pc}

08016e06 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8016e06:	b580      	push	{r7, lr}
 8016e08:	b082      	sub	sp, #8
 8016e0a:	af00      	add	r7, sp, #0
 8016e0c:	4603      	mov	r3, r0
 8016e0e:	6039      	str	r1, [r7, #0]
 8016e10:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016e12:	79fb      	ldrb	r3, [r7, #7]
 8016e14:	2b05      	cmp	r3, #5
 8016e16:	d103      	bne.n	8016e20 <RegionApplyCFList+0x1a>
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
        CN470_APPLY_CF_LIST( );
        CN779_APPLY_CF_LIST( );
        EU433_APPLY_CF_LIST( );
        EU868_APPLY_CF_LIST( );
 8016e18:	6838      	ldr	r0, [r7, #0]
 8016e1a:	f001 fa83 	bl	8018324 <RegionEU868ApplyCFList>
 8016e1e:	e000      	b.n	8016e22 <RegionApplyCFList+0x1c>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8016e20:	bf00      	nop
        }
    }
}
 8016e22:	bf00      	nop
 8016e24:	3708      	adds	r7, #8
 8016e26:	46bd      	mov	sp, r7
 8016e28:	bd80      	pop	{r7, pc}

08016e2a <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8016e2a:	b580      	push	{r7, lr}
 8016e2c:	b082      	sub	sp, #8
 8016e2e:	af00      	add	r7, sp, #0
 8016e30:	4603      	mov	r3, r0
 8016e32:	6039      	str	r1, [r7, #0]
 8016e34:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016e36:	79fb      	ldrb	r3, [r7, #7]
 8016e38:	2b05      	cmp	r3, #5
 8016e3a:	d104      	bne.n	8016e46 <RegionChanMaskSet+0x1c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8016e3c:	6838      	ldr	r0, [r7, #0]
 8016e3e:	f001 fae5 	bl	801840c <RegionEU868ChanMaskSet>
 8016e42:	4603      	mov	r3, r0
 8016e44:	e000      	b.n	8016e48 <RegionChanMaskSet+0x1e>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8016e46:	2300      	movs	r3, #0
        }
    }
}
 8016e48:	4618      	mov	r0, r3
 8016e4a:	3708      	adds	r7, #8
 8016e4c:	46bd      	mov	sp, r7
 8016e4e:	bd80      	pop	{r7, pc}

08016e50 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8016e50:	b580      	push	{r7, lr}
 8016e52:	b082      	sub	sp, #8
 8016e54:	af00      	add	r7, sp, #0
 8016e56:	603b      	str	r3, [r7, #0]
 8016e58:	4603      	mov	r3, r0
 8016e5a:	71fb      	strb	r3, [r7, #7]
 8016e5c:	460b      	mov	r3, r1
 8016e5e:	71bb      	strb	r3, [r7, #6]
 8016e60:	4613      	mov	r3, r2
 8016e62:	717b      	strb	r3, [r7, #5]
    switch( region )
 8016e64:	79fb      	ldrb	r3, [r7, #7]
 8016e66:	2b05      	cmp	r3, #5
 8016e68:	d107      	bne.n	8016e7a <RegionComputeRxWindowParameters+0x2a>
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
        CN470_COMPUTE_RX_WINDOW_PARAMETERS( );
        CN779_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU433_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8016e6a:	7979      	ldrb	r1, [r7, #5]
 8016e6c:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8016e70:	693b      	ldr	r3, [r7, #16]
 8016e72:	683a      	ldr	r2, [r7, #0]
 8016e74:	f001 faf0 	bl	8018458 <RegionEU868ComputeRxWindowParameters>
 8016e78:	e000      	b.n	8016e7c <RegionComputeRxWindowParameters+0x2c>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8016e7a:	bf00      	nop
        }
    }
}
 8016e7c:	bf00      	nop
 8016e7e:	3708      	adds	r7, #8
 8016e80:	46bd      	mov	sp, r7
 8016e82:	bd80      	pop	{r7, pc}

08016e84 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8016e84:	b580      	push	{r7, lr}
 8016e86:	b084      	sub	sp, #16
 8016e88:	af00      	add	r7, sp, #0
 8016e8a:	4603      	mov	r3, r0
 8016e8c:	60b9      	str	r1, [r7, #8]
 8016e8e:	607a      	str	r2, [r7, #4]
 8016e90:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016e92:	7bfb      	ldrb	r3, [r7, #15]
 8016e94:	2b05      	cmp	r3, #5
 8016e96:	d105      	bne.n	8016ea4 <RegionRxConfig+0x20>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8016e98:	6879      	ldr	r1, [r7, #4]
 8016e9a:	68b8      	ldr	r0, [r7, #8]
 8016e9c:	f001 fb34 	bl	8018508 <RegionEU868RxConfig>
 8016ea0:	4603      	mov	r3, r0
 8016ea2:	e000      	b.n	8016ea6 <RegionRxConfig+0x22>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8016ea4:	2300      	movs	r3, #0
        }
    }
}
 8016ea6:	4618      	mov	r0, r3
 8016ea8:	3710      	adds	r7, #16
 8016eaa:	46bd      	mov	sp, r7
 8016eac:	bd80      	pop	{r7, pc}

08016eae <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8016eae:	b580      	push	{r7, lr}
 8016eb0:	b084      	sub	sp, #16
 8016eb2:	af00      	add	r7, sp, #0
 8016eb4:	60b9      	str	r1, [r7, #8]
 8016eb6:	607a      	str	r2, [r7, #4]
 8016eb8:	603b      	str	r3, [r7, #0]
 8016eba:	4603      	mov	r3, r0
 8016ebc:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016ebe:	7bfb      	ldrb	r3, [r7, #15]
 8016ec0:	2b05      	cmp	r3, #5
 8016ec2:	d106      	bne.n	8016ed2 <RegionTxConfig+0x24>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8016ec4:	683a      	ldr	r2, [r7, #0]
 8016ec6:	6879      	ldr	r1, [r7, #4]
 8016ec8:	68b8      	ldr	r0, [r7, #8]
 8016eca:	f001 fbeb 	bl	80186a4 <RegionEU868TxConfig>
 8016ece:	4603      	mov	r3, r0
 8016ed0:	e000      	b.n	8016ed4 <RegionTxConfig+0x26>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8016ed2:	2300      	movs	r3, #0
        }
    }
}
 8016ed4:	4618      	mov	r0, r3
 8016ed6:	3710      	adds	r7, #16
 8016ed8:	46bd      	mov	sp, r7
 8016eda:	bd80      	pop	{r7, pc}

08016edc <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8016edc:	b580      	push	{r7, lr}
 8016ede:	b086      	sub	sp, #24
 8016ee0:	af02      	add	r7, sp, #8
 8016ee2:	60b9      	str	r1, [r7, #8]
 8016ee4:	607a      	str	r2, [r7, #4]
 8016ee6:	603b      	str	r3, [r7, #0]
 8016ee8:	4603      	mov	r3, r0
 8016eea:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016eec:	7bfb      	ldrb	r3, [r7, #15]
 8016eee:	2b05      	cmp	r3, #5
 8016ef0:	d109      	bne.n	8016f06 <RegionLinkAdrReq+0x2a>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8016ef2:	69fb      	ldr	r3, [r7, #28]
 8016ef4:	9300      	str	r3, [sp, #0]
 8016ef6:	69bb      	ldr	r3, [r7, #24]
 8016ef8:	683a      	ldr	r2, [r7, #0]
 8016efa:	6879      	ldr	r1, [r7, #4]
 8016efc:	68b8      	ldr	r0, [r7, #8]
 8016efe:	f001 fc9d 	bl	801883c <RegionEU868LinkAdrReq>
 8016f02:	4603      	mov	r3, r0
 8016f04:	e000      	b.n	8016f08 <RegionLinkAdrReq+0x2c>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8016f06:	2300      	movs	r3, #0
        }
    }
}
 8016f08:	4618      	mov	r0, r3
 8016f0a:	3710      	adds	r7, #16
 8016f0c:	46bd      	mov	sp, r7
 8016f0e:	bd80      	pop	{r7, pc}

08016f10 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8016f10:	b580      	push	{r7, lr}
 8016f12:	b082      	sub	sp, #8
 8016f14:	af00      	add	r7, sp, #0
 8016f16:	4603      	mov	r3, r0
 8016f18:	6039      	str	r1, [r7, #0]
 8016f1a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016f1c:	79fb      	ldrb	r3, [r7, #7]
 8016f1e:	2b05      	cmp	r3, #5
 8016f20:	d104      	bne.n	8016f2c <RegionRxParamSetupReq+0x1c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8016f22:	6838      	ldr	r0, [r7, #0]
 8016f24:	f001 fda6 	bl	8018a74 <RegionEU868RxParamSetupReq>
 8016f28:	4603      	mov	r3, r0
 8016f2a:	e000      	b.n	8016f2e <RegionRxParamSetupReq+0x1e>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8016f2c:	2300      	movs	r3, #0
        }
    }
}
 8016f2e:	4618      	mov	r0, r3
 8016f30:	3708      	adds	r7, #8
 8016f32:	46bd      	mov	sp, r7
 8016f34:	bd80      	pop	{r7, pc}

08016f36 <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8016f36:	b580      	push	{r7, lr}
 8016f38:	b082      	sub	sp, #8
 8016f3a:	af00      	add	r7, sp, #0
 8016f3c:	4603      	mov	r3, r0
 8016f3e:	6039      	str	r1, [r7, #0]
 8016f40:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016f42:	79fb      	ldrb	r3, [r7, #7]
 8016f44:	2b05      	cmp	r3, #5
 8016f46:	d104      	bne.n	8016f52 <RegionNewChannelReq+0x1c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8016f48:	6838      	ldr	r0, [r7, #0]
 8016f4a:	f001 fdd1 	bl	8018af0 <RegionEU868NewChannelReq>
 8016f4e:	4603      	mov	r3, r0
 8016f50:	e000      	b.n	8016f54 <RegionNewChannelReq+0x1e>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8016f52:	2300      	movs	r3, #0
        }
    }
}
 8016f54:	4618      	mov	r0, r3
 8016f56:	3708      	adds	r7, #8
 8016f58:	46bd      	mov	sp, r7
 8016f5a:	bd80      	pop	{r7, pc}

08016f5c <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8016f5c:	b580      	push	{r7, lr}
 8016f5e:	b082      	sub	sp, #8
 8016f60:	af00      	add	r7, sp, #0
 8016f62:	4603      	mov	r3, r0
 8016f64:	6039      	str	r1, [r7, #0]
 8016f66:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016f68:	79fb      	ldrb	r3, [r7, #7]
 8016f6a:	2b05      	cmp	r3, #5
 8016f6c:	d104      	bne.n	8016f78 <RegionTxParamSetupReq+0x1c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8016f6e:	6838      	ldr	r0, [r7, #0]
 8016f70:	f001 fe1a 	bl	8018ba8 <RegionEU868TxParamSetupReq>
 8016f74:	4603      	mov	r3, r0
 8016f76:	e000      	b.n	8016f7a <RegionTxParamSetupReq+0x1e>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8016f78:	2300      	movs	r3, #0
        }
    }
}
 8016f7a:	4618      	mov	r0, r3
 8016f7c:	3708      	adds	r7, #8
 8016f7e:	46bd      	mov	sp, r7
 8016f80:	bd80      	pop	{r7, pc}

08016f82 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8016f82:	b580      	push	{r7, lr}
 8016f84:	b082      	sub	sp, #8
 8016f86:	af00      	add	r7, sp, #0
 8016f88:	4603      	mov	r3, r0
 8016f8a:	6039      	str	r1, [r7, #0]
 8016f8c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016f8e:	79fb      	ldrb	r3, [r7, #7]
 8016f90:	2b05      	cmp	r3, #5
 8016f92:	d104      	bne.n	8016f9e <RegionDlChannelReq+0x1c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8016f94:	6838      	ldr	r0, [r7, #0]
 8016f96:	f001 fe13 	bl	8018bc0 <RegionEU868DlChannelReq>
 8016f9a:	4603      	mov	r3, r0
 8016f9c:	e000      	b.n	8016fa0 <RegionDlChannelReq+0x1e>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8016f9e:	2300      	movs	r3, #0
        }
    }
}
 8016fa0:	4618      	mov	r0, r3
 8016fa2:	3708      	adds	r7, #8
 8016fa4:	46bd      	mov	sp, r7
 8016fa6:	bd80      	pop	{r7, pc}

08016fa8 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8016fa8:	b580      	push	{r7, lr}
 8016faa:	b082      	sub	sp, #8
 8016fac:	af00      	add	r7, sp, #0
 8016fae:	4603      	mov	r3, r0
 8016fb0:	71fb      	strb	r3, [r7, #7]
 8016fb2:	460b      	mov	r3, r1
 8016fb4:	71bb      	strb	r3, [r7, #6]
 8016fb6:	4613      	mov	r3, r2
 8016fb8:	717b      	strb	r3, [r7, #5]
    switch( region )
 8016fba:	79fb      	ldrb	r3, [r7, #7]
 8016fbc:	2b05      	cmp	r3, #5
 8016fbe:	d108      	bne.n	8016fd2 <RegionAlternateDr+0x2a>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8016fc0:	797a      	ldrb	r2, [r7, #5]
 8016fc2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016fc6:	4611      	mov	r1, r2
 8016fc8:	4618      	mov	r0, r3
 8016fca:	f001 fe3b 	bl	8018c44 <RegionEU868AlternateDr>
 8016fce:	4603      	mov	r3, r0
 8016fd0:	e000      	b.n	8016fd4 <RegionAlternateDr+0x2c>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8016fd2:	2300      	movs	r3, #0
        }
    }
}
 8016fd4:	4618      	mov	r0, r3
 8016fd6:	3708      	adds	r7, #8
 8016fd8:	46bd      	mov	sp, r7
 8016fda:	bd80      	pop	{r7, pc}

08016fdc <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8016fdc:	b580      	push	{r7, lr}
 8016fde:	b084      	sub	sp, #16
 8016fe0:	af00      	add	r7, sp, #0
 8016fe2:	60b9      	str	r1, [r7, #8]
 8016fe4:	607a      	str	r2, [r7, #4]
 8016fe6:	603b      	str	r3, [r7, #0]
 8016fe8:	4603      	mov	r3, r0
 8016fea:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016fec:	7bfb      	ldrb	r3, [r7, #15]
 8016fee:	2b05      	cmp	r3, #5
 8016ff0:	d107      	bne.n	8017002 <RegionNextChannel+0x26>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8016ff2:	69bb      	ldr	r3, [r7, #24]
 8016ff4:	683a      	ldr	r2, [r7, #0]
 8016ff6:	6879      	ldr	r1, [r7, #4]
 8016ff8:	68b8      	ldr	r0, [r7, #8]
 8016ffa:	f001 fe33 	bl	8018c64 <RegionEU868NextChannel>
 8016ffe:	4603      	mov	r3, r0
 8017000:	e000      	b.n	8017004 <RegionNextChannel+0x28>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8017002:	2309      	movs	r3, #9
        }
    }
}
 8017004:	4618      	mov	r0, r3
 8017006:	3710      	adds	r7, #16
 8017008:	46bd      	mov	sp, r7
 801700a:	bd80      	pop	{r7, pc}

0801700c <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 801700c:	b580      	push	{r7, lr}
 801700e:	b082      	sub	sp, #8
 8017010:	af00      	add	r7, sp, #0
 8017012:	4603      	mov	r3, r0
 8017014:	6039      	str	r1, [r7, #0]
 8017016:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017018:	79fb      	ldrb	r3, [r7, #7]
 801701a:	2b05      	cmp	r3, #5
 801701c:	d103      	bne.n	8017026 <RegionSetContinuousWave+0x1a>
        AS923_SET_CONTINUOUS_WAVE( );
        AU915_SET_CONTINUOUS_WAVE( );
        CN470_SET_CONTINUOUS_WAVE( );
        CN779_SET_CONTINUOUS_WAVE( );
        EU433_SET_CONTINUOUS_WAVE( );
        EU868_SET_CONTINUOUS_WAVE( );
 801701e:	6838      	ldr	r0, [r7, #0]
 8017020:	f001 ff86 	bl	8018f30 <RegionEU868SetContinuousWave>
 8017024:	e000      	b.n	8017028 <RegionSetContinuousWave+0x1c>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8017026:	bf00      	nop
        }
    }
}
 8017028:	bf00      	nop
 801702a:	3708      	adds	r7, #8
 801702c:	46bd      	mov	sp, r7
 801702e:	bd80      	pop	{r7, pc}

08017030 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017030:	b590      	push	{r4, r7, lr}
 8017032:	b083      	sub	sp, #12
 8017034:	af00      	add	r7, sp, #0
 8017036:	4604      	mov	r4, r0
 8017038:	4608      	mov	r0, r1
 801703a:	4611      	mov	r1, r2
 801703c:	461a      	mov	r2, r3
 801703e:	4623      	mov	r3, r4
 8017040:	71fb      	strb	r3, [r7, #7]
 8017042:	4603      	mov	r3, r0
 8017044:	71bb      	strb	r3, [r7, #6]
 8017046:	460b      	mov	r3, r1
 8017048:	717b      	strb	r3, [r7, #5]
 801704a:	4613      	mov	r3, r2
 801704c:	713b      	strb	r3, [r7, #4]
    switch( region )
 801704e:	79fb      	ldrb	r3, [r7, #7]
 8017050:	2b05      	cmp	r3, #5
 8017052:	d109      	bne.n	8017068 <RegionApplyDrOffset+0x38>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8017054:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8017058:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801705c:	79bb      	ldrb	r3, [r7, #6]
 801705e:	4618      	mov	r0, r3
 8017060:	f001 ffb4 	bl	8018fcc <RegionEU868ApplyDrOffset>
 8017064:	4603      	mov	r3, r0
 8017066:	e000      	b.n	801706a <RegionApplyDrOffset+0x3a>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8017068:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 801706a:	4618      	mov	r0, r3
 801706c:	370c      	adds	r7, #12
 801706e:	46bd      	mov	sp, r7
 8017070:	bd90      	pop	{r4, r7, pc}
	...

08017074 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8017074:	b480      	push	{r7}
 8017076:	b083      	sub	sp, #12
 8017078:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 801707a:	4b04      	ldr	r3, [pc, #16]	@ (801708c <RegionGetVersion+0x18>)
 801707c:	607b      	str	r3, [r7, #4]

    return version;
 801707e:	687b      	ldr	r3, [r7, #4]
}
 8017080:	4618      	mov	r0, r3
 8017082:	370c      	adds	r7, #12
 8017084:	46bd      	mov	sp, r7
 8017086:	bc80      	pop	{r7}
 8017088:	4770      	bx	lr
 801708a:	bf00      	nop
 801708c:	01000300 	.word	0x01000300

08017090 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017090:	b580      	push	{r7, lr}
 8017092:	b086      	sub	sp, #24
 8017094:	af00      	add	r7, sp, #0
 8017096:	60f8      	str	r0, [r7, #12]
 8017098:	4608      	mov	r0, r1
 801709a:	4639      	mov	r1, r7
 801709c:	e881 000c 	stmia.w	r1, {r2, r3}
 80170a0:	4603      	mov	r3, r0
 80170a2:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 80170a4:	463b      	mov	r3, r7
 80170a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80170aa:	f000 f8dc 	bl	8017266 <RegionCommonGetJoinDc>
 80170ae:	4603      	mov	r3, r0
 80170b0:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 80170b2:	68fb      	ldr	r3, [r7, #12]
 80170b4:	881b      	ldrh	r3, [r3, #0]
 80170b6:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 80170b8:	7afb      	ldrb	r3, [r7, #11]
 80170ba:	f083 0301 	eor.w	r3, r3, #1
 80170be:	b2db      	uxtb	r3, r3
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d00c      	beq.n	80170de <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 80170c4:	463b      	mov	r3, r7
 80170c6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80170ca:	f000 f8cc 	bl	8017266 <RegionCommonGetJoinDc>
 80170ce:	4603      	mov	r3, r0
 80170d0:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 80170d2:	8aba      	ldrh	r2, [r7, #20]
 80170d4:	8afb      	ldrh	r3, [r7, #22]
 80170d6:	4293      	cmp	r3, r2
 80170d8:	bf38      	it	cc
 80170da:	4613      	movcc	r3, r2
 80170dc:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 80170de:	8afb      	ldrh	r3, [r7, #22]
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d101      	bne.n	80170e8 <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 80170e4:	2301      	movs	r3, #1
 80170e6:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 80170e8:	8afb      	ldrh	r3, [r7, #22]
}
 80170ea:	4618      	mov	r0, r3
 80170ec:	3718      	adds	r7, #24
 80170ee:	46bd      	mov	sp, r7
 80170f0:	bd80      	pop	{r7, pc}
	...

080170f4 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80170f4:	b580      	push	{r7, lr}
 80170f6:	b086      	sub	sp, #24
 80170f8:	af00      	add	r7, sp, #0
 80170fa:	60f8      	str	r0, [r7, #12]
 80170fc:	4608      	mov	r0, r1
 80170fe:	4639      	mov	r1, r7
 8017100:	e881 000c 	stmia.w	r1, {r2, r3}
 8017104:	4603      	mov	r3, r0
 8017106:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017108:	68fb      	ldr	r3, [r7, #12]
 801710a:	881b      	ldrh	r3, [r3, #0]
 801710c:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 801710e:	2301      	movs	r3, #1
 8017110:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017112:	7af9      	ldrb	r1, [r7, #11]
 8017114:	463b      	mov	r3, r7
 8017116:	cb0c      	ldmia	r3, {r2, r3}
 8017118:	68f8      	ldr	r0, [r7, #12]
 801711a:	f7ff ffb9 	bl	8017090 <GetDutyCycle>
 801711e:	4603      	mov	r3, r0
 8017120:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 8017122:	7afb      	ldrb	r3, [r7, #11]
 8017124:	f083 0301 	eor.w	r3, r3, #1
 8017128:	b2db      	uxtb	r3, r3
 801712a:	2b00      	cmp	r3, #0
 801712c:	d006      	beq.n	801713c <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 801712e:	8abb      	ldrh	r3, [r7, #20]
 8017130:	4a0c      	ldr	r2, [pc, #48]	@ (8017164 <SetMaxTimeCredits+0x70>)
 8017132:	fba2 2303 	umull	r2, r3, r2, r3
 8017136:	095b      	lsrs	r3, r3, #5
 8017138:	b29b      	uxth	r3, r3
 801713a:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 801713c:	7dfb      	ldrb	r3, [r7, #23]
 801713e:	4a0a      	ldr	r2, [pc, #40]	@ (8017168 <SetMaxTimeCredits+0x74>)
 8017140:	fb02 f303 	mul.w	r3, r2, r3
 8017144:	461a      	mov	r2, r3
 8017146:	68fb      	ldr	r3, [r7, #12]
 8017148:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 801714a:	68fb      	ldr	r3, [r7, #12]
 801714c:	685b      	ldr	r3, [r3, #4]
 801714e:	2b00      	cmp	r3, #0
 8017150:	d103      	bne.n	801715a <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8017152:	68fb      	ldr	r3, [r7, #12]
 8017154:	68da      	ldr	r2, [r3, #12]
 8017156:	68fb      	ldr	r3, [r7, #12]
 8017158:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 801715a:	8abb      	ldrh	r3, [r7, #20]
}
 801715c:	4618      	mov	r0, r3
 801715e:	3718      	adds	r7, #24
 8017160:	46bd      	mov	sp, r7
 8017162:	bd80      	pop	{r7, pc}
 8017164:	51eb851f 	.word	0x51eb851f
 8017168:	0036ee80 	.word	0x0036ee80

0801716c <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 801716c:	b580      	push	{r7, lr}
 801716e:	b084      	sub	sp, #16
 8017170:	af00      	add	r7, sp, #0
 8017172:	6078      	str	r0, [r7, #4]
 8017174:	4608      	mov	r0, r1
 8017176:	4611      	mov	r1, r2
 8017178:	461a      	mov	r2, r3
 801717a:	4603      	mov	r3, r0
 801717c:	70fb      	strb	r3, [r7, #3]
 801717e:	460b      	mov	r3, r1
 8017180:	70bb      	strb	r3, [r7, #2]
 8017182:	4613      	mov	r3, r2
 8017184:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 8017186:	78f9      	ldrb	r1, [r7, #3]
 8017188:	f107 0318 	add.w	r3, r7, #24
 801718c:	cb0c      	ldmia	r3, {r2, r3}
 801718e:	6878      	ldr	r0, [r7, #4]
 8017190:	f7ff ffb0 	bl	80170f4 <SetMaxTimeCredits>
 8017194:	4603      	mov	r3, r0
 8017196:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 8017198:	78fb      	ldrb	r3, [r7, #3]
 801719a:	f083 0301 	eor.w	r3, r3, #1
 801719e:	b2db      	uxtb	r3, r3
 80171a0:	2b00      	cmp	r3, #0
 80171a2:	d010      	beq.n	80171c6 <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 80171a4:	78bb      	ldrb	r3, [r7, #2]
 80171a6:	f083 0301 	eor.w	r3, r3, #1
 80171aa:	b2db      	uxtb	r3, r3
 80171ac:	2b00      	cmp	r3, #0
 80171ae:	d014      	beq.n	80171da <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 80171b0:	787b      	ldrb	r3, [r7, #1]
 80171b2:	f083 0301 	eor.w	r3, r3, #1
 80171b6:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	d00e      	beq.n	80171da <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	68da      	ldr	r2, [r3, #12]
 80171c0:	687b      	ldr	r3, [r7, #4]
 80171c2:	609a      	str	r2, [r3, #8]
 80171c4:	e009      	b.n	80171da <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 80171c6:	78bb      	ldrb	r3, [r7, #2]
 80171c8:	f083 0301 	eor.w	r3, r3, #1
 80171cc:	b2db      	uxtb	r3, r3
 80171ce:	2b00      	cmp	r3, #0
 80171d0:	d003      	beq.n	80171da <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	68da      	ldr	r2, [r3, #12]
 80171d6:	687b      	ldr	r3, [r7, #4]
 80171d8:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	685b      	ldr	r3, [r3, #4]
 80171de:	4618      	mov	r0, r3
 80171e0:	f005 fde2 	bl	801cda8 <UTIL_TIMER_GetElapsedTime>
 80171e4:	4602      	mov	r2, r0
 80171e6:	687b      	ldr	r3, [r7, #4]
 80171e8:	689b      	ldr	r3, [r3, #8]
 80171ea:	441a      	add	r2, r3
 80171ec:	687b      	ldr	r3, [r7, #4]
 80171ee:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	689a      	ldr	r2, [r3, #8]
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	68db      	ldr	r3, [r3, #12]
 80171f8:	429a      	cmp	r2, r3
 80171fa:	d903      	bls.n	8017204 <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 80171fc:	687b      	ldr	r3, [r7, #4]
 80171fe:	68da      	ldr	r2, [r3, #12]
 8017200:	687b      	ldr	r3, [r7, #4]
 8017202:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	6a3a      	ldr	r2, [r7, #32]
 8017208:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 801720a:	89fb      	ldrh	r3, [r7, #14]
}
 801720c:	4618      	mov	r0, r3
 801720e:	3710      	adds	r7, #16
 8017210:	46bd      	mov	sp, r7
 8017212:	bd80      	pop	{r7, pc}

08017214 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8017214:	b480      	push	{r7}
 8017216:	b085      	sub	sp, #20
 8017218:	af00      	add	r7, sp, #0
 801721a:	4603      	mov	r3, r0
 801721c:	460a      	mov	r2, r1
 801721e:	80fb      	strh	r3, [r7, #6]
 8017220:	4613      	mov	r3, r2
 8017222:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8017224:	2300      	movs	r3, #0
 8017226:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8017228:	2300      	movs	r3, #0
 801722a:	73bb      	strb	r3, [r7, #14]
 801722c:	e011      	b.n	8017252 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 801722e:	88fa      	ldrh	r2, [r7, #6]
 8017230:	7bbb      	ldrb	r3, [r7, #14]
 8017232:	2101      	movs	r1, #1
 8017234:	fa01 f303 	lsl.w	r3, r1, r3
 8017238:	401a      	ands	r2, r3
 801723a:	7bbb      	ldrb	r3, [r7, #14]
 801723c:	2101      	movs	r1, #1
 801723e:	fa01 f303 	lsl.w	r3, r1, r3
 8017242:	429a      	cmp	r2, r3
 8017244:	d102      	bne.n	801724c <CountChannels+0x38>
        {
            nbActiveBits++;
 8017246:	7bfb      	ldrb	r3, [r7, #15]
 8017248:	3301      	adds	r3, #1
 801724a:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 801724c:	7bbb      	ldrb	r3, [r7, #14]
 801724e:	3301      	adds	r3, #1
 8017250:	73bb      	strb	r3, [r7, #14]
 8017252:	7bba      	ldrb	r2, [r7, #14]
 8017254:	797b      	ldrb	r3, [r7, #5]
 8017256:	429a      	cmp	r2, r3
 8017258:	d3e9      	bcc.n	801722e <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 801725a:	7bfb      	ldrb	r3, [r7, #15]
}
 801725c:	4618      	mov	r0, r3
 801725e:	3714      	adds	r7, #20
 8017260:	46bd      	mov	sp, r7
 8017262:	bc80      	pop	{r7}
 8017264:	4770      	bx	lr

08017266 <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 8017266:	b480      	push	{r7}
 8017268:	b085      	sub	sp, #20
 801726a:	af00      	add	r7, sp, #0
 801726c:	463b      	mov	r3, r7
 801726e:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 8017272:	2300      	movs	r3, #0
 8017274:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 8017276:	683b      	ldr	r3, [r7, #0]
 8017278:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 801727c:	d202      	bcs.n	8017284 <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 801727e:	2364      	movs	r3, #100	@ 0x64
 8017280:	81fb      	strh	r3, [r7, #14]
 8017282:	e00b      	b.n	801729c <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 8017284:	683b      	ldr	r3, [r7, #0]
 8017286:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 801728a:	4293      	cmp	r3, r2
 801728c:	d803      	bhi.n	8017296 <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 801728e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017292:	81fb      	strh	r3, [r7, #14]
 8017294:	e002      	b.n	801729c <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 8017296:	f242 7310 	movw	r3, #10000	@ 0x2710
 801729a:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 801729c:	89fb      	ldrh	r3, [r7, #14]
}
 801729e:	4618      	mov	r0, r3
 80172a0:	3714      	adds	r7, #20
 80172a2:	46bd      	mov	sp, r7
 80172a4:	bc80      	pop	{r7}
 80172a6:	4770      	bx	lr

080172a8 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 80172a8:	b580      	push	{r7, lr}
 80172aa:	b084      	sub	sp, #16
 80172ac:	af00      	add	r7, sp, #0
 80172ae:	6039      	str	r1, [r7, #0]
 80172b0:	4611      	mov	r1, r2
 80172b2:	461a      	mov	r2, r3
 80172b4:	4603      	mov	r3, r0
 80172b6:	71fb      	strb	r3, [r7, #7]
 80172b8:	460b      	mov	r3, r1
 80172ba:	71bb      	strb	r3, [r7, #6]
 80172bc:	4613      	mov	r3, r2
 80172be:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 80172c0:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80172c4:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80172c8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80172cc:	4618      	mov	r0, r3
 80172ce:	f000 f85d 	bl	801738c <RegionCommonValueInRange>
 80172d2:	4603      	mov	r3, r0
 80172d4:	2b00      	cmp	r3, #0
 80172d6:	d101      	bne.n	80172dc <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 80172d8:	2300      	movs	r3, #0
 80172da:	e053      	b.n	8017384 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80172dc:	2300      	movs	r3, #0
 80172de:	73fb      	strb	r3, [r7, #15]
 80172e0:	2300      	movs	r3, #0
 80172e2:	73bb      	strb	r3, [r7, #14]
 80172e4:	e049      	b.n	801737a <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80172e6:	2300      	movs	r3, #0
 80172e8:	737b      	strb	r3, [r7, #13]
 80172ea:	e03d      	b.n	8017368 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 80172ec:	7bbb      	ldrb	r3, [r7, #14]
 80172ee:	005b      	lsls	r3, r3, #1
 80172f0:	683a      	ldr	r2, [r7, #0]
 80172f2:	4413      	add	r3, r2
 80172f4:	881b      	ldrh	r3, [r3, #0]
 80172f6:	461a      	mov	r2, r3
 80172f8:	7b7b      	ldrb	r3, [r7, #13]
 80172fa:	fa42 f303 	asr.w	r3, r2, r3
 80172fe:	f003 0301 	and.w	r3, r3, #1
 8017302:	2b00      	cmp	r3, #0
 8017304:	d02d      	beq.n	8017362 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017306:	7bfa      	ldrb	r2, [r7, #15]
 8017308:	7b7b      	ldrb	r3, [r7, #13]
 801730a:	4413      	add	r3, r2
 801730c:	461a      	mov	r2, r3
 801730e:	4613      	mov	r3, r2
 8017310:	005b      	lsls	r3, r3, #1
 8017312:	4413      	add	r3, r2
 8017314:	009b      	lsls	r3, r3, #2
 8017316:	461a      	mov	r2, r3
 8017318:	69fb      	ldr	r3, [r7, #28]
 801731a:	4413      	add	r3, r2
 801731c:	7a1b      	ldrb	r3, [r3, #8]
 801731e:	f343 0303 	sbfx	r3, r3, #0, #4
 8017322:	b25b      	sxtb	r3, r3
 8017324:	f003 030f 	and.w	r3, r3, #15
 8017328:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 801732a:	7bfa      	ldrb	r2, [r7, #15]
 801732c:	7b7b      	ldrb	r3, [r7, #13]
 801732e:	4413      	add	r3, r2
 8017330:	461a      	mov	r2, r3
 8017332:	4613      	mov	r3, r2
 8017334:	005b      	lsls	r3, r3, #1
 8017336:	4413      	add	r3, r2
 8017338:	009b      	lsls	r3, r3, #2
 801733a:	461a      	mov	r2, r3
 801733c:	69fb      	ldr	r3, [r7, #28]
 801733e:	4413      	add	r3, r2
 8017340:	7a1b      	ldrb	r3, [r3, #8]
 8017342:	f343 1303 	sbfx	r3, r3, #4, #4
 8017346:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017348:	f003 030f 	and.w	r3, r3, #15
 801734c:	b25a      	sxtb	r2, r3
 801734e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017352:	4618      	mov	r0, r3
 8017354:	f000 f81a 	bl	801738c <RegionCommonValueInRange>
 8017358:	4603      	mov	r3, r0
 801735a:	2b01      	cmp	r3, #1
 801735c:	d101      	bne.n	8017362 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 801735e:	2301      	movs	r3, #1
 8017360:	e010      	b.n	8017384 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8017362:	7b7b      	ldrb	r3, [r7, #13]
 8017364:	3301      	adds	r3, #1
 8017366:	737b      	strb	r3, [r7, #13]
 8017368:	7b7b      	ldrb	r3, [r7, #13]
 801736a:	2b0f      	cmp	r3, #15
 801736c:	d9be      	bls.n	80172ec <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801736e:	7bfb      	ldrb	r3, [r7, #15]
 8017370:	3310      	adds	r3, #16
 8017372:	73fb      	strb	r3, [r7, #15]
 8017374:	7bbb      	ldrb	r3, [r7, #14]
 8017376:	3301      	adds	r3, #1
 8017378:	73bb      	strb	r3, [r7, #14]
 801737a:	7bfa      	ldrb	r2, [r7, #15]
 801737c:	79fb      	ldrb	r3, [r7, #7]
 801737e:	429a      	cmp	r2, r3
 8017380:	d3b1      	bcc.n	80172e6 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8017382:	2300      	movs	r3, #0
}
 8017384:	4618      	mov	r0, r3
 8017386:	3710      	adds	r7, #16
 8017388:	46bd      	mov	sp, r7
 801738a:	bd80      	pop	{r7, pc}

0801738c <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 801738c:	b480      	push	{r7}
 801738e:	b083      	sub	sp, #12
 8017390:	af00      	add	r7, sp, #0
 8017392:	4603      	mov	r3, r0
 8017394:	71fb      	strb	r3, [r7, #7]
 8017396:	460b      	mov	r3, r1
 8017398:	71bb      	strb	r3, [r7, #6]
 801739a:	4613      	mov	r3, r2
 801739c:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 801739e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80173a2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80173a6:	429a      	cmp	r2, r3
 80173a8:	db07      	blt.n	80173ba <RegionCommonValueInRange+0x2e>
 80173aa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80173ae:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80173b2:	429a      	cmp	r2, r3
 80173b4:	dc01      	bgt.n	80173ba <RegionCommonValueInRange+0x2e>
    {
        return 1;
 80173b6:	2301      	movs	r3, #1
 80173b8:	e000      	b.n	80173bc <RegionCommonValueInRange+0x30>
    }
    return 0;
 80173ba:	2300      	movs	r3, #0
}
 80173bc:	4618      	mov	r0, r3
 80173be:	370c      	adds	r7, #12
 80173c0:	46bd      	mov	sp, r7
 80173c2:	bc80      	pop	{r7}
 80173c4:	4770      	bx	lr

080173c6 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 80173c6:	b480      	push	{r7}
 80173c8:	b085      	sub	sp, #20
 80173ca:	af00      	add	r7, sp, #0
 80173cc:	6078      	str	r0, [r7, #4]
 80173ce:	460b      	mov	r3, r1
 80173d0:	70fb      	strb	r3, [r7, #3]
 80173d2:	4613      	mov	r3, r2
 80173d4:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 80173d6:	78fb      	ldrb	r3, [r7, #3]
 80173d8:	091b      	lsrs	r3, r3, #4
 80173da:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 80173dc:	78bb      	ldrb	r3, [r7, #2]
 80173de:	091b      	lsrs	r3, r3, #4
 80173e0:	b2db      	uxtb	r3, r3
 80173e2:	7bfa      	ldrb	r2, [r7, #15]
 80173e4:	429a      	cmp	r2, r3
 80173e6:	d803      	bhi.n	80173f0 <RegionCommonChanDisable+0x2a>
 80173e8:	78fa      	ldrb	r2, [r7, #3]
 80173ea:	78bb      	ldrb	r3, [r7, #2]
 80173ec:	429a      	cmp	r2, r3
 80173ee:	d301      	bcc.n	80173f4 <RegionCommonChanDisable+0x2e>
    {
        return false;
 80173f0:	2300      	movs	r3, #0
 80173f2:	e017      	b.n	8017424 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 80173f4:	7bfb      	ldrb	r3, [r7, #15]
 80173f6:	005b      	lsls	r3, r3, #1
 80173f8:	687a      	ldr	r2, [r7, #4]
 80173fa:	4413      	add	r3, r2
 80173fc:	881b      	ldrh	r3, [r3, #0]
 80173fe:	b21a      	sxth	r2, r3
 8017400:	78fb      	ldrb	r3, [r7, #3]
 8017402:	f003 030f 	and.w	r3, r3, #15
 8017406:	2101      	movs	r1, #1
 8017408:	fa01 f303 	lsl.w	r3, r1, r3
 801740c:	b21b      	sxth	r3, r3
 801740e:	43db      	mvns	r3, r3
 8017410:	b21b      	sxth	r3, r3
 8017412:	4013      	ands	r3, r2
 8017414:	b219      	sxth	r1, r3
 8017416:	7bfb      	ldrb	r3, [r7, #15]
 8017418:	005b      	lsls	r3, r3, #1
 801741a:	687a      	ldr	r2, [r7, #4]
 801741c:	4413      	add	r3, r2
 801741e:	b28a      	uxth	r2, r1
 8017420:	801a      	strh	r2, [r3, #0]

    return true;
 8017422:	2301      	movs	r3, #1
}
 8017424:	4618      	mov	r0, r3
 8017426:	3714      	adds	r7, #20
 8017428:	46bd      	mov	sp, r7
 801742a:	bc80      	pop	{r7}
 801742c:	4770      	bx	lr

0801742e <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 801742e:	b580      	push	{r7, lr}
 8017430:	b084      	sub	sp, #16
 8017432:	af00      	add	r7, sp, #0
 8017434:	6078      	str	r0, [r7, #4]
 8017436:	460b      	mov	r3, r1
 8017438:	70fb      	strb	r3, [r7, #3]
 801743a:	4613      	mov	r3, r2
 801743c:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 801743e:	2300      	movs	r3, #0
 8017440:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	2b00      	cmp	r3, #0
 8017446:	d101      	bne.n	801744c <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8017448:	2300      	movs	r3, #0
 801744a:	e018      	b.n	801747e <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801744c:	78fb      	ldrb	r3, [r7, #3]
 801744e:	73bb      	strb	r3, [r7, #14]
 8017450:	e010      	b.n	8017474 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8017452:	7bbb      	ldrb	r3, [r7, #14]
 8017454:	005b      	lsls	r3, r3, #1
 8017456:	687a      	ldr	r2, [r7, #4]
 8017458:	4413      	add	r3, r2
 801745a:	881b      	ldrh	r3, [r3, #0]
 801745c:	2110      	movs	r1, #16
 801745e:	4618      	mov	r0, r3
 8017460:	f7ff fed8 	bl	8017214 <CountChannels>
 8017464:	4603      	mov	r3, r0
 8017466:	461a      	mov	r2, r3
 8017468:	7bfb      	ldrb	r3, [r7, #15]
 801746a:	4413      	add	r3, r2
 801746c:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801746e:	7bbb      	ldrb	r3, [r7, #14]
 8017470:	3301      	adds	r3, #1
 8017472:	73bb      	strb	r3, [r7, #14]
 8017474:	7bba      	ldrb	r2, [r7, #14]
 8017476:	78bb      	ldrb	r3, [r7, #2]
 8017478:	429a      	cmp	r2, r3
 801747a:	d3ea      	bcc.n	8017452 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 801747c:	7bfb      	ldrb	r3, [r7, #15]
}
 801747e:	4618      	mov	r0, r3
 8017480:	3710      	adds	r7, #16
 8017482:	46bd      	mov	sp, r7
 8017484:	bd80      	pop	{r7, pc}

08017486 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8017486:	b480      	push	{r7}
 8017488:	b087      	sub	sp, #28
 801748a:	af00      	add	r7, sp, #0
 801748c:	60f8      	str	r0, [r7, #12]
 801748e:	60b9      	str	r1, [r7, #8]
 8017490:	4613      	mov	r3, r2
 8017492:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8017494:	68fb      	ldr	r3, [r7, #12]
 8017496:	2b00      	cmp	r3, #0
 8017498:	d016      	beq.n	80174c8 <RegionCommonChanMaskCopy+0x42>
 801749a:	68bb      	ldr	r3, [r7, #8]
 801749c:	2b00      	cmp	r3, #0
 801749e:	d013      	beq.n	80174c8 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80174a0:	2300      	movs	r3, #0
 80174a2:	75fb      	strb	r3, [r7, #23]
 80174a4:	e00c      	b.n	80174c0 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 80174a6:	7dfb      	ldrb	r3, [r7, #23]
 80174a8:	005b      	lsls	r3, r3, #1
 80174aa:	68ba      	ldr	r2, [r7, #8]
 80174ac:	441a      	add	r2, r3
 80174ae:	7dfb      	ldrb	r3, [r7, #23]
 80174b0:	005b      	lsls	r3, r3, #1
 80174b2:	68f9      	ldr	r1, [r7, #12]
 80174b4:	440b      	add	r3, r1
 80174b6:	8812      	ldrh	r2, [r2, #0]
 80174b8:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 80174ba:	7dfb      	ldrb	r3, [r7, #23]
 80174bc:	3301      	adds	r3, #1
 80174be:	75fb      	strb	r3, [r7, #23]
 80174c0:	7dfa      	ldrb	r2, [r7, #23]
 80174c2:	79fb      	ldrb	r3, [r7, #7]
 80174c4:	429a      	cmp	r2, r3
 80174c6:	d3ee      	bcc.n	80174a6 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 80174c8:	bf00      	nop
 80174ca:	371c      	adds	r7, #28
 80174cc:	46bd      	mov	sp, r7
 80174ce:	bc80      	pop	{r7}
 80174d0:	4770      	bx	lr

080174d2 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80174d2:	b082      	sub	sp, #8
 80174d4:	b580      	push	{r7, lr}
 80174d6:	b086      	sub	sp, #24
 80174d8:	af00      	add	r7, sp, #0
 80174da:	60f8      	str	r0, [r7, #12]
 80174dc:	60b9      	str	r1, [r7, #8]
 80174de:	627b      	str	r3, [r7, #36]	@ 0x24
 80174e0:	4613      	mov	r3, r2
 80174e2:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 80174e4:	79f9      	ldrb	r1, [r7, #7]
 80174e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80174ea:	cb0c      	ldmia	r3, {r2, r3}
 80174ec:	68f8      	ldr	r0, [r7, #12]
 80174ee:	f7ff fdcf 	bl	8017090 <GetDutyCycle>
 80174f2:	4603      	mov	r3, r0
 80174f4:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 80174f6:	68fb      	ldr	r3, [r7, #12]
 80174f8:	689a      	ldr	r2, [r3, #8]
 80174fa:	8afb      	ldrh	r3, [r7, #22]
 80174fc:	68b9      	ldr	r1, [r7, #8]
 80174fe:	fb01 f303 	mul.w	r3, r1, r3
 8017502:	429a      	cmp	r2, r3
 8017504:	d909      	bls.n	801751a <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8017506:	68fb      	ldr	r3, [r7, #12]
 8017508:	689a      	ldr	r2, [r3, #8]
 801750a:	8afb      	ldrh	r3, [r7, #22]
 801750c:	68b9      	ldr	r1, [r7, #8]
 801750e:	fb01 f303 	mul.w	r3, r1, r3
 8017512:	1ad2      	subs	r2, r2, r3
 8017514:	68fb      	ldr	r3, [r7, #12]
 8017516:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8017518:	e002      	b.n	8017520 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 801751a:	68fb      	ldr	r3, [r7, #12]
 801751c:	2200      	movs	r2, #0
 801751e:	609a      	str	r2, [r3, #8]
}
 8017520:	bf00      	nop
 8017522:	3718      	adds	r7, #24
 8017524:	46bd      	mov	sp, r7
 8017526:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801752a:	b002      	add	sp, #8
 801752c:	4770      	bx	lr

0801752e <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 801752e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017530:	b08d      	sub	sp, #52	@ 0x34
 8017532:	af04      	add	r7, sp, #16
 8017534:	6039      	str	r1, [r7, #0]
 8017536:	4611      	mov	r1, r2
 8017538:	461a      	mov	r2, r3
 801753a:	4603      	mov	r3, r0
 801753c:	71fb      	strb	r3, [r7, #7]
 801753e:	460b      	mov	r3, r1
 8017540:	71bb      	strb	r3, [r7, #6]
 8017542:	4613      	mov	r3, r2
 8017544:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8017546:	f04f 33ff 	mov.w	r3, #4294967295
 801754a:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 801754c:	f005 fc1a 	bl	801cd84 <UTIL_TIMER_GetCurrentTime>
 8017550:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 8017552:	2300      	movs	r3, #0
 8017554:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 8017556:	2301      	movs	r3, #1
 8017558:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 801755a:	2300      	movs	r3, #0
 801755c:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 801755e:	2300      	movs	r3, #0
 8017560:	76bb      	strb	r3, [r7, #26]
 8017562:	e06c      	b.n	801763e <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8017564:	7eba      	ldrb	r2, [r7, #26]
 8017566:	4613      	mov	r3, r2
 8017568:	009b      	lsls	r3, r3, #2
 801756a:	4413      	add	r3, r2
 801756c:	009b      	lsls	r3, r3, #2
 801756e:	461a      	mov	r2, r3
 8017570:	683b      	ldr	r3, [r7, #0]
 8017572:	189c      	adds	r4, r3, r2
 8017574:	f897 6038 	ldrb.w	r6, [r7, #56]	@ 0x38
 8017578:	797a      	ldrb	r2, [r7, #5]
 801757a:	79fd      	ldrb	r5, [r7, #7]
 801757c:	697b      	ldr	r3, [r7, #20]
 801757e:	9302      	str	r3, [sp, #8]
 8017580:	46ec      	mov	ip, sp
 8017582:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8017586:	e893 0003 	ldmia.w	r3, {r0, r1}
 801758a:	e88c 0003 	stmia.w	ip, {r0, r1}
 801758e:	4633      	mov	r3, r6
 8017590:	4629      	mov	r1, r5
 8017592:	4620      	mov	r0, r4
 8017594:	f7ff fdea 	bl	801716c <UpdateTimeCredits>
 8017598:	4603      	mov	r3, r0
 801759a:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 801759c:	89fa      	ldrh	r2, [r7, #14]
 801759e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80175a0:	fb02 f303 	mul.w	r3, r2, r3
 80175a4:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80175a6:	7eba      	ldrb	r2, [r7, #26]
 80175a8:	4613      	mov	r3, r2
 80175aa:	009b      	lsls	r3, r3, #2
 80175ac:	4413      	add	r3, r2
 80175ae:	009b      	lsls	r3, r3, #2
 80175b0:	461a      	mov	r2, r3
 80175b2:	683b      	ldr	r3, [r7, #0]
 80175b4:	4413      	add	r3, r2
 80175b6:	689b      	ldr	r3, [r3, #8]
 80175b8:	693a      	ldr	r2, [r7, #16]
 80175ba:	429a      	cmp	r2, r3
 80175bc:	d305      	bcc.n	80175ca <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 80175be:	797b      	ldrb	r3, [r7, #5]
 80175c0:	f083 0301 	eor.w	r3, r3, #1
 80175c4:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	d00d      	beq.n	80175e6 <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 80175ca:	7eba      	ldrb	r2, [r7, #26]
 80175cc:	4613      	mov	r3, r2
 80175ce:	009b      	lsls	r3, r3, #2
 80175d0:	4413      	add	r3, r2
 80175d2:	009b      	lsls	r3, r3, #2
 80175d4:	461a      	mov	r2, r3
 80175d6:	683b      	ldr	r3, [r7, #0]
 80175d8:	4413      	add	r3, r2
 80175da:	2201      	movs	r2, #1
 80175dc:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 80175de:	7efb      	ldrb	r3, [r7, #27]
 80175e0:	3301      	adds	r3, #1
 80175e2:	76fb      	strb	r3, [r7, #27]
 80175e4:	e028      	b.n	8017638 <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 80175e6:	7eba      	ldrb	r2, [r7, #26]
 80175e8:	4613      	mov	r3, r2
 80175ea:	009b      	lsls	r3, r3, #2
 80175ec:	4413      	add	r3, r2
 80175ee:	009b      	lsls	r3, r3, #2
 80175f0:	461a      	mov	r2, r3
 80175f2:	683b      	ldr	r3, [r7, #0]
 80175f4:	4413      	add	r3, r2
 80175f6:	2200      	movs	r2, #0
 80175f8:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 80175fa:	7eba      	ldrb	r2, [r7, #26]
 80175fc:	4613      	mov	r3, r2
 80175fe:	009b      	lsls	r3, r3, #2
 8017600:	4413      	add	r3, r2
 8017602:	009b      	lsls	r3, r3, #2
 8017604:	461a      	mov	r2, r3
 8017606:	683b      	ldr	r3, [r7, #0]
 8017608:	4413      	add	r3, r2
 801760a:	68db      	ldr	r3, [r3, #12]
 801760c:	693a      	ldr	r2, [r7, #16]
 801760e:	429a      	cmp	r2, r3
 8017610:	d212      	bcs.n	8017638 <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8017612:	7eba      	ldrb	r2, [r7, #26]
 8017614:	4613      	mov	r3, r2
 8017616:	009b      	lsls	r3, r3, #2
 8017618:	4413      	add	r3, r2
 801761a:	009b      	lsls	r3, r3, #2
 801761c:	461a      	mov	r2, r3
 801761e:	683b      	ldr	r3, [r7, #0]
 8017620:	4413      	add	r3, r2
 8017622:	689b      	ldr	r3, [r3, #8]
 8017624:	693a      	ldr	r2, [r7, #16]
 8017626:	1ad3      	subs	r3, r2, r3
 8017628:	69fa      	ldr	r2, [r7, #28]
 801762a:	4293      	cmp	r3, r2
 801762c:	bf28      	it	cs
 801762e:	4613      	movcs	r3, r2
 8017630:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8017632:	7efb      	ldrb	r3, [r7, #27]
 8017634:	3301      	adds	r3, #1
 8017636:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 8017638:	7ebb      	ldrb	r3, [r7, #26]
 801763a:	3301      	adds	r3, #1
 801763c:	76bb      	strb	r3, [r7, #26]
 801763e:	7eba      	ldrb	r2, [r7, #26]
 8017640:	79bb      	ldrb	r3, [r7, #6]
 8017642:	429a      	cmp	r2, r3
 8017644:	d38e      	bcc.n	8017564 <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 8017646:	7efb      	ldrb	r3, [r7, #27]
 8017648:	2b00      	cmp	r3, #0
 801764a:	d102      	bne.n	8017652 <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 801764c:	f04f 33ff 	mov.w	r3, #4294967295
 8017650:	e000      	b.n	8017654 <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 8017652:	69fb      	ldr	r3, [r7, #28]
}
 8017654:	4618      	mov	r0, r3
 8017656:	3724      	adds	r7, #36	@ 0x24
 8017658:	46bd      	mov	sp, r7
 801765a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801765c <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 801765c:	b480      	push	{r7}
 801765e:	b085      	sub	sp, #20
 8017660:	af00      	add	r7, sp, #0
 8017662:	6078      	str	r0, [r7, #4]
 8017664:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8017666:	2300      	movs	r3, #0
 8017668:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	781b      	ldrb	r3, [r3, #0]
 801766e:	2b03      	cmp	r3, #3
 8017670:	d13f      	bne.n	80176f2 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8017672:	687b      	ldr	r3, [r7, #4]
 8017674:	3301      	adds	r3, #1
 8017676:	781b      	ldrb	r3, [r3, #0]
 8017678:	b25a      	sxtb	r2, r3
 801767a:	683b      	ldr	r3, [r7, #0]
 801767c:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801767e:	683b      	ldr	r3, [r7, #0]
 8017680:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017684:	f003 030f 	and.w	r3, r3, #15
 8017688:	b25a      	sxtb	r2, r3
 801768a:	683b      	ldr	r3, [r7, #0]
 801768c:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 801768e:	683b      	ldr	r3, [r7, #0]
 8017690:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017694:	b2db      	uxtb	r3, r3
 8017696:	091b      	lsrs	r3, r3, #4
 8017698:	b2db      	uxtb	r3, r3
 801769a:	b25a      	sxtb	r2, r3
 801769c:	683b      	ldr	r3, [r7, #0]
 801769e:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	3302      	adds	r3, #2
 80176a4:	781b      	ldrb	r3, [r3, #0]
 80176a6:	461a      	mov	r2, r3
 80176a8:	683b      	ldr	r3, [r7, #0]
 80176aa:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80176ac:	683b      	ldr	r3, [r7, #0]
 80176ae:	889b      	ldrh	r3, [r3, #4]
 80176b0:	b21a      	sxth	r2, r3
 80176b2:	687b      	ldr	r3, [r7, #4]
 80176b4:	3303      	adds	r3, #3
 80176b6:	781b      	ldrb	r3, [r3, #0]
 80176b8:	021b      	lsls	r3, r3, #8
 80176ba:	b21b      	sxth	r3, r3
 80176bc:	4313      	orrs	r3, r2
 80176be:	b21b      	sxth	r3, r3
 80176c0:	b29a      	uxth	r2, r3
 80176c2:	683b      	ldr	r3, [r7, #0]
 80176c4:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 80176c6:	687b      	ldr	r3, [r7, #4]
 80176c8:	791a      	ldrb	r2, [r3, #4]
 80176ca:	683b      	ldr	r3, [r7, #0]
 80176cc:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 80176ce:	683b      	ldr	r3, [r7, #0]
 80176d0:	781b      	ldrb	r3, [r3, #0]
 80176d2:	091b      	lsrs	r3, r3, #4
 80176d4:	b2db      	uxtb	r3, r3
 80176d6:	f003 0307 	and.w	r3, r3, #7
 80176da:	b2da      	uxtb	r2, r3
 80176dc:	683b      	ldr	r3, [r7, #0]
 80176de:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 80176e0:	683b      	ldr	r3, [r7, #0]
 80176e2:	781b      	ldrb	r3, [r3, #0]
 80176e4:	f003 030f 	and.w	r3, r3, #15
 80176e8:	b2da      	uxtb	r2, r3
 80176ea:	683b      	ldr	r3, [r7, #0]
 80176ec:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 80176ee:	2305      	movs	r3, #5
 80176f0:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 80176f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80176f4:	4618      	mov	r0, r3
 80176f6:	3714      	adds	r7, #20
 80176f8:	46bd      	mov	sp, r7
 80176fa:	bc80      	pop	{r7}
 80176fc:	4770      	bx	lr

080176fe <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 80176fe:	b5b0      	push	{r4, r5, r7, lr}
 8017700:	b088      	sub	sp, #32
 8017702:	af02      	add	r7, sp, #8
 8017704:	60f8      	str	r0, [r7, #12]
 8017706:	60b9      	str	r1, [r7, #8]
 8017708:	607a      	str	r2, [r7, #4]
 801770a:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 801770c:	68fb      	ldr	r3, [r7, #12]
 801770e:	791b      	ldrb	r3, [r3, #4]
 8017710:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8017712:	68fb      	ldr	r3, [r7, #12]
 8017714:	799b      	ldrb	r3, [r3, #6]
 8017716:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8017718:	68fb      	ldr	r3, [r7, #12]
 801771a:	79db      	ldrb	r3, [r3, #7]
 801771c:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 801771e:	68fb      	ldr	r3, [r7, #12]
 8017720:	7a1b      	ldrb	r3, [r3, #8]
 8017722:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8017724:	68fb      	ldr	r3, [r7, #12]
 8017726:	795b      	ldrb	r3, [r3, #5]
 8017728:	f083 0301 	eor.w	r3, r3, #1
 801772c:	b2db      	uxtb	r3, r3
 801772e:	2b00      	cmp	r3, #0
 8017730:	d008      	beq.n	8017744 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8017732:	68fb      	ldr	r3, [r7, #12]
 8017734:	7adb      	ldrb	r3, [r3, #11]
 8017736:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8017738:	68fb      	ldr	r3, [r7, #12]
 801773a:	7a5b      	ldrb	r3, [r3, #9]
 801773c:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 801773e:	68fb      	ldr	r3, [r7, #12]
 8017740:	7a9b      	ldrb	r3, [r3, #10]
 8017742:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8017744:	7dfb      	ldrb	r3, [r7, #23]
 8017746:	2b00      	cmp	r3, #0
 8017748:	d03a      	beq.n	80177c0 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801774a:	68fb      	ldr	r3, [r7, #12]
 801774c:	7b18      	ldrb	r0, [r3, #12]
 801774e:	68fb      	ldr	r3, [r7, #12]
 8017750:	6919      	ldr	r1, [r3, #16]
 8017752:	68fb      	ldr	r3, [r7, #12]
 8017754:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8017758:	68fb      	ldr	r3, [r7, #12]
 801775a:	f993 3015 	ldrsb.w	r3, [r3, #21]
 801775e:	68fa      	ldr	r2, [r7, #12]
 8017760:	6992      	ldr	r2, [r2, #24]
 8017762:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8017766:	9201      	str	r2, [sp, #4]
 8017768:	9300      	str	r3, [sp, #0]
 801776a:	462b      	mov	r3, r5
 801776c:	4622      	mov	r2, r4
 801776e:	f7ff fd9b 	bl	80172a8 <RegionCommonChanVerifyDr>
 8017772:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8017774:	f083 0301 	eor.w	r3, r3, #1
 8017778:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801777a:	2b00      	cmp	r3, #0
 801777c:	d003      	beq.n	8017786 <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 801777e:	7dfb      	ldrb	r3, [r7, #23]
 8017780:	f023 0302 	bic.w	r3, r3, #2
 8017784:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8017786:	68fb      	ldr	r3, [r7, #12]
 8017788:	f993 101d 	ldrsb.w	r1, [r3, #29]
 801778c:	68fb      	ldr	r3, [r7, #12]
 801778e:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8017792:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8017796:	4618      	mov	r0, r3
 8017798:	f7ff fdf8 	bl	801738c <RegionCommonValueInRange>
 801779c:	4603      	mov	r3, r0
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d10e      	bne.n	80177c0 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80177a2:	68fb      	ldr	r3, [r7, #12]
 80177a4:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80177a8:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80177ac:	429a      	cmp	r2, r3
 80177ae:	da03      	bge.n	80177b8 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80177b0:	68fb      	ldr	r3, [r7, #12]
 80177b2:	7f5b      	ldrb	r3, [r3, #29]
 80177b4:	757b      	strb	r3, [r7, #21]
 80177b6:	e003      	b.n	80177c0 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80177b8:	7dfb      	ldrb	r3, [r7, #23]
 80177ba:	f023 0304 	bic.w	r3, r3, #4
 80177be:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 80177c0:	7dfb      	ldrb	r3, [r7, #23]
 80177c2:	2b07      	cmp	r3, #7
 80177c4:	d105      	bne.n	80177d2 <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 80177c6:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80177ca:	2b00      	cmp	r3, #0
 80177cc:	d101      	bne.n	80177d2 <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 80177ce:	2301      	movs	r3, #1
 80177d0:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 80177d2:	68bb      	ldr	r3, [r7, #8]
 80177d4:	7dba      	ldrb	r2, [r7, #22]
 80177d6:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 80177d8:	687b      	ldr	r3, [r7, #4]
 80177da:	7d7a      	ldrb	r2, [r7, #21]
 80177dc:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 80177de:	7d3a      	ldrb	r2, [r7, #20]
 80177e0:	683b      	ldr	r3, [r7, #0]
 80177e2:	701a      	strb	r2, [r3, #0]

    return status;
 80177e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80177e6:	4618      	mov	r0, r3
 80177e8:	3718      	adds	r7, #24
 80177ea:	46bd      	mov	sp, r7
 80177ec:	bdb0      	pop	{r4, r5, r7, pc}
	...

080177f0 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 80177f0:	b480      	push	{r7}
 80177f2:	b083      	sub	sp, #12
 80177f4:	af00      	add	r7, sp, #0
 80177f6:	4603      	mov	r3, r0
 80177f8:	6039      	str	r1, [r7, #0]
 80177fa:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 80177fc:	4a05      	ldr	r2, [pc, #20]	@ (8017814 <RegionCommonComputeSymbolTimeLoRa+0x24>)
 80177fe:	683b      	ldr	r3, [r7, #0]
 8017800:	fbb2 f2f3 	udiv	r2, r2, r3
 8017804:	79fb      	ldrb	r3, [r7, #7]
 8017806:	fa02 f303 	lsl.w	r3, r2, r3
}
 801780a:	4618      	mov	r0, r3
 801780c:	370c      	adds	r7, #12
 801780e:	46bd      	mov	sp, r7
 8017810:	bc80      	pop	{r7}
 8017812:	4770      	bx	lr
 8017814:	3b9aca00 	.word	0x3b9aca00

08017818 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 8017818:	b480      	push	{r7}
 801781a:	b083      	sub	sp, #12
 801781c:	af00      	add	r7, sp, #0
 801781e:	4603      	mov	r3, r0
 8017820:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 8017822:	4b03      	ldr	r3, [pc, #12]	@ (8017830 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 8017824:	4618      	mov	r0, r3
 8017826:	370c      	adds	r7, #12
 8017828:	46bd      	mov	sp, r7
 801782a:	bc80      	pop	{r7}
 801782c:	4770      	bx	lr
 801782e:	bf00      	nop
 8017830:	00027100 	.word	0x00027100

08017834 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 8017834:	b480      	push	{r7}
 8017836:	b085      	sub	sp, #20
 8017838:	af00      	add	r7, sp, #0
 801783a:	60f8      	str	r0, [r7, #12]
 801783c:	607a      	str	r2, [r7, #4]
 801783e:	603b      	str	r3, [r7, #0]
 8017840:	460b      	mov	r3, r1
 8017842:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 8017844:	7afa      	ldrb	r2, [r7, #11]
 8017846:	7afb      	ldrb	r3, [r7, #11]
 8017848:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801784c:	3b04      	subs	r3, #4
 801784e:	0059      	lsls	r1, r3, #1
 8017850:	687b      	ldr	r3, [r7, #4]
 8017852:	4817      	ldr	r0, [pc, #92]	@ (80178b0 <RegionCommonComputeRxWindowParameters+0x7c>)
 8017854:	fb03 f000 	mul.w	r0, r3, r0
 8017858:	68fb      	ldr	r3, [r7, #12]
 801785a:	4403      	add	r3, r0
 801785c:	1e58      	subs	r0, r3, #1
 801785e:	68fb      	ldr	r3, [r7, #12]
 8017860:	fbb0 f3f3 	udiv	r3, r0, r3
 8017864:	440b      	add	r3, r1
 8017866:	429a      	cmp	r2, r3
 8017868:	bf38      	it	cc
 801786a:	461a      	movcc	r2, r3
 801786c:	69bb      	ldr	r3, [r7, #24]
 801786e:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 8017870:	68fb      	ldr	r3, [r7, #12]
 8017872:	009a      	lsls	r2, r3, #2
 8017874:	69bb      	ldr	r3, [r7, #24]
 8017876:	681b      	ldr	r3, [r3, #0]
 8017878:	68f9      	ldr	r1, [r7, #12]
 801787a:	fb01 f303 	mul.w	r3, r1, r3
 801787e:	085b      	lsrs	r3, r3, #1
 8017880:	1ad3      	subs	r3, r2, r3
 8017882:	f503 2374 	add.w	r3, r3, #999424	@ 0xf4000
 8017886:	f203 233f 	addw	r3, r3, #575	@ 0x23f
 801788a:	4a0a      	ldr	r2, [pc, #40]	@ (80178b4 <RegionCommonComputeRxWindowParameters+0x80>)
 801788c:	fb82 1203 	smull	r1, r2, r2, r3
 8017890:	1492      	asrs	r2, r2, #18
 8017892:	17db      	asrs	r3, r3, #31
 8017894:	1ad3      	subs	r3, r2, r3
 8017896:	461a      	mov	r2, r3
 8017898:	683b      	ldr	r3, [r7, #0]
 801789a:	1ad3      	subs	r3, r2, r3
 801789c:	3b01      	subs	r3, #1
 801789e:	461a      	mov	r2, r3
 80178a0:	69fb      	ldr	r3, [r7, #28]
 80178a2:	601a      	str	r2, [r3, #0]
}
 80178a4:	bf00      	nop
 80178a6:	3714      	adds	r7, #20
 80178a8:	46bd      	mov	sp, r7
 80178aa:	bc80      	pop	{r7}
 80178ac:	4770      	bx	lr
 80178ae:	bf00      	nop
 80178b0:	001e8480 	.word	0x001e8480
 80178b4:	431bde83 	.word	0x431bde83

080178b8 <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80178b8:	b580      	push	{r7, lr}
 80178ba:	b086      	sub	sp, #24
 80178bc:	af00      	add	r7, sp, #0
 80178be:	4603      	mov	r3, r0
 80178c0:	60b9      	str	r1, [r7, #8]
 80178c2:	607a      	str	r2, [r7, #4]
 80178c4:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80178c6:	2300      	movs	r3, #0
 80178c8:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 80178ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80178ce:	005b      	lsls	r3, r3, #1
 80178d0:	4618      	mov	r0, r3
 80178d2:	f7e8 ff7b 	bl	80007cc <__aeabi_ui2f>
 80178d6:	4603      	mov	r3, r0
 80178d8:	4619      	mov	r1, r3
 80178da:	68b8      	ldr	r0, [r7, #8]
 80178dc:	f7e8 fec4 	bl	8000668 <__aeabi_fsub>
 80178e0:	4603      	mov	r3, r0
 80178e2:	6879      	ldr	r1, [r7, #4]
 80178e4:	4618      	mov	r0, r3
 80178e6:	f7e8 febf 	bl	8000668 <__aeabi_fsub>
 80178ea:	4603      	mov	r3, r0
 80178ec:	4618      	mov	r0, r3
 80178ee:	f7e8 fdaf 	bl	8000450 <__aeabi_f2d>
 80178f2:	4602      	mov	r2, r0
 80178f4:	460b      	mov	r3, r1
 80178f6:	4610      	mov	r0, r2
 80178f8:	4619      	mov	r1, r3
 80178fa:	f005 fdc1 	bl	801d480 <floor>
 80178fe:	4602      	mov	r2, r0
 8017900:	460b      	mov	r3, r1
 8017902:	4610      	mov	r0, r2
 8017904:	4619      	mov	r1, r3
 8017906:	f7e8 fe83 	bl	8000610 <__aeabi_d2iz>
 801790a:	4603      	mov	r3, r0
 801790c:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 801790e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017912:	4618      	mov	r0, r3
 8017914:	3718      	adds	r7, #24
 8017916:	46bd      	mov	sp, r7
 8017918:	bd80      	pop	{r7, pc}

0801791a <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801791a:	b590      	push	{r4, r7, lr}
 801791c:	b087      	sub	sp, #28
 801791e:	af00      	add	r7, sp, #0
 8017920:	60f8      	str	r0, [r7, #12]
 8017922:	60b9      	str	r1, [r7, #8]
 8017924:	607a      	str	r2, [r7, #4]
 8017926:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8017928:	2300      	movs	r3, #0
 801792a:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 801792c:	2300      	movs	r3, #0
 801792e:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8017930:	2300      	movs	r3, #0
 8017932:	757b      	strb	r3, [r7, #21]
 8017934:	2300      	movs	r3, #0
 8017936:	753b      	strb	r3, [r7, #20]
 8017938:	e098      	b.n	8017a6c <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801793a:	2300      	movs	r3, #0
 801793c:	74fb      	strb	r3, [r7, #19]
 801793e:	e08b      	b.n	8017a58 <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8017940:	68fb      	ldr	r3, [r7, #12]
 8017942:	685a      	ldr	r2, [r3, #4]
 8017944:	7d3b      	ldrb	r3, [r7, #20]
 8017946:	005b      	lsls	r3, r3, #1
 8017948:	4413      	add	r3, r2
 801794a:	881b      	ldrh	r3, [r3, #0]
 801794c:	461a      	mov	r2, r3
 801794e:	7cfb      	ldrb	r3, [r7, #19]
 8017950:	fa42 f303 	asr.w	r3, r2, r3
 8017954:	f003 0301 	and.w	r3, r3, #1
 8017958:	2b00      	cmp	r3, #0
 801795a:	d07a      	beq.n	8017a52 <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 801795c:	68fb      	ldr	r3, [r7, #12]
 801795e:	689a      	ldr	r2, [r3, #8]
 8017960:	7d79      	ldrb	r1, [r7, #21]
 8017962:	7cfb      	ldrb	r3, [r7, #19]
 8017964:	440b      	add	r3, r1
 8017966:	4619      	mov	r1, r3
 8017968:	460b      	mov	r3, r1
 801796a:	005b      	lsls	r3, r3, #1
 801796c:	440b      	add	r3, r1
 801796e:	009b      	lsls	r3, r3, #2
 8017970:	4413      	add	r3, r2
 8017972:	681b      	ldr	r3, [r3, #0]
 8017974:	2b00      	cmp	r3, #0
 8017976:	d067      	beq.n	8017a48 <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8017978:	68fb      	ldr	r3, [r7, #12]
 801797a:	781b      	ldrb	r3, [r3, #0]
 801797c:	f083 0301 	eor.w	r3, r3, #1
 8017980:	b2db      	uxtb	r3, r3
 8017982:	2b00      	cmp	r3, #0
 8017984:	d00d      	beq.n	80179a2 <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 8017986:	68fb      	ldr	r3, [r7, #12]
 8017988:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801798a:	2b00      	cmp	r3, #0
 801798c:	d009      	beq.n	80179a2 <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 801798e:	68fb      	ldr	r3, [r7, #12]
 8017990:	8a5b      	ldrh	r3, [r3, #18]
 8017992:	461a      	mov	r2, r3
 8017994:	7cfb      	ldrb	r3, [r7, #19]
 8017996:	fa42 f303 	asr.w	r3, r2, r3
 801799a:	f003 0301 	and.w	r3, r3, #1
 801799e:	2b00      	cmp	r3, #0
 80179a0:	d054      	beq.n	8017a4c <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80179a2:	68fb      	ldr	r3, [r7, #12]
 80179a4:	785b      	ldrb	r3, [r3, #1]
 80179a6:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80179a8:	68fb      	ldr	r3, [r7, #12]
 80179aa:	689a      	ldr	r2, [r3, #8]
 80179ac:	7d79      	ldrb	r1, [r7, #21]
 80179ae:	7cfb      	ldrb	r3, [r7, #19]
 80179b0:	440b      	add	r3, r1
 80179b2:	4619      	mov	r1, r3
 80179b4:	460b      	mov	r3, r1
 80179b6:	005b      	lsls	r3, r3, #1
 80179b8:	440b      	add	r3, r1
 80179ba:	009b      	lsls	r3, r3, #2
 80179bc:	4413      	add	r3, r2
 80179be:	7a1b      	ldrb	r3, [r3, #8]
 80179c0:	f343 0303 	sbfx	r3, r3, #0, #4
 80179c4:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80179c6:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 80179c8:	68fb      	ldr	r3, [r7, #12]
 80179ca:	689a      	ldr	r2, [r3, #8]
 80179cc:	7d79      	ldrb	r1, [r7, #21]
 80179ce:	7cfb      	ldrb	r3, [r7, #19]
 80179d0:	440b      	add	r3, r1
 80179d2:	4619      	mov	r1, r3
 80179d4:	460b      	mov	r3, r1
 80179d6:	005b      	lsls	r3, r3, #1
 80179d8:	440b      	add	r3, r1
 80179da:	009b      	lsls	r3, r3, #2
 80179dc:	4413      	add	r3, r2
 80179de:	7a1b      	ldrb	r3, [r3, #8]
 80179e0:	f343 1303 	sbfx	r3, r3, #4, #4
 80179e4:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80179e6:	461a      	mov	r2, r3
 80179e8:	4621      	mov	r1, r4
 80179ea:	f7ff fccf 	bl	801738c <RegionCommonValueInRange>
 80179ee:	4603      	mov	r3, r0
 80179f0:	2b00      	cmp	r3, #0
 80179f2:	d02d      	beq.n	8017a50 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 80179f4:	68fb      	ldr	r3, [r7, #12]
 80179f6:	68da      	ldr	r2, [r3, #12]
 80179f8:	68fb      	ldr	r3, [r7, #12]
 80179fa:	6899      	ldr	r1, [r3, #8]
 80179fc:	7d78      	ldrb	r0, [r7, #21]
 80179fe:	7cfb      	ldrb	r3, [r7, #19]
 8017a00:	4403      	add	r3, r0
 8017a02:	4618      	mov	r0, r3
 8017a04:	4603      	mov	r3, r0
 8017a06:	005b      	lsls	r3, r3, #1
 8017a08:	4403      	add	r3, r0
 8017a0a:	009b      	lsls	r3, r3, #2
 8017a0c:	440b      	add	r3, r1
 8017a0e:	7a5b      	ldrb	r3, [r3, #9]
 8017a10:	4619      	mov	r1, r3
 8017a12:	460b      	mov	r3, r1
 8017a14:	009b      	lsls	r3, r3, #2
 8017a16:	440b      	add	r3, r1
 8017a18:	009b      	lsls	r3, r3, #2
 8017a1a:	4413      	add	r3, r2
 8017a1c:	7c1b      	ldrb	r3, [r3, #16]
 8017a1e:	f083 0301 	eor.w	r3, r3, #1
 8017a22:	b2db      	uxtb	r3, r3
 8017a24:	2b00      	cmp	r3, #0
 8017a26:	d003      	beq.n	8017a30 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8017a28:	7dbb      	ldrb	r3, [r7, #22]
 8017a2a:	3301      	adds	r3, #1
 8017a2c:	75bb      	strb	r3, [r7, #22]
                    continue;
 8017a2e:	e010      	b.n	8017a52 <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8017a30:	7dfb      	ldrb	r3, [r7, #23]
 8017a32:	1c5a      	adds	r2, r3, #1
 8017a34:	75fa      	strb	r2, [r7, #23]
 8017a36:	461a      	mov	r2, r3
 8017a38:	68bb      	ldr	r3, [r7, #8]
 8017a3a:	4413      	add	r3, r2
 8017a3c:	7d79      	ldrb	r1, [r7, #21]
 8017a3e:	7cfa      	ldrb	r2, [r7, #19]
 8017a40:	440a      	add	r2, r1
 8017a42:	b2d2      	uxtb	r2, r2
 8017a44:	701a      	strb	r2, [r3, #0]
 8017a46:	e004      	b.n	8017a52 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8017a48:	bf00      	nop
 8017a4a:	e002      	b.n	8017a52 <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 8017a4c:	bf00      	nop
 8017a4e:	e000      	b.n	8017a52 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8017a50:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8017a52:	7cfb      	ldrb	r3, [r7, #19]
 8017a54:	3301      	adds	r3, #1
 8017a56:	74fb      	strb	r3, [r7, #19]
 8017a58:	7cfb      	ldrb	r3, [r7, #19]
 8017a5a:	2b0f      	cmp	r3, #15
 8017a5c:	f67f af70 	bls.w	8017940 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8017a60:	7d7b      	ldrb	r3, [r7, #21]
 8017a62:	3310      	adds	r3, #16
 8017a64:	757b      	strb	r3, [r7, #21]
 8017a66:	7d3b      	ldrb	r3, [r7, #20]
 8017a68:	3301      	adds	r3, #1
 8017a6a:	753b      	strb	r3, [r7, #20]
 8017a6c:	7d7b      	ldrb	r3, [r7, #21]
 8017a6e:	b29a      	uxth	r2, r3
 8017a70:	68fb      	ldr	r3, [r7, #12]
 8017a72:	8a1b      	ldrh	r3, [r3, #16]
 8017a74:	429a      	cmp	r2, r3
 8017a76:	f4ff af60 	bcc.w	801793a <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8017a7a:	687b      	ldr	r3, [r7, #4]
 8017a7c:	7dfa      	ldrb	r2, [r7, #23]
 8017a7e:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8017a80:	683b      	ldr	r3, [r7, #0]
 8017a82:	7dba      	ldrb	r2, [r7, #22]
 8017a84:	701a      	strb	r2, [r3, #0]
}
 8017a86:	bf00      	nop
 8017a88:	371c      	adds	r7, #28
 8017a8a:	46bd      	mov	sp, r7
 8017a8c:	bd90      	pop	{r4, r7, pc}

08017a8e <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8017a8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017a90:	b08b      	sub	sp, #44	@ 0x2c
 8017a92:	af04      	add	r7, sp, #16
 8017a94:	60f8      	str	r0, [r7, #12]
 8017a96:	60b9      	str	r1, [r7, #8]
 8017a98:	607a      	str	r2, [r7, #4]
 8017a9a:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8017a9c:	68fb      	ldr	r3, [r7, #12]
 8017a9e:	685b      	ldr	r3, [r3, #4]
 8017aa0:	4618      	mov	r0, r3
 8017aa2:	f005 f981 	bl	801cda8 <UTIL_TIMER_GetElapsedTime>
 8017aa6:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8017aa8:	68fb      	ldr	r3, [r7, #12]
 8017aaa:	681a      	ldr	r2, [r3, #0]
 8017aac:	697b      	ldr	r3, [r7, #20]
 8017aae:	1ad2      	subs	r2, r2, r3
 8017ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017ab2:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8017ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ab6:	2201      	movs	r2, #1
 8017ab8:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8017aba:	683b      	ldr	r3, [r7, #0]
 8017abc:	2200      	movs	r2, #0
 8017abe:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8017ac0:	68fb      	ldr	r3, [r7, #12]
 8017ac2:	685b      	ldr	r3, [r3, #4]
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d004      	beq.n	8017ad2 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8017ac8:	68fb      	ldr	r3, [r7, #12]
 8017aca:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8017acc:	697a      	ldr	r2, [r7, #20]
 8017ace:	429a      	cmp	r2, r3
 8017ad0:	d32b      	bcc.n	8017b2a <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8017ad2:	68bb      	ldr	r3, [r7, #8]
 8017ad4:	2200      	movs	r2, #0
 8017ad6:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8017ad8:	68fb      	ldr	r3, [r7, #12]
 8017ada:	69db      	ldr	r3, [r3, #28]
 8017adc:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8017ade:	68fb      	ldr	r3, [r7, #12]
 8017ae0:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8017ae2:	68dd      	ldr	r5, [r3, #12]
 8017ae4:	68fb      	ldr	r3, [r7, #12]
 8017ae6:	7a5e      	ldrb	r6, [r3, #9]
 8017ae8:	68fb      	ldr	r3, [r7, #12]
 8017aea:	f893 c008 	ldrb.w	ip, [r3, #8]
 8017aee:	68fb      	ldr	r3, [r7, #12]
 8017af0:	7d1b      	ldrb	r3, [r3, #20]
 8017af2:	68fa      	ldr	r2, [r7, #12]
 8017af4:	6992      	ldr	r2, [r2, #24]
 8017af6:	9203      	str	r2, [sp, #12]
 8017af8:	68fa      	ldr	r2, [r7, #12]
 8017afa:	f10d 0e04 	add.w	lr, sp, #4
 8017afe:	320c      	adds	r2, #12
 8017b00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017b04:	e88e 0003 	stmia.w	lr, {r0, r1}
 8017b08:	9300      	str	r3, [sp, #0]
 8017b0a:	4663      	mov	r3, ip
 8017b0c:	4632      	mov	r2, r6
 8017b0e:	4629      	mov	r1, r5
 8017b10:	4620      	mov	r0, r4
 8017b12:	f7ff fd0c 	bl	801752e <RegionCommonUpdateBandTimeOff>
 8017b16:	4602      	mov	r2, r0
 8017b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b1a:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8017b1c:	68fb      	ldr	r3, [r7, #12]
 8017b1e:	69d8      	ldr	r0, [r3, #28]
 8017b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017b22:	683a      	ldr	r2, [r7, #0]
 8017b24:	6879      	ldr	r1, [r7, #4]
 8017b26:	f7ff fef8 	bl	801791a <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8017b2a:	683b      	ldr	r3, [r7, #0]
 8017b2c:	781b      	ldrb	r3, [r3, #0]
 8017b2e:	2b00      	cmp	r3, #0
 8017b30:	d004      	beq.n	8017b3c <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8017b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b34:	2200      	movs	r2, #0
 8017b36:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8017b38:	2300      	movs	r3, #0
 8017b3a:	e006      	b.n	8017b4a <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8017b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017b3e:	781b      	ldrb	r3, [r3, #0]
 8017b40:	2b00      	cmp	r3, #0
 8017b42:	d001      	beq.n	8017b48 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8017b44:	230b      	movs	r3, #11
 8017b46:	e000      	b.n	8017b4a <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017b48:	230c      	movs	r3, #12
    }
}
 8017b4a:	4618      	mov	r0, r3
 8017b4c:	371c      	adds	r7, #28
 8017b4e:	46bd      	mov	sp, r7
 8017b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08017b54 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8017b54:	b5b0      	push	{r4, r5, r7, lr}
 8017b56:	b08c      	sub	sp, #48	@ 0x30
 8017b58:	af04      	add	r7, sp, #16
 8017b5a:	4603      	mov	r3, r0
 8017b5c:	6039      	str	r1, [r7, #0]
 8017b5e:	71fb      	strb	r3, [r7, #7]
 8017b60:	4613      	mov	r3, r2
 8017b62:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8017b64:	4b17      	ldr	r3, [pc, #92]	@ (8017bc4 <RegionCommonRxConfigPrint+0x70>)
 8017b66:	f107 0408 	add.w	r4, r7, #8
 8017b6a:	461d      	mov	r5, r3
 8017b6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017b6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017b70:	e895 0003 	ldmia.w	r5, {r0, r1}
 8017b74:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8017b78:	79fb      	ldrb	r3, [r7, #7]
 8017b7a:	2b05      	cmp	r3, #5
 8017b7c:	d812      	bhi.n	8017ba4 <RegionCommonRxConfigPrint+0x50>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 8017b7e:	79fb      	ldrb	r3, [r7, #7]
 8017b80:	009b      	lsls	r3, r3, #2
 8017b82:	3320      	adds	r3, #32
 8017b84:	443b      	add	r3, r7
 8017b86:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8017b8a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017b8e:	9202      	str	r2, [sp, #8]
 8017b90:	683a      	ldr	r2, [r7, #0]
 8017b92:	9201      	str	r2, [sp, #4]
 8017b94:	9300      	str	r3, [sp, #0]
 8017b96:	4b0c      	ldr	r3, [pc, #48]	@ (8017bc8 <RegionCommonRxConfigPrint+0x74>)
 8017b98:	2201      	movs	r2, #1
 8017b9a:	2100      	movs	r1, #0
 8017b9c:	2002      	movs	r0, #2
 8017b9e:	f005 f9cf 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8017ba2:	e00a      	b.n	8017bba <RegionCommonRxConfigPrint+0x66>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8017ba4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017ba8:	9301      	str	r3, [sp, #4]
 8017baa:	683b      	ldr	r3, [r7, #0]
 8017bac:	9300      	str	r3, [sp, #0]
 8017bae:	4b07      	ldr	r3, [pc, #28]	@ (8017bcc <RegionCommonRxConfigPrint+0x78>)
 8017bb0:	2201      	movs	r2, #1
 8017bb2:	2100      	movs	r1, #0
 8017bb4:	2002      	movs	r0, #2
 8017bb6:	f005 f9c3 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 8017bba:	bf00      	nop
 8017bbc:	3720      	adds	r7, #32
 8017bbe:	46bd      	mov	sp, r7
 8017bc0:	bdb0      	pop	{r4, r5, r7, pc}
 8017bc2:	bf00      	nop
 8017bc4:	0801df58 	.word	0x0801df58
 8017bc8:	0801defc 	.word	0x0801defc
 8017bcc:	0801df1c 	.word	0x0801df1c

08017bd0 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8017bd0:	b580      	push	{r7, lr}
 8017bd2:	b084      	sub	sp, #16
 8017bd4:	af02      	add	r7, sp, #8
 8017bd6:	6078      	str	r0, [r7, #4]
 8017bd8:	460b      	mov	r3, r1
 8017bda:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8017bdc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017be0:	9301      	str	r3, [sp, #4]
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	9300      	str	r3, [sp, #0]
 8017be6:	4b05      	ldr	r3, [pc, #20]	@ (8017bfc <RegionCommonTxConfigPrint+0x2c>)
 8017be8:	2201      	movs	r2, #1
 8017bea:	2100      	movs	r1, #0
 8017bec:	2002      	movs	r0, #2
 8017bee:	f005 f9a7 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
}
 8017bf2:	bf00      	nop
 8017bf4:	3708      	adds	r7, #8
 8017bf6:	46bd      	mov	sp, r7
 8017bf8:	bd80      	pop	{r7, pc}
 8017bfa:	bf00      	nop
 8017bfc:	0801df70 	.word	0x0801df70

08017c00 <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8017c00:	b480      	push	{r7}
 8017c02:	b085      	sub	sp, #20
 8017c04:	af00      	add	r7, sp, #0
 8017c06:	4603      	mov	r3, r0
 8017c08:	460a      	mov	r2, r1
 8017c0a:	71fb      	strb	r3, [r7, #7]
 8017c0c:	4613      	mov	r3, r2
 8017c0e:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8017c10:	2300      	movs	r3, #0
 8017c12:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8017c14:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017c18:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017c1c:	429a      	cmp	r2, r3
 8017c1e:	d102      	bne.n	8017c26 <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8017c20:	79bb      	ldrb	r3, [r7, #6]
 8017c22:	73fb      	strb	r3, [r7, #15]
 8017c24:	e002      	b.n	8017c2c <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 8017c26:	79fb      	ldrb	r3, [r7, #7]
 8017c28:	3b01      	subs	r3, #1
 8017c2a:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8017c2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017c30:	4618      	mov	r0, r3
 8017c32:	3714      	adds	r7, #20
 8017c34:	46bd      	mov	sp, r7
 8017c36:	bc80      	pop	{r7}
 8017c38:	4770      	bx	lr
	...

08017c3c <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8017c3c:	b480      	push	{r7}
 8017c3e:	b083      	sub	sp, #12
 8017c40:	af00      	add	r7, sp, #0
 8017c42:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 8017c44:	4a09      	ldr	r2, [pc, #36]	@ (8017c6c <GetBandwidth+0x30>)
 8017c46:	687b      	ldr	r3, [r7, #4]
 8017c48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017c4c:	4a08      	ldr	r2, [pc, #32]	@ (8017c70 <GetBandwidth+0x34>)
 8017c4e:	4293      	cmp	r3, r2
 8017c50:	d004      	beq.n	8017c5c <GetBandwidth+0x20>
 8017c52:	4a08      	ldr	r2, [pc, #32]	@ (8017c74 <GetBandwidth+0x38>)
 8017c54:	4293      	cmp	r3, r2
 8017c56:	d003      	beq.n	8017c60 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 8017c58:	2300      	movs	r3, #0
 8017c5a:	e002      	b.n	8017c62 <GetBandwidth+0x26>
        case 250000:
            return 1;
 8017c5c:	2301      	movs	r3, #1
 8017c5e:	e000      	b.n	8017c62 <GetBandwidth+0x26>
        case 500000:
            return 2;
 8017c60:	2302      	movs	r3, #2
    }
}
 8017c62:	4618      	mov	r0, r3
 8017c64:	370c      	adds	r7, #12
 8017c66:	46bd      	mov	sp, r7
 8017c68:	bc80      	pop	{r7}
 8017c6a:	4770      	bx	lr
 8017c6c:	0801e560 	.word	0x0801e560
 8017c70:	0003d090 	.word	0x0003d090
 8017c74:	0007a120 	.word	0x0007a120

08017c78 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8017c78:	b480      	push	{r7}
 8017c7a:	b085      	sub	sp, #20
 8017c7c:	af00      	add	r7, sp, #0
 8017c7e:	603b      	str	r3, [r7, #0]
 8017c80:	4603      	mov	r3, r0
 8017c82:	71fb      	strb	r3, [r7, #7]
 8017c84:	460b      	mov	r3, r1
 8017c86:	71bb      	strb	r3, [r7, #6]
 8017c88:	4613      	mov	r3, r2
 8017c8a:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8017c8c:	79fb      	ldrb	r3, [r7, #7]
 8017c8e:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8017c90:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017c98:	4293      	cmp	r3, r2
 8017c9a:	bfb8      	it	lt
 8017c9c:	4613      	movlt	r3, r2
 8017c9e:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 8017ca0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017ca4:	4618      	mov	r0, r3
 8017ca6:	3714      	adds	r7, #20
 8017ca8:	46bd      	mov	sp, r7
 8017caa:	bc80      	pop	{r7}
 8017cac:	4770      	bx	lr
	...

08017cb0 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8017cb0:	b580      	push	{r7, lr}
 8017cb2:	b082      	sub	sp, #8
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	6078      	str	r0, [r7, #4]
 8017cb8:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8017cba:	4b2d      	ldr	r3, [pc, #180]	@ (8017d70 <VerifyRfFreq+0xc0>)
 8017cbc:	6a1b      	ldr	r3, [r3, #32]
 8017cbe:	6878      	ldr	r0, [r7, #4]
 8017cc0:	4798      	blx	r3
 8017cc2:	4603      	mov	r3, r0
 8017cc4:	f083 0301 	eor.w	r3, r3, #1
 8017cc8:	b2db      	uxtb	r3, r3
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	d001      	beq.n	8017cd2 <VerifyRfFreq+0x22>
    {
        return false;
 8017cce:	2300      	movs	r3, #0
 8017cd0:	e04a      	b.n	8017d68 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8017cd2:	687b      	ldr	r3, [r7, #4]
 8017cd4:	4a27      	ldr	r2, [pc, #156]	@ (8017d74 <VerifyRfFreq+0xc4>)
 8017cd6:	4293      	cmp	r3, r2
 8017cd8:	d307      	bcc.n	8017cea <VerifyRfFreq+0x3a>
 8017cda:	687b      	ldr	r3, [r7, #4]
 8017cdc:	4a26      	ldr	r2, [pc, #152]	@ (8017d78 <VerifyRfFreq+0xc8>)
 8017cde:	4293      	cmp	r3, r2
 8017ce0:	d803      	bhi.n	8017cea <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8017ce2:	683b      	ldr	r3, [r7, #0]
 8017ce4:	2202      	movs	r2, #2
 8017ce6:	701a      	strb	r2, [r3, #0]
 8017ce8:	e03d      	b.n	8017d66 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8017cea:	687b      	ldr	r3, [r7, #4]
 8017cec:	4a22      	ldr	r2, [pc, #136]	@ (8017d78 <VerifyRfFreq+0xc8>)
 8017cee:	4293      	cmp	r3, r2
 8017cf0:	d907      	bls.n	8017d02 <VerifyRfFreq+0x52>
 8017cf2:	687b      	ldr	r3, [r7, #4]
 8017cf4:	4a21      	ldr	r2, [pc, #132]	@ (8017d7c <VerifyRfFreq+0xcc>)
 8017cf6:	4293      	cmp	r3, r2
 8017cf8:	d803      	bhi.n	8017d02 <VerifyRfFreq+0x52>
    {
        *band = 0;
 8017cfa:	683b      	ldr	r3, [r7, #0]
 8017cfc:	2200      	movs	r2, #0
 8017cfe:	701a      	strb	r2, [r3, #0]
 8017d00:	e031      	b.n	8017d66 <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8017d02:	687b      	ldr	r3, [r7, #4]
 8017d04:	4a1d      	ldr	r2, [pc, #116]	@ (8017d7c <VerifyRfFreq+0xcc>)
 8017d06:	4293      	cmp	r3, r2
 8017d08:	d907      	bls.n	8017d1a <VerifyRfFreq+0x6a>
 8017d0a:	687b      	ldr	r3, [r7, #4]
 8017d0c:	4a1c      	ldr	r2, [pc, #112]	@ (8017d80 <VerifyRfFreq+0xd0>)
 8017d0e:	4293      	cmp	r3, r2
 8017d10:	d803      	bhi.n	8017d1a <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8017d12:	683b      	ldr	r3, [r7, #0]
 8017d14:	2201      	movs	r2, #1
 8017d16:	701a      	strb	r2, [r3, #0]
 8017d18:	e025      	b.n	8017d66 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	4a19      	ldr	r2, [pc, #100]	@ (8017d84 <VerifyRfFreq+0xd4>)
 8017d1e:	4293      	cmp	r3, r2
 8017d20:	d907      	bls.n	8017d32 <VerifyRfFreq+0x82>
 8017d22:	687b      	ldr	r3, [r7, #4]
 8017d24:	4a18      	ldr	r2, [pc, #96]	@ (8017d88 <VerifyRfFreq+0xd8>)
 8017d26:	4293      	cmp	r3, r2
 8017d28:	d803      	bhi.n	8017d32 <VerifyRfFreq+0x82>
    {
        *band = 5;
 8017d2a:	683b      	ldr	r3, [r7, #0]
 8017d2c:	2205      	movs	r2, #5
 8017d2e:	701a      	strb	r2, [r3, #0]
 8017d30:	e019      	b.n	8017d66 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8017d32:	687b      	ldr	r3, [r7, #4]
 8017d34:	4a15      	ldr	r2, [pc, #84]	@ (8017d8c <VerifyRfFreq+0xdc>)
 8017d36:	4293      	cmp	r3, r2
 8017d38:	d907      	bls.n	8017d4a <VerifyRfFreq+0x9a>
 8017d3a:	687b      	ldr	r3, [r7, #4]
 8017d3c:	4a14      	ldr	r2, [pc, #80]	@ (8017d90 <VerifyRfFreq+0xe0>)
 8017d3e:	4293      	cmp	r3, r2
 8017d40:	d803      	bhi.n	8017d4a <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8017d42:	683b      	ldr	r3, [r7, #0]
 8017d44:	2203      	movs	r2, #3
 8017d46:	701a      	strb	r2, [r3, #0]
 8017d48:	e00d      	b.n	8017d66 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8017d4a:	687b      	ldr	r3, [r7, #4]
 8017d4c:	4a11      	ldr	r2, [pc, #68]	@ (8017d94 <VerifyRfFreq+0xe4>)
 8017d4e:	4293      	cmp	r3, r2
 8017d50:	d307      	bcc.n	8017d62 <VerifyRfFreq+0xb2>
 8017d52:	687b      	ldr	r3, [r7, #4]
 8017d54:	4a10      	ldr	r2, [pc, #64]	@ (8017d98 <VerifyRfFreq+0xe8>)
 8017d56:	4293      	cmp	r3, r2
 8017d58:	d803      	bhi.n	8017d62 <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8017d5a:	683b      	ldr	r3, [r7, #0]
 8017d5c:	2204      	movs	r2, #4
 8017d5e:	701a      	strb	r2, [r3, #0]
 8017d60:	e001      	b.n	8017d66 <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8017d62:	2300      	movs	r3, #0
 8017d64:	e000      	b.n	8017d68 <VerifyRfFreq+0xb8>
    }
    return true;
 8017d66:	2301      	movs	r3, #1
}
 8017d68:	4618      	mov	r0, r3
 8017d6a:	3708      	adds	r7, #8
 8017d6c:	46bd      	mov	sp, r7
 8017d6e:	bd80      	pop	{r7, pc}
 8017d70:	0801e590 	.word	0x0801e590
 8017d74:	337055c0 	.word	0x337055c0
 8017d78:	338eda3f 	.word	0x338eda3f
 8017d7c:	33bca100 	.word	0x33bca100
 8017d80:	33c5c8c0 	.word	0x33c5c8c0
 8017d84:	33c74f5f 	.word	0x33c74f5f
 8017d88:	33cef080 	.word	0x33cef080
 8017d8c:	33d1fdbf 	.word	0x33d1fdbf
 8017d90:	33d5ce50 	.word	0x33d5ce50
 8017d94:	33d691a0 	.word	0x33d691a0
 8017d98:	33db2580 	.word	0x33db2580

08017d9c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8017d9c:	b590      	push	{r4, r7, lr}
 8017d9e:	b08b      	sub	sp, #44	@ 0x2c
 8017da0:	af04      	add	r7, sp, #16
 8017da2:	4603      	mov	r3, r0
 8017da4:	460a      	mov	r2, r1
 8017da6:	71fb      	strb	r3, [r7, #7]
 8017da8:	4613      	mov	r3, r2
 8017daa:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8017dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017db0:	4a1f      	ldr	r2, [pc, #124]	@ (8017e30 <GetTimeOnAir+0x94>)
 8017db2:	5cd3      	ldrb	r3, [r2, r3]
 8017db4:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 8017db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017dba:	4618      	mov	r0, r3
 8017dbc:	f7ff ff3e 	bl	8017c3c <GetBandwidth>
 8017dc0:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8017dc2:	2300      	movs	r3, #0
 8017dc4:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8017dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017dca:	2b07      	cmp	r3, #7
 8017dcc:	d118      	bne.n	8017e00 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8017dce:	4b19      	ldr	r3, [pc, #100]	@ (8017e34 <GetTimeOnAir+0x98>)
 8017dd0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8017dd2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017dd6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017dda:	fb02 f303 	mul.w	r3, r2, r3
 8017dde:	4619      	mov	r1, r3
 8017de0:	88bb      	ldrh	r3, [r7, #4]
 8017de2:	b2db      	uxtb	r3, r3
 8017de4:	2201      	movs	r2, #1
 8017de6:	9203      	str	r2, [sp, #12]
 8017de8:	9302      	str	r3, [sp, #8]
 8017dea:	2300      	movs	r3, #0
 8017dec:	9301      	str	r3, [sp, #4]
 8017dee:	2305      	movs	r3, #5
 8017df0:	9300      	str	r3, [sp, #0]
 8017df2:	2300      	movs	r3, #0
 8017df4:	460a      	mov	r2, r1
 8017df6:	68f9      	ldr	r1, [r7, #12]
 8017df8:	2000      	movs	r0, #0
 8017dfa:	47a0      	blx	r4
 8017dfc:	6178      	str	r0, [r7, #20]
 8017dfe:	e011      	b.n	8017e24 <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8017e00:	4b0c      	ldr	r3, [pc, #48]	@ (8017e34 <GetTimeOnAir+0x98>)
 8017e02:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8017e04:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8017e08:	88bb      	ldrh	r3, [r7, #4]
 8017e0a:	b2db      	uxtb	r3, r3
 8017e0c:	2101      	movs	r1, #1
 8017e0e:	9103      	str	r1, [sp, #12]
 8017e10:	9302      	str	r3, [sp, #8]
 8017e12:	2300      	movs	r3, #0
 8017e14:	9301      	str	r3, [sp, #4]
 8017e16:	2308      	movs	r3, #8
 8017e18:	9300      	str	r3, [sp, #0]
 8017e1a:	2301      	movs	r3, #1
 8017e1c:	68f9      	ldr	r1, [r7, #12]
 8017e1e:	2001      	movs	r0, #1
 8017e20:	47a0      	blx	r4
 8017e22:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8017e24:	697b      	ldr	r3, [r7, #20]
}
 8017e26:	4618      	mov	r0, r3
 8017e28:	371c      	adds	r7, #28
 8017e2a:	46bd      	mov	sp, r7
 8017e2c:	bd90      	pop	{r4, r7, pc}
 8017e2e:	bf00      	nop
 8017e30:	0801e558 	.word	0x0801e558
 8017e34:	0801e590 	.word	0x0801e590

08017e38 <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8017e38:	b580      	push	{r7, lr}
 8017e3a:	b084      	sub	sp, #16
 8017e3c:	af00      	add	r7, sp, #0
 8017e3e:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8017e40:	2300      	movs	r3, #0
 8017e42:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	781b      	ldrb	r3, [r3, #0]
 8017e48:	3b01      	subs	r3, #1
 8017e4a:	2b38      	cmp	r3, #56	@ 0x38
 8017e4c:	f200 810d 	bhi.w	801806a <RegionEU868GetPhyParam+0x232>
 8017e50:	a201      	add	r2, pc, #4	@ (adr r2, 8017e58 <RegionEU868GetPhyParam+0x20>)
 8017e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e56:	bf00      	nop
 8017e58:	08017f3d 	.word	0x08017f3d
 8017e5c:	08017f43 	.word	0x08017f43
 8017e60:	0801806b 	.word	0x0801806b
 8017e64:	0801806b 	.word	0x0801806b
 8017e68:	0801806b 	.word	0x0801806b
 8017e6c:	08017f49 	.word	0x08017f49
 8017e70:	0801806b 	.word	0x0801806b
 8017e74:	08017f63 	.word	0x08017f63
 8017e78:	0801806b 	.word	0x0801806b
 8017e7c:	08017f69 	.word	0x08017f69
 8017e80:	08017f6f 	.word	0x08017f6f
 8017e84:	08017f75 	.word	0x08017f75
 8017e88:	08017f7b 	.word	0x08017f7b
 8017e8c:	08017f8b 	.word	0x08017f8b
 8017e90:	08017f9b 	.word	0x08017f9b
 8017e94:	08017fa1 	.word	0x08017fa1
 8017e98:	08017fa9 	.word	0x08017fa9
 8017e9c:	08017fb1 	.word	0x08017fb1
 8017ea0:	08017fb9 	.word	0x08017fb9
 8017ea4:	08017fc1 	.word	0x08017fc1
 8017ea8:	08017fc9 	.word	0x08017fc9
 8017eac:	08017fd1 	.word	0x08017fd1
 8017eb0:	08017fe5 	.word	0x08017fe5
 8017eb4:	08017feb 	.word	0x08017feb
 8017eb8:	08017ff1 	.word	0x08017ff1
 8017ebc:	08017ff7 	.word	0x08017ff7
 8017ec0:	08017ffd 	.word	0x08017ffd
 8017ec4:	08018003 	.word	0x08018003
 8017ec8:	08018009 	.word	0x08018009
 8017ecc:	0801800f 	.word	0x0801800f
 8017ed0:	0801800f 	.word	0x0801800f
 8017ed4:	08018015 	.word	0x08018015
 8017ed8:	0801801d 	.word	0x0801801d
 8017edc:	08017f4f 	.word	0x08017f4f
 8017ee0:	0801806b 	.word	0x0801806b
 8017ee4:	0801806b 	.word	0x0801806b
 8017ee8:	0801806b 	.word	0x0801806b
 8017eec:	0801806b 	.word	0x0801806b
 8017ef0:	0801806b 	.word	0x0801806b
 8017ef4:	0801806b 	.word	0x0801806b
 8017ef8:	0801806b 	.word	0x0801806b
 8017efc:	0801806b 	.word	0x0801806b
 8017f00:	0801806b 	.word	0x0801806b
 8017f04:	0801806b 	.word	0x0801806b
 8017f08:	0801806b 	.word	0x0801806b
 8017f0c:	0801806b 	.word	0x0801806b
 8017f10:	0801806b 	.word	0x0801806b
 8017f14:	08018023 	.word	0x08018023
 8017f18:	08018029 	.word	0x08018029
 8017f1c:	08018037 	.word	0x08018037
 8017f20:	0801806b 	.word	0x0801806b
 8017f24:	0801806b 	.word	0x0801806b
 8017f28:	0801803d 	.word	0x0801803d
 8017f2c:	08018043 	.word	0x08018043
 8017f30:	0801806b 	.word	0x0801806b
 8017f34:	08018049 	.word	0x08018049
 8017f38:	08018059 	.word	0x08018059
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8017f3c:	2300      	movs	r3, #0
 8017f3e:	60bb      	str	r3, [r7, #8]
            break;
 8017f40:	e094      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8017f42:	2300      	movs	r3, #0
 8017f44:	60bb      	str	r3, [r7, #8]
            break;
 8017f46:	e091      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8017f48:	2300      	movs	r3, #0
 8017f4a:	60bb      	str	r3, [r7, #8]
            break;
 8017f4c:	e08e      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 8017f4e:	687b      	ldr	r3, [r7, #4]
 8017f50:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017f54:	2100      	movs	r1, #0
 8017f56:	4618      	mov	r0, r3
 8017f58:	f7ff fe52 	bl	8017c00 <GetNextLowerTxDr>
 8017f5c:	4603      	mov	r3, r0
 8017f5e:	60bb      	str	r3, [r7, #8]
            break;
 8017f60:	e084      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8017f62:	2300      	movs	r3, #0
 8017f64:	60bb      	str	r3, [r7, #8]
            break;
 8017f66:	e081      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8017f68:	2300      	movs	r3, #0
 8017f6a:	60bb      	str	r3, [r7, #8]
            break;
 8017f6c:	e07e      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 8017f6e:	2340      	movs	r3, #64	@ 0x40
 8017f70:	60bb      	str	r3, [r7, #8]
            break;
 8017f72:	e07b      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 8017f74:	2320      	movs	r3, #32
 8017f76:	60bb      	str	r3, [r7, #8]
            break;
 8017f78:	e078      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8017f7a:	687b      	ldr	r3, [r7, #4]
 8017f7c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017f80:	461a      	mov	r2, r3
 8017f82:	4b3e      	ldr	r3, [pc, #248]	@ (801807c <RegionEU868GetPhyParam+0x244>)
 8017f84:	5c9b      	ldrb	r3, [r3, r2]
 8017f86:	60bb      	str	r3, [r7, #8]
            break;
 8017f88:	e070      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8017f8a:	687b      	ldr	r3, [r7, #4]
 8017f8c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017f90:	461a      	mov	r2, r3
 8017f92:	4b3b      	ldr	r3, [pc, #236]	@ (8018080 <RegionEU868GetPhyParam+0x248>)
 8017f94:	5c9b      	ldrb	r3, [r3, r2]
 8017f96:	60bb      	str	r3, [r7, #8]
            break;
 8017f98:	e068      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8017f9a:	2301      	movs	r3, #1
 8017f9c:	60bb      	str	r3, [r7, #8]
            break;
 8017f9e:	e065      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8017fa0:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8017fa4:	60bb      	str	r3, [r7, #8]
            break;
 8017fa6:	e061      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 8017fa8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017fac:	60bb      	str	r3, [r7, #8]
            break;
 8017fae:	e05d      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 8017fb0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8017fb4:	60bb      	str	r3, [r7, #8]
            break;
 8017fb6:	e059      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 8017fb8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8017fbc:	60bb      	str	r3, [r7, #8]
            break;
 8017fbe:	e055      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 8017fc0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8017fc4:	60bb      	str	r3, [r7, #8]
            break;
 8017fc6:	e051      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 8017fc8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8017fcc:	60bb      	str	r3, [r7, #8]
            break;
 8017fce:	e04d      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 8017fd0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8017fd4:	482b      	ldr	r0, [pc, #172]	@ (8018084 <RegionEU868GetPhyParam+0x24c>)
 8017fd6:	f001 f843 	bl	8019060 <randr>
 8017fda:	4603      	mov	r3, r0
 8017fdc:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8017fe0:	60bb      	str	r3, [r7, #8]
            break;
 8017fe2:	e043      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 8017fe4:	2300      	movs	r3, #0
 8017fe6:	60bb      	str	r3, [r7, #8]
            break;
 8017fe8:	e040      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8017fea:	4b27      	ldr	r3, [pc, #156]	@ (8018088 <RegionEU868GetPhyParam+0x250>)
 8017fec:	60bb      	str	r3, [r7, #8]
            break;
 8017fee:	e03d      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8017ff0:	2300      	movs	r3, #0
 8017ff2:	60bb      	str	r3, [r7, #8]
            break;
 8017ff4:	e03a      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 8017ff6:	4b25      	ldr	r3, [pc, #148]	@ (801808c <RegionEU868GetPhyParam+0x254>)
 8017ff8:	60bb      	str	r3, [r7, #8]
            break;
 8017ffa:	e037      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8017ffc:	4b24      	ldr	r3, [pc, #144]	@ (8018090 <RegionEU868GetPhyParam+0x258>)
 8017ffe:	60bb      	str	r3, [r7, #8]
            break;
 8018000:	e034      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8018002:	2310      	movs	r3, #16
 8018004:	60bb      	str	r3, [r7, #8]
            break;
 8018006:	e031      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 8018008:	4b22      	ldr	r3, [pc, #136]	@ (8018094 <RegionEU868GetPhyParam+0x25c>)
 801800a:	60bb      	str	r3, [r7, #8]
            break;
 801800c:	e02e      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801800e:	2300      	movs	r3, #0
 8018010:	60bb      	str	r3, [r7, #8]
            break;
 8018012:	e02b      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8018014:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8018018:	60bb      	str	r3, [r7, #8]
            break;
 801801a:	e027      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 801801c:	4b1e      	ldr	r3, [pc, #120]	@ (8018098 <RegionEU868GetPhyParam+0x260>)
 801801e:	60bb      	str	r3, [r7, #8]
            break;
 8018020:	e024      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8018022:	4b19      	ldr	r3, [pc, #100]	@ (8018088 <RegionEU868GetPhyParam+0x250>)
 8018024:	60bb      	str	r3, [r7, #8]
            break;
 8018026:	e021      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8018028:	2311      	movs	r3, #17
 801802a:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 801802c:	2302      	movs	r3, #2
 801802e:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8018030:	2300      	movs	r3, #0
 8018032:	72bb      	strb	r3, [r7, #10]
            break;
 8018034:	e01a      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8018036:	2303      	movs	r3, #3
 8018038:	60bb      	str	r3, [r7, #8]
            break;
 801803a:	e017      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 801803c:	4b12      	ldr	r3, [pc, #72]	@ (8018088 <RegionEU868GetPhyParam+0x250>)
 801803e:	60bb      	str	r3, [r7, #8]
            break;
 8018040:	e014      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8018042:	2303      	movs	r3, #3
 8018044:	60bb      	str	r3, [r7, #8]
            break;
 8018046:	e011      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8018048:	687b      	ldr	r3, [r7, #4]
 801804a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801804e:	461a      	mov	r2, r3
 8018050:	4b12      	ldr	r3, [pc, #72]	@ (801809c <RegionEU868GetPhyParam+0x264>)
 8018052:	5c9b      	ldrb	r3, [r3, r2]
 8018054:	60bb      	str	r3, [r7, #8]
            break;
 8018056:	e009      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801805e:	4618      	mov	r0, r3
 8018060:	f7ff fdec 	bl	8017c3c <GetBandwidth>
 8018064:	4603      	mov	r3, r0
 8018066:	60bb      	str	r3, [r7, #8]
            break;
 8018068:	e000      	b.n	801806c <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 801806a:	bf00      	nop
        }
    }

    return phyParam;
 801806c:	68bb      	ldr	r3, [r7, #8]
 801806e:	60fb      	str	r3, [r7, #12]
 8018070:	68fb      	ldr	r3, [r7, #12]
}
 8018072:	4618      	mov	r0, r3
 8018074:	3710      	adds	r7, #16
 8018076:	46bd      	mov	sp, r7
 8018078:	bd80      	pop	{r7, pc}
 801807a:	bf00      	nop
 801807c:	0801e580 	.word	0x0801e580
 8018080:	0801e588 	.word	0x0801e588
 8018084:	fffffc18 	.word	0xfffffc18
 8018088:	33d3e608 	.word	0x33d3e608
 801808c:	200013f4 	.word	0x200013f4
 8018090:	200013f6 	.word	0x200013f6
 8018094:	200012bc 	.word	0x200012bc
 8018098:	4009999a 	.word	0x4009999a
 801809c:	0801e558 	.word	0x0801e558

080180a0 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80180a0:	b590      	push	{r4, r7, lr}
 80180a2:	b085      	sub	sp, #20
 80180a4:	af02      	add	r7, sp, #8
 80180a6:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 80180a8:	687b      	ldr	r3, [r7, #4]
 80180aa:	781b      	ldrb	r3, [r3, #0]
 80180ac:	4619      	mov	r1, r3
 80180ae:	4a0f      	ldr	r2, [pc, #60]	@ (80180ec <RegionEU868SetBandTxDone+0x4c>)
 80180b0:	460b      	mov	r3, r1
 80180b2:	005b      	lsls	r3, r3, #1
 80180b4:	440b      	add	r3, r1
 80180b6:	009b      	lsls	r3, r3, #2
 80180b8:	4413      	add	r3, r2
 80180ba:	3309      	adds	r3, #9
 80180bc:	781b      	ldrb	r3, [r3, #0]
 80180be:	461a      	mov	r2, r3
 80180c0:	4613      	mov	r3, r2
 80180c2:	009b      	lsls	r3, r3, #2
 80180c4:	4413      	add	r3, r2
 80180c6:	009b      	lsls	r3, r3, #2
 80180c8:	33c0      	adds	r3, #192	@ 0xc0
 80180ca:	4a08      	ldr	r2, [pc, #32]	@ (80180ec <RegionEU868SetBandTxDone+0x4c>)
 80180cc:	1898      	adds	r0, r3, r2
 80180ce:	687b      	ldr	r3, [r7, #4]
 80180d0:	6899      	ldr	r1, [r3, #8]
 80180d2:	687b      	ldr	r3, [r7, #4]
 80180d4:	785c      	ldrb	r4, [r3, #1]
 80180d6:	687b      	ldr	r3, [r7, #4]
 80180d8:	691a      	ldr	r2, [r3, #16]
 80180da:	9200      	str	r2, [sp, #0]
 80180dc:	68db      	ldr	r3, [r3, #12]
 80180de:	4622      	mov	r2, r4
 80180e0:	f7ff f9f7 	bl	80174d2 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 80180e4:	bf00      	nop
 80180e6:	370c      	adds	r7, #12
 80180e8:	46bd      	mov	sp, r7
 80180ea:	bd90      	pop	{r4, r7, pc}
 80180ec:	200012bc 	.word	0x200012bc

080180f0 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 80180f0:	b580      	push	{r7, lr}
 80180f2:	b0aa      	sub	sp, #168	@ 0xa8
 80180f4:	af00      	add	r7, sp, #0
 80180f6:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 80180f8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80180fc:	2278      	movs	r2, #120	@ 0x78
 80180fe:	2100      	movs	r1, #0
 8018100:	4618      	mov	r0, r3
 8018102:	f005 f991 	bl	801d428 <memset>
 8018106:	2364      	movs	r3, #100	@ 0x64
 8018108:	863b      	strh	r3, [r7, #48]	@ 0x30
 801810a:	2364      	movs	r3, #100	@ 0x64
 801810c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8018110:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018114:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 8018118:	230a      	movs	r3, #10
 801811a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 801811e:	2364      	movs	r3, #100	@ 0x64
 8018120:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
 8018124:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018128:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 801812c:	687b      	ldr	r3, [r7, #4]
 801812e:	791b      	ldrb	r3, [r3, #4]
 8018130:	2b03      	cmp	r3, #3
 8018132:	d855      	bhi.n	80181e0 <RegionEU868InitDefaults+0xf0>
 8018134:	a201      	add	r2, pc, #4	@ (adr r2, 801813c <RegionEU868InitDefaults+0x4c>)
 8018136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801813a:	bf00      	nop
 801813c:	0801814d 	.word	0x0801814d
 8018140:	08018191 	.word	0x08018191
 8018144:	080181af 	.word	0x080181af
 8018148:	080181c7 	.word	0x080181c7
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801814c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8018150:	2278      	movs	r2, #120	@ 0x78
 8018152:	4619      	mov	r1, r3
 8018154:	4826      	ldr	r0, [pc, #152]	@ (80181f0 <RegionEU868InitDefaults+0x100>)
 8018156:	f000 ff9a 	bl	801908e <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801815a:	4b26      	ldr	r3, [pc, #152]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 801815c:	4a26      	ldr	r2, [pc, #152]	@ (80181f8 <RegionEU868InitDefaults+0x108>)
 801815e:	ca07      	ldmia	r2, {r0, r1, r2}
 8018160:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8018164:	4b23      	ldr	r3, [pc, #140]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 8018166:	4a25      	ldr	r2, [pc, #148]	@ (80181fc <RegionEU868InitDefaults+0x10c>)
 8018168:	330c      	adds	r3, #12
 801816a:	ca07      	ldmia	r2, {r0, r1, r2}
 801816c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8018170:	4b20      	ldr	r3, [pc, #128]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 8018172:	4a23      	ldr	r2, [pc, #140]	@ (8018200 <RegionEU868InitDefaults+0x110>)
 8018174:	3318      	adds	r3, #24
 8018176:	ca07      	ldmia	r2, {r0, r1, r2}
 8018178:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 801817c:	4b1d      	ldr	r3, [pc, #116]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 801817e:	2207      	movs	r2, #7
 8018180:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8018184:	2201      	movs	r2, #1
 8018186:	491f      	ldr	r1, [pc, #124]	@ (8018204 <RegionEU868InitDefaults+0x114>)
 8018188:	481f      	ldr	r0, [pc, #124]	@ (8018208 <RegionEU868InitDefaults+0x118>)
 801818a:	f7ff f97c 	bl	8017486 <RegionCommonChanMaskCopy>
            break;
 801818e:	e02a      	b.n	80181e6 <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 8018190:	4b18      	ldr	r3, [pc, #96]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 8018192:	2200      	movs	r2, #0
 8018194:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 8018196:	4b17      	ldr	r3, [pc, #92]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 8018198:	2200      	movs	r2, #0
 801819a:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 801819c:	4b15      	ldr	r3, [pc, #84]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 801819e:	2200      	movs	r2, #0
 80181a0:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80181a2:	2201      	movs	r2, #1
 80181a4:	4917      	ldr	r1, [pc, #92]	@ (8018204 <RegionEU868InitDefaults+0x114>)
 80181a6:	4818      	ldr	r0, [pc, #96]	@ (8018208 <RegionEU868InitDefaults+0x118>)
 80181a8:	f7ff f96d 	bl	8017486 <RegionCommonChanMaskCopy>
            break;
 80181ac:	e01b      	b.n	80181e6 <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 80181ae:	4b11      	ldr	r3, [pc, #68]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 80181b0:	f8b3 2138 	ldrh.w	r2, [r3, #312]	@ 0x138
 80181b4:	4b0f      	ldr	r3, [pc, #60]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 80181b6:	f8b3 313a 	ldrh.w	r3, [r3, #314]	@ 0x13a
 80181ba:	4313      	orrs	r3, r2
 80181bc:	b29a      	uxth	r2, r3
 80181be:	4b0d      	ldr	r3, [pc, #52]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 80181c0:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
            break;
 80181c4:	e00f      	b.n	80181e6 <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 80181c6:	687b      	ldr	r3, [r7, #4]
 80181c8:	681b      	ldr	r3, [r3, #0]
 80181ca:	2b00      	cmp	r3, #0
 80181cc:	d00a      	beq.n	80181e4 <RegionEU868InitDefaults+0xf4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	681b      	ldr	r3, [r3, #0]
 80181d2:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 80181d6:	4619      	mov	r1, r3
 80181d8:	4806      	ldr	r0, [pc, #24]	@ (80181f4 <RegionEU868InitDefaults+0x104>)
 80181da:	f000 ff58 	bl	801908e <memcpy1>
            }
            break;
 80181de:	e001      	b.n	80181e4 <RegionEU868InitDefaults+0xf4>
        }
        default:
        {
            break;
 80181e0:	bf00      	nop
 80181e2:	e000      	b.n	80181e6 <RegionEU868InitDefaults+0xf6>
            break;
 80181e4:	bf00      	nop
        }
    }
}
 80181e6:	bf00      	nop
 80181e8:	37a8      	adds	r7, #168	@ 0xa8
 80181ea:	46bd      	mov	sp, r7
 80181ec:	bd80      	pop	{r7, pc}
 80181ee:	bf00      	nop
 80181f0:	2000137c 	.word	0x2000137c
 80181f4:	200012bc 	.word	0x200012bc
 80181f8:	0801df8c 	.word	0x0801df8c
 80181fc:	0801df98 	.word	0x0801df98
 8018200:	0801dfa4 	.word	0x0801dfa4
 8018204:	200013f6 	.word	0x200013f6
 8018208:	200013f4 	.word	0x200013f4

0801820c <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 801820c:	b480      	push	{r7}
 801820e:	b083      	sub	sp, #12
 8018210:	af00      	add	r7, sp, #0
 8018212:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 801821a:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801821c:	4b02      	ldr	r3, [pc, #8]	@ (8018228 <RegionEU868GetNvmCtx+0x1c>)
}
 801821e:	4618      	mov	r0, r3
 8018220:	370c      	adds	r7, #12
 8018222:	46bd      	mov	sp, r7
 8018224:	bc80      	pop	{r7}
 8018226:	4770      	bx	lr
 8018228:	200012bc 	.word	0x200012bc

0801822c <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801822c:	b580      	push	{r7, lr}
 801822e:	b084      	sub	sp, #16
 8018230:	af00      	add	r7, sp, #0
 8018232:	6078      	str	r0, [r7, #4]
 8018234:	460b      	mov	r3, r1
 8018236:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 8018238:	78fb      	ldrb	r3, [r7, #3]
 801823a:	2b0f      	cmp	r3, #15
 801823c:	d86c      	bhi.n	8018318 <RegionEU868Verify+0xec>
 801823e:	a201      	add	r2, pc, #4	@ (adr r2, 8018244 <RegionEU868Verify+0x18>)
 8018240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018244:	08018285 	.word	0x08018285
 8018248:	08018319 	.word	0x08018319
 801824c:	08018319 	.word	0x08018319
 8018250:	08018319 	.word	0x08018319
 8018254:	08018319 	.word	0x08018319
 8018258:	0801829d 	.word	0x0801829d
 801825c:	080182bb 	.word	0x080182bb
 8018260:	080182d9 	.word	0x080182d9
 8018264:	08018319 	.word	0x08018319
 8018268:	080182f7 	.word	0x080182f7
 801826c:	080182f7 	.word	0x080182f7
 8018270:	08018319 	.word	0x08018319
 8018274:	08018319 	.word	0x08018319
 8018278:	08018319 	.word	0x08018319
 801827c:	08018319 	.word	0x08018319
 8018280:	08018315 	.word	0x08018315
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8018284:	2300      	movs	r3, #0
 8018286:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8018288:	687b      	ldr	r3, [r7, #4]
 801828a:	681b      	ldr	r3, [r3, #0]
 801828c:	f107 020f 	add.w	r2, r7, #15
 8018290:	4611      	mov	r1, r2
 8018292:	4618      	mov	r0, r3
 8018294:	f7ff fd0c 	bl	8017cb0 <VerifyRfFreq>
 8018298:	4603      	mov	r3, r0
 801829a:	e03e      	b.n	801831a <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 801829c:	687b      	ldr	r3, [r7, #4]
 801829e:	f993 3000 	ldrsb.w	r3, [r3]
 80182a2:	2207      	movs	r2, #7
 80182a4:	2100      	movs	r1, #0
 80182a6:	4618      	mov	r0, r3
 80182a8:	f7ff f870 	bl	801738c <RegionCommonValueInRange>
 80182ac:	4603      	mov	r3, r0
 80182ae:	2b00      	cmp	r3, #0
 80182b0:	bf14      	ite	ne
 80182b2:	2301      	movne	r3, #1
 80182b4:	2300      	moveq	r3, #0
 80182b6:	b2db      	uxtb	r3, r3
 80182b8:	e02f      	b.n	801831a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 80182ba:	687b      	ldr	r3, [r7, #4]
 80182bc:	f993 3000 	ldrsb.w	r3, [r3]
 80182c0:	2205      	movs	r2, #5
 80182c2:	2100      	movs	r1, #0
 80182c4:	4618      	mov	r0, r3
 80182c6:	f7ff f861 	bl	801738c <RegionCommonValueInRange>
 80182ca:	4603      	mov	r3, r0
 80182cc:	2b00      	cmp	r3, #0
 80182ce:	bf14      	ite	ne
 80182d0:	2301      	movne	r3, #1
 80182d2:	2300      	moveq	r3, #0
 80182d4:	b2db      	uxtb	r3, r3
 80182d6:	e020      	b.n	801831a <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	f993 3000 	ldrsb.w	r3, [r3]
 80182de:	2207      	movs	r2, #7
 80182e0:	2100      	movs	r1, #0
 80182e2:	4618      	mov	r0, r3
 80182e4:	f7ff f852 	bl	801738c <RegionCommonValueInRange>
 80182e8:	4603      	mov	r3, r0
 80182ea:	2b00      	cmp	r3, #0
 80182ec:	bf14      	ite	ne
 80182ee:	2301      	movne	r3, #1
 80182f0:	2300      	moveq	r3, #0
 80182f2:	b2db      	uxtb	r3, r3
 80182f4:	e011      	b.n	801831a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 80182f6:	687b      	ldr	r3, [r7, #4]
 80182f8:	f993 3000 	ldrsb.w	r3, [r3]
 80182fc:	2207      	movs	r2, #7
 80182fe:	2100      	movs	r1, #0
 8018300:	4618      	mov	r0, r3
 8018302:	f7ff f843 	bl	801738c <RegionCommonValueInRange>
 8018306:	4603      	mov	r3, r0
 8018308:	2b00      	cmp	r3, #0
 801830a:	bf14      	ite	ne
 801830c:	2301      	movne	r3, #1
 801830e:	2300      	moveq	r3, #0
 8018310:	b2db      	uxtb	r3, r3
 8018312:	e002      	b.n	801831a <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8018314:	2301      	movs	r3, #1
 8018316:	e000      	b.n	801831a <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8018318:	2300      	movs	r3, #0
    }
}
 801831a:	4618      	mov	r0, r3
 801831c:	3710      	adds	r7, #16
 801831e:	46bd      	mov	sp, r7
 8018320:	bd80      	pop	{r7, pc}
 8018322:	bf00      	nop

08018324 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8018324:	b580      	push	{r7, lr}
 8018326:	b08a      	sub	sp, #40	@ 0x28
 8018328:	af00      	add	r7, sp, #0
 801832a:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801832c:	2350      	movs	r3, #80	@ 0x50
 801832e:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	791b      	ldrb	r3, [r3, #4]
 8018336:	2b10      	cmp	r3, #16
 8018338:	d162      	bne.n	8018400 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801833a:	687b      	ldr	r3, [r7, #4]
 801833c:	681b      	ldr	r3, [r3, #0]
 801833e:	330f      	adds	r3, #15
 8018340:	781b      	ldrb	r3, [r3, #0]
 8018342:	2b00      	cmp	r3, #0
 8018344:	d15e      	bne.n	8018404 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8018346:	2300      	movs	r3, #0
 8018348:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801834c:	2303      	movs	r3, #3
 801834e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8018352:	e050      	b.n	80183f6 <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8018354:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018358:	2b07      	cmp	r3, #7
 801835a:	d824      	bhi.n	80183a6 <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 801835c:	687b      	ldr	r3, [r7, #4]
 801835e:	681a      	ldr	r2, [r3, #0]
 8018360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018364:	4413      	add	r3, r2
 8018366:	781b      	ldrb	r3, [r3, #0]
 8018368:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 801836a:	69ba      	ldr	r2, [r7, #24]
 801836c:	687b      	ldr	r3, [r7, #4]
 801836e:	6819      	ldr	r1, [r3, #0]
 8018370:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018374:	3301      	adds	r3, #1
 8018376:	440b      	add	r3, r1
 8018378:	781b      	ldrb	r3, [r3, #0]
 801837a:	021b      	lsls	r3, r3, #8
 801837c:	4313      	orrs	r3, r2
 801837e:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8018380:	69ba      	ldr	r2, [r7, #24]
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	6819      	ldr	r1, [r3, #0]
 8018386:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801838a:	3302      	adds	r3, #2
 801838c:	440b      	add	r3, r1
 801838e:	781b      	ldrb	r3, [r3, #0]
 8018390:	041b      	lsls	r3, r3, #16
 8018392:	4313      	orrs	r3, r2
 8018394:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8018396:	69bb      	ldr	r3, [r7, #24]
 8018398:	2264      	movs	r2, #100	@ 0x64
 801839a:	fb02 f303 	mul.w	r3, r2, r3
 801839e:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 80183a0:	2300      	movs	r3, #0
 80183a2:	61fb      	str	r3, [r7, #28]
 80183a4:	e006      	b.n	80183b4 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 80183a6:	2300      	movs	r3, #0
 80183a8:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 80183aa:	2300      	movs	r3, #0
 80183ac:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 80183b0:	2300      	movs	r3, #0
 80183b2:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 80183b4:	69bb      	ldr	r3, [r7, #24]
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	d00b      	beq.n	80183d2 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 80183ba:	f107 0318 	add.w	r3, r7, #24
 80183be:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 80183c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80183c4:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 80183c6:	f107 0310 	add.w	r3, r7, #16
 80183ca:	4618      	mov	r0, r3
 80183cc:	f000 fcea 	bl	8018da4 <RegionEU868ChannelAdd>
 80183d0:	e007      	b.n	80183e2 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 80183d2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80183d6:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 80183d8:	f107 030c 	add.w	r3, r7, #12
 80183dc:	4618      	mov	r0, r3
 80183de:	f000 fd7f 	bl	8018ee0 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80183e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80183e6:	3303      	adds	r3, #3
 80183e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80183ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80183f0:	3301      	adds	r3, #1
 80183f2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80183f6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80183fa:	2b0f      	cmp	r3, #15
 80183fc:	d9aa      	bls.n	8018354 <RegionEU868ApplyCFList+0x30>
 80183fe:	e002      	b.n	8018406 <RegionEU868ApplyCFList+0xe2>
        return;
 8018400:	bf00      	nop
 8018402:	e000      	b.n	8018406 <RegionEU868ApplyCFList+0xe2>
        return;
 8018404:	bf00      	nop
        }
    }
}
 8018406:	3728      	adds	r7, #40	@ 0x28
 8018408:	46bd      	mov	sp, r7
 801840a:	bd80      	pop	{r7, pc}

0801840c <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801840c:	b580      	push	{r7, lr}
 801840e:	b082      	sub	sp, #8
 8018410:	af00      	add	r7, sp, #0
 8018412:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 8018414:	687b      	ldr	r3, [r7, #4]
 8018416:	791b      	ldrb	r3, [r3, #4]
 8018418:	2b00      	cmp	r3, #0
 801841a:	d002      	beq.n	8018422 <RegionEU868ChanMaskSet+0x16>
 801841c:	2b01      	cmp	r3, #1
 801841e:	d008      	beq.n	8018432 <RegionEU868ChanMaskSet+0x26>
 8018420:	e00f      	b.n	8018442 <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 8018422:	687b      	ldr	r3, [r7, #4]
 8018424:	681b      	ldr	r3, [r3, #0]
 8018426:	2201      	movs	r2, #1
 8018428:	4619      	mov	r1, r3
 801842a:	4809      	ldr	r0, [pc, #36]	@ (8018450 <RegionEU868ChanMaskSet+0x44>)
 801842c:	f7ff f82b 	bl	8017486 <RegionCommonChanMaskCopy>
            break;
 8018430:	e009      	b.n	8018446 <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 8018432:	687b      	ldr	r3, [r7, #4]
 8018434:	681b      	ldr	r3, [r3, #0]
 8018436:	2201      	movs	r2, #1
 8018438:	4619      	mov	r1, r3
 801843a:	4806      	ldr	r0, [pc, #24]	@ (8018454 <RegionEU868ChanMaskSet+0x48>)
 801843c:	f7ff f823 	bl	8017486 <RegionCommonChanMaskCopy>
            break;
 8018440:	e001      	b.n	8018446 <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 8018442:	2300      	movs	r3, #0
 8018444:	e000      	b.n	8018448 <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 8018446:	2301      	movs	r3, #1
}
 8018448:	4618      	mov	r0, r3
 801844a:	3708      	adds	r7, #8
 801844c:	46bd      	mov	sp, r7
 801844e:	bd80      	pop	{r7, pc}
 8018450:	200013f4 	.word	0x200013f4
 8018454:	200013f6 	.word	0x200013f6

08018458 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8018458:	b580      	push	{r7, lr}
 801845a:	b088      	sub	sp, #32
 801845c:	af02      	add	r7, sp, #8
 801845e:	60ba      	str	r2, [r7, #8]
 8018460:	607b      	str	r3, [r7, #4]
 8018462:	4603      	mov	r3, r0
 8018464:	73fb      	strb	r3, [r7, #15]
 8018466:	460b      	mov	r3, r1
 8018468:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801846a:	2300      	movs	r3, #0
 801846c:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 801846e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018472:	2b07      	cmp	r3, #7
 8018474:	bfa8      	it	ge
 8018476:	2307      	movge	r3, #7
 8018478:	b25a      	sxtb	r2, r3
 801847a:	687b      	ldr	r3, [r7, #4]
 801847c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801847e:	687b      	ldr	r3, [r7, #4]
 8018480:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018484:	4618      	mov	r0, r3
 8018486:	f7ff fbd9 	bl	8017c3c <GetBandwidth>
 801848a:	4603      	mov	r3, r0
 801848c:	b2da      	uxtb	r2, r3
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8018492:	687b      	ldr	r3, [r7, #4]
 8018494:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018498:	2b07      	cmp	r3, #7
 801849a:	d10a      	bne.n	80184b2 <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80184a2:	461a      	mov	r2, r3
 80184a4:	4b15      	ldr	r3, [pc, #84]	@ (80184fc <RegionEU868ComputeRxWindowParameters+0xa4>)
 80184a6:	5c9b      	ldrb	r3, [r3, r2]
 80184a8:	4618      	mov	r0, r3
 80184aa:	f7ff f9b5 	bl	8017818 <RegionCommonComputeSymbolTimeFsk>
 80184ae:	6178      	str	r0, [r7, #20]
 80184b0:	e011      	b.n	80184d6 <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80184b8:	461a      	mov	r2, r3
 80184ba:	4b10      	ldr	r3, [pc, #64]	@ (80184fc <RegionEU868ComputeRxWindowParameters+0xa4>)
 80184bc:	5c9a      	ldrb	r2, [r3, r2]
 80184be:	687b      	ldr	r3, [r7, #4]
 80184c0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80184c4:	4619      	mov	r1, r3
 80184c6:	4b0e      	ldr	r3, [pc, #56]	@ (8018500 <RegionEU868ComputeRxWindowParameters+0xa8>)
 80184c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80184cc:	4619      	mov	r1, r3
 80184ce:	4610      	mov	r0, r2
 80184d0:	f7ff f98e 	bl	80177f0 <RegionCommonComputeSymbolTimeLoRa>
 80184d4:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80184d6:	4b0b      	ldr	r3, [pc, #44]	@ (8018504 <RegionEU868ComputeRxWindowParameters+0xac>)
 80184d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80184da:	4798      	blx	r3
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	3308      	adds	r3, #8
 80184e0:	687a      	ldr	r2, [r7, #4]
 80184e2:	320c      	adds	r2, #12
 80184e4:	7bb9      	ldrb	r1, [r7, #14]
 80184e6:	9201      	str	r2, [sp, #4]
 80184e8:	9300      	str	r3, [sp, #0]
 80184ea:	4603      	mov	r3, r0
 80184ec:	68ba      	ldr	r2, [r7, #8]
 80184ee:	6978      	ldr	r0, [r7, #20]
 80184f0:	f7ff f9a0 	bl	8017834 <RegionCommonComputeRxWindowParameters>
}
 80184f4:	bf00      	nop
 80184f6:	3718      	adds	r7, #24
 80184f8:	46bd      	mov	sp, r7
 80184fa:	bd80      	pop	{r7, pc}
 80184fc:	0801e558 	.word	0x0801e558
 8018500:	0801e560 	.word	0x0801e560
 8018504:	0801e590 	.word	0x0801e590

08018508 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8018508:	b5b0      	push	{r4, r5, r7, lr}
 801850a:	b090      	sub	sp, #64	@ 0x40
 801850c:	af0a      	add	r7, sp, #40	@ 0x28
 801850e:	6078      	str	r0, [r7, #4]
 8018510:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8018512:	687b      	ldr	r3, [r7, #4]
 8018514:	785b      	ldrb	r3, [r3, #1]
 8018516:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8018518:	2300      	movs	r3, #0
 801851a:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 801851c:	2300      	movs	r3, #0
 801851e:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8018520:	687b      	ldr	r3, [r7, #4]
 8018522:	685b      	ldr	r3, [r3, #4]
 8018524:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8018526:	4b59      	ldr	r3, [pc, #356]	@ (801868c <RegionEU868RxConfig+0x184>)
 8018528:	685b      	ldr	r3, [r3, #4]
 801852a:	4798      	blx	r3
 801852c:	4603      	mov	r3, r0
 801852e:	2b00      	cmp	r3, #0
 8018530:	d001      	beq.n	8018536 <RegionEU868RxConfig+0x2e>
    {
        return false;
 8018532:	2300      	movs	r3, #0
 8018534:	e0a5      	b.n	8018682 <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8018536:	687b      	ldr	r3, [r7, #4]
 8018538:	7cdb      	ldrb	r3, [r3, #19]
 801853a:	2b00      	cmp	r3, #0
 801853c:	d123      	bne.n	8018586 <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 801853e:	687b      	ldr	r3, [r7, #4]
 8018540:	781b      	ldrb	r3, [r3, #0]
 8018542:	4619      	mov	r1, r3
 8018544:	4a52      	ldr	r2, [pc, #328]	@ (8018690 <RegionEU868RxConfig+0x188>)
 8018546:	460b      	mov	r3, r1
 8018548:	005b      	lsls	r3, r3, #1
 801854a:	440b      	add	r3, r1
 801854c:	009b      	lsls	r3, r3, #2
 801854e:	4413      	add	r3, r2
 8018550:	681b      	ldr	r3, [r3, #0]
 8018552:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8018554:	687b      	ldr	r3, [r7, #4]
 8018556:	781b      	ldrb	r3, [r3, #0]
 8018558:	4619      	mov	r1, r3
 801855a:	4a4d      	ldr	r2, [pc, #308]	@ (8018690 <RegionEU868RxConfig+0x188>)
 801855c:	460b      	mov	r3, r1
 801855e:	005b      	lsls	r3, r3, #1
 8018560:	440b      	add	r3, r1
 8018562:	009b      	lsls	r3, r3, #2
 8018564:	4413      	add	r3, r2
 8018566:	3304      	adds	r3, #4
 8018568:	681b      	ldr	r3, [r3, #0]
 801856a:	2b00      	cmp	r3, #0
 801856c:	d00b      	beq.n	8018586 <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 801856e:	687b      	ldr	r3, [r7, #4]
 8018570:	781b      	ldrb	r3, [r3, #0]
 8018572:	4619      	mov	r1, r3
 8018574:	4a46      	ldr	r2, [pc, #280]	@ (8018690 <RegionEU868RxConfig+0x188>)
 8018576:	460b      	mov	r3, r1
 8018578:	005b      	lsls	r3, r3, #1
 801857a:	440b      	add	r3, r1
 801857c:	009b      	lsls	r3, r3, #2
 801857e:	4413      	add	r3, r2
 8018580:	3304      	adds	r3, #4
 8018582:	681b      	ldr	r3, [r3, #0]
 8018584:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8018586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801858a:	4a42      	ldr	r2, [pc, #264]	@ (8018694 <RegionEU868RxConfig+0x18c>)
 801858c:	5cd3      	ldrb	r3, [r2, r3]
 801858e:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8018590:	4b3e      	ldr	r3, [pc, #248]	@ (801868c <RegionEU868RxConfig+0x184>)
 8018592:	68db      	ldr	r3, [r3, #12]
 8018594:	6938      	ldr	r0, [r7, #16]
 8018596:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8018598:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801859c:	2b07      	cmp	r3, #7
 801859e:	d128      	bne.n	80185f2 <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 80185a0:	2300      	movs	r3, #0
 80185a2:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 80185a4:	4b39      	ldr	r3, [pc, #228]	@ (801868c <RegionEU868RxConfig+0x184>)
 80185a6:	699c      	ldr	r4, [r3, #24]
 80185a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80185ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80185b0:	fb02 f303 	mul.w	r3, r2, r3
 80185b4:	4619      	mov	r1, r3
 80185b6:	687b      	ldr	r3, [r7, #4]
 80185b8:	689b      	ldr	r3, [r3, #8]
 80185ba:	b29b      	uxth	r3, r3
 80185bc:	687a      	ldr	r2, [r7, #4]
 80185be:	7c92      	ldrb	r2, [r2, #18]
 80185c0:	7df8      	ldrb	r0, [r7, #23]
 80185c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80185c4:	2200      	movs	r2, #0
 80185c6:	9208      	str	r2, [sp, #32]
 80185c8:	2200      	movs	r2, #0
 80185ca:	9207      	str	r2, [sp, #28]
 80185cc:	2200      	movs	r2, #0
 80185ce:	9206      	str	r2, [sp, #24]
 80185d0:	2201      	movs	r2, #1
 80185d2:	9205      	str	r2, [sp, #20]
 80185d4:	2200      	movs	r2, #0
 80185d6:	9204      	str	r2, [sp, #16]
 80185d8:	2200      	movs	r2, #0
 80185da:	9203      	str	r2, [sp, #12]
 80185dc:	9302      	str	r3, [sp, #8]
 80185de:	2305      	movs	r3, #5
 80185e0:	9301      	str	r3, [sp, #4]
 80185e2:	4b2d      	ldr	r3, [pc, #180]	@ (8018698 <RegionEU868RxConfig+0x190>)
 80185e4:	9300      	str	r3, [sp, #0]
 80185e6:	2300      	movs	r3, #0
 80185e8:	460a      	mov	r2, r1
 80185ea:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80185ee:	47a0      	blx	r4
 80185f0:	e024      	b.n	801863c <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 80185f2:	2301      	movs	r3, #1
 80185f4:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80185f6:	4b25      	ldr	r3, [pc, #148]	@ (801868c <RegionEU868RxConfig+0x184>)
 80185f8:	699c      	ldr	r4, [r3, #24]
 80185fa:	687b      	ldr	r3, [r7, #4]
 80185fc:	789b      	ldrb	r3, [r3, #2]
 80185fe:	461d      	mov	r5, r3
 8018600:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8018604:	687b      	ldr	r3, [r7, #4]
 8018606:	689b      	ldr	r3, [r3, #8]
 8018608:	b29b      	uxth	r3, r3
 801860a:	687a      	ldr	r2, [r7, #4]
 801860c:	7c92      	ldrb	r2, [r2, #18]
 801860e:	7df8      	ldrb	r0, [r7, #23]
 8018610:	9209      	str	r2, [sp, #36]	@ 0x24
 8018612:	2201      	movs	r2, #1
 8018614:	9208      	str	r2, [sp, #32]
 8018616:	2200      	movs	r2, #0
 8018618:	9207      	str	r2, [sp, #28]
 801861a:	2200      	movs	r2, #0
 801861c:	9206      	str	r2, [sp, #24]
 801861e:	2200      	movs	r2, #0
 8018620:	9205      	str	r2, [sp, #20]
 8018622:	2200      	movs	r2, #0
 8018624:	9204      	str	r2, [sp, #16]
 8018626:	2200      	movs	r2, #0
 8018628:	9203      	str	r2, [sp, #12]
 801862a:	9302      	str	r3, [sp, #8]
 801862c:	2308      	movs	r3, #8
 801862e:	9301      	str	r3, [sp, #4]
 8018630:	2300      	movs	r3, #0
 8018632:	9300      	str	r3, [sp, #0]
 8018634:	2301      	movs	r3, #1
 8018636:	460a      	mov	r2, r1
 8018638:	4629      	mov	r1, r5
 801863a:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 801863c:	687b      	ldr	r3, [r7, #4]
 801863e:	7c5b      	ldrb	r3, [r3, #17]
 8018640:	2b00      	cmp	r3, #0
 8018642:	d005      	beq.n	8018650 <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8018644:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018648:	4a14      	ldr	r2, [pc, #80]	@ (801869c <RegionEU868RxConfig+0x194>)
 801864a:	5cd3      	ldrb	r3, [r2, r3]
 801864c:	75bb      	strb	r3, [r7, #22]
 801864e:	e004      	b.n	801865a <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8018650:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018654:	4a12      	ldr	r2, [pc, #72]	@ (80186a0 <RegionEU868RxConfig+0x198>)
 8018656:	5cd3      	ldrb	r3, [r2, r3]
 8018658:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801865a:	4b0c      	ldr	r3, [pc, #48]	@ (801868c <RegionEU868RxConfig+0x184>)
 801865c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801865e:	7dba      	ldrb	r2, [r7, #22]
 8018660:	320d      	adds	r2, #13
 8018662:	b2d1      	uxtb	r1, r2
 8018664:	7dfa      	ldrb	r2, [r7, #23]
 8018666:	4610      	mov	r0, r2
 8018668:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801866a:	687b      	ldr	r3, [r7, #4]
 801866c:	7cdb      	ldrb	r3, [r3, #19]
 801866e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018672:	6939      	ldr	r1, [r7, #16]
 8018674:	4618      	mov	r0, r3
 8018676:	f7ff fa6d 	bl	8017b54 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801867a:	683b      	ldr	r3, [r7, #0]
 801867c:	7bfa      	ldrb	r2, [r7, #15]
 801867e:	701a      	strb	r2, [r3, #0]
    return true;
 8018680:	2301      	movs	r3, #1
}
 8018682:	4618      	mov	r0, r3
 8018684:	3718      	adds	r7, #24
 8018686:	46bd      	mov	sp, r7
 8018688:	bdb0      	pop	{r4, r5, r7, pc}
 801868a:	bf00      	nop
 801868c:	0801e590 	.word	0x0801e590
 8018690:	200012bc 	.word	0x200012bc
 8018694:	0801e558 	.word	0x0801e558
 8018698:	00014585 	.word	0x00014585
 801869c:	0801e588 	.word	0x0801e588
 80186a0:	0801e580 	.word	0x0801e580

080186a4 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80186a4:	b590      	push	{r4, r7, lr}
 80186a6:	b093      	sub	sp, #76	@ 0x4c
 80186a8:	af0a      	add	r7, sp, #40	@ 0x28
 80186aa:	60f8      	str	r0, [r7, #12]
 80186ac:	60b9      	str	r1, [r7, #8]
 80186ae:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 80186b0:	68fb      	ldr	r3, [r7, #12]
 80186b2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80186b6:	461a      	mov	r2, r3
 80186b8:	4b5c      	ldr	r3, [pc, #368]	@ (801882c <RegionEU868TxConfig+0x188>)
 80186ba:	5c9b      	ldrb	r3, [r3, r2]
 80186bc:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 80186be:	68fb      	ldr	r3, [r7, #12]
 80186c0:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80186c4:	68fb      	ldr	r3, [r7, #12]
 80186c6:	781b      	ldrb	r3, [r3, #0]
 80186c8:	4619      	mov	r1, r3
 80186ca:	4a59      	ldr	r2, [pc, #356]	@ (8018830 <RegionEU868TxConfig+0x18c>)
 80186cc:	460b      	mov	r3, r1
 80186ce:	005b      	lsls	r3, r3, #1
 80186d0:	440b      	add	r3, r1
 80186d2:	009b      	lsls	r3, r3, #2
 80186d4:	4413      	add	r3, r2
 80186d6:	3309      	adds	r3, #9
 80186d8:	781b      	ldrb	r3, [r3, #0]
 80186da:	4619      	mov	r1, r3
 80186dc:	4a54      	ldr	r2, [pc, #336]	@ (8018830 <RegionEU868TxConfig+0x18c>)
 80186de:	460b      	mov	r3, r1
 80186e0:	009b      	lsls	r3, r3, #2
 80186e2:	440b      	add	r3, r1
 80186e4:	009b      	lsls	r3, r3, #2
 80186e6:	4413      	add	r3, r2
 80186e8:	33c2      	adds	r3, #194	@ 0xc2
 80186ea:	f993 1000 	ldrsb.w	r1, [r3]
 80186ee:	68fb      	ldr	r3, [r7, #12]
 80186f0:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80186f4:	4b4f      	ldr	r3, [pc, #316]	@ (8018834 <RegionEU868TxConfig+0x190>)
 80186f6:	f7ff fabf 	bl	8017c78 <LimitTxPower>
 80186fa:	4603      	mov	r3, r0
 80186fc:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 80186fe:	68fb      	ldr	r3, [r7, #12]
 8018700:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018704:	4618      	mov	r0, r3
 8018706:	f7ff fa99 	bl	8017c3c <GetBandwidth>
 801870a:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801870c:	2300      	movs	r3, #0
 801870e:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8018710:	68fb      	ldr	r3, [r7, #12]
 8018712:	6859      	ldr	r1, [r3, #4]
 8018714:	68fb      	ldr	r3, [r7, #12]
 8018716:	689a      	ldr	r2, [r3, #8]
 8018718:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801871c:	4618      	mov	r0, r3
 801871e:	f7ff f8cb 	bl	80178b8 <RegionCommonComputeTxPower>
 8018722:	4603      	mov	r3, r0
 8018724:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8018726:	4b44      	ldr	r3, [pc, #272]	@ (8018838 <RegionEU868TxConfig+0x194>)
 8018728:	68da      	ldr	r2, [r3, #12]
 801872a:	68fb      	ldr	r3, [r7, #12]
 801872c:	781b      	ldrb	r3, [r3, #0]
 801872e:	4618      	mov	r0, r3
 8018730:	493f      	ldr	r1, [pc, #252]	@ (8018830 <RegionEU868TxConfig+0x18c>)
 8018732:	4603      	mov	r3, r0
 8018734:	005b      	lsls	r3, r3, #1
 8018736:	4403      	add	r3, r0
 8018738:	009b      	lsls	r3, r3, #2
 801873a:	440b      	add	r3, r1
 801873c:	681b      	ldr	r3, [r3, #0]
 801873e:	4618      	mov	r0, r3
 8018740:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8018742:	68fb      	ldr	r3, [r7, #12]
 8018744:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018748:	2b07      	cmp	r3, #7
 801874a:	d124      	bne.n	8018796 <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801874c:	2300      	movs	r3, #0
 801874e:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8018750:	4b39      	ldr	r3, [pc, #228]	@ (8018838 <RegionEU868TxConfig+0x194>)
 8018752:	69dc      	ldr	r4, [r3, #28]
 8018754:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8018758:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801875c:	fb02 f303 	mul.w	r3, r2, r3
 8018760:	461a      	mov	r2, r3
 8018762:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8018766:	7ff8      	ldrb	r0, [r7, #31]
 8018768:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 801876c:	9308      	str	r3, [sp, #32]
 801876e:	2300      	movs	r3, #0
 8018770:	9307      	str	r3, [sp, #28]
 8018772:	2300      	movs	r3, #0
 8018774:	9306      	str	r3, [sp, #24]
 8018776:	2300      	movs	r3, #0
 8018778:	9305      	str	r3, [sp, #20]
 801877a:	2301      	movs	r3, #1
 801877c:	9304      	str	r3, [sp, #16]
 801877e:	2300      	movs	r3, #0
 8018780:	9303      	str	r3, [sp, #12]
 8018782:	2305      	movs	r3, #5
 8018784:	9302      	str	r3, [sp, #8]
 8018786:	2300      	movs	r3, #0
 8018788:	9301      	str	r3, [sp, #4]
 801878a:	9200      	str	r2, [sp, #0]
 801878c:	69bb      	ldr	r3, [r7, #24]
 801878e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8018792:	47a0      	blx	r4
 8018794:	e01d      	b.n	80187d2 <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 8018796:	2301      	movs	r3, #1
 8018798:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801879a:	4b27      	ldr	r3, [pc, #156]	@ (8018838 <RegionEU868TxConfig+0x194>)
 801879c:	69dc      	ldr	r4, [r3, #28]
 801879e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80187a2:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80187a6:	7ff8      	ldrb	r0, [r7, #31]
 80187a8:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80187ac:	9208      	str	r2, [sp, #32]
 80187ae:	2200      	movs	r2, #0
 80187b0:	9207      	str	r2, [sp, #28]
 80187b2:	2200      	movs	r2, #0
 80187b4:	9206      	str	r2, [sp, #24]
 80187b6:	2200      	movs	r2, #0
 80187b8:	9205      	str	r2, [sp, #20]
 80187ba:	2201      	movs	r2, #1
 80187bc:	9204      	str	r2, [sp, #16]
 80187be:	2200      	movs	r2, #0
 80187c0:	9203      	str	r2, [sp, #12]
 80187c2:	2208      	movs	r2, #8
 80187c4:	9202      	str	r2, [sp, #8]
 80187c6:	2201      	movs	r2, #1
 80187c8:	9201      	str	r2, [sp, #4]
 80187ca:	9300      	str	r3, [sp, #0]
 80187cc:	69bb      	ldr	r3, [r7, #24]
 80187ce:	2200      	movs	r2, #0
 80187d0:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80187d2:	68fb      	ldr	r3, [r7, #12]
 80187d4:	781b      	ldrb	r3, [r3, #0]
 80187d6:	4619      	mov	r1, r3
 80187d8:	4a15      	ldr	r2, [pc, #84]	@ (8018830 <RegionEU868TxConfig+0x18c>)
 80187da:	460b      	mov	r3, r1
 80187dc:	005b      	lsls	r3, r3, #1
 80187de:	440b      	add	r3, r1
 80187e0:	009b      	lsls	r3, r3, #2
 80187e2:	4413      	add	r3, r2
 80187e4:	681a      	ldr	r2, [r3, #0]
 80187e6:	68fb      	ldr	r3, [r7, #12]
 80187e8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80187ec:	4619      	mov	r1, r3
 80187ee:	4610      	mov	r0, r2
 80187f0:	f7ff f9ee 	bl	8017bd0 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80187f4:	68fb      	ldr	r3, [r7, #12]
 80187f6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80187fa:	68fb      	ldr	r3, [r7, #12]
 80187fc:	899b      	ldrh	r3, [r3, #12]
 80187fe:	4619      	mov	r1, r3
 8018800:	4610      	mov	r0, r2
 8018802:	f7ff facb 	bl	8017d9c <GetTimeOnAir>
 8018806:	4602      	mov	r2, r0
 8018808:	687b      	ldr	r3, [r7, #4]
 801880a:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 801880c:	4b0a      	ldr	r3, [pc, #40]	@ (8018838 <RegionEU868TxConfig+0x194>)
 801880e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018810:	68fa      	ldr	r2, [r7, #12]
 8018812:	8992      	ldrh	r2, [r2, #12]
 8018814:	b2d1      	uxtb	r1, r2
 8018816:	7ffa      	ldrb	r2, [r7, #31]
 8018818:	4610      	mov	r0, r2
 801881a:	4798      	blx	r3

    *txPower = txPowerLimited;
 801881c:	68bb      	ldr	r3, [r7, #8]
 801881e:	7f7a      	ldrb	r2, [r7, #29]
 8018820:	701a      	strb	r2, [r3, #0]
    return true;
 8018822:	2301      	movs	r3, #1
}
 8018824:	4618      	mov	r0, r3
 8018826:	3724      	adds	r7, #36	@ 0x24
 8018828:	46bd      	mov	sp, r7
 801882a:	bd90      	pop	{r4, r7, pc}
 801882c:	0801e558 	.word	0x0801e558
 8018830:	200012bc 	.word	0x200012bc
 8018834:	200013f4 	.word	0x200013f4
 8018838:	0801e590 	.word	0x0801e590

0801883c <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801883c:	b590      	push	{r4, r7, lr}
 801883e:	b093      	sub	sp, #76	@ 0x4c
 8018840:	af00      	add	r7, sp, #0
 8018842:	60f8      	str	r0, [r7, #12]
 8018844:	60b9      	str	r1, [r7, #8]
 8018846:	607a      	str	r2, [r7, #4]
 8018848:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801884a:	2307      	movs	r3, #7
 801884c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8018850:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8018854:	2200      	movs	r2, #0
 8018856:	601a      	str	r2, [r3, #0]
 8018858:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801885a:	2300      	movs	r3, #0
 801885c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 8018860:	2300      	movs	r3, #0
 8018862:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 8018866:	2300      	movs	r3, #0
 8018868:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801886a:	e083      	b.n	8018974 <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801886c:	68fb      	ldr	r3, [r7, #12]
 801886e:	685a      	ldr	r2, [r3, #4]
 8018870:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8018874:	4413      	add	r3, r2
 8018876:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 801887a:	4611      	mov	r1, r2
 801887c:	4618      	mov	r0, r3
 801887e:	f7fe feed 	bl	801765c <RegionCommonParseLinkAdrReq>
 8018882:	4603      	mov	r3, r0
 8018884:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 8018888:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801888c:	2b00      	cmp	r3, #0
 801888e:	d079      	beq.n	8018984 <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8018890:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8018894:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018898:	4413      	add	r3, r2
 801889a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801889e:	2307      	movs	r3, #7
 80188a0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 80188a4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80188a8:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 80188aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80188ae:	2b00      	cmp	r3, #0
 80188b0:	d109      	bne.n	80188c6 <RegionEU868LinkAdrReq+0x8a>
 80188b2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d106      	bne.n	80188c6 <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 80188b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80188bc:	f023 0301 	bic.w	r3, r3, #1
 80188c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80188c4:	e056      	b.n	8018974 <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80188c6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80188ca:	2b00      	cmp	r3, #0
 80188cc:	d003      	beq.n	80188d6 <RegionEU868LinkAdrReq+0x9a>
 80188ce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80188d2:	2b05      	cmp	r3, #5
 80188d4:	d903      	bls.n	80188de <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 80188d6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80188da:	2b06      	cmp	r3, #6
 80188dc:	d906      	bls.n	80188ec <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 80188de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80188e2:	f023 0301 	bic.w	r3, r3, #1
 80188e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80188ea:	e043      	b.n	8018974 <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80188ec:	2300      	movs	r3, #0
 80188ee:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80188f2:	e03b      	b.n	801896c <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 80188f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80188f8:	2b06      	cmp	r3, #6
 80188fa:	d117      	bne.n	801892c <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 80188fc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8018900:	495a      	ldr	r1, [pc, #360]	@ (8018a6c <RegionEU868LinkAdrReq+0x230>)
 8018902:	4613      	mov	r3, r2
 8018904:	005b      	lsls	r3, r3, #1
 8018906:	4413      	add	r3, r2
 8018908:	009b      	lsls	r3, r3, #2
 801890a:	440b      	add	r3, r1
 801890c:	681b      	ldr	r3, [r3, #0]
 801890e:	2b00      	cmp	r3, #0
 8018910:	d027      	beq.n	8018962 <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 8018912:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018916:	2201      	movs	r2, #1
 8018918:	fa02 f303 	lsl.w	r3, r2, r3
 801891c:	b21a      	sxth	r2, r3
 801891e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018920:	b21b      	sxth	r3, r3
 8018922:	4313      	orrs	r3, r2
 8018924:	b21b      	sxth	r3, r3
 8018926:	b29b      	uxth	r3, r3
 8018928:	877b      	strh	r3, [r7, #58]	@ 0x3a
 801892a:	e01a      	b.n	8018962 <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801892c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801892e:	461a      	mov	r2, r3
 8018930:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018934:	fa42 f303 	asr.w	r3, r2, r3
 8018938:	f003 0301 	and.w	r3, r3, #1
 801893c:	2b00      	cmp	r3, #0
 801893e:	d010      	beq.n	8018962 <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 8018940:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8018944:	4949      	ldr	r1, [pc, #292]	@ (8018a6c <RegionEU868LinkAdrReq+0x230>)
 8018946:	4613      	mov	r3, r2
 8018948:	005b      	lsls	r3, r3, #1
 801894a:	4413      	add	r3, r2
 801894c:	009b      	lsls	r3, r3, #2
 801894e:	440b      	add	r3, r1
 8018950:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8018952:	2b00      	cmp	r3, #0
 8018954:	d105      	bne.n	8018962 <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8018956:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801895a:	f023 0301 	bic.w	r3, r3, #1
 801895e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8018962:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018966:	3301      	adds	r3, #1
 8018968:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 801896c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8018970:	2b0f      	cmp	r3, #15
 8018972:	d9bf      	bls.n	80188f4 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8018974:	68fb      	ldr	r3, [r7, #12]
 8018976:	7a1b      	ldrb	r3, [r3, #8]
 8018978:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 801897c:	429a      	cmp	r2, r3
 801897e:	f4ff af75 	bcc.w	801886c <RegionEU868LinkAdrReq+0x30>
 8018982:	e000      	b.n	8018986 <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 8018984:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8018986:	2302      	movs	r3, #2
 8018988:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801898c:	68fb      	ldr	r3, [r7, #12]
 801898e:	7a5b      	ldrb	r3, [r3, #9]
 8018990:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8018994:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8018998:	4618      	mov	r0, r3
 801899a:	f7ff fa4d 	bl	8017e38 <RegionEU868GetPhyParam>
 801899e:	4603      	mov	r3, r0
 80189a0:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 80189a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80189a6:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	7a9b      	ldrb	r3, [r3, #10]
 80189ac:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 80189ae:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 80189b2:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80189b4:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 80189b8:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80189ba:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80189be:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80189c0:	68fb      	ldr	r3, [r7, #12]
 80189c2:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80189c6:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80189c8:	68fb      	ldr	r3, [r7, #12]
 80189ca:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80189ce:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80189d0:	68fb      	ldr	r3, [r7, #12]
 80189d2:	7b5b      	ldrb	r3, [r3, #13]
 80189d4:	b25b      	sxtb	r3, r3
 80189d6:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 80189d8:	2310      	movs	r3, #16
 80189da:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 80189dc:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 80189e0:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80189e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80189e4:	b25b      	sxtb	r3, r3
 80189e6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 80189ea:	2307      	movs	r3, #7
 80189ec:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 80189f0:	4b1e      	ldr	r3, [pc, #120]	@ (8018a6c <RegionEU868LinkAdrReq+0x230>)
 80189f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 80189f4:	2307      	movs	r3, #7
 80189f6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 80189fa:	2300      	movs	r3, #0
 80189fc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8018a00:	68fb      	ldr	r3, [r7, #12]
 8018a02:	681b      	ldr	r3, [r3, #0]
 8018a04:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8018a06:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8018a0a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8018a0e:	1c9a      	adds	r2, r3, #2
 8018a10:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8018a14:	1c59      	adds	r1, r3, #1
 8018a16:	f107 0010 	add.w	r0, r7, #16
 8018a1a:	4623      	mov	r3, r4
 8018a1c:	f7fe fe6f 	bl	80176fe <RegionCommonLinkAdrReqVerifyParams>
 8018a20:	4603      	mov	r3, r0
 8018a22:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8018a26:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8018a2a:	2b07      	cmp	r3, #7
 8018a2c:	d108      	bne.n	8018a40 <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 8018a2e:	2202      	movs	r2, #2
 8018a30:	2100      	movs	r1, #0
 8018a32:	480f      	ldr	r0, [pc, #60]	@ (8018a70 <RegionEU868LinkAdrReq+0x234>)
 8018a34:	f000 fb66 	bl	8019104 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 8018a38:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8018a6c <RegionEU868LinkAdrReq+0x230>)
 8018a3c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8018a40:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8018a44:	68bb      	ldr	r3, [r7, #8]
 8018a46:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8018a48:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8018a50:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8018a54:	683b      	ldr	r3, [r7, #0]
 8018a56:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8018a58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8018a5a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8018a5e:	701a      	strb	r2, [r3, #0]

    return status;
 8018a60:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8018a64:	4618      	mov	r0, r3
 8018a66:	374c      	adds	r7, #76	@ 0x4c
 8018a68:	46bd      	mov	sp, r7
 8018a6a:	bd90      	pop	{r4, r7, pc}
 8018a6c:	200012bc 	.word	0x200012bc
 8018a70:	200013f4 	.word	0x200013f4

08018a74 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8018a74:	b580      	push	{r7, lr}
 8018a76:	b084      	sub	sp, #16
 8018a78:	af00      	add	r7, sp, #0
 8018a7a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8018a7c:	2307      	movs	r3, #7
 8018a7e:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8018a80:	2300      	movs	r3, #0
 8018a82:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8018a84:	687b      	ldr	r3, [r7, #4]
 8018a86:	685b      	ldr	r3, [r3, #4]
 8018a88:	f107 020e 	add.w	r2, r7, #14
 8018a8c:	4611      	mov	r1, r2
 8018a8e:	4618      	mov	r0, r3
 8018a90:	f7ff f90e 	bl	8017cb0 <VerifyRfFreq>
 8018a94:	4603      	mov	r3, r0
 8018a96:	f083 0301 	eor.w	r3, r3, #1
 8018a9a:	b2db      	uxtb	r3, r3
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d003      	beq.n	8018aa8 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8018aa0:	7bfb      	ldrb	r3, [r7, #15]
 8018aa2:	f023 0301 	bic.w	r3, r3, #1
 8018aa6:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8018aa8:	687b      	ldr	r3, [r7, #4]
 8018aaa:	f993 3000 	ldrsb.w	r3, [r3]
 8018aae:	2207      	movs	r2, #7
 8018ab0:	2100      	movs	r1, #0
 8018ab2:	4618      	mov	r0, r3
 8018ab4:	f7fe fc6a 	bl	801738c <RegionCommonValueInRange>
 8018ab8:	4603      	mov	r3, r0
 8018aba:	2b00      	cmp	r3, #0
 8018abc:	d103      	bne.n	8018ac6 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8018abe:	7bfb      	ldrb	r3, [r7, #15]
 8018ac0:	f023 0302 	bic.w	r3, r3, #2
 8018ac4:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8018ac6:	687b      	ldr	r3, [r7, #4]
 8018ac8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018acc:	2205      	movs	r2, #5
 8018ace:	2100      	movs	r1, #0
 8018ad0:	4618      	mov	r0, r3
 8018ad2:	f7fe fc5b 	bl	801738c <RegionCommonValueInRange>
 8018ad6:	4603      	mov	r3, r0
 8018ad8:	2b00      	cmp	r3, #0
 8018ada:	d103      	bne.n	8018ae4 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8018adc:	7bfb      	ldrb	r3, [r7, #15]
 8018ade:	f023 0304 	bic.w	r3, r3, #4
 8018ae2:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8018ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8018ae6:	4618      	mov	r0, r3
 8018ae8:	3710      	adds	r7, #16
 8018aea:	46bd      	mov	sp, r7
 8018aec:	bd80      	pop	{r7, pc}
	...

08018af0 <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8018af0:	b580      	push	{r7, lr}
 8018af2:	b086      	sub	sp, #24
 8018af4:	af00      	add	r7, sp, #0
 8018af6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8018af8:	2303      	movs	r3, #3
 8018afa:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8018afc:	687b      	ldr	r3, [r7, #4]
 8018afe:	681b      	ldr	r3, [r3, #0]
 8018b00:	681b      	ldr	r3, [r3, #0]
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	d114      	bne.n	8018b30 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8018b06:	687b      	ldr	r3, [r7, #4]
 8018b08:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8018b0c:	b2db      	uxtb	r3, r3
 8018b0e:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8018b10:	f107 0308 	add.w	r3, r7, #8
 8018b14:	4618      	mov	r0, r3
 8018b16:	f000 f9e3 	bl	8018ee0 <RegionEU868ChannelsRemove>
 8018b1a:	4603      	mov	r3, r0
 8018b1c:	f083 0301 	eor.w	r3, r3, #1
 8018b20:	b2db      	uxtb	r3, r3
 8018b22:	2b00      	cmp	r3, #0
 8018b24:	d03b      	beq.n	8018b9e <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8018b26:	7dfb      	ldrb	r3, [r7, #23]
 8018b28:	f023 0303 	bic.w	r3, r3, #3
 8018b2c:	75fb      	strb	r3, [r7, #23]
 8018b2e:	e036      	b.n	8018b9e <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8018b30:	687b      	ldr	r3, [r7, #4]
 8018b32:	681b      	ldr	r3, [r3, #0]
 8018b34:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8018b36:	687b      	ldr	r3, [r7, #4]
 8018b38:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8018b3c:	b2db      	uxtb	r3, r3
 8018b3e:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8018b40:	f107 030c 	add.w	r3, r7, #12
 8018b44:	4618      	mov	r0, r3
 8018b46:	f000 f92d 	bl	8018da4 <RegionEU868ChannelAdd>
 8018b4a:	4603      	mov	r3, r0
 8018b4c:	2b06      	cmp	r3, #6
 8018b4e:	d820      	bhi.n	8018b92 <RegionEU868NewChannelReq+0xa2>
 8018b50:	a201      	add	r2, pc, #4	@ (adr r2, 8018b58 <RegionEU868NewChannelReq+0x68>)
 8018b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b56:	bf00      	nop
 8018b58:	08018b9d 	.word	0x08018b9d
 8018b5c:	08018b93 	.word	0x08018b93
 8018b60:	08018b93 	.word	0x08018b93
 8018b64:	08018b93 	.word	0x08018b93
 8018b68:	08018b75 	.word	0x08018b75
 8018b6c:	08018b7f 	.word	0x08018b7f
 8018b70:	08018b89 	.word	0x08018b89
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8018b74:	7dfb      	ldrb	r3, [r7, #23]
 8018b76:	f023 0301 	bic.w	r3, r3, #1
 8018b7a:	75fb      	strb	r3, [r7, #23]
                break;
 8018b7c:	e00f      	b.n	8018b9e <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8018b7e:	7dfb      	ldrb	r3, [r7, #23]
 8018b80:	f023 0302 	bic.w	r3, r3, #2
 8018b84:	75fb      	strb	r3, [r7, #23]
                break;
 8018b86:	e00a      	b.n	8018b9e <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8018b88:	7dfb      	ldrb	r3, [r7, #23]
 8018b8a:	f023 0303 	bic.w	r3, r3, #3
 8018b8e:	75fb      	strb	r3, [r7, #23]
                break;
 8018b90:	e005      	b.n	8018b9e <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8018b92:	7dfb      	ldrb	r3, [r7, #23]
 8018b94:	f023 0303 	bic.w	r3, r3, #3
 8018b98:	75fb      	strb	r3, [r7, #23]
                break;
 8018b9a:	e000      	b.n	8018b9e <RegionEU868NewChannelReq+0xae>
                break;
 8018b9c:	bf00      	nop
            }
        }
    }

    return status;
 8018b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8018ba0:	4618      	mov	r0, r3
 8018ba2:	3718      	adds	r7, #24
 8018ba4:	46bd      	mov	sp, r7
 8018ba6:	bd80      	pop	{r7, pc}

08018ba8 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8018ba8:	b480      	push	{r7}
 8018baa:	b083      	sub	sp, #12
 8018bac:	af00      	add	r7, sp, #0
 8018bae:	6078      	str	r0, [r7, #4]
    return -1;
 8018bb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018bb4:	4618      	mov	r0, r3
 8018bb6:	370c      	adds	r7, #12
 8018bb8:	46bd      	mov	sp, r7
 8018bba:	bc80      	pop	{r7}
 8018bbc:	4770      	bx	lr
	...

08018bc0 <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8018bc0:	b580      	push	{r7, lr}
 8018bc2:	b084      	sub	sp, #16
 8018bc4:	af00      	add	r7, sp, #0
 8018bc6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8018bc8:	2303      	movs	r3, #3
 8018bca:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8018bcc:	2300      	movs	r3, #0
 8018bce:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8018bd0:	687b      	ldr	r3, [r7, #4]
 8018bd2:	685b      	ldr	r3, [r3, #4]
 8018bd4:	f107 020e 	add.w	r2, r7, #14
 8018bd8:	4611      	mov	r1, r2
 8018bda:	4618      	mov	r0, r3
 8018bdc:	f7ff f868 	bl	8017cb0 <VerifyRfFreq>
 8018be0:	4603      	mov	r3, r0
 8018be2:	f083 0301 	eor.w	r3, r3, #1
 8018be6:	b2db      	uxtb	r3, r3
 8018be8:	2b00      	cmp	r3, #0
 8018bea:	d003      	beq.n	8018bf4 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 8018bec:	7bfb      	ldrb	r3, [r7, #15]
 8018bee:	f023 0301 	bic.w	r3, r3, #1
 8018bf2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8018bf4:	687b      	ldr	r3, [r7, #4]
 8018bf6:	781b      	ldrb	r3, [r3, #0]
 8018bf8:	4619      	mov	r1, r3
 8018bfa:	4a11      	ldr	r2, [pc, #68]	@ (8018c40 <RegionEU868DlChannelReq+0x80>)
 8018bfc:	460b      	mov	r3, r1
 8018bfe:	005b      	lsls	r3, r3, #1
 8018c00:	440b      	add	r3, r1
 8018c02:	009b      	lsls	r3, r3, #2
 8018c04:	4413      	add	r3, r2
 8018c06:	681b      	ldr	r3, [r3, #0]
 8018c08:	2b00      	cmp	r3, #0
 8018c0a:	d103      	bne.n	8018c14 <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 8018c0c:	7bfb      	ldrb	r3, [r7, #15]
 8018c0e:	f023 0302 	bic.w	r3, r3, #2
 8018c12:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8018c14:	7bfb      	ldrb	r3, [r7, #15]
 8018c16:	2b03      	cmp	r3, #3
 8018c18:	d10c      	bne.n	8018c34 <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8018c1a:	687b      	ldr	r3, [r7, #4]
 8018c1c:	781b      	ldrb	r3, [r3, #0]
 8018c1e:	4618      	mov	r0, r3
 8018c20:	687b      	ldr	r3, [r7, #4]
 8018c22:	685a      	ldr	r2, [r3, #4]
 8018c24:	4906      	ldr	r1, [pc, #24]	@ (8018c40 <RegionEU868DlChannelReq+0x80>)
 8018c26:	4603      	mov	r3, r0
 8018c28:	005b      	lsls	r3, r3, #1
 8018c2a:	4403      	add	r3, r0
 8018c2c:	009b      	lsls	r3, r3, #2
 8018c2e:	440b      	add	r3, r1
 8018c30:	3304      	adds	r3, #4
 8018c32:	601a      	str	r2, [r3, #0]
    }

    return status;
 8018c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8018c36:	4618      	mov	r0, r3
 8018c38:	3710      	adds	r7, #16
 8018c3a:	46bd      	mov	sp, r7
 8018c3c:	bd80      	pop	{r7, pc}
 8018c3e:	bf00      	nop
 8018c40:	200012bc 	.word	0x200012bc

08018c44 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8018c44:	b480      	push	{r7}
 8018c46:	b083      	sub	sp, #12
 8018c48:	af00      	add	r7, sp, #0
 8018c4a:	4603      	mov	r3, r0
 8018c4c:	460a      	mov	r2, r1
 8018c4e:	71fb      	strb	r3, [r7, #7]
 8018c50:	4613      	mov	r3, r2
 8018c52:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 8018c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8018c58:	4618      	mov	r0, r3
 8018c5a:	370c      	adds	r7, #12
 8018c5c:	46bd      	mov	sp, r7
 8018c5e:	bc80      	pop	{r7}
 8018c60:	4770      	bx	lr
	...

08018c64 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8018c64:	b580      	push	{r7, lr}
 8018c66:	b098      	sub	sp, #96	@ 0x60
 8018c68:	af02      	add	r7, sp, #8
 8018c6a:	60f8      	str	r0, [r7, #12]
 8018c6c:	60b9      	str	r1, [r7, #8]
 8018c6e:	607a      	str	r2, [r7, #4]
 8018c70:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8018c72:	2300      	movs	r3, #0
 8018c74:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint8_t nbRestrictedChannels = 0;
 8018c78:	2300      	movs	r3, #0
 8018c7a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8018c7e:	2300      	movs	r3, #0
 8018c80:	647b      	str	r3, [r7, #68]	@ 0x44
 8018c82:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8018c86:	2200      	movs	r2, #0
 8018c88:	601a      	str	r2, [r3, #0]
 8018c8a:	605a      	str	r2, [r3, #4]
 8018c8c:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018c8e:	230c      	movs	r3, #12
 8018c90:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 8018c94:	2201      	movs	r2, #1
 8018c96:	2100      	movs	r1, #0
 8018c98:	483f      	ldr	r0, [pc, #252]	@ (8018d98 <RegionEU868NextChannel+0x134>)
 8018c9a:	f7fe fbc8 	bl	801742e <RegionCommonCountChannels>
 8018c9e:	4603      	mov	r3, r0
 8018ca0:	2b00      	cmp	r3, #0
 8018ca2:	d108      	bne.n	8018cb6 <RegionEU868NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8018ca4:	4b3d      	ldr	r3, [pc, #244]	@ (8018d9c <RegionEU868NextChannel+0x138>)
 8018ca6:	f8b3 3138 	ldrh.w	r3, [r3, #312]	@ 0x138
 8018caa:	f043 0307 	orr.w	r3, r3, #7
 8018cae:	b29a      	uxth	r2, r3
 8018cb0:	4b3a      	ldr	r3, [pc, #232]	@ (8018d9c <RegionEU868NextChannel+0x138>)
 8018cb2:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8018cb6:	68fb      	ldr	r3, [r7, #12]
 8018cb8:	7a5b      	ldrb	r3, [r3, #9]
 8018cba:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8018cbc:	68fb      	ldr	r3, [r7, #12]
 8018cbe:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018cc2:	b2db      	uxtb	r3, r3
 8018cc4:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 8018cc6:	4b34      	ldr	r3, [pc, #208]	@ (8018d98 <RegionEU868NextChannel+0x134>)
 8018cc8:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 8018cca:	4b34      	ldr	r3, [pc, #208]	@ (8018d9c <RegionEU868NextChannel+0x138>)
 8018ccc:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 8018cce:	4b34      	ldr	r3, [pc, #208]	@ (8018da0 <RegionEU868NextChannel+0x13c>)
 8018cd0:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8018cd2:	2310      	movs	r3, #16
 8018cd4:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 8018cd6:	2307      	movs	r3, #7
 8018cd8:	847b      	strh	r3, [r7, #34]	@ 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8018cda:	68fb      	ldr	r3, [r7, #12]
 8018cdc:	681b      	ldr	r3, [r3, #0]
 8018cde:	627b      	str	r3, [r7, #36]	@ 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8018ce0:	68fb      	ldr	r3, [r7, #12]
 8018ce2:	685b      	ldr	r3, [r3, #4]
 8018ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8018ce6:	68fb      	ldr	r3, [r7, #12]
 8018ce8:	7a9b      	ldrb	r3, [r3, #10]
 8018cea:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8018cee:	2306      	movs	r3, #6
 8018cf0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8018cf4:	68fa      	ldr	r2, [r7, #12]
 8018cf6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8018cfa:	320c      	adds	r2, #12
 8018cfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018d00:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8018d04:	68fb      	ldr	r3, [r7, #12]
 8018d06:	7d1b      	ldrb	r3, [r3, #20]
 8018d08:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8018d0c:	68fb      	ldr	r3, [r7, #12]
 8018d0e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8018d12:	68fb      	ldr	r3, [r7, #12]
 8018d14:	8adb      	ldrh	r3, [r3, #22]
 8018d16:	4619      	mov	r1, r3
 8018d18:	4610      	mov	r0, r2
 8018d1a:	f7ff f83f 	bl	8017d9c <GetTimeOnAir>
 8018d1e:	4603      	mov	r3, r0
 8018d20:	63fb      	str	r3, [r7, #60]	@ 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8018d22:	f107 0310 	add.w	r3, r7, #16
 8018d26:	643b      	str	r3, [r7, #64]	@ 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8018d28:	f107 0156 	add.w	r1, r7, #86	@ 0x56
 8018d2c:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8018d30:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	9301      	str	r3, [sp, #4]
 8018d38:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 8018d3c:	9300      	str	r3, [sp, #0]
 8018d3e:	460b      	mov	r3, r1
 8018d40:	6839      	ldr	r1, [r7, #0]
 8018d42:	f7fe fea4 	bl	8017a8e <RegionCommonIdentifyChannels>
 8018d46:	4603      	mov	r3, r0
 8018d48:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8018d4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018d50:	2b00      	cmp	r3, #0
 8018d52:	d10e      	bne.n	8018d72 <RegionEU868NextChannel+0x10e>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8018d54:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8018d58:	3b01      	subs	r3, #1
 8018d5a:	4619      	mov	r1, r3
 8018d5c:	2000      	movs	r0, #0
 8018d5e:	f000 f97f 	bl	8019060 <randr>
 8018d62:	4603      	mov	r3, r0
 8018d64:	3358      	adds	r3, #88	@ 0x58
 8018d66:	443b      	add	r3, r7
 8018d68:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8018d6c:	68bb      	ldr	r3, [r7, #8]
 8018d6e:	701a      	strb	r2, [r3, #0]
 8018d70:	e00c      	b.n	8018d8c <RegionEU868NextChannel+0x128>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8018d72:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018d76:	2b0c      	cmp	r3, #12
 8018d78:	d108      	bne.n	8018d8c <RegionEU868NextChannel+0x128>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8018d7a:	4b08      	ldr	r3, [pc, #32]	@ (8018d9c <RegionEU868NextChannel+0x138>)
 8018d7c:	f8b3 3138 	ldrh.w	r3, [r3, #312]	@ 0x138
 8018d80:	f043 0307 	orr.w	r3, r3, #7
 8018d84:	b29a      	uxth	r2, r3
 8018d86:	4b05      	ldr	r3, [pc, #20]	@ (8018d9c <RegionEU868NextChannel+0x138>)
 8018d88:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    }
    return status;
 8018d8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 8018d90:	4618      	mov	r0, r3
 8018d92:	3758      	adds	r7, #88	@ 0x58
 8018d94:	46bd      	mov	sp, r7
 8018d96:	bd80      	pop	{r7, pc}
 8018d98:	200013f4 	.word	0x200013f4
 8018d9c:	200012bc 	.word	0x200012bc
 8018da0:	2000137c 	.word	0x2000137c

08018da4 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8018da4:	b580      	push	{r7, lr}
 8018da6:	b084      	sub	sp, #16
 8018da8:	af00      	add	r7, sp, #0
 8018daa:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 8018dac:	2300      	movs	r3, #0
 8018dae:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8018db0:	2300      	movs	r3, #0
 8018db2:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8018db4:	2300      	movs	r3, #0
 8018db6:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8018db8:	687b      	ldr	r3, [r7, #4]
 8018dba:	791b      	ldrb	r3, [r3, #4]
 8018dbc:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8018dbe:	7b7b      	ldrb	r3, [r7, #13]
 8018dc0:	2b02      	cmp	r3, #2
 8018dc2:	d801      	bhi.n	8018dc8 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8018dc4:	2306      	movs	r3, #6
 8018dc6:	e085      	b.n	8018ed4 <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8018dc8:	7b7b      	ldrb	r3, [r7, #13]
 8018dca:	2b0f      	cmp	r3, #15
 8018dcc:	d901      	bls.n	8018dd2 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8018dce:	2303      	movs	r3, #3
 8018dd0:	e080      	b.n	8018ed4 <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8018dd2:	687b      	ldr	r3, [r7, #4]
 8018dd4:	681b      	ldr	r3, [r3, #0]
 8018dd6:	7a1b      	ldrb	r3, [r3, #8]
 8018dd8:	f343 0303 	sbfx	r3, r3, #0, #4
 8018ddc:	b25b      	sxtb	r3, r3
 8018dde:	2207      	movs	r2, #7
 8018de0:	2100      	movs	r1, #0
 8018de2:	4618      	mov	r0, r3
 8018de4:	f7fe fad2 	bl	801738c <RegionCommonValueInRange>
 8018de8:	4603      	mov	r3, r0
 8018dea:	2b00      	cmp	r3, #0
 8018dec:	d101      	bne.n	8018df2 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8018dee:	2301      	movs	r3, #1
 8018df0:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8018df2:	687b      	ldr	r3, [r7, #4]
 8018df4:	681b      	ldr	r3, [r3, #0]
 8018df6:	7a1b      	ldrb	r3, [r3, #8]
 8018df8:	f343 1303 	sbfx	r3, r3, #4, #4
 8018dfc:	b25b      	sxtb	r3, r3
 8018dfe:	2207      	movs	r2, #7
 8018e00:	2100      	movs	r1, #0
 8018e02:	4618      	mov	r0, r3
 8018e04:	f7fe fac2 	bl	801738c <RegionCommonValueInRange>
 8018e08:	4603      	mov	r3, r0
 8018e0a:	2b00      	cmp	r3, #0
 8018e0c:	d101      	bne.n	8018e12 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8018e0e:	2301      	movs	r3, #1
 8018e10:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	681b      	ldr	r3, [r3, #0]
 8018e16:	7a1b      	ldrb	r3, [r3, #8]
 8018e18:	f343 0303 	sbfx	r3, r3, #0, #4
 8018e1c:	b25a      	sxtb	r2, r3
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	681b      	ldr	r3, [r3, #0]
 8018e22:	7a1b      	ldrb	r3, [r3, #8]
 8018e24:	f343 1303 	sbfx	r3, r3, #4, #4
 8018e28:	b25b      	sxtb	r3, r3
 8018e2a:	429a      	cmp	r2, r3
 8018e2c:	dd01      	ble.n	8018e32 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8018e2e:	2301      	movs	r3, #1
 8018e30:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8018e32:	7bbb      	ldrb	r3, [r7, #14]
 8018e34:	f083 0301 	eor.w	r3, r3, #1
 8018e38:	b2db      	uxtb	r3, r3
 8018e3a:	2b00      	cmp	r3, #0
 8018e3c:	d010      	beq.n	8018e60 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8018e3e:	687b      	ldr	r3, [r7, #4]
 8018e40:	681b      	ldr	r3, [r3, #0]
 8018e42:	681b      	ldr	r3, [r3, #0]
 8018e44:	f107 020c 	add.w	r2, r7, #12
 8018e48:	4611      	mov	r1, r2
 8018e4a:	4618      	mov	r0, r3
 8018e4c:	f7fe ff30 	bl	8017cb0 <VerifyRfFreq>
 8018e50:	4603      	mov	r3, r0
 8018e52:	f083 0301 	eor.w	r3, r3, #1
 8018e56:	b2db      	uxtb	r3, r3
 8018e58:	2b00      	cmp	r3, #0
 8018e5a:	d001      	beq.n	8018e60 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8018e5c:	2301      	movs	r3, #1
 8018e5e:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8018e60:	7bfb      	ldrb	r3, [r7, #15]
 8018e62:	2b00      	cmp	r3, #0
 8018e64:	d004      	beq.n	8018e70 <RegionEU868ChannelAdd+0xcc>
 8018e66:	7bbb      	ldrb	r3, [r7, #14]
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	d001      	beq.n	8018e70 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8018e6c:	2306      	movs	r3, #6
 8018e6e:	e031      	b.n	8018ed4 <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 8018e70:	7bfb      	ldrb	r3, [r7, #15]
 8018e72:	2b00      	cmp	r3, #0
 8018e74:	d001      	beq.n	8018e7a <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8018e76:	2305      	movs	r3, #5
 8018e78:	e02c      	b.n	8018ed4 <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 8018e7a:	7bbb      	ldrb	r3, [r7, #14]
 8018e7c:	2b00      	cmp	r3, #0
 8018e7e:	d001      	beq.n	8018e84 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8018e80:	2304      	movs	r3, #4
 8018e82:	e027      	b.n	8018ed4 <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 8018e84:	7b7a      	ldrb	r2, [r7, #13]
 8018e86:	4613      	mov	r3, r2
 8018e88:	005b      	lsls	r3, r3, #1
 8018e8a:	4413      	add	r3, r2
 8018e8c:	009b      	lsls	r3, r3, #2
 8018e8e:	4a13      	ldr	r2, [pc, #76]	@ (8018edc <RegionEU868ChannelAdd+0x138>)
 8018e90:	1898      	adds	r0, r3, r2
 8018e92:	687b      	ldr	r3, [r7, #4]
 8018e94:	681b      	ldr	r3, [r3, #0]
 8018e96:	220c      	movs	r2, #12
 8018e98:	4619      	mov	r1, r3
 8018e9a:	f000 f8f8 	bl	801908e <memcpy1>
    NvmCtx.Channels[id].Band = band;
 8018e9e:	7b7a      	ldrb	r2, [r7, #13]
 8018ea0:	7b38      	ldrb	r0, [r7, #12]
 8018ea2:	490e      	ldr	r1, [pc, #56]	@ (8018edc <RegionEU868ChannelAdd+0x138>)
 8018ea4:	4613      	mov	r3, r2
 8018ea6:	005b      	lsls	r3, r3, #1
 8018ea8:	4413      	add	r3, r2
 8018eaa:	009b      	lsls	r3, r3, #2
 8018eac:	440b      	add	r3, r1
 8018eae:	3309      	adds	r3, #9
 8018eb0:	4602      	mov	r2, r0
 8018eb2:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 8018eb4:	4b09      	ldr	r3, [pc, #36]	@ (8018edc <RegionEU868ChannelAdd+0x138>)
 8018eb6:	f8b3 3138 	ldrh.w	r3, [r3, #312]	@ 0x138
 8018eba:	b21a      	sxth	r2, r3
 8018ebc:	7b7b      	ldrb	r3, [r7, #13]
 8018ebe:	2101      	movs	r1, #1
 8018ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8018ec4:	b21b      	sxth	r3, r3
 8018ec6:	4313      	orrs	r3, r2
 8018ec8:	b21b      	sxth	r3, r3
 8018eca:	b29a      	uxth	r2, r3
 8018ecc:	4b03      	ldr	r3, [pc, #12]	@ (8018edc <RegionEU868ChannelAdd+0x138>)
 8018ece:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    return LORAMAC_STATUS_OK;
 8018ed2:	2300      	movs	r3, #0
}
 8018ed4:	4618      	mov	r0, r3
 8018ed6:	3710      	adds	r7, #16
 8018ed8:	46bd      	mov	sp, r7
 8018eda:	bd80      	pop	{r7, pc}
 8018edc:	200012bc 	.word	0x200012bc

08018ee0 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8018ee0:	b580      	push	{r7, lr}
 8018ee2:	b086      	sub	sp, #24
 8018ee4:	af00      	add	r7, sp, #0
 8018ee6:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 8018ee8:	687b      	ldr	r3, [r7, #4]
 8018eea:	781b      	ldrb	r3, [r3, #0]
 8018eec:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8018eee:	7dfb      	ldrb	r3, [r7, #23]
 8018ef0:	2b02      	cmp	r3, #2
 8018ef2:	d801      	bhi.n	8018ef8 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8018ef4:	2300      	movs	r3, #0
 8018ef6:	e012      	b.n	8018f1e <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8018ef8:	7dfa      	ldrb	r2, [r7, #23]
 8018efa:	490b      	ldr	r1, [pc, #44]	@ (8018f28 <RegionEU868ChannelsRemove+0x48>)
 8018efc:	4613      	mov	r3, r2
 8018efe:	005b      	lsls	r3, r3, #1
 8018f00:	4413      	add	r3, r2
 8018f02:	009b      	lsls	r3, r3, #2
 8018f04:	440b      	add	r3, r1
 8018f06:	461a      	mov	r2, r3
 8018f08:	2300      	movs	r3, #0
 8018f0a:	6013      	str	r3, [r2, #0]
 8018f0c:	6053      	str	r3, [r2, #4]
 8018f0e:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8018f10:	7dfb      	ldrb	r3, [r7, #23]
 8018f12:	2210      	movs	r2, #16
 8018f14:	4619      	mov	r1, r3
 8018f16:	4805      	ldr	r0, [pc, #20]	@ (8018f2c <RegionEU868ChannelsRemove+0x4c>)
 8018f18:	f7fe fa55 	bl	80173c6 <RegionCommonChanDisable>
 8018f1c:	4603      	mov	r3, r0
}
 8018f1e:	4618      	mov	r0, r3
 8018f20:	3718      	adds	r7, #24
 8018f22:	46bd      	mov	sp, r7
 8018f24:	bd80      	pop	{r7, pc}
 8018f26:	bf00      	nop
 8018f28:	200012bc 	.word	0x200012bc
 8018f2c:	200013f4 	.word	0x200013f4

08018f30 <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8018f30:	b580      	push	{r7, lr}
 8018f32:	b084      	sub	sp, #16
 8018f34:	af00      	add	r7, sp, #0
 8018f36:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8018f3e:	687b      	ldr	r3, [r7, #4]
 8018f40:	781b      	ldrb	r3, [r3, #0]
 8018f42:	4619      	mov	r1, r3
 8018f44:	4a1e      	ldr	r2, [pc, #120]	@ (8018fc0 <RegionEU868SetContinuousWave+0x90>)
 8018f46:	460b      	mov	r3, r1
 8018f48:	005b      	lsls	r3, r3, #1
 8018f4a:	440b      	add	r3, r1
 8018f4c:	009b      	lsls	r3, r3, #2
 8018f4e:	4413      	add	r3, r2
 8018f50:	3309      	adds	r3, #9
 8018f52:	781b      	ldrb	r3, [r3, #0]
 8018f54:	4619      	mov	r1, r3
 8018f56:	4a1a      	ldr	r2, [pc, #104]	@ (8018fc0 <RegionEU868SetContinuousWave+0x90>)
 8018f58:	460b      	mov	r3, r1
 8018f5a:	009b      	lsls	r3, r3, #2
 8018f5c:	440b      	add	r3, r1
 8018f5e:	009b      	lsls	r3, r3, #2
 8018f60:	4413      	add	r3, r2
 8018f62:	33c2      	adds	r3, #194	@ 0xc2
 8018f64:	f993 1000 	ldrsb.w	r1, [r3]
 8018f68:	687b      	ldr	r3, [r7, #4]
 8018f6a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8018f6e:	4b15      	ldr	r3, [pc, #84]	@ (8018fc4 <RegionEU868SetContinuousWave+0x94>)
 8018f70:	f7fe fe82 	bl	8017c78 <LimitTxPower>
 8018f74:	4603      	mov	r3, r0
 8018f76:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8018f78:	2300      	movs	r3, #0
 8018f7a:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 8018f7c:	687b      	ldr	r3, [r7, #4]
 8018f7e:	781b      	ldrb	r3, [r3, #0]
 8018f80:	4619      	mov	r1, r3
 8018f82:	4a0f      	ldr	r2, [pc, #60]	@ (8018fc0 <RegionEU868SetContinuousWave+0x90>)
 8018f84:	460b      	mov	r3, r1
 8018f86:	005b      	lsls	r3, r3, #1
 8018f88:	440b      	add	r3, r1
 8018f8a:	009b      	lsls	r3, r3, #2
 8018f8c:	4413      	add	r3, r2
 8018f8e:	681b      	ldr	r3, [r3, #0]
 8018f90:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8018f92:	687b      	ldr	r3, [r7, #4]
 8018f94:	6859      	ldr	r1, [r3, #4]
 8018f96:	687b      	ldr	r3, [r7, #4]
 8018f98:	689a      	ldr	r2, [r3, #8]
 8018f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018f9e:	4618      	mov	r0, r3
 8018fa0:	f7fe fc8a 	bl	80178b8 <RegionCommonComputeTxPower>
 8018fa4:	4603      	mov	r3, r0
 8018fa6:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8018fa8:	4b07      	ldr	r3, [pc, #28]	@ (8018fc8 <RegionEU868SetContinuousWave+0x98>)
 8018faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018fac:	687a      	ldr	r2, [r7, #4]
 8018fae:	8992      	ldrh	r2, [r2, #12]
 8018fb0:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8018fb4:	68b8      	ldr	r0, [r7, #8]
 8018fb6:	4798      	blx	r3
}
 8018fb8:	bf00      	nop
 8018fba:	3710      	adds	r7, #16
 8018fbc:	46bd      	mov	sp, r7
 8018fbe:	bd80      	pop	{r7, pc}
 8018fc0:	200012bc 	.word	0x200012bc
 8018fc4:	200013f4 	.word	0x200013f4
 8018fc8:	0801e590 	.word	0x0801e590

08018fcc <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8018fcc:	b480      	push	{r7}
 8018fce:	b085      	sub	sp, #20
 8018fd0:	af00      	add	r7, sp, #0
 8018fd2:	4603      	mov	r3, r0
 8018fd4:	71fb      	strb	r3, [r7, #7]
 8018fd6:	460b      	mov	r3, r1
 8018fd8:	71bb      	strb	r3, [r7, #6]
 8018fda:	4613      	mov	r3, r2
 8018fdc:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 8018fde:	79ba      	ldrb	r2, [r7, #6]
 8018fe0:	797b      	ldrb	r3, [r7, #5]
 8018fe2:	1ad3      	subs	r3, r2, r3
 8018fe4:	b2db      	uxtb	r3, r3
 8018fe6:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8018fe8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018fec:	2b00      	cmp	r3, #0
 8018fee:	da01      	bge.n	8018ff4 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8018ff0:	2300      	movs	r3, #0
 8018ff2:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8018ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8018ff6:	4618      	mov	r0, r3
 8018ff8:	3714      	adds	r7, #20
 8018ffa:	46bd      	mov	sp, r7
 8018ffc:	bc80      	pop	{r7}
 8018ffe:	4770      	bx	lr

08019000 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8019000:	b480      	push	{r7}
 8019002:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8019004:	4b0d      	ldr	r3, [pc, #52]	@ (801903c <rand1+0x3c>)
 8019006:	681b      	ldr	r3, [r3, #0]
 8019008:	4a0d      	ldr	r2, [pc, #52]	@ (8019040 <rand1+0x40>)
 801900a:	fb02 f303 	mul.w	r3, r2, r3
 801900e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8019012:	3339      	adds	r3, #57	@ 0x39
 8019014:	4a09      	ldr	r2, [pc, #36]	@ (801903c <rand1+0x3c>)
 8019016:	6013      	str	r3, [r2, #0]
 8019018:	4b08      	ldr	r3, [pc, #32]	@ (801903c <rand1+0x3c>)
 801901a:	681a      	ldr	r2, [r3, #0]
 801901c:	2303      	movs	r3, #3
 801901e:	fba3 1302 	umull	r1, r3, r3, r2
 8019022:	1ad1      	subs	r1, r2, r3
 8019024:	0849      	lsrs	r1, r1, #1
 8019026:	440b      	add	r3, r1
 8019028:	0f99      	lsrs	r1, r3, #30
 801902a:	460b      	mov	r3, r1
 801902c:	07db      	lsls	r3, r3, #31
 801902e:	1a5b      	subs	r3, r3, r1
 8019030:	1ad1      	subs	r1, r2, r3
 8019032:	460b      	mov	r3, r1
}
 8019034:	4618      	mov	r0, r3
 8019036:	46bd      	mov	sp, r7
 8019038:	bc80      	pop	{r7}
 801903a:	4770      	bx	lr
 801903c:	20000234 	.word	0x20000234
 8019040:	41c64e6d 	.word	0x41c64e6d

08019044 <srand1>:

void srand1( uint32_t seed )
{
 8019044:	b480      	push	{r7}
 8019046:	b083      	sub	sp, #12
 8019048:	af00      	add	r7, sp, #0
 801904a:	6078      	str	r0, [r7, #4]
    next = seed;
 801904c:	4a03      	ldr	r2, [pc, #12]	@ (801905c <srand1+0x18>)
 801904e:	687b      	ldr	r3, [r7, #4]
 8019050:	6013      	str	r3, [r2, #0]
}
 8019052:	bf00      	nop
 8019054:	370c      	adds	r7, #12
 8019056:	46bd      	mov	sp, r7
 8019058:	bc80      	pop	{r7}
 801905a:	4770      	bx	lr
 801905c:	20000234 	.word	0x20000234

08019060 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8019060:	b580      	push	{r7, lr}
 8019062:	b082      	sub	sp, #8
 8019064:	af00      	add	r7, sp, #0
 8019066:	6078      	str	r0, [r7, #4]
 8019068:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801906a:	f7ff ffc9 	bl	8019000 <rand1>
 801906e:	4602      	mov	r2, r0
 8019070:	6839      	ldr	r1, [r7, #0]
 8019072:	687b      	ldr	r3, [r7, #4]
 8019074:	1acb      	subs	r3, r1, r3
 8019076:	3301      	adds	r3, #1
 8019078:	fb92 f1f3 	sdiv	r1, r2, r3
 801907c:	fb01 f303 	mul.w	r3, r1, r3
 8019080:	1ad2      	subs	r2, r2, r3
 8019082:	687b      	ldr	r3, [r7, #4]
 8019084:	4413      	add	r3, r2
}
 8019086:	4618      	mov	r0, r3
 8019088:	3708      	adds	r7, #8
 801908a:	46bd      	mov	sp, r7
 801908c:	bd80      	pop	{r7, pc}

0801908e <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801908e:	b480      	push	{r7}
 8019090:	b085      	sub	sp, #20
 8019092:	af00      	add	r7, sp, #0
 8019094:	60f8      	str	r0, [r7, #12]
 8019096:	60b9      	str	r1, [r7, #8]
 8019098:	4613      	mov	r3, r2
 801909a:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801909c:	e007      	b.n	80190ae <memcpy1+0x20>
    {
        *dst++ = *src++;
 801909e:	68ba      	ldr	r2, [r7, #8]
 80190a0:	1c53      	adds	r3, r2, #1
 80190a2:	60bb      	str	r3, [r7, #8]
 80190a4:	68fb      	ldr	r3, [r7, #12]
 80190a6:	1c59      	adds	r1, r3, #1
 80190a8:	60f9      	str	r1, [r7, #12]
 80190aa:	7812      	ldrb	r2, [r2, #0]
 80190ac:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80190ae:	88fb      	ldrh	r3, [r7, #6]
 80190b0:	1e5a      	subs	r2, r3, #1
 80190b2:	80fa      	strh	r2, [r7, #6]
 80190b4:	2b00      	cmp	r3, #0
 80190b6:	d1f2      	bne.n	801909e <memcpy1+0x10>
    }
}
 80190b8:	bf00      	nop
 80190ba:	bf00      	nop
 80190bc:	3714      	adds	r7, #20
 80190be:	46bd      	mov	sp, r7
 80190c0:	bc80      	pop	{r7}
 80190c2:	4770      	bx	lr

080190c4 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80190c4:	b480      	push	{r7}
 80190c6:	b085      	sub	sp, #20
 80190c8:	af00      	add	r7, sp, #0
 80190ca:	60f8      	str	r0, [r7, #12]
 80190cc:	60b9      	str	r1, [r7, #8]
 80190ce:	4613      	mov	r3, r2
 80190d0:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 80190d2:	88fb      	ldrh	r3, [r7, #6]
 80190d4:	3b01      	subs	r3, #1
 80190d6:	68fa      	ldr	r2, [r7, #12]
 80190d8:	4413      	add	r3, r2
 80190da:	60fb      	str	r3, [r7, #12]
    while( size-- )
 80190dc:	e007      	b.n	80190ee <memcpyr+0x2a>
    {
        *dst-- = *src++;
 80190de:	68ba      	ldr	r2, [r7, #8]
 80190e0:	1c53      	adds	r3, r2, #1
 80190e2:	60bb      	str	r3, [r7, #8]
 80190e4:	68fb      	ldr	r3, [r7, #12]
 80190e6:	1e59      	subs	r1, r3, #1
 80190e8:	60f9      	str	r1, [r7, #12]
 80190ea:	7812      	ldrb	r2, [r2, #0]
 80190ec:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80190ee:	88fb      	ldrh	r3, [r7, #6]
 80190f0:	1e5a      	subs	r2, r3, #1
 80190f2:	80fa      	strh	r2, [r7, #6]
 80190f4:	2b00      	cmp	r3, #0
 80190f6:	d1f2      	bne.n	80190de <memcpyr+0x1a>
    }
}
 80190f8:	bf00      	nop
 80190fa:	bf00      	nop
 80190fc:	3714      	adds	r7, #20
 80190fe:	46bd      	mov	sp, r7
 8019100:	bc80      	pop	{r7}
 8019102:	4770      	bx	lr

08019104 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8019104:	b480      	push	{r7}
 8019106:	b083      	sub	sp, #12
 8019108:	af00      	add	r7, sp, #0
 801910a:	6078      	str	r0, [r7, #4]
 801910c:	460b      	mov	r3, r1
 801910e:	70fb      	strb	r3, [r7, #3]
 8019110:	4613      	mov	r3, r2
 8019112:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8019114:	e004      	b.n	8019120 <memset1+0x1c>
    {
        *dst++ = value;
 8019116:	687b      	ldr	r3, [r7, #4]
 8019118:	1c5a      	adds	r2, r3, #1
 801911a:	607a      	str	r2, [r7, #4]
 801911c:	78fa      	ldrb	r2, [r7, #3]
 801911e:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8019120:	883b      	ldrh	r3, [r7, #0]
 8019122:	1e5a      	subs	r2, r3, #1
 8019124:	803a      	strh	r2, [r7, #0]
 8019126:	2b00      	cmp	r3, #0
 8019128:	d1f5      	bne.n	8019116 <memset1+0x12>
    }
}
 801912a:	bf00      	nop
 801912c:	bf00      	nop
 801912e:	370c      	adds	r7, #12
 8019130:	46bd      	mov	sp, r7
 8019132:	bc80      	pop	{r7}
 8019134:	4770      	bx	lr

08019136 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8019136:	b480      	push	{r7}
 8019138:	b083      	sub	sp, #12
 801913a:	af00      	add	r7, sp, #0
 801913c:	6078      	str	r0, [r7, #4]
 801913e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8019140:	687b      	ldr	r3, [r7, #4]
 8019142:	683a      	ldr	r2, [r7, #0]
 8019144:	619a      	str	r2, [r3, #24]
}
 8019146:	bf00      	nop
 8019148:	370c      	adds	r7, #12
 801914a:	46bd      	mov	sp, r7
 801914c:	bc80      	pop	{r7}
 801914e:	4770      	bx	lr

08019150 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8019150:	b480      	push	{r7}
 8019152:	b083      	sub	sp, #12
 8019154:	af00      	add	r7, sp, #0
 8019156:	6078      	str	r0, [r7, #4]
 8019158:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 801915a:	687b      	ldr	r3, [r7, #4]
 801915c:	683a      	ldr	r2, [r7, #0]
 801915e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8019160:	bf00      	nop
 8019162:	370c      	adds	r7, #12
 8019164:	46bd      	mov	sp, r7
 8019166:	bc80      	pop	{r7}
 8019168:	4770      	bx	lr
	...

0801916c <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 801916c:	b580      	push	{r7, lr}
 801916e:	b08a      	sub	sp, #40	@ 0x28
 8019170:	af00      	add	r7, sp, #0
 8019172:	60b9      	str	r1, [r7, #8]
 8019174:	607a      	str	r2, [r7, #4]
 8019176:	603b      	str	r3, [r7, #0]
 8019178:	4603      	mov	r3, r0
 801917a:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 801917c:	2300      	movs	r3, #0
 801917e:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 8019180:	2300      	movs	r3, #0
 8019182:	617b      	str	r3, [r7, #20]
 8019184:	2300      	movs	r3, #0
 8019186:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	2b00      	cmp	r3, #0
 801918c:	d001      	beq.n	8019192 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 801918e:	2300      	movs	r3, #0
 8019190:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 8019192:	687b      	ldr	r3, [r7, #4]
 8019194:	2b00      	cmp	r3, #0
 8019196:	bf14      	ite	ne
 8019198:	2301      	movne	r3, #1
 801919a:	2300      	moveq	r3, #0
 801919c:	b2da      	uxtb	r2, r3
 801919e:	4ba8      	ldr	r3, [pc, #672]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80191a0:	705a      	strb	r2, [r3, #1]

    switch( modem )
 80191a2:	7bfb      	ldrb	r3, [r7, #15]
 80191a4:	2b00      	cmp	r3, #0
 80191a6:	d003      	beq.n	80191b0 <RadioSetRxGenericConfig+0x44>
 80191a8:	2b01      	cmp	r3, #1
 80191aa:	f000 80aa 	beq.w	8019302 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 80191ae:	e15f      	b.n	8019470 <RadioSetRxGenericConfig+0x304>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 80191b0:	68bb      	ldr	r3, [r7, #8]
 80191b2:	68db      	ldr	r3, [r3, #12]
 80191b4:	2b00      	cmp	r3, #0
 80191b6:	d003      	beq.n	80191c0 <RadioSetRxGenericConfig+0x54>
 80191b8:	68bb      	ldr	r3, [r7, #8]
 80191ba:	691b      	ldr	r3, [r3, #16]
 80191bc:	2b00      	cmp	r3, #0
 80191be:	d102      	bne.n	80191c6 <RadioSetRxGenericConfig+0x5a>
                return -1;
 80191c0:	f04f 33ff 	mov.w	r3, #4294967295
 80191c4:	e155      	b.n	8019472 <RadioSetRxGenericConfig+0x306>
            if ( config->fsk.SyncWordLength>8)
 80191c6:	68bb      	ldr	r3, [r7, #8]
 80191c8:	7d5b      	ldrb	r3, [r3, #21]
 80191ca:	2b08      	cmp	r3, #8
 80191cc:	d902      	bls.n	80191d4 <RadioSetRxGenericConfig+0x68>
                return -1;
 80191ce:	f04f 33ff 	mov.w	r3, #4294967295
 80191d2:	e14e      	b.n	8019472 <RadioSetRxGenericConfig+0x306>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80191d4:	2300      	movs	r3, #0
 80191d6:	623b      	str	r3, [r7, #32]
 80191d8:	e00d      	b.n	80191f6 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 80191da:	68bb      	ldr	r3, [r7, #8]
 80191dc:	699a      	ldr	r2, [r3, #24]
 80191de:	6a3b      	ldr	r3, [r7, #32]
 80191e0:	4413      	add	r3, r2
 80191e2:	7819      	ldrb	r1, [r3, #0]
 80191e4:	f107 0214 	add.w	r2, r7, #20
 80191e8:	6a3b      	ldr	r3, [r7, #32]
 80191ea:	4413      	add	r3, r2
 80191ec:	460a      	mov	r2, r1
 80191ee:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80191f0:	6a3b      	ldr	r3, [r7, #32]
 80191f2:	3301      	adds	r3, #1
 80191f4:	623b      	str	r3, [r7, #32]
 80191f6:	68bb      	ldr	r3, [r7, #8]
 80191f8:	7d5b      	ldrb	r3, [r3, #21]
 80191fa:	461a      	mov	r2, r3
 80191fc:	6a3b      	ldr	r3, [r7, #32]
 80191fe:	4293      	cmp	r3, r2
 8019200:	dbeb      	blt.n	80191da <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8019202:	68bb      	ldr	r3, [r7, #8]
 8019204:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8019208:	2b00      	cmp	r3, #0
 801920a:	d104      	bne.n	8019216 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801920c:	68bb      	ldr	r3, [r7, #8]
 801920e:	69db      	ldr	r3, [r3, #28]
 8019210:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019214:	e002      	b.n	801921c <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 8019216:	23ff      	movs	r3, #255	@ 0xff
 8019218:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 801921c:	68bb      	ldr	r3, [r7, #8]
 801921e:	681b      	ldr	r3, [r3, #0]
 8019220:	2b00      	cmp	r3, #0
 8019222:	bf14      	ite	ne
 8019224:	2301      	movne	r3, #1
 8019226:	2300      	moveq	r3, #0
 8019228:	b2db      	uxtb	r3, r3
 801922a:	4618      	mov	r0, r3
 801922c:	f002 f826 	bl	801b27c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019230:	4b83      	ldr	r3, [pc, #524]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019232:	2200      	movs	r2, #0
 8019234:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8019238:	68bb      	ldr	r3, [r7, #8]
 801923a:	68db      	ldr	r3, [r3, #12]
 801923c:	4a80      	ldr	r2, [pc, #512]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 801923e:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8019240:	68bb      	ldr	r3, [r7, #8]
 8019242:	791a      	ldrb	r2, [r3, #4]
 8019244:	4b7e      	ldr	r3, [pc, #504]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019246:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 801924a:	68bb      	ldr	r3, [r7, #8]
 801924c:	689b      	ldr	r3, [r3, #8]
 801924e:	4618      	mov	r0, r3
 8019250:	f000 fa7c 	bl	801974c <RadioGetFskBandwidthRegValue>
 8019254:	4603      	mov	r3, r0
 8019256:	461a      	mov	r2, r3
 8019258:	4b79      	ldr	r3, [pc, #484]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 801925a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801925e:	4b78      	ldr	r3, [pc, #480]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019260:	2200      	movs	r2, #0
 8019262:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 8019264:	68bb      	ldr	r3, [r7, #8]
 8019266:	691b      	ldr	r3, [r3, #16]
 8019268:	b29b      	uxth	r3, r3
 801926a:	00db      	lsls	r3, r3, #3
 801926c:	b29a      	uxth	r2, r3
 801926e:	4b74      	ldr	r3, [pc, #464]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019270:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 8019272:	68bb      	ldr	r3, [r7, #8]
 8019274:	7d1a      	ldrb	r2, [r3, #20]
 8019276:	4b72      	ldr	r3, [pc, #456]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019278:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 801927a:	68bb      	ldr	r3, [r7, #8]
 801927c:	7d5b      	ldrb	r3, [r3, #21]
 801927e:	00db      	lsls	r3, r3, #3
 8019280:	b2da      	uxtb	r2, r3
 8019282:	4b6f      	ldr	r3, [pc, #444]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019284:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 8019286:	68bb      	ldr	r3, [r7, #8]
 8019288:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801928c:	4b6c      	ldr	r3, [pc, #432]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 801928e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 8019290:	68bb      	ldr	r3, [r7, #8]
 8019292:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8019296:	4b6a      	ldr	r3, [pc, #424]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019298:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801929a:	4a69      	ldr	r2, [pc, #420]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 801929c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80192a0:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 80192a2:	68bb      	ldr	r3, [r7, #8]
 80192a4:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80192a8:	4b65      	ldr	r3, [pc, #404]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80192aa:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 80192ac:	68bb      	ldr	r3, [r7, #8]
 80192ae:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 80192b2:	4b63      	ldr	r3, [pc, #396]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80192b4:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80192b6:	f001 f91a 	bl	801a4ee <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 80192ba:	2000      	movs	r0, #0
 80192bc:	f000 fadc 	bl	8019878 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80192c0:	4860      	ldr	r0, [pc, #384]	@ (8019444 <RadioSetRxGenericConfig+0x2d8>)
 80192c2:	f002 fa25 	bl	801b710 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80192c6:	4860      	ldr	r0, [pc, #384]	@ (8019448 <RadioSetRxGenericConfig+0x2dc>)
 80192c8:	f002 faf6 	bl	801b8b8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 80192cc:	f107 0314 	add.w	r3, r7, #20
 80192d0:	4618      	mov	r0, r3
 80192d2:	f001 fdf6 	bl	801aec2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80192d6:	68bb      	ldr	r3, [r7, #8]
 80192d8:	8c1b      	ldrh	r3, [r3, #32]
 80192da:	4618      	mov	r0, r3
 80192dc:	f001 fe40 	bl	801af60 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 80192e0:	68bb      	ldr	r3, [r7, #8]
 80192e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80192e4:	4618      	mov	r0, r3
 80192e6:	f001 fe1b 	bl	801af20 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 80192ea:	683b      	ldr	r3, [r7, #0]
 80192ec:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80192f0:	fb03 f202 	mul.w	r2, r3, r2
 80192f4:	68bb      	ldr	r3, [r7, #8]
 80192f6:	68db      	ldr	r3, [r3, #12]
 80192f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80192fc:	4a50      	ldr	r2, [pc, #320]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80192fe:	6093      	str	r3, [r2, #8]
            break;
 8019300:	e0b6      	b.n	8019470 <RadioSetRxGenericConfig+0x304>
            if  (config->lora.PreambleLen== 0)
 8019302:	68bb      	ldr	r3, [r7, #8]
 8019304:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8019306:	2b00      	cmp	r3, #0
 8019308:	d102      	bne.n	8019310 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 801930a:	f04f 33ff 	mov.w	r3, #4294967295
 801930e:	e0b0      	b.n	8019472 <RadioSetRxGenericConfig+0x306>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8019310:	68bb      	ldr	r3, [r7, #8]
 8019312:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8019316:	2b01      	cmp	r3, #1
 8019318:	d104      	bne.n	8019324 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801931a:	68bb      	ldr	r3, [r7, #8]
 801931c:	69db      	ldr	r3, [r3, #28]
 801931e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019322:	e002      	b.n	801932a <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 8019324:	23ff      	movs	r3, #255	@ 0xff
 8019326:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 801932a:	68bb      	ldr	r3, [r7, #8]
 801932c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801932e:	2b00      	cmp	r3, #0
 8019330:	bf14      	ite	ne
 8019332:	2301      	movne	r3, #1
 8019334:	2300      	moveq	r3, #0
 8019336:	b2db      	uxtb	r3, r3
 8019338:	4618      	mov	r0, r3
 801933a:	f001 ff9f 	bl	801b27c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801933e:	683b      	ldr	r3, [r7, #0]
 8019340:	b2db      	uxtb	r3, r3
 8019342:	4618      	mov	r0, r3
 8019344:	f001 ffac 	bl	801b2a0 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8019348:	4b3d      	ldr	r3, [pc, #244]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 801934a:	2201      	movs	r2, #1
 801934c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 8019350:	68bb      	ldr	r3, [r7, #8]
 8019352:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8019356:	4b3a      	ldr	r3, [pc, #232]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019358:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801935c:	68bb      	ldr	r3, [r7, #8]
 801935e:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8019362:	4b37      	ldr	r3, [pc, #220]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019364:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8019368:	68bb      	ldr	r3, [r7, #8]
 801936a:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 801936e:	4b34      	ldr	r3, [pc, #208]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019370:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
            switch (config->lora.LowDatarateOptimize)
 8019374:	68bb      	ldr	r3, [r7, #8]
 8019376:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 801937a:	2b02      	cmp	r3, #2
 801937c:	d010      	beq.n	80193a0 <RadioSetRxGenericConfig+0x234>
 801937e:	2b02      	cmp	r3, #2
 8019380:	dc22      	bgt.n	80193c8 <RadioSetRxGenericConfig+0x25c>
 8019382:	2b00      	cmp	r3, #0
 8019384:	d002      	beq.n	801938c <RadioSetRxGenericConfig+0x220>
 8019386:	2b01      	cmp	r3, #1
 8019388:	d005      	beq.n	8019396 <RadioSetRxGenericConfig+0x22a>
                break;
 801938a:	e01d      	b.n	80193c8 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801938c:	4b2c      	ldr	r3, [pc, #176]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 801938e:	2200      	movs	r2, #0
 8019390:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                break;
 8019394:	e019      	b.n	80193ca <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8019396:	4b2a      	ldr	r3, [pc, #168]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 8019398:	2201      	movs	r2, #1
 801939a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                break;
 801939e:	e014      	b.n	80193ca <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 80193a0:	68bb      	ldr	r3, [r7, #8]
 80193a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80193a6:	2b0b      	cmp	r3, #11
 80193a8:	d004      	beq.n	80193b4 <RadioSetRxGenericConfig+0x248>
 80193aa:	68bb      	ldr	r3, [r7, #8]
 80193ac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80193b0:	2b0c      	cmp	r3, #12
 80193b2:	d104      	bne.n	80193be <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80193b4:	4b22      	ldr	r3, [pc, #136]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80193b6:	2201      	movs	r2, #1
 80193b8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                break;
 80193bc:	e005      	b.n	80193ca <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80193be:	4b20      	ldr	r3, [pc, #128]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80193c0:	2200      	movs	r2, #0
 80193c2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                break;
 80193c6:	e000      	b.n	80193ca <RadioSetRxGenericConfig+0x25e>
                break;
 80193c8:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80193ca:	4b1d      	ldr	r3, [pc, #116]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80193cc:	2201      	movs	r2, #1
 80193ce:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80193d0:	68bb      	ldr	r3, [r7, #8]
 80193d2:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 80193d4:	4b1a      	ldr	r3, [pc, #104]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80193d6:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 80193d8:	68bb      	ldr	r3, [r7, #8]
 80193da:	f893 2036 	ldrb.w	r2, [r3, #54]	@ 0x36
 80193de:	4b18      	ldr	r3, [pc, #96]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80193e0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80193e2:	4a17      	ldr	r2, [pc, #92]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80193e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80193e8:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 80193ea:	68bb      	ldr	r3, [r7, #8]
 80193ec:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80193f0:	4b13      	ldr	r3, [pc, #76]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80193f2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 80193f6:	68bb      	ldr	r3, [r7, #8]
 80193f8:	f893 2039 	ldrb.w	r2, [r3, #57]	@ 0x39
 80193fc:	4b10      	ldr	r3, [pc, #64]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 80193fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8019402:	f001 f874 	bl	801a4ee <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8019406:	2001      	movs	r0, #1
 8019408:	f000 fa36 	bl	8019878 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801940c:	480d      	ldr	r0, [pc, #52]	@ (8019444 <RadioSetRxGenericConfig+0x2d8>)
 801940e:	f002 f97f 	bl	801b710 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019412:	480d      	ldr	r0, [pc, #52]	@ (8019448 <RadioSetRxGenericConfig+0x2dc>)
 8019414:	f002 fa50 	bl	801b8b8 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8019418:	4b09      	ldr	r3, [pc, #36]	@ (8019440 <RadioSetRxGenericConfig+0x2d4>)
 801941a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801941e:	2b01      	cmp	r3, #1
 8019420:	d114      	bne.n	801944c <RadioSetRxGenericConfig+0x2e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8019422:	f240 7036 	movw	r0, #1846	@ 0x736
 8019426:	f002 fbaf 	bl	801bb88 <SUBGRF_ReadRegister>
 801942a:	4603      	mov	r3, r0
 801942c:	f023 0304 	bic.w	r3, r3, #4
 8019430:	b2db      	uxtb	r3, r3
 8019432:	4619      	mov	r1, r3
 8019434:	f240 7036 	movw	r0, #1846	@ 0x736
 8019438:	f002 fb92 	bl	801bb60 <SUBGRF_WriteRegister>
 801943c:	e013      	b.n	8019466 <RadioSetRxGenericConfig+0x2fa>
 801943e:	bf00      	nop
 8019440:	200014fc 	.word	0x200014fc
 8019444:	20001534 	.word	0x20001534
 8019448:	2000150a 	.word	0x2000150a
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801944c:	f240 7036 	movw	r0, #1846	@ 0x736
 8019450:	f002 fb9a 	bl	801bb88 <SUBGRF_ReadRegister>
 8019454:	4603      	mov	r3, r0
 8019456:	f043 0304 	orr.w	r3, r3, #4
 801945a:	b2db      	uxtb	r3, r3
 801945c:	4619      	mov	r1, r3
 801945e:	f240 7036 	movw	r0, #1846	@ 0x736
 8019462:	f002 fb7d 	bl	801bb60 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8019466:	4b05      	ldr	r3, [pc, #20]	@ (801947c <RadioSetRxGenericConfig+0x310>)
 8019468:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801946c:	609a      	str	r2, [r3, #8]
            break;
 801946e:	bf00      	nop
    }
    return status;
 8019470:	69fb      	ldr	r3, [r7, #28]
}
 8019472:	4618      	mov	r0, r3
 8019474:	3728      	adds	r7, #40	@ 0x28
 8019476:	46bd      	mov	sp, r7
 8019478:	bd80      	pop	{r7, pc}
 801947a:	bf00      	nop
 801947c:	200014fc 	.word	0x200014fc

08019480 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8019480:	b580      	push	{r7, lr}
 8019482:	b088      	sub	sp, #32
 8019484:	af00      	add	r7, sp, #0
 8019486:	60b9      	str	r1, [r7, #8]
 8019488:	607b      	str	r3, [r7, #4]
 801948a:	4603      	mov	r3, r0
 801948c:	73fb      	strb	r3, [r7, #15]
 801948e:	4613      	mov	r3, r2
 8019490:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 8019492:	2300      	movs	r3, #0
 8019494:	617b      	str	r3, [r7, #20]
 8019496:	2300      	movs	r3, #0
 8019498:	61bb      	str	r3, [r7, #24]
    switch( modem )
 801949a:	7bfb      	ldrb	r3, [r7, #15]
 801949c:	2b02      	cmp	r3, #2
 801949e:	f000 811c 	beq.w	80196da <RadioSetTxGenericConfig+0x25a>
 80194a2:	2b02      	cmp	r3, #2
 80194a4:	f300 8138 	bgt.w	8019718 <RadioSetTxGenericConfig+0x298>
 80194a8:	2b00      	cmp	r3, #0
 80194aa:	d003      	beq.n	80194b4 <RadioSetTxGenericConfig+0x34>
 80194ac:	2b01      	cmp	r3, #1
 80194ae:	f000 8083 	beq.w	80195b8 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 80194b2:	e131      	b.n	8019718 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 80194b4:	68bb      	ldr	r3, [r7, #8]
 80194b6:	689b      	ldr	r3, [r3, #8]
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	d003      	beq.n	80194c4 <RadioSetTxGenericConfig+0x44>
 80194bc:	68bb      	ldr	r3, [r7, #8]
 80194be:	691b      	ldr	r3, [r3, #16]
 80194c0:	2b00      	cmp	r3, #0
 80194c2:	d102      	bne.n	80194ca <RadioSetTxGenericConfig+0x4a>
                return -1;
 80194c4:	f04f 33ff 	mov.w	r3, #4294967295
 80194c8:	e135      	b.n	8019736 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 80194ca:	68bb      	ldr	r3, [r7, #8]
 80194cc:	7d1b      	ldrb	r3, [r3, #20]
 80194ce:	2b08      	cmp	r3, #8
 80194d0:	d902      	bls.n	80194d8 <RadioSetTxGenericConfig+0x58>
                return -1;
 80194d2:	f04f 33ff 	mov.w	r3, #4294967295
 80194d6:	e12e      	b.n	8019736 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80194d8:	2300      	movs	r3, #0
 80194da:	61fb      	str	r3, [r7, #28]
 80194dc:	e00d      	b.n	80194fa <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 80194de:	68bb      	ldr	r3, [r7, #8]
 80194e0:	699a      	ldr	r2, [r3, #24]
 80194e2:	69fb      	ldr	r3, [r7, #28]
 80194e4:	4413      	add	r3, r2
 80194e6:	7819      	ldrb	r1, [r3, #0]
 80194e8:	f107 0214 	add.w	r2, r7, #20
 80194ec:	69fb      	ldr	r3, [r7, #28]
 80194ee:	4413      	add	r3, r2
 80194f0:	460a      	mov	r2, r1
 80194f2:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80194f4:	69fb      	ldr	r3, [r7, #28]
 80194f6:	3301      	adds	r3, #1
 80194f8:	61fb      	str	r3, [r7, #28]
 80194fa:	68bb      	ldr	r3, [r7, #8]
 80194fc:	7d1b      	ldrb	r3, [r3, #20]
 80194fe:	461a      	mov	r2, r3
 8019500:	69fb      	ldr	r3, [r7, #28]
 8019502:	4293      	cmp	r3, r2
 8019504:	dbeb      	blt.n	80194de <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019506:	4b8e      	ldr	r3, [pc, #568]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019508:	2200      	movs	r2, #0
 801950a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801950e:	68bb      	ldr	r3, [r7, #8]
 8019510:	689b      	ldr	r3, [r3, #8]
 8019512:	4a8b      	ldr	r2, [pc, #556]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019514:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8019516:	68bb      	ldr	r3, [r7, #8]
 8019518:	781a      	ldrb	r2, [r3, #0]
 801951a:	4b89      	ldr	r3, [pc, #548]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801951c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8019520:	68bb      	ldr	r3, [r7, #8]
 8019522:	685b      	ldr	r3, [r3, #4]
 8019524:	4618      	mov	r0, r3
 8019526:	f000 f911 	bl	801974c <RadioGetFskBandwidthRegValue>
 801952a:	4603      	mov	r3, r0
 801952c:	461a      	mov	r2, r3
 801952e:	4b84      	ldr	r3, [pc, #528]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019530:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8019534:	68bb      	ldr	r3, [r7, #8]
 8019536:	68db      	ldr	r3, [r3, #12]
 8019538:	4a81      	ldr	r2, [pc, #516]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801953a:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801953c:	4b80      	ldr	r3, [pc, #512]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801953e:	2200      	movs	r2, #0
 8019540:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8019542:	68bb      	ldr	r3, [r7, #8]
 8019544:	691b      	ldr	r3, [r3, #16]
 8019546:	b29b      	uxth	r3, r3
 8019548:	00db      	lsls	r3, r3, #3
 801954a:	b29a      	uxth	r2, r3
 801954c:	4b7c      	ldr	r3, [pc, #496]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801954e:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 8019550:	4b7b      	ldr	r3, [pc, #492]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019552:	2204      	movs	r2, #4
 8019554:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 8019556:	68bb      	ldr	r3, [r7, #8]
 8019558:	7d1b      	ldrb	r3, [r3, #20]
 801955a:	00db      	lsls	r3, r3, #3
 801955c:	b2da      	uxtb	r2, r3
 801955e:	4b78      	ldr	r3, [pc, #480]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019560:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 8019562:	4b77      	ldr	r3, [pc, #476]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019564:	2200      	movs	r2, #0
 8019566:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 8019568:	68bb      	ldr	r3, [r7, #8]
 801956a:	7f9a      	ldrb	r2, [r3, #30]
 801956c:	4b74      	ldr	r3, [pc, #464]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801956e:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8019570:	68bb      	ldr	r3, [r7, #8]
 8019572:	7fda      	ldrb	r2, [r3, #31]
 8019574:	4b72      	ldr	r3, [pc, #456]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019576:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8019578:	68bb      	ldr	r3, [r7, #8]
 801957a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801957e:	4b70      	ldr	r3, [pc, #448]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019580:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019582:	f000 ffb4 	bl	801a4ee <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8019586:	2000      	movs	r0, #0
 8019588:	f000 f976 	bl	8019878 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801958c:	486d      	ldr	r0, [pc, #436]	@ (8019744 <RadioSetTxGenericConfig+0x2c4>)
 801958e:	f002 f8bf 	bl	801b710 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019592:	486d      	ldr	r0, [pc, #436]	@ (8019748 <RadioSetTxGenericConfig+0x2c8>)
 8019594:	f002 f990 	bl	801b8b8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8019598:	f107 0314 	add.w	r3, r7, #20
 801959c:	4618      	mov	r0, r3
 801959e:	f001 fc90 	bl	801aec2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80195a2:	68bb      	ldr	r3, [r7, #8]
 80195a4:	8b9b      	ldrh	r3, [r3, #28]
 80195a6:	4618      	mov	r0, r3
 80195a8:	f001 fcda 	bl	801af60 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 80195ac:	68bb      	ldr	r3, [r7, #8]
 80195ae:	8c1b      	ldrh	r3, [r3, #32]
 80195b0:	4618      	mov	r0, r3
 80195b2:	f001 fcb5 	bl	801af20 <SUBGRF_SetCrcPolynomial>
            break;
 80195b6:	e0b0      	b.n	801971a <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80195b8:	4b61      	ldr	r3, [pc, #388]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 80195ba:	2201      	movs	r2, #1
 80195bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80195c0:	68bb      	ldr	r3, [r7, #8]
 80195c2:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80195c6:	4b5e      	ldr	r3, [pc, #376]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 80195c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 80195cc:	68bb      	ldr	r3, [r7, #8]
 80195ce:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80195d2:	4b5b      	ldr	r3, [pc, #364]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 80195d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 80195d8:	68bb      	ldr	r3, [r7, #8]
 80195da:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 80195de:	4b58      	ldr	r3, [pc, #352]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 80195e0:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
            switch (config->lora.LowDatarateOptimize)
 80195e4:	68bb      	ldr	r3, [r7, #8]
 80195e6:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80195ea:	2b02      	cmp	r3, #2
 80195ec:	d010      	beq.n	8019610 <RadioSetTxGenericConfig+0x190>
 80195ee:	2b02      	cmp	r3, #2
 80195f0:	dc22      	bgt.n	8019638 <RadioSetTxGenericConfig+0x1b8>
 80195f2:	2b00      	cmp	r3, #0
 80195f4:	d002      	beq.n	80195fc <RadioSetTxGenericConfig+0x17c>
 80195f6:	2b01      	cmp	r3, #1
 80195f8:	d005      	beq.n	8019606 <RadioSetTxGenericConfig+0x186>
                break;
 80195fa:	e01d      	b.n	8019638 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80195fc:	4b50      	ldr	r3, [pc, #320]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 80195fe:	2200      	movs	r2, #0
 8019600:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                break;
 8019604:	e019      	b.n	801963a <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8019606:	4b4e      	ldr	r3, [pc, #312]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019608:	2201      	movs	r2, #1
 801960a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                break;
 801960e:	e014      	b.n	801963a <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8019610:	68bb      	ldr	r3, [r7, #8]
 8019612:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8019616:	2b0b      	cmp	r3, #11
 8019618:	d004      	beq.n	8019624 <RadioSetTxGenericConfig+0x1a4>
 801961a:	68bb      	ldr	r3, [r7, #8]
 801961c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8019620:	2b0c      	cmp	r3, #12
 8019622:	d104      	bne.n	801962e <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8019624:	4b46      	ldr	r3, [pc, #280]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019626:	2201      	movs	r2, #1
 8019628:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                break;
 801962c:	e005      	b.n	801963a <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801962e:	4b44      	ldr	r3, [pc, #272]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019630:	2200      	movs	r2, #0
 8019632:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
                break;
 8019636:	e000      	b.n	801963a <RadioSetTxGenericConfig+0x1ba>
                break;
 8019638:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 801963a:	68bb      	ldr	r3, [r7, #8]
 801963c:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8019640:	2b00      	cmp	r3, #0
 8019642:	bf14      	ite	ne
 8019644:	2301      	movne	r3, #1
 8019646:	2300      	moveq	r3, #0
 8019648:	b2db      	uxtb	r3, r3
 801964a:	461a      	mov	r2, r3
 801964c:	4b3c      	ldr	r3, [pc, #240]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801964e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8019652:	4b3b      	ldr	r3, [pc, #236]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019654:	2201      	movs	r2, #1
 8019656:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8019658:	68bb      	ldr	r3, [r7, #8]
 801965a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801965c:	4b38      	ldr	r3, [pc, #224]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801965e:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8019660:	68bb      	ldr	r3, [r7, #8]
 8019662:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 8019666:	4b36      	ldr	r3, [pc, #216]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019668:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801966a:	68bb      	ldr	r3, [r7, #8]
 801966c:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8019670:	4b33      	ldr	r3, [pc, #204]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019672:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8019676:	68bb      	ldr	r3, [r7, #8]
 8019678:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801967c:	4b30      	ldr	r3, [pc, #192]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801967e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8019682:	f000 ff34 	bl	801a4ee <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8019686:	2001      	movs	r0, #1
 8019688:	f000 f8f6 	bl	8019878 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801968c:	482d      	ldr	r0, [pc, #180]	@ (8019744 <RadioSetTxGenericConfig+0x2c4>)
 801968e:	f002 f83f 	bl	801b710 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019692:	482d      	ldr	r0, [pc, #180]	@ (8019748 <RadioSetTxGenericConfig+0x2c8>)
 8019694:	f002 f910 	bl	801b8b8 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8019698:	4b29      	ldr	r3, [pc, #164]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801969a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801969e:	2b06      	cmp	r3, #6
 80196a0:	d10d      	bne.n	80196be <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 80196a2:	f640 0089 	movw	r0, #2185	@ 0x889
 80196a6:	f002 fa6f 	bl	801bb88 <SUBGRF_ReadRegister>
 80196aa:	4603      	mov	r3, r0
 80196ac:	f023 0304 	bic.w	r3, r3, #4
 80196b0:	b2db      	uxtb	r3, r3
 80196b2:	4619      	mov	r1, r3
 80196b4:	f640 0089 	movw	r0, #2185	@ 0x889
 80196b8:	f002 fa52 	bl	801bb60 <SUBGRF_WriteRegister>
            break;
 80196bc:	e02d      	b.n	801971a <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 80196be:	f640 0089 	movw	r0, #2185	@ 0x889
 80196c2:	f002 fa61 	bl	801bb88 <SUBGRF_ReadRegister>
 80196c6:	4603      	mov	r3, r0
 80196c8:	f043 0304 	orr.w	r3, r3, #4
 80196cc:	b2db      	uxtb	r3, r3
 80196ce:	4619      	mov	r1, r3
 80196d0:	f640 0089 	movw	r0, #2185	@ 0x889
 80196d4:	f002 fa44 	bl	801bb60 <SUBGRF_WriteRegister>
            break;
 80196d8:	e01f      	b.n	801971a <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 80196da:	68bb      	ldr	r3, [r7, #8]
 80196dc:	689b      	ldr	r3, [r3, #8]
 80196de:	2b00      	cmp	r3, #0
 80196e0:	d004      	beq.n	80196ec <RadioSetTxGenericConfig+0x26c>
 80196e2:	68bb      	ldr	r3, [r7, #8]
 80196e4:	689b      	ldr	r3, [r3, #8]
 80196e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80196ea:	d902      	bls.n	80196f2 <RadioSetTxGenericConfig+0x272>
                return -1;
 80196ec:	f04f 33ff 	mov.w	r3, #4294967295
 80196f0:	e021      	b.n	8019736 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 80196f2:	2002      	movs	r0, #2
 80196f4:	f000 f8c0 	bl	8019878 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80196f8:	4b11      	ldr	r3, [pc, #68]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 80196fa:	2202      	movs	r2, #2
 80196fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8019700:	68bb      	ldr	r3, [r7, #8]
 8019702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019704:	4a0e      	ldr	r2, [pc, #56]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019706:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8019708:	4b0d      	ldr	r3, [pc, #52]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801970a:	2216      	movs	r2, #22
 801970c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019710:	480c      	ldr	r0, [pc, #48]	@ (8019744 <RadioSetTxGenericConfig+0x2c4>)
 8019712:	f001 fffd 	bl	801b710 <SUBGRF_SetModulationParams>
            break;
 8019716:	e000      	b.n	801971a <RadioSetTxGenericConfig+0x29a>
            break;
 8019718:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801971a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801971e:	4618      	mov	r0, r3
 8019720:	f002 fac2 	bl	801bca8 <SUBGRF_SetRfTxPower>
 8019724:	4603      	mov	r3, r0
 8019726:	461a      	mov	r2, r3
 8019728:	4b05      	ldr	r3, [pc, #20]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 801972a:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    SubgRf.TxTimeout = timeout;
 801972e:	4a04      	ldr	r2, [pc, #16]	@ (8019740 <RadioSetTxGenericConfig+0x2c0>)
 8019730:	687b      	ldr	r3, [r7, #4]
 8019732:	6053      	str	r3, [r2, #4]
    return 0;
 8019734:	2300      	movs	r3, #0
}
 8019736:	4618      	mov	r0, r3
 8019738:	3720      	adds	r7, #32
 801973a:	46bd      	mov	sp, r7
 801973c:	bd80      	pop	{r7, pc}
 801973e:	bf00      	nop
 8019740:	200014fc 	.word	0x200014fc
 8019744:	20001534 	.word	0x20001534
 8019748:	2000150a 	.word	0x2000150a

0801974c <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 801974c:	b480      	push	{r7}
 801974e:	b085      	sub	sp, #20
 8019750:	af00      	add	r7, sp, #0
 8019752:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8019754:	687b      	ldr	r3, [r7, #4]
 8019756:	2b00      	cmp	r3, #0
 8019758:	d101      	bne.n	801975e <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801975a:	231f      	movs	r3, #31
 801975c:	e017      	b.n	801978e <RadioGetFskBandwidthRegValue+0x42>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801975e:	2300      	movs	r3, #0
 8019760:	73fb      	strb	r3, [r7, #15]
 8019762:	e00f      	b.n	8019784 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8019764:	7bfb      	ldrb	r3, [r7, #15]
 8019766:	4a0c      	ldr	r2, [pc, #48]	@ (8019798 <RadioGetFskBandwidthRegValue+0x4c>)
 8019768:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801976c:	687a      	ldr	r2, [r7, #4]
 801976e:	429a      	cmp	r2, r3
 8019770:	d205      	bcs.n	801977e <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8019772:	7bfb      	ldrb	r3, [r7, #15]
 8019774:	4a08      	ldr	r2, [pc, #32]	@ (8019798 <RadioGetFskBandwidthRegValue+0x4c>)
 8019776:	00db      	lsls	r3, r3, #3
 8019778:	4413      	add	r3, r2
 801977a:	791b      	ldrb	r3, [r3, #4]
 801977c:	e007      	b.n	801978e <RadioGetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801977e:	7bfb      	ldrb	r3, [r7, #15]
 8019780:	3301      	adds	r3, #1
 8019782:	73fb      	strb	r3, [r7, #15]
 8019784:	7bfb      	ldrb	r3, [r7, #15]
 8019786:	2b15      	cmp	r3, #21
 8019788:	d9ec      	bls.n	8019764 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801978a:	bf00      	nop
 801978c:	e7fd      	b.n	801978a <RadioGetFskBandwidthRegValue+0x3e>
}
 801978e:	4618      	mov	r0, r3
 8019790:	3714      	adds	r7, #20
 8019792:	46bd      	mov	sp, r7
 8019794:	bc80      	pop	{r7}
 8019796:	4770      	bx	lr
 8019798:	0801e60c 	.word	0x0801e60c

0801979c <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 801979c:	b580      	push	{r7, lr}
 801979e:	b084      	sub	sp, #16
 80197a0:	af02      	add	r7, sp, #8
 80197a2:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 80197a4:	4a21      	ldr	r2, [pc, #132]	@ (801982c <RadioInit+0x90>)
 80197a6:	687b      	ldr	r3, [r7, #4]
 80197a8:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 80197aa:	4b21      	ldr	r3, [pc, #132]	@ (8019830 <RadioInit+0x94>)
 80197ac:	2200      	movs	r2, #0
 80197ae:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 80197b0:	4b1f      	ldr	r3, [pc, #124]	@ (8019830 <RadioInit+0x94>)
 80197b2:	2200      	movs	r2, #0
 80197b4:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 80197b6:	4b1e      	ldr	r3, [pc, #120]	@ (8019830 <RadioInit+0x94>)
 80197b8:	2200      	movs	r2, #0
 80197ba:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 80197bc:	481d      	ldr	r0, [pc, #116]	@ (8019834 <RadioInit+0x98>)
 80197be:	f001 faeb 	bl	801ad98 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 80197c2:	2000      	movs	r0, #0
 80197c4:	f000 ffda 	bl	801a77c <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 80197c8:	f001 fd9c 	bl	801b304 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 80197cc:	2100      	movs	r1, #0
 80197ce:	2000      	movs	r0, #0
 80197d0:	f002 f912 	bl	801b9f8 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 80197d4:	2204      	movs	r2, #4
 80197d6:	2100      	movs	r1, #0
 80197d8:	2001      	movs	r0, #1
 80197da:	f001 ff31 	bl	801b640 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80197de:	2300      	movs	r3, #0
 80197e0:	2200      	movs	r2, #0
 80197e2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80197e6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80197ea:	f001 fe59 	bl	801b4a0 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 80197ee:	f000 fe6b 	bl	801a4c8 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 80197f2:	2300      	movs	r3, #0
 80197f4:	9300      	str	r3, [sp, #0]
 80197f6:	4b10      	ldr	r3, [pc, #64]	@ (8019838 <RadioInit+0x9c>)
 80197f8:	2200      	movs	r2, #0
 80197fa:	f04f 31ff 	mov.w	r1, #4294967295
 80197fe:	480f      	ldr	r0, [pc, #60]	@ (801983c <RadioInit+0xa0>)
 8019800:	f003 f902 	bl	801ca08 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8019804:	2300      	movs	r3, #0
 8019806:	9300      	str	r3, [sp, #0]
 8019808:	4b0d      	ldr	r3, [pc, #52]	@ (8019840 <RadioInit+0xa4>)
 801980a:	2200      	movs	r2, #0
 801980c:	f04f 31ff 	mov.w	r1, #4294967295
 8019810:	480c      	ldr	r0, [pc, #48]	@ (8019844 <RadioInit+0xa8>)
 8019812:	f003 f8f9 	bl	801ca08 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8019816:	4809      	ldr	r0, [pc, #36]	@ (801983c <RadioInit+0xa0>)
 8019818:	f003 f99a 	bl	801cb50 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801981c:	4809      	ldr	r0, [pc, #36]	@ (8019844 <RadioInit+0xa8>)
 801981e:	f003 f997 	bl	801cb50 <UTIL_TIMER_Stop>
}
 8019822:	bf00      	nop
 8019824:	3708      	adds	r7, #8
 8019826:	46bd      	mov	sp, r7
 8019828:	bd80      	pop	{r7, pc}
 801982a:	bf00      	nop
 801982c:	200014f8 	.word	0x200014f8
 8019830:	200014fc 	.word	0x200014fc
 8019834:	0801a861 	.word	0x0801a861
 8019838:	0801a7e9 	.word	0x0801a7e9
 801983c:	20001554 	.word	0x20001554
 8019840:	0801a825 	.word	0x0801a825
 8019844:	2000156c 	.word	0x2000156c

08019848 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8019848:	b580      	push	{r7, lr}
 801984a:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801984c:	f001 faea 	bl	801ae24 <SUBGRF_GetOperatingMode>
 8019850:	4603      	mov	r3, r0
 8019852:	2b07      	cmp	r3, #7
 8019854:	d00a      	beq.n	801986c <RadioGetStatus+0x24>
 8019856:	2b07      	cmp	r3, #7
 8019858:	dc0a      	bgt.n	8019870 <RadioGetStatus+0x28>
 801985a:	2b04      	cmp	r3, #4
 801985c:	d002      	beq.n	8019864 <RadioGetStatus+0x1c>
 801985e:	2b05      	cmp	r3, #5
 8019860:	d002      	beq.n	8019868 <RadioGetStatus+0x20>
 8019862:	e005      	b.n	8019870 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8019864:	2302      	movs	r3, #2
 8019866:	e004      	b.n	8019872 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8019868:	2301      	movs	r3, #1
 801986a:	e002      	b.n	8019872 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801986c:	2303      	movs	r3, #3
 801986e:	e000      	b.n	8019872 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8019870:	2300      	movs	r3, #0
    }
}
 8019872:	4618      	mov	r0, r3
 8019874:	bd80      	pop	{r7, pc}
	...

08019878 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8019878:	b580      	push	{r7, lr}
 801987a:	b082      	sub	sp, #8
 801987c:	af00      	add	r7, sp, #0
 801987e:	4603      	mov	r3, r0
 8019880:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8019882:	4a19      	ldr	r2, [pc, #100]	@ (80198e8 <RadioSetModem+0x70>)
 8019884:	79fb      	ldrb	r3, [r7, #7]
 8019886:	7013      	strb	r3, [r2, #0]
    switch( modem )
 8019888:	79fb      	ldrb	r3, [r7, #7]
 801988a:	2b04      	cmp	r3, #4
 801988c:	d023      	beq.n	80198d6 <RadioSetModem+0x5e>
 801988e:	2b04      	cmp	r3, #4
 8019890:	dc03      	bgt.n	801989a <RadioSetModem+0x22>
 8019892:	2b01      	cmp	r3, #1
 8019894:	d008      	beq.n	80198a8 <RadioSetModem+0x30>
 8019896:	2b03      	cmp	r3, #3
 8019898:	d019      	beq.n	80198ce <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801989a:	2000      	movs	r0, #0
 801989c:	f001 fea8 	bl	801b5f0 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 80198a0:	4b11      	ldr	r3, [pc, #68]	@ (80198e8 <RadioSetModem+0x70>)
 80198a2:	2200      	movs	r2, #0
 80198a4:	735a      	strb	r2, [r3, #13]
            break;
 80198a6:	e01b      	b.n	80198e0 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 80198a8:	2001      	movs	r0, #1
 80198aa:	f001 fea1 	bl	801b5f0 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 80198ae:	4b0e      	ldr	r3, [pc, #56]	@ (80198e8 <RadioSetModem+0x70>)
 80198b0:	7b5a      	ldrb	r2, [r3, #13]
 80198b2:	4b0d      	ldr	r3, [pc, #52]	@ (80198e8 <RadioSetModem+0x70>)
 80198b4:	7b1b      	ldrb	r3, [r3, #12]
 80198b6:	429a      	cmp	r2, r3
 80198b8:	d011      	beq.n	80198de <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 80198ba:	4b0b      	ldr	r3, [pc, #44]	@ (80198e8 <RadioSetModem+0x70>)
 80198bc:	7b1a      	ldrb	r2, [r3, #12]
 80198be:	4b0a      	ldr	r3, [pc, #40]	@ (80198e8 <RadioSetModem+0x70>)
 80198c0:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 80198c2:	4b09      	ldr	r3, [pc, #36]	@ (80198e8 <RadioSetModem+0x70>)
 80198c4:	7b5b      	ldrb	r3, [r3, #13]
 80198c6:	4618      	mov	r0, r3
 80198c8:	f000 ff58 	bl	801a77c <RadioSetPublicNetwork>
            }
            break;
 80198cc:	e007      	b.n	80198de <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80198ce:	2002      	movs	r0, #2
 80198d0:	f001 fe8e 	bl	801b5f0 <SUBGRF_SetPacketType>
            break;
 80198d4:	e004      	b.n	80198e0 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80198d6:	2000      	movs	r0, #0
 80198d8:	f001 fe8a 	bl	801b5f0 <SUBGRF_SetPacketType>
            break;
 80198dc:	e000      	b.n	80198e0 <RadioSetModem+0x68>
            break;
 80198de:	bf00      	nop
    }
}
 80198e0:	bf00      	nop
 80198e2:	3708      	adds	r7, #8
 80198e4:	46bd      	mov	sp, r7
 80198e6:	bd80      	pop	{r7, pc}
 80198e8:	200014fc 	.word	0x200014fc

080198ec <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 80198ec:	b580      	push	{r7, lr}
 80198ee:	b082      	sub	sp, #8
 80198f0:	af00      	add	r7, sp, #0
 80198f2:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 80198f4:	6878      	ldr	r0, [r7, #4]
 80198f6:	f001 fe33 	bl	801b560 <SUBGRF_SetRfFrequency>
}
 80198fa:	bf00      	nop
 80198fc:	3708      	adds	r7, #8
 80198fe:	46bd      	mov	sp, r7
 8019900:	bd80      	pop	{r7, pc}

08019902 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8019902:	b580      	push	{r7, lr}
 8019904:	b090      	sub	sp, #64	@ 0x40
 8019906:	af0a      	add	r7, sp, #40	@ 0x28
 8019908:	60f8      	str	r0, [r7, #12]
 801990a:	60b9      	str	r1, [r7, #8]
 801990c:	603b      	str	r3, [r7, #0]
 801990e:	4613      	mov	r3, r2
 8019910:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8019912:	2301      	movs	r3, #1
 8019914:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8019916:	2300      	movs	r3, #0
 8019918:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801991a:	2300      	movs	r3, #0
 801991c:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801991e:	f000 fde6 	bl	801a4ee <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 8019922:	2000      	movs	r0, #0
 8019924:	f7ff ffa8 	bl	8019878 <RadioSetModem>

    RadioSetChannel( freq );
 8019928:	68f8      	ldr	r0, [r7, #12]
 801992a:	f7ff ffdf 	bl	80198ec <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801992e:	2301      	movs	r3, #1
 8019930:	9309      	str	r3, [sp, #36]	@ 0x24
 8019932:	2300      	movs	r3, #0
 8019934:	9308      	str	r3, [sp, #32]
 8019936:	2300      	movs	r3, #0
 8019938:	9307      	str	r3, [sp, #28]
 801993a:	2300      	movs	r3, #0
 801993c:	9306      	str	r3, [sp, #24]
 801993e:	2300      	movs	r3, #0
 8019940:	9305      	str	r3, [sp, #20]
 8019942:	2300      	movs	r3, #0
 8019944:	9304      	str	r3, [sp, #16]
 8019946:	2300      	movs	r3, #0
 8019948:	9303      	str	r3, [sp, #12]
 801994a:	2300      	movs	r3, #0
 801994c:	9302      	str	r3, [sp, #8]
 801994e:	2303      	movs	r3, #3
 8019950:	9301      	str	r3, [sp, #4]
 8019952:	68bb      	ldr	r3, [r7, #8]
 8019954:	9300      	str	r3, [sp, #0]
 8019956:	2300      	movs	r3, #0
 8019958:	f44f 7216 	mov.w	r2, #600	@ 0x258
 801995c:	68b9      	ldr	r1, [r7, #8]
 801995e:	2000      	movs	r0, #0
 8019960:	f000 f840 	bl	80199e4 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8019964:	2000      	movs	r0, #0
 8019966:	f000 fdc9 	bl	801a4fc <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801996a:	f000 ff35 	bl	801a7d8 <RadioGetWakeupTime>
 801996e:	4603      	mov	r3, r0
 8019970:	4618      	mov	r0, r3
 8019972:	f7e8 fe16 	bl	80025a2 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8019976:	f003 fa05 	bl	801cd84 <UTIL_TIMER_GetCurrentTime>
 801997a:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801997c:	e00d      	b.n	801999a <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801997e:	2000      	movs	r0, #0
 8019980:	f000 fe7c 	bl	801a67c <RadioRssi>
 8019984:	4603      	mov	r3, r0
 8019986:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8019988:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801998c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019990:	429a      	cmp	r2, r3
 8019992:	dd02      	ble.n	801999a <RadioIsChannelFree+0x98>
        {
            status = false;
 8019994:	2300      	movs	r3, #0
 8019996:	75fb      	strb	r3, [r7, #23]
            break;
 8019998:	e006      	b.n	80199a8 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801999a:	6938      	ldr	r0, [r7, #16]
 801999c:	f003 fa04 	bl	801cda8 <UTIL_TIMER_GetElapsedTime>
 80199a0:	4602      	mov	r2, r0
 80199a2:	683b      	ldr	r3, [r7, #0]
 80199a4:	4293      	cmp	r3, r2
 80199a6:	d8ea      	bhi.n	801997e <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 80199a8:	f000 fda1 	bl	801a4ee <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 80199ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80199ae:	4618      	mov	r0, r3
 80199b0:	3718      	adds	r7, #24
 80199b2:	46bd      	mov	sp, r7
 80199b4:	bd80      	pop	{r7, pc}

080199b6 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 80199b6:	b580      	push	{r7, lr}
 80199b8:	b082      	sub	sp, #8
 80199ba:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80199bc:	2300      	movs	r3, #0
 80199be:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 80199c0:	2001      	movs	r0, #1
 80199c2:	f7ff ff59 	bl	8019878 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80199c6:	2300      	movs	r3, #0
 80199c8:	2200      	movs	r2, #0
 80199ca:	2100      	movs	r1, #0
 80199cc:	2000      	movs	r0, #0
 80199ce:	f001 fd67 	bl	801b4a0 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 80199d2:	f001 faf8 	bl	801afc6 <SUBGRF_GetRandom>
 80199d6:	6078      	str	r0, [r7, #4]

    return rnd;
 80199d8:	687b      	ldr	r3, [r7, #4]
}
 80199da:	4618      	mov	r0, r3
 80199dc:	3708      	adds	r7, #8
 80199de:	46bd      	mov	sp, r7
 80199e0:	bd80      	pop	{r7, pc}
	...

080199e4 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 80199e4:	b580      	push	{r7, lr}
 80199e6:	b08a      	sub	sp, #40	@ 0x28
 80199e8:	af00      	add	r7, sp, #0
 80199ea:	60b9      	str	r1, [r7, #8]
 80199ec:	607a      	str	r2, [r7, #4]
 80199ee:	461a      	mov	r2, r3
 80199f0:	4603      	mov	r3, r0
 80199f2:	73fb      	strb	r3, [r7, #15]
 80199f4:	4613      	mov	r3, r2
 80199f6:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 80199f8:	4abc      	ldr	r2, [pc, #752]	@ (8019cec <RadioSetRxConfig+0x308>)
 80199fa:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80199fe:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 8019a00:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8019a04:	2b00      	cmp	r3, #0
 8019a06:	d001      	beq.n	8019a0c <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8019a08:	2300      	movs	r3, #0
 8019a0a:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8019a0c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8019a10:	2b00      	cmp	r3, #0
 8019a12:	d004      	beq.n	8019a1e <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8019a14:	4ab6      	ldr	r2, [pc, #728]	@ (8019cf0 <RadioSetRxConfig+0x30c>)
 8019a16:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8019a1a:	7013      	strb	r3, [r2, #0]
 8019a1c:	e002      	b.n	8019a24 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8019a1e:	4bb4      	ldr	r3, [pc, #720]	@ (8019cf0 <RadioSetRxConfig+0x30c>)
 8019a20:	22ff      	movs	r2, #255	@ 0xff
 8019a22:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8019a24:	7bfb      	ldrb	r3, [r7, #15]
 8019a26:	2b04      	cmp	r3, #4
 8019a28:	d009      	beq.n	8019a3e <RadioSetRxConfig+0x5a>
 8019a2a:	2b04      	cmp	r3, #4
 8019a2c:	f300 81da 	bgt.w	8019de4 <RadioSetRxConfig+0x400>
 8019a30:	2b00      	cmp	r3, #0
 8019a32:	f000 80bf 	beq.w	8019bb4 <RadioSetRxConfig+0x1d0>
 8019a36:	2b01      	cmp	r3, #1
 8019a38:	f000 812c 	beq.w	8019c94 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8019a3c:	e1d2      	b.n	8019de4 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8019a3e:	2001      	movs	r0, #1
 8019a40:	f001 fc1c 	bl	801b27c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019a44:	4ba9      	ldr	r3, [pc, #676]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a46:	2200      	movs	r2, #0
 8019a48:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8019a4c:	4aa7      	ldr	r2, [pc, #668]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a4e:	687b      	ldr	r3, [r7, #4]
 8019a50:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8019a52:	4ba6      	ldr	r3, [pc, #664]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a54:	2209      	movs	r2, #9
 8019a56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8019a5a:	4ba4      	ldr	r3, [pc, #656]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a5c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8019a60:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8019a62:	68b8      	ldr	r0, [r7, #8]
 8019a64:	f7ff fe72 	bl	801974c <RadioGetFskBandwidthRegValue>
 8019a68:	4603      	mov	r3, r0
 8019a6a:	461a      	mov	r2, r3
 8019a6c:	4b9f      	ldr	r3, [pc, #636]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019a72:	4b9e      	ldr	r3, [pc, #632]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a74:	2200      	movs	r2, #0
 8019a76:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8019a78:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019a7a:	00db      	lsls	r3, r3, #3
 8019a7c:	b29a      	uxth	r2, r3
 8019a7e:	4b9b      	ldr	r3, [pc, #620]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a80:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8019a82:	4b9a      	ldr	r3, [pc, #616]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a84:	2200      	movs	r2, #0
 8019a86:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8019a88:	4b98      	ldr	r3, [pc, #608]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a8a:	2210      	movs	r2, #16
 8019a8c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8019a8e:	4b97      	ldr	r3, [pc, #604]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a90:	2200      	movs	r2, #0
 8019a92:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8019a94:	4b95      	ldr	r3, [pc, #596]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019a96:	2200      	movs	r2, #0
 8019a98:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8019a9a:	4b95      	ldr	r3, [pc, #596]	@ (8019cf0 <RadioSetRxConfig+0x30c>)
 8019a9c:	781a      	ldrb	r2, [r3, #0]
 8019a9e:	4b93      	ldr	r3, [pc, #588]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019aa0:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8019aa2:	4b92      	ldr	r3, [pc, #584]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019aa4:	2201      	movs	r2, #1
 8019aa6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8019aa8:	4b90      	ldr	r3, [pc, #576]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019aaa:	2200      	movs	r2, #0
 8019aac:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8019aae:	2004      	movs	r0, #4
 8019ab0:	f7ff fee2 	bl	8019878 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019ab4:	488f      	ldr	r0, [pc, #572]	@ (8019cf4 <RadioSetRxConfig+0x310>)
 8019ab6:	f001 fe2b 	bl	801b710 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019aba:	488f      	ldr	r0, [pc, #572]	@ (8019cf8 <RadioSetRxConfig+0x314>)
 8019abc:	f001 fefc 	bl	801b8b8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8019ac0:	4a8e      	ldr	r2, [pc, #568]	@ (8019cfc <RadioSetRxConfig+0x318>)
 8019ac2:	f107 031c 	add.w	r3, r7, #28
 8019ac6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019aca:	e883 0003 	stmia.w	r3, {r0, r1}
 8019ace:	f107 031c 	add.w	r3, r7, #28
 8019ad2:	4618      	mov	r0, r3
 8019ad4:	f001 f9f5 	bl	801aec2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019ad8:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8019adc:	f001 fa40 	bl	801af60 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 8019ae0:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8019ae4:	f000 fde8 	bl	801a6b8 <RadioRead>
 8019ae8:	4603      	mov	r3, r0
 8019aea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 8019aee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019af2:	f023 0310 	bic.w	r3, r3, #16
 8019af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(0x8b8, modReg);
 8019afa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019afe:	4619      	mov	r1, r3
 8019b00:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8019b04:	f000 fdc6 	bl	801a694 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8019b08:	2104      	movs	r1, #4
 8019b0a:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8019b0e:	f000 fdc1 	bl	801a694 <RadioWrite>
            modReg= RadioRead(0x89b);
 8019b12:	f640 009b 	movw	r0, #2203	@ 0x89b
 8019b16:	f000 fdcf 	bl	801a6b8 <RadioRead>
 8019b1a:	4603      	mov	r3, r0
 8019b1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8019b20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019b24:	f023 031c 	bic.w	r3, r3, #28
 8019b28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8019b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019b30:	f043 0308 	orr.w	r3, r3, #8
 8019b34:	b2db      	uxtb	r3, r3
 8019b36:	4619      	mov	r1, r3
 8019b38:	f640 009b 	movw	r0, #2203	@ 0x89b
 8019b3c:	f000 fdaa 	bl	801a694 <RadioWrite>
            modReg= RadioRead(0x6d1);
 8019b40:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8019b44:	f000 fdb8 	bl	801a6b8 <RadioRead>
 8019b48:	4603      	mov	r3, r0
 8019b4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8019b4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019b52:	f023 0318 	bic.w	r3, r3, #24
 8019b56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 8019b5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019b5e:	f043 0318 	orr.w	r3, r3, #24
 8019b62:	b2db      	uxtb	r3, r3
 8019b64:	4619      	mov	r1, r3
 8019b66:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8019b6a:	f000 fd93 	bl	801a694 <RadioWrite>
            modReg= RadioRead(0x6ac);
 8019b6e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8019b72:	f000 fda1 	bl	801a6b8 <RadioRead>
 8019b76:	4603      	mov	r3, r0
 8019b78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8019b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019b80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8019b84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 8019b88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019b8c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8019b90:	b2db      	uxtb	r3, r3
 8019b92:	4619      	mov	r1, r3
 8019b94:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8019b98:	f000 fd7c 	bl	801a694 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8019b9c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8019b9e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8019ba2:	fb02 f303 	mul.w	r3, r2, r3
 8019ba6:	461a      	mov	r2, r3
 8019ba8:	687b      	ldr	r3, [r7, #4]
 8019baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8019bae:	4a4f      	ldr	r2, [pc, #316]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019bb0:	6093      	str	r3, [r2, #8]
            break;
 8019bb2:	e118      	b.n	8019de6 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8019bb4:	2000      	movs	r0, #0
 8019bb6:	f001 fb61 	bl	801b27c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019bba:	4b4c      	ldr	r3, [pc, #304]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019bbc:	2200      	movs	r2, #0
 8019bbe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8019bc2:	4a4a      	ldr	r2, [pc, #296]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019bc4:	687b      	ldr	r3, [r7, #4]
 8019bc6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8019bc8:	4b48      	ldr	r3, [pc, #288]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019bca:	220b      	movs	r2, #11
 8019bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8019bd0:	68b8      	ldr	r0, [r7, #8]
 8019bd2:	f7ff fdbb 	bl	801974c <RadioGetFskBandwidthRegValue>
 8019bd6:	4603      	mov	r3, r0
 8019bd8:	461a      	mov	r2, r3
 8019bda:	4b44      	ldr	r3, [pc, #272]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019bdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019be0:	4b42      	ldr	r3, [pc, #264]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019be2:	2200      	movs	r2, #0
 8019be4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8019be6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019be8:	00db      	lsls	r3, r3, #3
 8019bea:	b29a      	uxth	r2, r3
 8019bec:	4b3f      	ldr	r3, [pc, #252]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019bee:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8019bf0:	4b3e      	ldr	r3, [pc, #248]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019bf2:	2204      	movs	r2, #4
 8019bf4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8019bf6:	4b3d      	ldr	r3, [pc, #244]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019bf8:	2218      	movs	r2, #24
 8019bfa:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8019bfc:	4b3b      	ldr	r3, [pc, #236]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019bfe:	2200      	movs	r2, #0
 8019c00:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8019c02:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8019c06:	f083 0301 	eor.w	r3, r3, #1
 8019c0a:	b2db      	uxtb	r3, r3
 8019c0c:	461a      	mov	r2, r3
 8019c0e:	4b37      	ldr	r3, [pc, #220]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019c10:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8019c12:	4b37      	ldr	r3, [pc, #220]	@ (8019cf0 <RadioSetRxConfig+0x30c>)
 8019c14:	781a      	ldrb	r2, [r3, #0]
 8019c16:	4b35      	ldr	r3, [pc, #212]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019c18:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8019c1a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8019c1e:	2b00      	cmp	r3, #0
 8019c20:	d003      	beq.n	8019c2a <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8019c22:	4b32      	ldr	r3, [pc, #200]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019c24:	22f2      	movs	r2, #242	@ 0xf2
 8019c26:	75da      	strb	r2, [r3, #23]
 8019c28:	e002      	b.n	8019c30 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8019c2a:	4b30      	ldr	r3, [pc, #192]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019c2c:	2201      	movs	r2, #1
 8019c2e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8019c30:	4b2e      	ldr	r3, [pc, #184]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019c32:	2201      	movs	r2, #1
 8019c34:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019c36:	f000 fc5a 	bl	801a4ee <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8019c3a:	4b2c      	ldr	r3, [pc, #176]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019c3c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8019c40:	2b00      	cmp	r3, #0
 8019c42:	bf14      	ite	ne
 8019c44:	2301      	movne	r3, #1
 8019c46:	2300      	moveq	r3, #0
 8019c48:	b2db      	uxtb	r3, r3
 8019c4a:	4618      	mov	r0, r3
 8019c4c:	f7ff fe14 	bl	8019878 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019c50:	4828      	ldr	r0, [pc, #160]	@ (8019cf4 <RadioSetRxConfig+0x310>)
 8019c52:	f001 fd5d 	bl	801b710 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019c56:	4828      	ldr	r0, [pc, #160]	@ (8019cf8 <RadioSetRxConfig+0x314>)
 8019c58:	f001 fe2e 	bl	801b8b8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8019c5c:	4a28      	ldr	r2, [pc, #160]	@ (8019d00 <RadioSetRxConfig+0x31c>)
 8019c5e:	f107 0314 	add.w	r3, r7, #20
 8019c62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019c66:	e883 0003 	stmia.w	r3, {r0, r1}
 8019c6a:	f107 0314 	add.w	r3, r7, #20
 8019c6e:	4618      	mov	r0, r3
 8019c70:	f001 f927 	bl	801aec2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019c74:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8019c78:	f001 f972 	bl	801af60 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8019c7c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8019c7e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8019c82:	fb02 f303 	mul.w	r3, r2, r3
 8019c86:	461a      	mov	r2, r3
 8019c88:	687b      	ldr	r3, [r7, #4]
 8019c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8019c8e:	4a17      	ldr	r2, [pc, #92]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019c90:	6093      	str	r3, [r2, #8]
            break;
 8019c92:	e0a8      	b.n	8019de6 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8019c94:	2000      	movs	r0, #0
 8019c96:	f001 faf1 	bl	801b27c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8019c9a:	4b14      	ldr	r3, [pc, #80]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019c9c:	2201      	movs	r2, #1
 8019c9e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8019ca2:	687b      	ldr	r3, [r7, #4]
 8019ca4:	b2da      	uxtb	r2, r3
 8019ca6:	4b11      	ldr	r3, [pc, #68]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019ca8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8019cac:	4a15      	ldr	r2, [pc, #84]	@ (8019d04 <RadioSetRxConfig+0x320>)
 8019cae:	68bb      	ldr	r3, [r7, #8]
 8019cb0:	4413      	add	r3, r2
 8019cb2:	781a      	ldrb	r2, [r3, #0]
 8019cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019cb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8019cba:	4a0c      	ldr	r2, [pc, #48]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019cbc:	7bbb      	ldrb	r3, [r7, #14]
 8019cbe:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019cc2:	68bb      	ldr	r3, [r7, #8]
 8019cc4:	2b00      	cmp	r3, #0
 8019cc6:	d105      	bne.n	8019cd4 <RadioSetRxConfig+0x2f0>
 8019cc8:	687b      	ldr	r3, [r7, #4]
 8019cca:	2b0b      	cmp	r3, #11
 8019ccc:	d008      	beq.n	8019ce0 <RadioSetRxConfig+0x2fc>
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	2b0c      	cmp	r3, #12
 8019cd2:	d005      	beq.n	8019ce0 <RadioSetRxConfig+0x2fc>
 8019cd4:	68bb      	ldr	r3, [r7, #8]
 8019cd6:	2b01      	cmp	r3, #1
 8019cd8:	d116      	bne.n	8019d08 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	2b0c      	cmp	r3, #12
 8019cde:	d113      	bne.n	8019d08 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8019ce0:	4b02      	ldr	r3, [pc, #8]	@ (8019cec <RadioSetRxConfig+0x308>)
 8019ce2:	2201      	movs	r2, #1
 8019ce4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8019ce8:	e012      	b.n	8019d10 <RadioSetRxConfig+0x32c>
 8019cea:	bf00      	nop
 8019cec:	200014fc 	.word	0x200014fc
 8019cf0:	20000238 	.word	0x20000238
 8019cf4:	20001534 	.word	0x20001534
 8019cf8:	2000150a 	.word	0x2000150a
 8019cfc:	0801dfb0 	.word	0x0801dfb0
 8019d00:	0801dfb8 	.word	0x0801dfb8
 8019d04:	0801e6bc 	.word	0x0801e6bc
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8019d08:	4b39      	ldr	r3, [pc, #228]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d0a:	2200      	movs	r2, #0
 8019d0c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8019d10:	4b37      	ldr	r3, [pc, #220]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d12:	2201      	movs	r2, #1
 8019d14:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019d16:	4b36      	ldr	r3, [pc, #216]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d18:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8019d1c:	2b05      	cmp	r3, #5
 8019d1e:	d004      	beq.n	8019d2a <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8019d20:	4b33      	ldr	r3, [pc, #204]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d22:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019d26:	2b06      	cmp	r3, #6
 8019d28:	d10a      	bne.n	8019d40 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 8019d2a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019d2c:	2b0b      	cmp	r3, #11
 8019d2e:	d803      	bhi.n	8019d38 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8019d30:	4b2f      	ldr	r3, [pc, #188]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d32:	220c      	movs	r2, #12
 8019d34:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8019d36:	e006      	b.n	8019d46 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019d38:	4a2d      	ldr	r2, [pc, #180]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d3a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019d3c:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8019d3e:	e002      	b.n	8019d46 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019d40:	4a2b      	ldr	r2, [pc, #172]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d42:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019d44:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8019d46:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8019d4a:	4b29      	ldr	r3, [pc, #164]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d4c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8019d4e:	4b29      	ldr	r3, [pc, #164]	@ (8019df4 <RadioSetRxConfig+0x410>)
 8019d50:	781a      	ldrb	r2, [r3, #0]
 8019d52:	4b27      	ldr	r3, [pc, #156]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d54:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8019d56:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8019d5a:	4b25      	ldr	r3, [pc, #148]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d5c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8019d60:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8019d64:	4b22      	ldr	r3, [pc, #136]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8019d6a:	f000 fbc0 	bl	801a4ee <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8019d6e:	4b20      	ldr	r3, [pc, #128]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8019d74:	2b00      	cmp	r3, #0
 8019d76:	bf14      	ite	ne
 8019d78:	2301      	movne	r3, #1
 8019d7a:	2300      	moveq	r3, #0
 8019d7c:	b2db      	uxtb	r3, r3
 8019d7e:	4618      	mov	r0, r3
 8019d80:	f7ff fd7a 	bl	8019878 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019d84:	481c      	ldr	r0, [pc, #112]	@ (8019df8 <RadioSetRxConfig+0x414>)
 8019d86:	f001 fcc3 	bl	801b710 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019d8a:	481c      	ldr	r0, [pc, #112]	@ (8019dfc <RadioSetRxConfig+0x418>)
 8019d8c:	f001 fd94 	bl	801b8b8 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8019d90:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8019d92:	b2db      	uxtb	r3, r3
 8019d94:	4618      	mov	r0, r3
 8019d96:	f001 fa83 	bl	801b2a0 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8019d9a:	4b15      	ldr	r3, [pc, #84]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019d9c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8019da0:	2b01      	cmp	r3, #1
 8019da2:	d10d      	bne.n	8019dc0 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8019da4:	f240 7036 	movw	r0, #1846	@ 0x736
 8019da8:	f001 feee 	bl	801bb88 <SUBGRF_ReadRegister>
 8019dac:	4603      	mov	r3, r0
 8019dae:	f023 0304 	bic.w	r3, r3, #4
 8019db2:	b2db      	uxtb	r3, r3
 8019db4:	4619      	mov	r1, r3
 8019db6:	f240 7036 	movw	r0, #1846	@ 0x736
 8019dba:	f001 fed1 	bl	801bb60 <SUBGRF_WriteRegister>
 8019dbe:	e00c      	b.n	8019dda <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8019dc0:	f240 7036 	movw	r0, #1846	@ 0x736
 8019dc4:	f001 fee0 	bl	801bb88 <SUBGRF_ReadRegister>
 8019dc8:	4603      	mov	r3, r0
 8019dca:	f043 0304 	orr.w	r3, r3, #4
 8019dce:	b2db      	uxtb	r3, r3
 8019dd0:	4619      	mov	r1, r3
 8019dd2:	f240 7036 	movw	r0, #1846	@ 0x736
 8019dd6:	f001 fec3 	bl	801bb60 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8019dda:	4b05      	ldr	r3, [pc, #20]	@ (8019df0 <RadioSetRxConfig+0x40c>)
 8019ddc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019de0:	609a      	str	r2, [r3, #8]
            break;
 8019de2:	e000      	b.n	8019de6 <RadioSetRxConfig+0x402>
            break;
 8019de4:	bf00      	nop
    }
}
 8019de6:	bf00      	nop
 8019de8:	3728      	adds	r7, #40	@ 0x28
 8019dea:	46bd      	mov	sp, r7
 8019dec:	bd80      	pop	{r7, pc}
 8019dee:	bf00      	nop
 8019df0:	200014fc 	.word	0x200014fc
 8019df4:	20000238 	.word	0x20000238
 8019df8:	20001534 	.word	0x20001534
 8019dfc:	2000150a 	.word	0x2000150a

08019e00 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8019e00:	b580      	push	{r7, lr}
 8019e02:	b086      	sub	sp, #24
 8019e04:	af00      	add	r7, sp, #0
 8019e06:	60ba      	str	r2, [r7, #8]
 8019e08:	607b      	str	r3, [r7, #4]
 8019e0a:	4603      	mov	r3, r0
 8019e0c:	73fb      	strb	r3, [r7, #15]
 8019e0e:	460b      	mov	r3, r1
 8019e10:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 8019e12:	7bfb      	ldrb	r3, [r7, #15]
 8019e14:	2b03      	cmp	r3, #3
 8019e16:	d007      	beq.n	8019e28 <RadioSetTxConfig+0x28>
 8019e18:	2b03      	cmp	r3, #3
 8019e1a:	f300 80e5 	bgt.w	8019fe8 <RadioSetTxConfig+0x1e8>
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	d014      	beq.n	8019e4c <RadioSetTxConfig+0x4c>
 8019e22:	2b01      	cmp	r3, #1
 8019e24:	d073      	beq.n	8019f0e <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 8019e26:	e0df      	b.n	8019fe8 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 8019e28:	2003      	movs	r0, #3
 8019e2a:	f7ff fd25 	bl	8019878 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8019e2e:	4b89      	ldr	r3, [pc, #548]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e30:	2202      	movs	r2, #2
 8019e32:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8019e36:	4a87      	ldr	r2, [pc, #540]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e38:	6a3b      	ldr	r3, [r7, #32]
 8019e3a:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8019e3c:	4b85      	ldr	r3, [pc, #532]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e3e:	2216      	movs	r2, #22
 8019e40:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019e44:	4884      	ldr	r0, [pc, #528]	@ (801a058 <RadioSetTxConfig+0x258>)
 8019e46:	f001 fc63 	bl	801b710 <SUBGRF_SetModulationParams>
            break;
 8019e4a:	e0ce      	b.n	8019fea <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019e4c:	4b81      	ldr	r3, [pc, #516]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e4e:	2200      	movs	r2, #0
 8019e50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8019e54:	4a7f      	ldr	r2, [pc, #508]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e56:	6a3b      	ldr	r3, [r7, #32]
 8019e58:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8019e5a:	4b7e      	ldr	r3, [pc, #504]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e5c:	220b      	movs	r2, #11
 8019e5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8019e62:	6878      	ldr	r0, [r7, #4]
 8019e64:	f7ff fc72 	bl	801974c <RadioGetFskBandwidthRegValue>
 8019e68:	4603      	mov	r3, r0
 8019e6a:	461a      	mov	r2, r3
 8019e6c:	4b79      	ldr	r3, [pc, #484]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8019e72:	4a78      	ldr	r2, [pc, #480]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e74:	68bb      	ldr	r3, [r7, #8]
 8019e76:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019e78:	4b76      	ldr	r3, [pc, #472]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e7a:	2200      	movs	r2, #0
 8019e7c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8019e7e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019e80:	00db      	lsls	r3, r3, #3
 8019e82:	b29a      	uxth	r2, r3
 8019e84:	4b73      	ldr	r3, [pc, #460]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e86:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8019e88:	4b72      	ldr	r3, [pc, #456]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e8a:	2204      	movs	r2, #4
 8019e8c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8019e8e:	4b71      	ldr	r3, [pc, #452]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e90:	2218      	movs	r2, #24
 8019e92:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8019e94:	4b6f      	ldr	r3, [pc, #444]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019e96:	2200      	movs	r2, #0
 8019e98:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8019e9a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8019e9e:	f083 0301 	eor.w	r3, r3, #1
 8019ea2:	b2db      	uxtb	r3, r3
 8019ea4:	461a      	mov	r2, r3
 8019ea6:	4b6b      	ldr	r3, [pc, #428]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019ea8:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8019eaa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8019eae:	2b00      	cmp	r3, #0
 8019eb0:	d003      	beq.n	8019eba <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8019eb2:	4b68      	ldr	r3, [pc, #416]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019eb4:	22f2      	movs	r2, #242	@ 0xf2
 8019eb6:	75da      	strb	r2, [r3, #23]
 8019eb8:	e002      	b.n	8019ec0 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8019eba:	4b66      	ldr	r3, [pc, #408]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019ebc:	2201      	movs	r2, #1
 8019ebe:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8019ec0:	4b64      	ldr	r3, [pc, #400]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019ec2:	2201      	movs	r2, #1
 8019ec4:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019ec6:	f000 fb12 	bl	801a4ee <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8019eca:	4b62      	ldr	r3, [pc, #392]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019ecc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8019ed0:	2b00      	cmp	r3, #0
 8019ed2:	bf14      	ite	ne
 8019ed4:	2301      	movne	r3, #1
 8019ed6:	2300      	moveq	r3, #0
 8019ed8:	b2db      	uxtb	r3, r3
 8019eda:	4618      	mov	r0, r3
 8019edc:	f7ff fccc 	bl	8019878 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019ee0:	485d      	ldr	r0, [pc, #372]	@ (801a058 <RadioSetTxConfig+0x258>)
 8019ee2:	f001 fc15 	bl	801b710 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019ee6:	485d      	ldr	r0, [pc, #372]	@ (801a05c <RadioSetTxConfig+0x25c>)
 8019ee8:	f001 fce6 	bl	801b8b8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8019eec:	4a5c      	ldr	r2, [pc, #368]	@ (801a060 <RadioSetTxConfig+0x260>)
 8019eee:	f107 0310 	add.w	r3, r7, #16
 8019ef2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019ef6:	e883 0003 	stmia.w	r3, {r0, r1}
 8019efa:	f107 0310 	add.w	r3, r7, #16
 8019efe:	4618      	mov	r0, r3
 8019f00:	f000 ffdf 	bl	801aec2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019f04:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8019f08:	f001 f82a 	bl	801af60 <SUBGRF_SetWhiteningSeed>
            break;
 8019f0c:	e06d      	b.n	8019fea <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8019f0e:	4b51      	ldr	r3, [pc, #324]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f10:	2201      	movs	r2, #1
 8019f12:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8019f16:	6a3b      	ldr	r3, [r7, #32]
 8019f18:	b2da      	uxtb	r2, r3
 8019f1a:	4b4e      	ldr	r3, [pc, #312]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8019f20:	4a50      	ldr	r2, [pc, #320]	@ (801a064 <RadioSetTxConfig+0x264>)
 8019f22:	687b      	ldr	r3, [r7, #4]
 8019f24:	4413      	add	r3, r2
 8019f26:	781a      	ldrb	r2, [r3, #0]
 8019f28:	4b4a      	ldr	r3, [pc, #296]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8019f2e:	4a49      	ldr	r2, [pc, #292]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f30:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019f34:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019f38:	687b      	ldr	r3, [r7, #4]
 8019f3a:	2b00      	cmp	r3, #0
 8019f3c:	d105      	bne.n	8019f4a <RadioSetTxConfig+0x14a>
 8019f3e:	6a3b      	ldr	r3, [r7, #32]
 8019f40:	2b0b      	cmp	r3, #11
 8019f42:	d008      	beq.n	8019f56 <RadioSetTxConfig+0x156>
 8019f44:	6a3b      	ldr	r3, [r7, #32]
 8019f46:	2b0c      	cmp	r3, #12
 8019f48:	d005      	beq.n	8019f56 <RadioSetTxConfig+0x156>
 8019f4a:	687b      	ldr	r3, [r7, #4]
 8019f4c:	2b01      	cmp	r3, #1
 8019f4e:	d107      	bne.n	8019f60 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8019f50:	6a3b      	ldr	r3, [r7, #32]
 8019f52:	2b0c      	cmp	r3, #12
 8019f54:	d104      	bne.n	8019f60 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8019f56:	4b3f      	ldr	r3, [pc, #252]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f58:	2201      	movs	r2, #1
 8019f5a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8019f5e:	e003      	b.n	8019f68 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8019f60:	4b3c      	ldr	r3, [pc, #240]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f62:	2200      	movs	r2, #0
 8019f64:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8019f68:	4b3a      	ldr	r3, [pc, #232]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f6a:	2201      	movs	r2, #1
 8019f6c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019f6e:	4b39      	ldr	r3, [pc, #228]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f70:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8019f74:	2b05      	cmp	r3, #5
 8019f76:	d004      	beq.n	8019f82 <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8019f78:	4b36      	ldr	r3, [pc, #216]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f7a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019f7e:	2b06      	cmp	r3, #6
 8019f80:	d10a      	bne.n	8019f98 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 8019f82:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019f84:	2b0b      	cmp	r3, #11
 8019f86:	d803      	bhi.n	8019f90 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8019f88:	4b32      	ldr	r3, [pc, #200]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f8a:	220c      	movs	r2, #12
 8019f8c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8019f8e:	e006      	b.n	8019f9e <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019f90:	4a30      	ldr	r2, [pc, #192]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f92:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019f94:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8019f96:	e002      	b.n	8019f9e <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019f98:	4a2e      	ldr	r2, [pc, #184]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019f9a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019f9c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8019f9e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8019fa2:	4b2c      	ldr	r3, [pc, #176]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019fa4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8019fa6:	4b30      	ldr	r3, [pc, #192]	@ (801a068 <RadioSetTxConfig+0x268>)
 8019fa8:	781a      	ldrb	r2, [r3, #0]
 8019faa:	4b2a      	ldr	r3, [pc, #168]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019fac:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8019fae:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8019fb2:	4b28      	ldr	r3, [pc, #160]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019fb4:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8019fb8:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8019fbc:	4b25      	ldr	r3, [pc, #148]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019fbe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8019fc2:	f000 fa94 	bl	801a4ee <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8019fc6:	4b23      	ldr	r3, [pc, #140]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019fc8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8019fcc:	2b00      	cmp	r3, #0
 8019fce:	bf14      	ite	ne
 8019fd0:	2301      	movne	r3, #1
 8019fd2:	2300      	moveq	r3, #0
 8019fd4:	b2db      	uxtb	r3, r3
 8019fd6:	4618      	mov	r0, r3
 8019fd8:	f7ff fc4e 	bl	8019878 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019fdc:	481e      	ldr	r0, [pc, #120]	@ (801a058 <RadioSetTxConfig+0x258>)
 8019fde:	f001 fb97 	bl	801b710 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019fe2:	481e      	ldr	r0, [pc, #120]	@ (801a05c <RadioSetTxConfig+0x25c>)
 8019fe4:	f001 fc68 	bl	801b8b8 <SUBGRF_SetPacketParams>
            break;
 8019fe8:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8019fea:	7bfb      	ldrb	r3, [r7, #15]
 8019fec:	2b01      	cmp	r3, #1
 8019fee:	d112      	bne.n	801a016 <RadioSetTxConfig+0x216>
 8019ff0:	4b18      	ldr	r3, [pc, #96]	@ (801a054 <RadioSetTxConfig+0x254>)
 8019ff2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8019ff6:	2b06      	cmp	r3, #6
 8019ff8:	d10d      	bne.n	801a016 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8019ffa:	f640 0089 	movw	r0, #2185	@ 0x889
 8019ffe:	f001 fdc3 	bl	801bb88 <SUBGRF_ReadRegister>
 801a002:	4603      	mov	r3, r0
 801a004:	f023 0304 	bic.w	r3, r3, #4
 801a008:	b2db      	uxtb	r3, r3
 801a00a:	4619      	mov	r1, r3
 801a00c:	f640 0089 	movw	r0, #2185	@ 0x889
 801a010:	f001 fda6 	bl	801bb60 <SUBGRF_WriteRegister>
 801a014:	e00c      	b.n	801a030 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801a016:	f640 0089 	movw	r0, #2185	@ 0x889
 801a01a:	f001 fdb5 	bl	801bb88 <SUBGRF_ReadRegister>
 801a01e:	4603      	mov	r3, r0
 801a020:	f043 0304 	orr.w	r3, r3, #4
 801a024:	b2db      	uxtb	r3, r3
 801a026:	4619      	mov	r1, r3
 801a028:	f640 0089 	movw	r0, #2185	@ 0x889
 801a02c:	f001 fd98 	bl	801bb60 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801a030:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801a034:	4618      	mov	r0, r3
 801a036:	f001 fe37 	bl	801bca8 <SUBGRF_SetRfTxPower>
 801a03a:	4603      	mov	r3, r0
 801a03c:	461a      	mov	r2, r3
 801a03e:	4b05      	ldr	r3, [pc, #20]	@ (801a054 <RadioSetTxConfig+0x254>)
 801a040:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    SubgRf.TxTimeout = timeout;
 801a044:	4a03      	ldr	r2, [pc, #12]	@ (801a054 <RadioSetTxConfig+0x254>)
 801a046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a048:	6053      	str	r3, [r2, #4]
}
 801a04a:	bf00      	nop
 801a04c:	3718      	adds	r7, #24
 801a04e:	46bd      	mov	sp, r7
 801a050:	bd80      	pop	{r7, pc}
 801a052:	bf00      	nop
 801a054:	200014fc 	.word	0x200014fc
 801a058:	20001534 	.word	0x20001534
 801a05c:	2000150a 	.word	0x2000150a
 801a060:	0801dfb8 	.word	0x0801dfb8
 801a064:	0801e6bc 	.word	0x0801e6bc
 801a068:	20000238 	.word	0x20000238

0801a06c <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801a06c:	b480      	push	{r7}
 801a06e:	b083      	sub	sp, #12
 801a070:	af00      	add	r7, sp, #0
 801a072:	6078      	str	r0, [r7, #4]
    return true;
 801a074:	2301      	movs	r3, #1
}
 801a076:	4618      	mov	r0, r3
 801a078:	370c      	adds	r7, #12
 801a07a:	46bd      	mov	sp, r7
 801a07c:	bc80      	pop	{r7}
 801a07e:	4770      	bx	lr

0801a080 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801a080:	b480      	push	{r7}
 801a082:	b085      	sub	sp, #20
 801a084:	af00      	add	r7, sp, #0
 801a086:	4603      	mov	r3, r0
 801a088:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801a08a:	2300      	movs	r3, #0
 801a08c:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801a08e:	79fb      	ldrb	r3, [r7, #7]
 801a090:	2b0a      	cmp	r3, #10
 801a092:	d83e      	bhi.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
 801a094:	a201      	add	r2, pc, #4	@ (adr r2, 801a09c <RadioGetLoRaBandwidthInHz+0x1c>)
 801a096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a09a:	bf00      	nop
 801a09c:	0801a0c9 	.word	0x0801a0c9
 801a0a0:	0801a0d9 	.word	0x0801a0d9
 801a0a4:	0801a0e9 	.word	0x0801a0e9
 801a0a8:	0801a0f9 	.word	0x0801a0f9
 801a0ac:	0801a101 	.word	0x0801a101
 801a0b0:	0801a107 	.word	0x0801a107
 801a0b4:	0801a10d 	.word	0x0801a10d
 801a0b8:	0801a113 	.word	0x0801a113
 801a0bc:	0801a0d1 	.word	0x0801a0d1
 801a0c0:	0801a0e1 	.word	0x0801a0e1
 801a0c4:	0801a0f1 	.word	0x0801a0f1
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801a0c8:	f641 6384 	movw	r3, #7812	@ 0x1e84
 801a0cc:	60fb      	str	r3, [r7, #12]
        break;
 801a0ce:	e020      	b.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801a0d0:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 801a0d4:	60fb      	str	r3, [r7, #12]
        break;
 801a0d6:	e01c      	b.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801a0d8:	f643 5309 	movw	r3, #15625	@ 0x3d09
 801a0dc:	60fb      	str	r3, [r7, #12]
        break;
 801a0de:	e018      	b.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801a0e0:	f245 1361 	movw	r3, #20833	@ 0x5161
 801a0e4:	60fb      	str	r3, [r7, #12]
        break;
 801a0e6:	e014      	b.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801a0e8:	f647 2312 	movw	r3, #31250	@ 0x7a12
 801a0ec:	60fb      	str	r3, [r7, #12]
        break;
 801a0ee:	e010      	b.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801a0f0:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 801a0f4:	60fb      	str	r3, [r7, #12]
        break;
 801a0f6:	e00c      	b.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801a0f8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 801a0fc:	60fb      	str	r3, [r7, #12]
        break;
 801a0fe:	e008      	b.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801a100:	4b07      	ldr	r3, [pc, #28]	@ (801a120 <RadioGetLoRaBandwidthInHz+0xa0>)
 801a102:	60fb      	str	r3, [r7, #12]
        break;
 801a104:	e005      	b.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801a106:	4b07      	ldr	r3, [pc, #28]	@ (801a124 <RadioGetLoRaBandwidthInHz+0xa4>)
 801a108:	60fb      	str	r3, [r7, #12]
        break;
 801a10a:	e002      	b.n	801a112 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801a10c:	4b06      	ldr	r3, [pc, #24]	@ (801a128 <RadioGetLoRaBandwidthInHz+0xa8>)
 801a10e:	60fb      	str	r3, [r7, #12]
        break;
 801a110:	bf00      	nop
    }

    return bandwidthInHz;
 801a112:	68fb      	ldr	r3, [r7, #12]
}
 801a114:	4618      	mov	r0, r3
 801a116:	3714      	adds	r7, #20
 801a118:	46bd      	mov	sp, r7
 801a11a:	bc80      	pop	{r7}
 801a11c:	4770      	bx	lr
 801a11e:	bf00      	nop
 801a120:	0001e848 	.word	0x0001e848
 801a124:	0003d090 	.word	0x0003d090
 801a128:	0007a120 	.word	0x0007a120

0801a12c <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801a12c:	b480      	push	{r7}
 801a12e:	b083      	sub	sp, #12
 801a130:	af00      	add	r7, sp, #0
 801a132:	6078      	str	r0, [r7, #4]
 801a134:	4608      	mov	r0, r1
 801a136:	4611      	mov	r1, r2
 801a138:	461a      	mov	r2, r3
 801a13a:	4603      	mov	r3, r0
 801a13c:	70fb      	strb	r3, [r7, #3]
 801a13e:	460b      	mov	r3, r1
 801a140:	803b      	strh	r3, [r7, #0]
 801a142:	4613      	mov	r3, r2
 801a144:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801a146:	883b      	ldrh	r3, [r7, #0]
 801a148:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801a14a:	78ba      	ldrb	r2, [r7, #2]
 801a14c:	f082 0201 	eor.w	r2, r2, #1
 801a150:	b2d2      	uxtb	r2, r2
 801a152:	2a00      	cmp	r2, #0
 801a154:	d001      	beq.n	801a15a <RadioGetGfskTimeOnAirNumerator+0x2e>
 801a156:	2208      	movs	r2, #8
 801a158:	e000      	b.n	801a15c <RadioGetGfskTimeOnAirNumerator+0x30>
 801a15a:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801a15c:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801a15e:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801a162:	7c3b      	ldrb	r3, [r7, #16]
 801a164:	7d39      	ldrb	r1, [r7, #20]
 801a166:	2900      	cmp	r1, #0
 801a168:	d001      	beq.n	801a16e <RadioGetGfskTimeOnAirNumerator+0x42>
 801a16a:	2102      	movs	r1, #2
 801a16c:	e000      	b.n	801a170 <RadioGetGfskTimeOnAirNumerator+0x44>
 801a16e:	2100      	movs	r1, #0
 801a170:	440b      	add	r3, r1
 801a172:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801a174:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801a176:	4618      	mov	r0, r3
 801a178:	370c      	adds	r7, #12
 801a17a:	46bd      	mov	sp, r7
 801a17c:	bc80      	pop	{r7}
 801a17e:	4770      	bx	lr

0801a180 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801a180:	b480      	push	{r7}
 801a182:	b08b      	sub	sp, #44	@ 0x2c
 801a184:	af00      	add	r7, sp, #0
 801a186:	60f8      	str	r0, [r7, #12]
 801a188:	60b9      	str	r1, [r7, #8]
 801a18a:	4611      	mov	r1, r2
 801a18c:	461a      	mov	r2, r3
 801a18e:	460b      	mov	r3, r1
 801a190:	71fb      	strb	r3, [r7, #7]
 801a192:	4613      	mov	r3, r2
 801a194:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801a196:	79fb      	ldrb	r3, [r7, #7]
 801a198:	3304      	adds	r3, #4
 801a19a:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801a19c:	2300      	movs	r3, #0
 801a19e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801a1a2:	68bb      	ldr	r3, [r7, #8]
 801a1a4:	2b05      	cmp	r3, #5
 801a1a6:	d002      	beq.n	801a1ae <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801a1a8:	68bb      	ldr	r3, [r7, #8]
 801a1aa:	2b06      	cmp	r3, #6
 801a1ac:	d104      	bne.n	801a1b8 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801a1ae:	88bb      	ldrh	r3, [r7, #4]
 801a1b0:	2b0b      	cmp	r3, #11
 801a1b2:	d801      	bhi.n	801a1b8 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801a1b4:	230c      	movs	r3, #12
 801a1b6:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801a1b8:	68fb      	ldr	r3, [r7, #12]
 801a1ba:	2b00      	cmp	r3, #0
 801a1bc:	d105      	bne.n	801a1ca <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801a1be:	68bb      	ldr	r3, [r7, #8]
 801a1c0:	2b0b      	cmp	r3, #11
 801a1c2:	d008      	beq.n	801a1d6 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801a1c4:	68bb      	ldr	r3, [r7, #8]
 801a1c6:	2b0c      	cmp	r3, #12
 801a1c8:	d005      	beq.n	801a1d6 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801a1ca:	68fb      	ldr	r3, [r7, #12]
 801a1cc:	2b01      	cmp	r3, #1
 801a1ce:	d105      	bne.n	801a1dc <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801a1d0:	68bb      	ldr	r3, [r7, #8]
 801a1d2:	2b0c      	cmp	r3, #12
 801a1d4:	d102      	bne.n	801a1dc <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801a1d6:	2301      	movs	r3, #1
 801a1d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801a1dc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801a1e0:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801a1e2:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801a1e6:	2a00      	cmp	r2, #0
 801a1e8:	d001      	beq.n	801a1ee <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801a1ea:	2210      	movs	r2, #16
 801a1ec:	e000      	b.n	801a1f0 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801a1ee:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801a1f0:	4413      	add	r3, r2
 801a1f2:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801a1f4:	68bb      	ldr	r3, [r7, #8]
 801a1f6:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801a1f8:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801a1fa:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801a1fe:	2a00      	cmp	r2, #0
 801a200:	d001      	beq.n	801a206 <RadioGetLoRaTimeOnAirNumerator+0x86>
 801a202:	2200      	movs	r2, #0
 801a204:	e000      	b.n	801a208 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801a206:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801a208:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801a20a:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801a20c:	68bb      	ldr	r3, [r7, #8]
 801a20e:	2b06      	cmp	r3, #6
 801a210:	d803      	bhi.n	801a21a <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801a212:	68bb      	ldr	r3, [r7, #8]
 801a214:	009b      	lsls	r3, r3, #2
 801a216:	623b      	str	r3, [r7, #32]
 801a218:	e00e      	b.n	801a238 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801a21a:	69fb      	ldr	r3, [r7, #28]
 801a21c:	3308      	adds	r3, #8
 801a21e:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801a220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a224:	2b00      	cmp	r3, #0
 801a226:	d004      	beq.n	801a232 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801a228:	68bb      	ldr	r3, [r7, #8]
 801a22a:	3b02      	subs	r3, #2
 801a22c:	009b      	lsls	r3, r3, #2
 801a22e:	623b      	str	r3, [r7, #32]
 801a230:	e002      	b.n	801a238 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801a232:	68bb      	ldr	r3, [r7, #8]
 801a234:	009b      	lsls	r3, r3, #2
 801a236:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801a238:	69fb      	ldr	r3, [r7, #28]
 801a23a:	2b00      	cmp	r3, #0
 801a23c:	da01      	bge.n	801a242 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801a23e:	2300      	movs	r3, #0
 801a240:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801a242:	69fa      	ldr	r2, [r7, #28]
 801a244:	6a3b      	ldr	r3, [r7, #32]
 801a246:	4413      	add	r3, r2
 801a248:	1e5a      	subs	r2, r3, #1
 801a24a:	6a3b      	ldr	r3, [r7, #32]
 801a24c:	fb92 f3f3 	sdiv	r3, r2, r3
 801a250:	697a      	ldr	r2, [r7, #20]
 801a252:	fb03 f202 	mul.w	r2, r3, r2
 801a256:	88bb      	ldrh	r3, [r7, #4]
 801a258:	4413      	add	r3, r2
    int32_t intermediate =
 801a25a:	330c      	adds	r3, #12
 801a25c:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801a25e:	68bb      	ldr	r3, [r7, #8]
 801a260:	2b06      	cmp	r3, #6
 801a262:	d802      	bhi.n	801a26a <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801a264:	69bb      	ldr	r3, [r7, #24]
 801a266:	3302      	adds	r3, #2
 801a268:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801a26a:	69bb      	ldr	r3, [r7, #24]
 801a26c:	009b      	lsls	r3, r3, #2
 801a26e:	1c5a      	adds	r2, r3, #1
 801a270:	68bb      	ldr	r3, [r7, #8]
 801a272:	3b02      	subs	r3, #2
 801a274:	fa02 f303 	lsl.w	r3, r2, r3
}
 801a278:	4618      	mov	r0, r3
 801a27a:	372c      	adds	r7, #44	@ 0x2c
 801a27c:	46bd      	mov	sp, r7
 801a27e:	bc80      	pop	{r7}
 801a280:	4770      	bx	lr
	...

0801a284 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801a284:	b580      	push	{r7, lr}
 801a286:	b08a      	sub	sp, #40	@ 0x28
 801a288:	af04      	add	r7, sp, #16
 801a28a:	60b9      	str	r1, [r7, #8]
 801a28c:	607a      	str	r2, [r7, #4]
 801a28e:	461a      	mov	r2, r3
 801a290:	4603      	mov	r3, r0
 801a292:	73fb      	strb	r3, [r7, #15]
 801a294:	4613      	mov	r3, r2
 801a296:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801a298:	2300      	movs	r3, #0
 801a29a:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801a29c:	2301      	movs	r3, #1
 801a29e:	613b      	str	r3, [r7, #16]

    switch( modem )
 801a2a0:	7bfb      	ldrb	r3, [r7, #15]
 801a2a2:	2b00      	cmp	r3, #0
 801a2a4:	d002      	beq.n	801a2ac <RadioTimeOnAir+0x28>
 801a2a6:	2b01      	cmp	r3, #1
 801a2a8:	d017      	beq.n	801a2da <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801a2aa:	e035      	b.n	801a318 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801a2ac:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 801a2b0:	8c3a      	ldrh	r2, [r7, #32]
 801a2b2:	7bb9      	ldrb	r1, [r7, #14]
 801a2b4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801a2b8:	9301      	str	r3, [sp, #4]
 801a2ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801a2be:	9300      	str	r3, [sp, #0]
 801a2c0:	4603      	mov	r3, r0
 801a2c2:	6878      	ldr	r0, [r7, #4]
 801a2c4:	f7ff ff32 	bl	801a12c <RadioGetGfskTimeOnAirNumerator>
 801a2c8:	4603      	mov	r3, r0
 801a2ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801a2ce:	fb02 f303 	mul.w	r3, r2, r3
 801a2d2:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801a2d4:	687b      	ldr	r3, [r7, #4]
 801a2d6:	613b      	str	r3, [r7, #16]
        break;
 801a2d8:	e01e      	b.n	801a318 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801a2da:	8c39      	ldrh	r1, [r7, #32]
 801a2dc:	7bba      	ldrb	r2, [r7, #14]
 801a2de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801a2e2:	9302      	str	r3, [sp, #8]
 801a2e4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801a2e8:	9301      	str	r3, [sp, #4]
 801a2ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801a2ee:	9300      	str	r3, [sp, #0]
 801a2f0:	460b      	mov	r3, r1
 801a2f2:	6879      	ldr	r1, [r7, #4]
 801a2f4:	68b8      	ldr	r0, [r7, #8]
 801a2f6:	f7ff ff43 	bl	801a180 <RadioGetLoRaTimeOnAirNumerator>
 801a2fa:	4603      	mov	r3, r0
 801a2fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801a300:	fb02 f303 	mul.w	r3, r2, r3
 801a304:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801a306:	4a0a      	ldr	r2, [pc, #40]	@ (801a330 <RadioTimeOnAir+0xac>)
 801a308:	68bb      	ldr	r3, [r7, #8]
 801a30a:	4413      	add	r3, r2
 801a30c:	781b      	ldrb	r3, [r3, #0]
 801a30e:	4618      	mov	r0, r3
 801a310:	f7ff feb6 	bl	801a080 <RadioGetLoRaBandwidthInHz>
 801a314:	6138      	str	r0, [r7, #16]
        break;
 801a316:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 801a318:	697a      	ldr	r2, [r7, #20]
 801a31a:	693b      	ldr	r3, [r7, #16]
 801a31c:	4413      	add	r3, r2
 801a31e:	1e5a      	subs	r2, r3, #1
 801a320:	693b      	ldr	r3, [r7, #16]
 801a322:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801a326:	4618      	mov	r0, r3
 801a328:	3718      	adds	r7, #24
 801a32a:	46bd      	mov	sp, r7
 801a32c:	bd80      	pop	{r7, pc}
 801a32e:	bf00      	nop
 801a330:	0801e6bc 	.word	0x0801e6bc

0801a334 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 801a334:	b580      	push	{r7, lr}
 801a336:	b08c      	sub	sp, #48	@ 0x30
 801a338:	af00      	add	r7, sp, #0
 801a33a:	6078      	str	r0, [r7, #4]
 801a33c:	460b      	mov	r3, r1
 801a33e:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 801a340:	2300      	movs	r3, #0
 801a342:	2200      	movs	r2, #0
 801a344:	f240 2101 	movw	r1, #513	@ 0x201
 801a348:	f240 2001 	movw	r0, #513	@ 0x201
 801a34c:	f001 f8a8 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);
 801a350:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801a354:	4858      	ldr	r0, [pc, #352]	@ (801a4b8 <RadioSend+0x184>)
 801a356:	f7fe feee 	bl	8019136 <LL_GPIO_SetOutputPin>

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801a35a:	4b58      	ldr	r3, [pc, #352]	@ (801a4bc <RadioSend+0x188>)
 801a35c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801a360:	2101      	movs	r1, #1
 801a362:	4618      	mov	r0, r3
 801a364:	f001 fc78 	bl	801bc58 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 801a368:	4b54      	ldr	r3, [pc, #336]	@ (801a4bc <RadioSend+0x188>)
 801a36a:	781b      	ldrb	r3, [r3, #0]
 801a36c:	2b03      	cmp	r3, #3
 801a36e:	f200 8094 	bhi.w	801a49a <RadioSend+0x166>
 801a372:	a201      	add	r2, pc, #4	@ (adr r2, 801a378 <RadioSend+0x44>)
 801a374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a378:	0801a3a3 	.word	0x0801a3a3
 801a37c:	0801a389 	.word	0x0801a389
 801a380:	0801a3bd 	.word	0x0801a3bd
 801a384:	0801a3dd 	.word	0x0801a3dd
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801a388:	4a4c      	ldr	r2, [pc, #304]	@ (801a4bc <RadioSend+0x188>)
 801a38a:	78fb      	ldrb	r3, [r7, #3]
 801a38c:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a38e:	484c      	ldr	r0, [pc, #304]	@ (801a4c0 <RadioSend+0x18c>)
 801a390:	f001 fa92 	bl	801b8b8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801a394:	78fb      	ldrb	r3, [r7, #3]
 801a396:	2200      	movs	r2, #0
 801a398:	4619      	mov	r1, r3
 801a39a:	6878      	ldr	r0, [r7, #4]
 801a39c:	f000 fd7e 	bl	801ae9c <SUBGRF_SendPayload>
            break;
 801a3a0:	e07c      	b.n	801a49c <RadioSend+0x168>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801a3a2:	4a46      	ldr	r2, [pc, #280]	@ (801a4bc <RadioSend+0x188>)
 801a3a4:	78fb      	ldrb	r3, [r7, #3]
 801a3a6:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a3a8:	4845      	ldr	r0, [pc, #276]	@ (801a4c0 <RadioSend+0x18c>)
 801a3aa:	f001 fa85 	bl	801b8b8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801a3ae:	78fb      	ldrb	r3, [r7, #3]
 801a3b0:	2200      	movs	r2, #0
 801a3b2:	4619      	mov	r1, r3
 801a3b4:	6878      	ldr	r0, [r7, #4]
 801a3b6:	f000 fd71 	bl	801ae9c <SUBGRF_SendPayload>
            break;
 801a3ba:	e06f      	b.n	801a49c <RadioSend+0x168>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801a3bc:	4b3f      	ldr	r3, [pc, #252]	@ (801a4bc <RadioSend+0x188>)
 801a3be:	2202      	movs	r2, #2
 801a3c0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801a3c2:	4a3e      	ldr	r2, [pc, #248]	@ (801a4bc <RadioSend+0x188>)
 801a3c4:	78fb      	ldrb	r3, [r7, #3]
 801a3c6:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a3c8:	483d      	ldr	r0, [pc, #244]	@ (801a4c0 <RadioSend+0x18c>)
 801a3ca:	f001 fa75 	bl	801b8b8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801a3ce:	78fb      	ldrb	r3, [r7, #3]
 801a3d0:	2200      	movs	r2, #0
 801a3d2:	4619      	mov	r1, r3
 801a3d4:	6878      	ldr	r0, [r7, #4]
 801a3d6:	f000 fd61 	bl	801ae9c <SUBGRF_SendPayload>
            break;
 801a3da:	e05f      	b.n	801a49c <RadioSend+0x168>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 801a3dc:	2300      	movs	r3, #0
 801a3de:	60bb      	str	r3, [r7, #8]
 801a3e0:	f107 030c 	add.w	r3, r7, #12
 801a3e4:	221f      	movs	r2, #31
 801a3e6:	2100      	movs	r1, #0
 801a3e8:	4618      	mov	r0, r3
 801a3ea:	f003 f81d 	bl	801d428 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 801a3ee:	78fa      	ldrb	r2, [r7, #3]
 801a3f0:	f107 0308 	add.w	r3, r7, #8
 801a3f4:	6879      	ldr	r1, [r7, #4]
 801a3f6:	4618      	mov	r0, r3
 801a3f8:	f000 fc3d 	bl	801ac76 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801a3fc:	4b2f      	ldr	r3, [pc, #188]	@ (801a4bc <RadioSend+0x188>)
 801a3fe:	2202      	movs	r2, #2
 801a400:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801a402:	78fb      	ldrb	r3, [r7, #3]
 801a404:	3301      	adds	r3, #1
 801a406:	b2da      	uxtb	r2, r3
 801a408:	4b2c      	ldr	r3, [pc, #176]	@ (801a4bc <RadioSend+0x188>)
 801a40a:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a40c:	482c      	ldr	r0, [pc, #176]	@ (801a4c0 <RadioSend+0x18c>)
 801a40e:	f001 fa53 	bl	801b8b8 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801a412:	4b2a      	ldr	r3, [pc, #168]	@ (801a4bc <RadioSend+0x188>)
 801a414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a416:	2b64      	cmp	r3, #100	@ 0x64
 801a418:	d110      	bne.n	801a43c <RadioSend+0x108>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801a41a:	2100      	movs	r1, #0
 801a41c:	20f1      	movs	r0, #241	@ 0xf1
 801a41e:	f000 f939 	bl	801a694 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801a422:	2100      	movs	r1, #0
 801a424:	20f0      	movs	r0, #240	@ 0xf0
 801a426:	f000 f935 	bl	801a694 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 801a42a:	2170      	movs	r1, #112	@ 0x70
 801a42c:	20f3      	movs	r0, #243	@ 0xf3
 801a42e:	f000 f931 	bl	801a694 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801a432:	211d      	movs	r1, #29
 801a434:	20f2      	movs	r0, #242	@ 0xf2
 801a436:	f000 f92d 	bl	801a694 <RadioWrite>
 801a43a:	e00f      	b.n	801a45c <RadioSend+0x128>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801a43c:	2100      	movs	r1, #0
 801a43e:	20f1      	movs	r0, #241	@ 0xf1
 801a440:	f000 f928 	bl	801a694 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801a444:	2100      	movs	r1, #0
 801a446:	20f0      	movs	r0, #240	@ 0xf0
 801a448:	f000 f924 	bl	801a694 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 801a44c:	21e1      	movs	r1, #225	@ 0xe1
 801a44e:	20f3      	movs	r0, #243	@ 0xf3
 801a450:	f000 f920 	bl	801a694 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 801a454:	2104      	movs	r1, #4
 801a456:	20f2      	movs	r0, #242	@ 0xf2
 801a458:	f000 f91c 	bl	801a694 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 801a45c:	78fb      	ldrb	r3, [r7, #3]
 801a45e:	b29b      	uxth	r3, r3
 801a460:	00db      	lsls	r3, r3, #3
 801a462:	b29b      	uxth	r3, r3
 801a464:	3302      	adds	r3, #2
 801a466:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801a468:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801a46a:	0a1b      	lsrs	r3, r3, #8
 801a46c:	b29b      	uxth	r3, r3
 801a46e:	b2db      	uxtb	r3, r3
 801a470:	4619      	mov	r1, r3
 801a472:	20f4      	movs	r0, #244	@ 0xf4
 801a474:	f000 f90e 	bl	801a694 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 801a478:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801a47a:	b2db      	uxtb	r3, r3
 801a47c:	4619      	mov	r1, r3
 801a47e:	20f5      	movs	r0, #245	@ 0xf5
 801a480:	f000 f908 	bl	801a694 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 801a484:	78fb      	ldrb	r3, [r7, #3]
 801a486:	3301      	adds	r3, #1
 801a488:	b2d9      	uxtb	r1, r3
 801a48a:	f107 0308 	add.w	r3, r7, #8
 801a48e:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 801a492:	4618      	mov	r0, r3
 801a494:	f000 fd02 	bl	801ae9c <SUBGRF_SendPayload>
            break;
 801a498:	e000      	b.n	801a49c <RadioSend+0x168>
        }
        default:
            break;
 801a49a:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801a49c:	4b07      	ldr	r3, [pc, #28]	@ (801a4bc <RadioSend+0x188>)
 801a49e:	685b      	ldr	r3, [r3, #4]
 801a4a0:	4619      	mov	r1, r3
 801a4a2:	4808      	ldr	r0, [pc, #32]	@ (801a4c4 <RadioSend+0x190>)
 801a4a4:	f002 fbc4 	bl	801cc30 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801a4a8:	4806      	ldr	r0, [pc, #24]	@ (801a4c4 <RadioSend+0x190>)
 801a4aa:	f002 fae3 	bl	801ca74 <UTIL_TIMER_Start>
}
 801a4ae:	bf00      	nop
 801a4b0:	3730      	adds	r7, #48	@ 0x30
 801a4b2:	46bd      	mov	sp, r7
 801a4b4:	bd80      	pop	{r7, pc}
 801a4b6:	bf00      	nop
 801a4b8:	48000400 	.word	0x48000400
 801a4bc:	200014fc 	.word	0x200014fc
 801a4c0:	2000150a 	.word	0x2000150a
 801a4c4:	20001554 	.word	0x20001554

0801a4c8 <RadioSleep>:

static void RadioSleep( void )
{
 801a4c8:	b580      	push	{r7, lr}
 801a4ca:	b082      	sub	sp, #8
 801a4cc:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801a4ce:	2300      	movs	r3, #0
 801a4d0:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801a4d2:	793b      	ldrb	r3, [r7, #4]
 801a4d4:	f043 0304 	orr.w	r3, r3, #4
 801a4d8:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801a4da:	7938      	ldrb	r0, [r7, #4]
 801a4dc:	f000 fdba 	bl	801b054 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801a4e0:	2002      	movs	r0, #2
 801a4e2:	f7e8 f85e 	bl	80025a2 <HAL_Delay>
}
 801a4e6:	bf00      	nop
 801a4e8:	3708      	adds	r7, #8
 801a4ea:	46bd      	mov	sp, r7
 801a4ec:	bd80      	pop	{r7, pc}

0801a4ee <RadioStandby>:

static void RadioStandby( void )
{
 801a4ee:	b580      	push	{r7, lr}
 801a4f0:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801a4f2:	2000      	movs	r0, #0
 801a4f4:	f000 fde2 	bl	801b0bc <SUBGRF_SetStandby>
}
 801a4f8:	bf00      	nop
 801a4fa:	bd80      	pop	{r7, pc}

0801a4fc <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801a4fc:	b580      	push	{r7, lr}
 801a4fe:	b082      	sub	sp, #8
 801a500:	af00      	add	r7, sp, #0
 801a502:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801a504:	2300      	movs	r3, #0
 801a506:	2200      	movs	r2, #0
 801a508:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801a50c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801a510:	f000 ffc6 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801a514:	687b      	ldr	r3, [r7, #4]
 801a516:	2b00      	cmp	r3, #0
 801a518:	d006      	beq.n	801a528 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801a51a:	6879      	ldr	r1, [r7, #4]
 801a51c:	4812      	ldr	r0, [pc, #72]	@ (801a568 <RadioRx+0x6c>)
 801a51e:	f002 fb87 	bl	801cc30 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801a522:	4811      	ldr	r0, [pc, #68]	@ (801a568 <RadioRx+0x6c>)
 801a524:	f002 faa6 	bl	801ca74 <UTIL_TIMER_Start>
    }

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);
 801a528:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801a52c:	480f      	ldr	r0, [pc, #60]	@ (801a56c <RadioRx+0x70>)
 801a52e:	f7fe fe02 	bl	8019136 <LL_GPIO_SetOutputPin>

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801a532:	4b0f      	ldr	r3, [pc, #60]	@ (801a570 <RadioRx+0x74>)
 801a534:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801a538:	2100      	movs	r1, #0
 801a53a:	4618      	mov	r0, r3
 801a53c:	f001 fb8c 	bl	801bc58 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801a540:	4b0b      	ldr	r3, [pc, #44]	@ (801a570 <RadioRx+0x74>)
 801a542:	785b      	ldrb	r3, [r3, #1]
 801a544:	2b00      	cmp	r3, #0
 801a546:	d004      	beq.n	801a552 <RadioRx+0x56>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801a548:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801a54c:	f000 fdf6 	bl	801b13c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801a550:	e005      	b.n	801a55e <RadioRx+0x62>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801a552:	4b07      	ldr	r3, [pc, #28]	@ (801a570 <RadioRx+0x74>)
 801a554:	689b      	ldr	r3, [r3, #8]
 801a556:	019b      	lsls	r3, r3, #6
 801a558:	4618      	mov	r0, r3
 801a55a:	f000 fdef 	bl	801b13c <SUBGRF_SetRx>
}
 801a55e:	bf00      	nop
 801a560:	3708      	adds	r7, #8
 801a562:	46bd      	mov	sp, r7
 801a564:	bd80      	pop	{r7, pc}
 801a566:	bf00      	nop
 801a568:	2000156c 	.word	0x2000156c
 801a56c:	48000400 	.word	0x48000400
 801a570:	200014fc 	.word	0x200014fc

0801a574 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801a574:	b580      	push	{r7, lr}
 801a576:	b082      	sub	sp, #8
 801a578:	af00      	add	r7, sp, #0
 801a57a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801a57c:	2300      	movs	r3, #0
 801a57e:	2200      	movs	r2, #0
 801a580:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801a584:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801a588:	f000 ff8a 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801a58c:	687b      	ldr	r3, [r7, #4]
 801a58e:	2b00      	cmp	r3, #0
 801a590:	d006      	beq.n	801a5a0 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 801a592:	6879      	ldr	r1, [r7, #4]
 801a594:	480f      	ldr	r0, [pc, #60]	@ (801a5d4 <RadioRxBoosted+0x60>)
 801a596:	f002 fb4b 	bl	801cc30 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 801a59a:	480e      	ldr	r0, [pc, #56]	@ (801a5d4 <RadioRxBoosted+0x60>)
 801a59c:	f002 fa6a 	bl	801ca74 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801a5a0:	4b0d      	ldr	r3, [pc, #52]	@ (801a5d8 <RadioRxBoosted+0x64>)
 801a5a2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801a5a6:	2100      	movs	r1, #0
 801a5a8:	4618      	mov	r0, r3
 801a5aa:	f001 fb55 	bl	801bc58 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 801a5ae:	4b0a      	ldr	r3, [pc, #40]	@ (801a5d8 <RadioRxBoosted+0x64>)
 801a5b0:	785b      	ldrb	r3, [r3, #1]
 801a5b2:	2b00      	cmp	r3, #0
 801a5b4:	d004      	beq.n	801a5c0 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801a5b6:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801a5ba:	f000 fde1 	bl	801b180 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801a5be:	e005      	b.n	801a5cc <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801a5c0:	4b05      	ldr	r3, [pc, #20]	@ (801a5d8 <RadioRxBoosted+0x64>)
 801a5c2:	689b      	ldr	r3, [r3, #8]
 801a5c4:	019b      	lsls	r3, r3, #6
 801a5c6:	4618      	mov	r0, r3
 801a5c8:	f000 fdda 	bl	801b180 <SUBGRF_SetRxBoosted>
}
 801a5cc:	bf00      	nop
 801a5ce:	3708      	adds	r7, #8
 801a5d0:	46bd      	mov	sp, r7
 801a5d2:	bd80      	pop	{r7, pc}
 801a5d4:	2000156c 	.word	0x2000156c
 801a5d8:	200014fc 	.word	0x200014fc

0801a5dc <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801a5dc:	b580      	push	{r7, lr}
 801a5de:	b082      	sub	sp, #8
 801a5e0:	af00      	add	r7, sp, #0
 801a5e2:	6078      	str	r0, [r7, #4]
 801a5e4:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801a5e6:	4b07      	ldr	r3, [pc, #28]	@ (801a604 <RadioSetRxDutyCycle+0x28>)
 801a5e8:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801a5ec:	2100      	movs	r1, #0
 801a5ee:	4618      	mov	r0, r3
 801a5f0:	f001 fb32 	bl	801bc58 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801a5f4:	6839      	ldr	r1, [r7, #0]
 801a5f6:	6878      	ldr	r0, [r7, #4]
 801a5f8:	f000 fde8 	bl	801b1cc <SUBGRF_SetRxDutyCycle>
}
 801a5fc:	bf00      	nop
 801a5fe:	3708      	adds	r7, #8
 801a600:	46bd      	mov	sp, r7
 801a602:	bd80      	pop	{r7, pc}
 801a604:	200014fc 	.word	0x200014fc

0801a608 <RadioStartCad>:

static void RadioStartCad( void )
{
 801a608:	b580      	push	{r7, lr}
 801a60a:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801a60c:	2300      	movs	r3, #0
 801a60e:	2200      	movs	r2, #0
 801a610:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 801a614:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 801a618:	f000 ff42 	bl	801b4a0 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 801a61c:	f000 fe04 	bl	801b228 <SUBGRF_SetCad>
}
 801a620:	bf00      	nop
 801a622:	bd80      	pop	{r7, pc}

0801a624 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801a624:	b580      	push	{r7, lr}
 801a626:	b084      	sub	sp, #16
 801a628:	af00      	add	r7, sp, #0
 801a62a:	6078      	str	r0, [r7, #4]
 801a62c:	460b      	mov	r3, r1
 801a62e:	70fb      	strb	r3, [r7, #3]
 801a630:	4613      	mov	r3, r2
 801a632:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 801a634:	883b      	ldrh	r3, [r7, #0]
 801a636:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801a63a:	fb02 f303 	mul.w	r3, r2, r3
 801a63e:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801a640:	6878      	ldr	r0, [r7, #4]
 801a642:	f000 ff8d 	bl	801b560 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801a646:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801a64a:	4618      	mov	r0, r3
 801a64c:	f001 fb2c 	bl	801bca8 <SUBGRF_SetRfTxPower>
 801a650:	4603      	mov	r3, r0
 801a652:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 801a654:	7afb      	ldrb	r3, [r7, #11]
 801a656:	2101      	movs	r1, #1
 801a658:	4618      	mov	r0, r3
 801a65a:	f001 fafd 	bl	801bc58 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801a65e:	f000 fdf5 	bl	801b24c <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801a662:	68f9      	ldr	r1, [r7, #12]
 801a664:	4804      	ldr	r0, [pc, #16]	@ (801a678 <RadioSetTxContinuousWave+0x54>)
 801a666:	f002 fae3 	bl	801cc30 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801a66a:	4803      	ldr	r0, [pc, #12]	@ (801a678 <RadioSetTxContinuousWave+0x54>)
 801a66c:	f002 fa02 	bl	801ca74 <UTIL_TIMER_Start>
}
 801a670:	bf00      	nop
 801a672:	3710      	adds	r7, #16
 801a674:	46bd      	mov	sp, r7
 801a676:	bd80      	pop	{r7, pc}
 801a678:	20001554 	.word	0x20001554

0801a67c <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801a67c:	b580      	push	{r7, lr}
 801a67e:	b082      	sub	sp, #8
 801a680:	af00      	add	r7, sp, #0
 801a682:	4603      	mov	r3, r0
 801a684:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801a686:	f001 f9d1 	bl	801ba2c <SUBGRF_GetRssiInst>
 801a68a:	4603      	mov	r3, r0
}
 801a68c:	4618      	mov	r0, r3
 801a68e:	3708      	adds	r7, #8
 801a690:	46bd      	mov	sp, r7
 801a692:	bd80      	pop	{r7, pc}

0801a694 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801a694:	b580      	push	{r7, lr}
 801a696:	b082      	sub	sp, #8
 801a698:	af00      	add	r7, sp, #0
 801a69a:	4603      	mov	r3, r0
 801a69c:	460a      	mov	r2, r1
 801a69e:	80fb      	strh	r3, [r7, #6]
 801a6a0:	4613      	mov	r3, r2
 801a6a2:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801a6a4:	797a      	ldrb	r2, [r7, #5]
 801a6a6:	88fb      	ldrh	r3, [r7, #6]
 801a6a8:	4611      	mov	r1, r2
 801a6aa:	4618      	mov	r0, r3
 801a6ac:	f001 fa58 	bl	801bb60 <SUBGRF_WriteRegister>
}
 801a6b0:	bf00      	nop
 801a6b2:	3708      	adds	r7, #8
 801a6b4:	46bd      	mov	sp, r7
 801a6b6:	bd80      	pop	{r7, pc}

0801a6b8 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801a6b8:	b580      	push	{r7, lr}
 801a6ba:	b082      	sub	sp, #8
 801a6bc:	af00      	add	r7, sp, #0
 801a6be:	4603      	mov	r3, r0
 801a6c0:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 801a6c2:	88fb      	ldrh	r3, [r7, #6]
 801a6c4:	4618      	mov	r0, r3
 801a6c6:	f001 fa5f 	bl	801bb88 <SUBGRF_ReadRegister>
 801a6ca:	4603      	mov	r3, r0
}
 801a6cc:	4618      	mov	r0, r3
 801a6ce:	3708      	adds	r7, #8
 801a6d0:	46bd      	mov	sp, r7
 801a6d2:	bd80      	pop	{r7, pc}

0801a6d4 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801a6d4:	b580      	push	{r7, lr}
 801a6d6:	b082      	sub	sp, #8
 801a6d8:	af00      	add	r7, sp, #0
 801a6da:	4603      	mov	r3, r0
 801a6dc:	6039      	str	r1, [r7, #0]
 801a6de:	80fb      	strh	r3, [r7, #6]
 801a6e0:	4613      	mov	r3, r2
 801a6e2:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801a6e4:	797b      	ldrb	r3, [r7, #5]
 801a6e6:	b29a      	uxth	r2, r3
 801a6e8:	88fb      	ldrh	r3, [r7, #6]
 801a6ea:	6839      	ldr	r1, [r7, #0]
 801a6ec:	4618      	mov	r0, r3
 801a6ee:	f001 fa5f 	bl	801bbb0 <SUBGRF_WriteRegisters>
}
 801a6f2:	bf00      	nop
 801a6f4:	3708      	adds	r7, #8
 801a6f6:	46bd      	mov	sp, r7
 801a6f8:	bd80      	pop	{r7, pc}

0801a6fa <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801a6fa:	b580      	push	{r7, lr}
 801a6fc:	b082      	sub	sp, #8
 801a6fe:	af00      	add	r7, sp, #0
 801a700:	4603      	mov	r3, r0
 801a702:	6039      	str	r1, [r7, #0]
 801a704:	80fb      	strh	r3, [r7, #6]
 801a706:	4613      	mov	r3, r2
 801a708:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801a70a:	797b      	ldrb	r3, [r7, #5]
 801a70c:	b29a      	uxth	r2, r3
 801a70e:	88fb      	ldrh	r3, [r7, #6]
 801a710:	6839      	ldr	r1, [r7, #0]
 801a712:	4618      	mov	r0, r3
 801a714:	f001 fa60 	bl	801bbd8 <SUBGRF_ReadRegisters>
}
 801a718:	bf00      	nop
 801a71a:	3708      	adds	r7, #8
 801a71c:	46bd      	mov	sp, r7
 801a71e:	bd80      	pop	{r7, pc}

0801a720 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801a720:	b580      	push	{r7, lr}
 801a722:	b082      	sub	sp, #8
 801a724:	af00      	add	r7, sp, #0
 801a726:	4603      	mov	r3, r0
 801a728:	460a      	mov	r2, r1
 801a72a:	71fb      	strb	r3, [r7, #7]
 801a72c:	4613      	mov	r3, r2
 801a72e:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801a730:	79fb      	ldrb	r3, [r7, #7]
 801a732:	2b01      	cmp	r3, #1
 801a734:	d10a      	bne.n	801a74c <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801a736:	4a0e      	ldr	r2, [pc, #56]	@ (801a770 <RadioSetMaxPayloadLength+0x50>)
 801a738:	79bb      	ldrb	r3, [r7, #6]
 801a73a:	7013      	strb	r3, [r2, #0]
 801a73c:	4b0c      	ldr	r3, [pc, #48]	@ (801a770 <RadioSetMaxPayloadLength+0x50>)
 801a73e:	781a      	ldrb	r2, [r3, #0]
 801a740:	4b0c      	ldr	r3, [pc, #48]	@ (801a774 <RadioSetMaxPayloadLength+0x54>)
 801a742:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a744:	480c      	ldr	r0, [pc, #48]	@ (801a778 <RadioSetMaxPayloadLength+0x58>)
 801a746:	f001 f8b7 	bl	801b8b8 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801a74a:	e00d      	b.n	801a768 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801a74c:	4b09      	ldr	r3, [pc, #36]	@ (801a774 <RadioSetMaxPayloadLength+0x54>)
 801a74e:	7d5b      	ldrb	r3, [r3, #21]
 801a750:	2b01      	cmp	r3, #1
 801a752:	d109      	bne.n	801a768 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801a754:	4a06      	ldr	r2, [pc, #24]	@ (801a770 <RadioSetMaxPayloadLength+0x50>)
 801a756:	79bb      	ldrb	r3, [r7, #6]
 801a758:	7013      	strb	r3, [r2, #0]
 801a75a:	4b05      	ldr	r3, [pc, #20]	@ (801a770 <RadioSetMaxPayloadLength+0x50>)
 801a75c:	781a      	ldrb	r2, [r3, #0]
 801a75e:	4b05      	ldr	r3, [pc, #20]	@ (801a774 <RadioSetMaxPayloadLength+0x54>)
 801a760:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a762:	4805      	ldr	r0, [pc, #20]	@ (801a778 <RadioSetMaxPayloadLength+0x58>)
 801a764:	f001 f8a8 	bl	801b8b8 <SUBGRF_SetPacketParams>
}
 801a768:	bf00      	nop
 801a76a:	3708      	adds	r7, #8
 801a76c:	46bd      	mov	sp, r7
 801a76e:	bd80      	pop	{r7, pc}
 801a770:	20000238 	.word	0x20000238
 801a774:	200014fc 	.word	0x200014fc
 801a778:	2000150a 	.word	0x2000150a

0801a77c <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801a77c:	b580      	push	{r7, lr}
 801a77e:	b082      	sub	sp, #8
 801a780:	af00      	add	r7, sp, #0
 801a782:	4603      	mov	r3, r0
 801a784:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801a786:	4a13      	ldr	r2, [pc, #76]	@ (801a7d4 <RadioSetPublicNetwork+0x58>)
 801a788:	79fb      	ldrb	r3, [r7, #7]
 801a78a:	7313      	strb	r3, [r2, #12]
 801a78c:	4b11      	ldr	r3, [pc, #68]	@ (801a7d4 <RadioSetPublicNetwork+0x58>)
 801a78e:	7b1a      	ldrb	r2, [r3, #12]
 801a790:	4b10      	ldr	r3, [pc, #64]	@ (801a7d4 <RadioSetPublicNetwork+0x58>)
 801a792:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801a794:	2001      	movs	r0, #1
 801a796:	f7ff f86f 	bl	8019878 <RadioSetModem>
    if( enable == true )
 801a79a:	79fb      	ldrb	r3, [r7, #7]
 801a79c:	2b00      	cmp	r3, #0
 801a79e:	d00a      	beq.n	801a7b6 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801a7a0:	2134      	movs	r1, #52	@ 0x34
 801a7a2:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801a7a6:	f001 f9db 	bl	801bb60 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801a7aa:	2144      	movs	r1, #68	@ 0x44
 801a7ac:	f240 7041 	movw	r0, #1857	@ 0x741
 801a7b0:	f001 f9d6 	bl	801bb60 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801a7b4:	e009      	b.n	801a7ca <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801a7b6:	2114      	movs	r1, #20
 801a7b8:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801a7bc:	f001 f9d0 	bl	801bb60 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801a7c0:	2124      	movs	r1, #36	@ 0x24
 801a7c2:	f240 7041 	movw	r0, #1857	@ 0x741
 801a7c6:	f001 f9cb 	bl	801bb60 <SUBGRF_WriteRegister>
}
 801a7ca:	bf00      	nop
 801a7cc:	3708      	adds	r7, #8
 801a7ce:	46bd      	mov	sp, r7
 801a7d0:	bd80      	pop	{r7, pc}
 801a7d2:	bf00      	nop
 801a7d4:	200014fc 	.word	0x200014fc

0801a7d8 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801a7d8:	b580      	push	{r7, lr}
 801a7da:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801a7dc:	f001 fa98 	bl	801bd10 <SUBGRF_GetRadioWakeUpTime>
 801a7e0:	4603      	mov	r3, r0
 801a7e2:	3303      	adds	r3, #3
}
 801a7e4:	4618      	mov	r0, r3
 801a7e6:	bd80      	pop	{r7, pc}

0801a7e8 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 801a7e8:	b580      	push	{r7, lr}
 801a7ea:	b082      	sub	sp, #8
 801a7ec:	af00      	add	r7, sp, #0
 801a7ee:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
 801a7f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801a7f4:	4809      	ldr	r0, [pc, #36]	@ (801a81c <RadioOnTxTimeoutIrq+0x34>)
 801a7f6:	f7fe fcab 	bl	8019150 <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801a7fa:	4b09      	ldr	r3, [pc, #36]	@ (801a820 <RadioOnTxTimeoutIrq+0x38>)
 801a7fc:	681b      	ldr	r3, [r3, #0]
 801a7fe:	2b00      	cmp	r3, #0
 801a800:	d008      	beq.n	801a814 <RadioOnTxTimeoutIrq+0x2c>
 801a802:	4b07      	ldr	r3, [pc, #28]	@ (801a820 <RadioOnTxTimeoutIrq+0x38>)
 801a804:	681b      	ldr	r3, [r3, #0]
 801a806:	685b      	ldr	r3, [r3, #4]
 801a808:	2b00      	cmp	r3, #0
 801a80a:	d003      	beq.n	801a814 <RadioOnTxTimeoutIrq+0x2c>
    {
        RadioEvents->TxTimeout( );
 801a80c:	4b04      	ldr	r3, [pc, #16]	@ (801a820 <RadioOnTxTimeoutIrq+0x38>)
 801a80e:	681b      	ldr	r3, [r3, #0]
 801a810:	685b      	ldr	r3, [r3, #4]
 801a812:	4798      	blx	r3
    }
}
 801a814:	bf00      	nop
 801a816:	3708      	adds	r7, #8
 801a818:	46bd      	mov	sp, r7
 801a81a:	bd80      	pop	{r7, pc}
 801a81c:	48000400 	.word	0x48000400
 801a820:	200014f8 	.word	0x200014f8

0801a824 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 801a824:	b580      	push	{r7, lr}
 801a826:	b082      	sub	sp, #8
 801a828:	af00      	add	r7, sp, #0
 801a82a:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
 801a82c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801a830:	4809      	ldr	r0, [pc, #36]	@ (801a858 <RadioOnRxTimeoutIrq+0x34>)
 801a832:	f7fe fc8d 	bl	8019150 <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a836:	4b09      	ldr	r3, [pc, #36]	@ (801a85c <RadioOnRxTimeoutIrq+0x38>)
 801a838:	681b      	ldr	r3, [r3, #0]
 801a83a:	2b00      	cmp	r3, #0
 801a83c:	d008      	beq.n	801a850 <RadioOnRxTimeoutIrq+0x2c>
 801a83e:	4b07      	ldr	r3, [pc, #28]	@ (801a85c <RadioOnRxTimeoutIrq+0x38>)
 801a840:	681b      	ldr	r3, [r3, #0]
 801a842:	68db      	ldr	r3, [r3, #12]
 801a844:	2b00      	cmp	r3, #0
 801a846:	d003      	beq.n	801a850 <RadioOnRxTimeoutIrq+0x2c>
    {
        RadioEvents->RxTimeout( );
 801a848:	4b04      	ldr	r3, [pc, #16]	@ (801a85c <RadioOnRxTimeoutIrq+0x38>)
 801a84a:	681b      	ldr	r3, [r3, #0]
 801a84c:	68db      	ldr	r3, [r3, #12]
 801a84e:	4798      	blx	r3
    }
}
 801a850:	bf00      	nop
 801a852:	3708      	adds	r7, #8
 801a854:	46bd      	mov	sp, r7
 801a856:	bd80      	pop	{r7, pc}
 801a858:	48000400 	.word	0x48000400
 801a85c:	200014f8 	.word	0x200014f8

0801a860 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801a860:	b580      	push	{r7, lr}
 801a862:	b082      	sub	sp, #8
 801a864:	af00      	add	r7, sp, #0
 801a866:	4603      	mov	r3, r0
 801a868:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 801a86a:	4a05      	ldr	r2, [pc, #20]	@ (801a880 <RadioOnDioIrq+0x20>)
 801a86c:	88fb      	ldrh	r3, [r7, #6]
 801a86e:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

  RadioIrqProcess();
 801a872:	f000 f807 	bl	801a884 <RadioIrqProcess>
}
 801a876:	bf00      	nop
 801a878:	3708      	adds	r7, #8
 801a87a:	46bd      	mov	sp, r7
 801a87c:	bd80      	pop	{r7, pc}
 801a87e:	bf00      	nop
 801a880:	200014fc 	.word	0x200014fc

0801a884 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801a884:	b590      	push	{r4, r7, lr}
 801a886:	b083      	sub	sp, #12
 801a888:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 801a88a:	4bb2      	ldr	r3, [pc, #712]	@ (801ab54 <RadioIrqProcess+0x2d0>)
 801a88c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 801a890:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a894:	f000 811a 	beq.w	801aacc <RadioIrqProcess+0x248>
 801a898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a89c:	f300 8199 	bgt.w	801abd2 <RadioIrqProcess+0x34e>
 801a8a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a8a4:	f000 80fe 	beq.w	801aaa4 <RadioIrqProcess+0x220>
 801a8a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a8ac:	f300 8191 	bgt.w	801abd2 <RadioIrqProcess+0x34e>
 801a8b0:	2b80      	cmp	r3, #128	@ 0x80
 801a8b2:	f000 80e3 	beq.w	801aa7c <RadioIrqProcess+0x1f8>
 801a8b6:	2b80      	cmp	r3, #128	@ 0x80
 801a8b8:	f300 818b 	bgt.w	801abd2 <RadioIrqProcess+0x34e>
 801a8bc:	2b20      	cmp	r3, #32
 801a8be:	dc49      	bgt.n	801a954 <RadioIrqProcess+0xd0>
 801a8c0:	2b00      	cmp	r3, #0
 801a8c2:	f340 8186 	ble.w	801abd2 <RadioIrqProcess+0x34e>
 801a8c6:	3b01      	subs	r3, #1
 801a8c8:	2b1f      	cmp	r3, #31
 801a8ca:	f200 8182 	bhi.w	801abd2 <RadioIrqProcess+0x34e>
 801a8ce:	a201      	add	r2, pc, #4	@ (adr r2, 801a8d4 <RadioIrqProcess+0x50>)
 801a8d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a8d4:	0801a95b 	.word	0x0801a95b
 801a8d8:	0801a991 	.word	0x0801a991
 801a8dc:	0801abd3 	.word	0x0801abd3
 801a8e0:	0801ab45 	.word	0x0801ab45
 801a8e4:	0801abd3 	.word	0x0801abd3
 801a8e8:	0801abd3 	.word	0x0801abd3
 801a8ec:	0801abd3 	.word	0x0801abd3
 801a8f0:	0801ab75 	.word	0x0801ab75
 801a8f4:	0801abd3 	.word	0x0801abd3
 801a8f8:	0801abd3 	.word	0x0801abd3
 801a8fc:	0801abd3 	.word	0x0801abd3
 801a900:	0801abd3 	.word	0x0801abd3
 801a904:	0801abd3 	.word	0x0801abd3
 801a908:	0801abd3 	.word	0x0801abd3
 801a90c:	0801abd3 	.word	0x0801abd3
 801a910:	0801ab83 	.word	0x0801ab83
 801a914:	0801abd3 	.word	0x0801abd3
 801a918:	0801abd3 	.word	0x0801abd3
 801a91c:	0801abd3 	.word	0x0801abd3
 801a920:	0801abd3 	.word	0x0801abd3
 801a924:	0801abd3 	.word	0x0801abd3
 801a928:	0801abd3 	.word	0x0801abd3
 801a92c:	0801abd3 	.word	0x0801abd3
 801a930:	0801abd3 	.word	0x0801abd3
 801a934:	0801abd3 	.word	0x0801abd3
 801a938:	0801abd3 	.word	0x0801abd3
 801a93c:	0801abd3 	.word	0x0801abd3
 801a940:	0801abd3 	.word	0x0801abd3
 801a944:	0801abd3 	.word	0x0801abd3
 801a948:	0801abd3 	.word	0x0801abd3
 801a94c:	0801abd3 	.word	0x0801abd3
 801a950:	0801ab91 	.word	0x0801ab91
 801a954:	2b40      	cmp	r3, #64	@ 0x40
 801a956:	d077      	beq.n	801aa48 <RadioIrqProcess+0x1c4>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 801a958:	e13b      	b.n	801abd2 <RadioIrqProcess+0x34e>
    DBG_GPIO_RADIO_TX(RST);
 801a95a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801a95e:	487e      	ldr	r0, [pc, #504]	@ (801ab58 <RadioIrqProcess+0x2d4>)
 801a960:	f7fe fbf6 	bl	8019150 <LL_GPIO_ResetOutputPin>
    TimerStop( &TxTimeoutTimer );
 801a964:	487d      	ldr	r0, [pc, #500]	@ (801ab5c <RadioIrqProcess+0x2d8>)
 801a966:	f002 f8f3 	bl	801cb50 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 801a96a:	2000      	movs	r0, #0
 801a96c:	f000 fba6 	bl	801b0bc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801a970:	4b7b      	ldr	r3, [pc, #492]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801a972:	681b      	ldr	r3, [r3, #0]
 801a974:	2b00      	cmp	r3, #0
 801a976:	f000 812e 	beq.w	801abd6 <RadioIrqProcess+0x352>
 801a97a:	4b79      	ldr	r3, [pc, #484]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801a97c:	681b      	ldr	r3, [r3, #0]
 801a97e:	681b      	ldr	r3, [r3, #0]
 801a980:	2b00      	cmp	r3, #0
 801a982:	f000 8128 	beq.w	801abd6 <RadioIrqProcess+0x352>
      RadioEvents->TxDone( );
 801a986:	4b76      	ldr	r3, [pc, #472]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801a988:	681b      	ldr	r3, [r3, #0]
 801a98a:	681b      	ldr	r3, [r3, #0]
 801a98c:	4798      	blx	r3
    break;
 801a98e:	e122      	b.n	801abd6 <RadioIrqProcess+0x352>
    DBG_GPIO_RADIO_RX(RST);
 801a990:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801a994:	4870      	ldr	r0, [pc, #448]	@ (801ab58 <RadioIrqProcess+0x2d4>)
 801a996:	f7fe fbdb 	bl	8019150 <LL_GPIO_ResetOutputPin>
    TimerStop( &RxTimeoutTimer );
 801a99a:	4872      	ldr	r0, [pc, #456]	@ (801ab64 <RadioIrqProcess+0x2e0>)
 801a99c:	f002 f8d8 	bl	801cb50 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801a9a0:	4b6c      	ldr	r3, [pc, #432]	@ (801ab54 <RadioIrqProcess+0x2d0>)
 801a9a2:	785b      	ldrb	r3, [r3, #1]
 801a9a4:	f083 0301 	eor.w	r3, r3, #1
 801a9a8:	b2db      	uxtb	r3, r3
 801a9aa:	2b00      	cmp	r3, #0
 801a9ac:	d014      	beq.n	801a9d8 <RadioIrqProcess+0x154>
      SUBGRF_SetStandby( STDBY_RC );
 801a9ae:	2000      	movs	r0, #0
 801a9b0:	f000 fb84 	bl	801b0bc <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 801a9b4:	2100      	movs	r1, #0
 801a9b6:	f640 1002 	movw	r0, #2306	@ 0x902
 801a9ba:	f001 f8d1 	bl	801bb60 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 801a9be:	f640 1044 	movw	r0, #2372	@ 0x944
 801a9c2:	f001 f8e1 	bl	801bb88 <SUBGRF_ReadRegister>
 801a9c6:	4603      	mov	r3, r0
 801a9c8:	f043 0302 	orr.w	r3, r3, #2
 801a9cc:	b2db      	uxtb	r3, r3
 801a9ce:	4619      	mov	r1, r3
 801a9d0:	f640 1044 	movw	r0, #2372	@ 0x944
 801a9d4:	f001 f8c4 	bl	801bb60 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 801a9d8:	1dfb      	adds	r3, r7, #7
 801a9da:	22ff      	movs	r2, #255	@ 0xff
 801a9dc:	4619      	mov	r1, r3
 801a9de:	4862      	ldr	r0, [pc, #392]	@ (801ab68 <RadioIrqProcess+0x2e4>)
 801a9e0:	f000 fa3a 	bl	801ae58 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 801a9e4:	4861      	ldr	r0, [pc, #388]	@ (801ab6c <RadioIrqProcess+0x2e8>)
 801a9e6:	f001 f867 	bl	801bab8 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801a9ea:	4b5d      	ldr	r3, [pc, #372]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801a9ec:	681b      	ldr	r3, [r3, #0]
 801a9ee:	2b00      	cmp	r3, #0
 801a9f0:	f000 80f3 	beq.w	801abda <RadioIrqProcess+0x356>
 801a9f4:	4b5a      	ldr	r3, [pc, #360]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801a9f6:	681b      	ldr	r3, [r3, #0]
 801a9f8:	689b      	ldr	r3, [r3, #8]
 801a9fa:	2b00      	cmp	r3, #0
 801a9fc:	f000 80ed 	beq.w	801abda <RadioIrqProcess+0x356>
      switch (SubgRf.PacketStatus.packetType)
 801aa00:	4b54      	ldr	r3, [pc, #336]	@ (801ab54 <RadioIrqProcess+0x2d0>)
 801aa02:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801aa06:	2b01      	cmp	r3, #1
 801aa08:	d10e      	bne.n	801aa28 <RadioIrqProcess+0x1a4>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801aa0a:	4b55      	ldr	r3, [pc, #340]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aa0c:	681b      	ldr	r3, [r3, #0]
 801aa0e:	689c      	ldr	r4, [r3, #8]
 801aa10:	79fb      	ldrb	r3, [r7, #7]
 801aa12:	4619      	mov	r1, r3
 801aa14:	4b4f      	ldr	r3, [pc, #316]	@ (801ab54 <RadioIrqProcess+0x2d0>)
 801aa16:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 801aa1a:	461a      	mov	r2, r3
 801aa1c:	4b4d      	ldr	r3, [pc, #308]	@ (801ab54 <RadioIrqProcess+0x2d0>)
 801aa1e:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 801aa22:	4851      	ldr	r0, [pc, #324]	@ (801ab68 <RadioIrqProcess+0x2e4>)
 801aa24:	47a0      	blx	r4
        break;
 801aa26:	e00e      	b.n	801aa46 <RadioIrqProcess+0x1c2>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 801aa28:	4b4d      	ldr	r3, [pc, #308]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aa2a:	681b      	ldr	r3, [r3, #0]
 801aa2c:	689c      	ldr	r4, [r3, #8]
 801aa2e:	79fb      	ldrb	r3, [r7, #7]
 801aa30:	4619      	mov	r1, r3
 801aa32:	4b48      	ldr	r3, [pc, #288]	@ (801ab54 <RadioIrqProcess+0x2d0>)
 801aa34:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 801aa38:	461a      	mov	r2, r3
 801aa3a:	4b46      	ldr	r3, [pc, #280]	@ (801ab54 <RadioIrqProcess+0x2d0>)
 801aa3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801aa3e:	b25b      	sxtb	r3, r3
 801aa40:	4849      	ldr	r0, [pc, #292]	@ (801ab68 <RadioIrqProcess+0x2e4>)
 801aa42:	47a0      	blx	r4
        break;
 801aa44:	bf00      	nop
    break;
 801aa46:	e0c8      	b.n	801abda <RadioIrqProcess+0x356>
    if( SubgRf.RxContinuous == false )
 801aa48:	4b42      	ldr	r3, [pc, #264]	@ (801ab54 <RadioIrqProcess+0x2d0>)
 801aa4a:	785b      	ldrb	r3, [r3, #1]
 801aa4c:	f083 0301 	eor.w	r3, r3, #1
 801aa50:	b2db      	uxtb	r3, r3
 801aa52:	2b00      	cmp	r3, #0
 801aa54:	d002      	beq.n	801aa5c <RadioIrqProcess+0x1d8>
      SUBGRF_SetStandby( STDBY_RC );
 801aa56:	2000      	movs	r0, #0
 801aa58:	f000 fb30 	bl	801b0bc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801aa5c:	4b40      	ldr	r3, [pc, #256]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aa5e:	681b      	ldr	r3, [r3, #0]
 801aa60:	2b00      	cmp	r3, #0
 801aa62:	f000 80bc 	beq.w	801abde <RadioIrqProcess+0x35a>
 801aa66:	4b3e      	ldr	r3, [pc, #248]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aa68:	681b      	ldr	r3, [r3, #0]
 801aa6a:	691b      	ldr	r3, [r3, #16]
 801aa6c:	2b00      	cmp	r3, #0
 801aa6e:	f000 80b6 	beq.w	801abde <RadioIrqProcess+0x35a>
      RadioEvents->RxError( );
 801aa72:	4b3b      	ldr	r3, [pc, #236]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aa74:	681b      	ldr	r3, [r3, #0]
 801aa76:	691b      	ldr	r3, [r3, #16]
 801aa78:	4798      	blx	r3
    break;
 801aa7a:	e0b0      	b.n	801abde <RadioIrqProcess+0x35a>
    SUBGRF_SetStandby( STDBY_RC );
 801aa7c:	2000      	movs	r0, #0
 801aa7e:	f000 fb1d 	bl	801b0bc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801aa82:	4b37      	ldr	r3, [pc, #220]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aa84:	681b      	ldr	r3, [r3, #0]
 801aa86:	2b00      	cmp	r3, #0
 801aa88:	f000 80ab 	beq.w	801abe2 <RadioIrqProcess+0x35e>
 801aa8c:	4b34      	ldr	r3, [pc, #208]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aa8e:	681b      	ldr	r3, [r3, #0]
 801aa90:	699b      	ldr	r3, [r3, #24]
 801aa92:	2b00      	cmp	r3, #0
 801aa94:	f000 80a5 	beq.w	801abe2 <RadioIrqProcess+0x35e>
      RadioEvents->CadDone( false );
 801aa98:	4b31      	ldr	r3, [pc, #196]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aa9a:	681b      	ldr	r3, [r3, #0]
 801aa9c:	699b      	ldr	r3, [r3, #24]
 801aa9e:	2000      	movs	r0, #0
 801aaa0:	4798      	blx	r3
    break;
 801aaa2:	e09e      	b.n	801abe2 <RadioIrqProcess+0x35e>
    SUBGRF_SetStandby( STDBY_RC );
 801aaa4:	2000      	movs	r0, #0
 801aaa6:	f000 fb09 	bl	801b0bc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801aaaa:	4b2d      	ldr	r3, [pc, #180]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aaac:	681b      	ldr	r3, [r3, #0]
 801aaae:	2b00      	cmp	r3, #0
 801aab0:	f000 8099 	beq.w	801abe6 <RadioIrqProcess+0x362>
 801aab4:	4b2a      	ldr	r3, [pc, #168]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aab6:	681b      	ldr	r3, [r3, #0]
 801aab8:	699b      	ldr	r3, [r3, #24]
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	f000 8093 	beq.w	801abe6 <RadioIrqProcess+0x362>
      RadioEvents->CadDone( true );
 801aac0:	4b27      	ldr	r3, [pc, #156]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aac2:	681b      	ldr	r3, [r3, #0]
 801aac4:	699b      	ldr	r3, [r3, #24]
 801aac6:	2001      	movs	r0, #1
 801aac8:	4798      	blx	r3
    break;
 801aaca:	e08c      	b.n	801abe6 <RadioIrqProcess+0x362>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801aacc:	f000 f9aa 	bl	801ae24 <SUBGRF_GetOperatingMode>
 801aad0:	4603      	mov	r3, r0
 801aad2:	2b04      	cmp	r3, #4
 801aad4:	d118      	bne.n	801ab08 <RadioIrqProcess+0x284>
      DBG_GPIO_RADIO_TX(RST);
 801aad6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801aada:	481f      	ldr	r0, [pc, #124]	@ (801ab58 <RadioIrqProcess+0x2d4>)
 801aadc:	f7fe fb38 	bl	8019150 <LL_GPIO_ResetOutputPin>
      TimerStop( &TxTimeoutTimer );
 801aae0:	481e      	ldr	r0, [pc, #120]	@ (801ab5c <RadioIrqProcess+0x2d8>)
 801aae2:	f002 f835 	bl	801cb50 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801aae6:	2000      	movs	r0, #0
 801aae8:	f000 fae8 	bl	801b0bc <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801aaec:	4b1c      	ldr	r3, [pc, #112]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aaee:	681b      	ldr	r3, [r3, #0]
 801aaf0:	2b00      	cmp	r3, #0
 801aaf2:	d07a      	beq.n	801abea <RadioIrqProcess+0x366>
 801aaf4:	4b1a      	ldr	r3, [pc, #104]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801aaf6:	681b      	ldr	r3, [r3, #0]
 801aaf8:	685b      	ldr	r3, [r3, #4]
 801aafa:	2b00      	cmp	r3, #0
 801aafc:	d075      	beq.n	801abea <RadioIrqProcess+0x366>
        RadioEvents->TxTimeout( );
 801aafe:	4b18      	ldr	r3, [pc, #96]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801ab00:	681b      	ldr	r3, [r3, #0]
 801ab02:	685b      	ldr	r3, [r3, #4]
 801ab04:	4798      	blx	r3
    break;
 801ab06:	e070      	b.n	801abea <RadioIrqProcess+0x366>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801ab08:	f000 f98c 	bl	801ae24 <SUBGRF_GetOperatingMode>
 801ab0c:	4603      	mov	r3, r0
 801ab0e:	2b05      	cmp	r3, #5
 801ab10:	d16b      	bne.n	801abea <RadioIrqProcess+0x366>
      DBG_GPIO_RADIO_RX(RST);
 801ab12:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801ab16:	4810      	ldr	r0, [pc, #64]	@ (801ab58 <RadioIrqProcess+0x2d4>)
 801ab18:	f7fe fb1a 	bl	8019150 <LL_GPIO_ResetOutputPin>
      TimerStop( &RxTimeoutTimer );
 801ab1c:	4811      	ldr	r0, [pc, #68]	@ (801ab64 <RadioIrqProcess+0x2e0>)
 801ab1e:	f002 f817 	bl	801cb50 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801ab22:	2000      	movs	r0, #0
 801ab24:	f000 faca 	bl	801b0bc <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801ab28:	4b0d      	ldr	r3, [pc, #52]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801ab2a:	681b      	ldr	r3, [r3, #0]
 801ab2c:	2b00      	cmp	r3, #0
 801ab2e:	d05c      	beq.n	801abea <RadioIrqProcess+0x366>
 801ab30:	4b0b      	ldr	r3, [pc, #44]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801ab32:	681b      	ldr	r3, [r3, #0]
 801ab34:	68db      	ldr	r3, [r3, #12]
 801ab36:	2b00      	cmp	r3, #0
 801ab38:	d057      	beq.n	801abea <RadioIrqProcess+0x366>
        RadioEvents->RxTimeout( );
 801ab3a:	4b09      	ldr	r3, [pc, #36]	@ (801ab60 <RadioIrqProcess+0x2dc>)
 801ab3c:	681b      	ldr	r3, [r3, #0]
 801ab3e:	68db      	ldr	r3, [r3, #12]
 801ab40:	4798      	blx	r3
    break;
 801ab42:	e052      	b.n	801abea <RadioIrqProcess+0x366>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801ab44:	4b0a      	ldr	r3, [pc, #40]	@ (801ab70 <RadioIrqProcess+0x2ec>)
 801ab46:	2201      	movs	r2, #1
 801ab48:	2100      	movs	r1, #0
 801ab4a:	2002      	movs	r0, #2
 801ab4c:	f002 f9f8 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801ab50:	e04e      	b.n	801abf0 <RadioIrqProcess+0x36c>
 801ab52:	bf00      	nop
 801ab54:	200014fc 	.word	0x200014fc
 801ab58:	48000400 	.word	0x48000400
 801ab5c:	20001554 	.word	0x20001554
 801ab60:	200014f8 	.word	0x200014f8
 801ab64:	2000156c 	.word	0x2000156c
 801ab68:	200013f8 	.word	0x200013f8
 801ab6c:	20001520 	.word	0x20001520
 801ab70:	0801dfc0 	.word	0x0801dfc0
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801ab74:	4b20      	ldr	r3, [pc, #128]	@ (801abf8 <RadioIrqProcess+0x374>)
 801ab76:	2201      	movs	r2, #1
 801ab78:	2100      	movs	r1, #0
 801ab7a:	2002      	movs	r0, #2
 801ab7c:	f002 f9e0 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801ab80:	e036      	b.n	801abf0 <RadioIrqProcess+0x36c>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801ab82:	4b1e      	ldr	r3, [pc, #120]	@ (801abfc <RadioIrqProcess+0x378>)
 801ab84:	2201      	movs	r2, #1
 801ab86:	2100      	movs	r1, #0
 801ab88:	2002      	movs	r0, #2
 801ab8a:	f002 f9d9 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801ab8e:	e02f      	b.n	801abf0 <RadioIrqProcess+0x36c>
    TimerStop( &RxTimeoutTimer );
 801ab90:	481b      	ldr	r0, [pc, #108]	@ (801ac00 <RadioIrqProcess+0x37c>)
 801ab92:	f001 ffdd 	bl	801cb50 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801ab96:	4b1b      	ldr	r3, [pc, #108]	@ (801ac04 <RadioIrqProcess+0x380>)
 801ab98:	785b      	ldrb	r3, [r3, #1]
 801ab9a:	f083 0301 	eor.w	r3, r3, #1
 801ab9e:	b2db      	uxtb	r3, r3
 801aba0:	2b00      	cmp	r3, #0
 801aba2:	d002      	beq.n	801abaa <RadioIrqProcess+0x326>
      SUBGRF_SetStandby( STDBY_RC );
 801aba4:	2000      	movs	r0, #0
 801aba6:	f000 fa89 	bl	801b0bc <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801abaa:	4b17      	ldr	r3, [pc, #92]	@ (801ac08 <RadioIrqProcess+0x384>)
 801abac:	681b      	ldr	r3, [r3, #0]
 801abae:	2b00      	cmp	r3, #0
 801abb0:	d01d      	beq.n	801abee <RadioIrqProcess+0x36a>
 801abb2:	4b15      	ldr	r3, [pc, #84]	@ (801ac08 <RadioIrqProcess+0x384>)
 801abb4:	681b      	ldr	r3, [r3, #0]
 801abb6:	68db      	ldr	r3, [r3, #12]
 801abb8:	2b00      	cmp	r3, #0
 801abba:	d018      	beq.n	801abee <RadioIrqProcess+0x36a>
      RadioEvents->RxTimeout( );
 801abbc:	4b12      	ldr	r3, [pc, #72]	@ (801ac08 <RadioIrqProcess+0x384>)
 801abbe:	681b      	ldr	r3, [r3, #0]
 801abc0:	68db      	ldr	r3, [r3, #12]
 801abc2:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801abc4:	4b11      	ldr	r3, [pc, #68]	@ (801ac0c <RadioIrqProcess+0x388>)
 801abc6:	2201      	movs	r2, #1
 801abc8:	2100      	movs	r1, #0
 801abca:	2002      	movs	r0, #2
 801abcc:	f002 f9b8 	bl	801cf40 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801abd0:	e00d      	b.n	801abee <RadioIrqProcess+0x36a>
    break;
 801abd2:	bf00      	nop
 801abd4:	e00c      	b.n	801abf0 <RadioIrqProcess+0x36c>
    break;
 801abd6:	bf00      	nop
 801abd8:	e00a      	b.n	801abf0 <RadioIrqProcess+0x36c>
    break;
 801abda:	bf00      	nop
 801abdc:	e008      	b.n	801abf0 <RadioIrqProcess+0x36c>
    break;
 801abde:	bf00      	nop
 801abe0:	e006      	b.n	801abf0 <RadioIrqProcess+0x36c>
    break;
 801abe2:	bf00      	nop
 801abe4:	e004      	b.n	801abf0 <RadioIrqProcess+0x36c>
    break;
 801abe6:	bf00      	nop
 801abe8:	e002      	b.n	801abf0 <RadioIrqProcess+0x36c>
    break;
 801abea:	bf00      	nop
 801abec:	e000      	b.n	801abf0 <RadioIrqProcess+0x36c>
    break;
 801abee:	bf00      	nop

  }
}
 801abf0:	bf00      	nop
 801abf2:	370c      	adds	r7, #12
 801abf4:	46bd      	mov	sp, r7
 801abf6:	bd90      	pop	{r4, r7, pc}
 801abf8:	0801dfcc 	.word	0x0801dfcc
 801abfc:	0801dfd8 	.word	0x0801dfd8
 801ac00:	2000156c 	.word	0x2000156c
 801ac04:	200014fc 	.word	0x200014fc
 801ac08:	200014f8 	.word	0x200014f8
 801ac0c:	0801dfe4 	.word	0x0801dfe4

0801ac10 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 801ac10:	b580      	push	{r7, lr}
 801ac12:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801ac14:	4b09      	ldr	r3, [pc, #36]	@ (801ac3c <RadioTxPrbs+0x2c>)
 801ac16:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801ac1a:	2101      	movs	r1, #1
 801ac1c:	4618      	mov	r0, r3
 801ac1e:	f001 f81b 	bl	801bc58 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 801ac22:	4b07      	ldr	r3, [pc, #28]	@ (801ac40 <RadioTxPrbs+0x30>)
 801ac24:	212d      	movs	r1, #45	@ 0x2d
 801ac26:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801ac2a:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 801ac2c:	f000 fb1a 	bl	801b264 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 801ac30:	4804      	ldr	r0, [pc, #16]	@ (801ac44 <RadioTxPrbs+0x34>)
 801ac32:	f000 fa61 	bl	801b0f8 <SUBGRF_SetTx>
}
 801ac36:	bf00      	nop
 801ac38:	bd80      	pop	{r7, pc}
 801ac3a:	bf00      	nop
 801ac3c:	200014fc 	.word	0x200014fc
 801ac40:	0801a695 	.word	0x0801a695
 801ac44:	000fffff 	.word	0x000fffff

0801ac48 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801ac48:	b580      	push	{r7, lr}
 801ac4a:	b084      	sub	sp, #16
 801ac4c:	af00      	add	r7, sp, #0
 801ac4e:	4603      	mov	r3, r0
 801ac50:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801ac52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801ac56:	4618      	mov	r0, r3
 801ac58:	f001 f826 	bl	801bca8 <SUBGRF_SetRfTxPower>
 801ac5c:	4603      	mov	r3, r0
 801ac5e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 801ac60:	7bfb      	ldrb	r3, [r7, #15]
 801ac62:	2101      	movs	r1, #1
 801ac64:	4618      	mov	r0, r3
 801ac66:	f000 fff7 	bl	801bc58 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 801ac6a:	f000 faef 	bl	801b24c <SUBGRF_SetTxContinuousWave>
}
 801ac6e:	bf00      	nop
 801ac70:	3710      	adds	r7, #16
 801ac72:	46bd      	mov	sp, r7
 801ac74:	bd80      	pop	{r7, pc}

0801ac76 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 801ac76:	b480      	push	{r7}
 801ac78:	b089      	sub	sp, #36	@ 0x24
 801ac7a:	af00      	add	r7, sp, #0
 801ac7c:	60f8      	str	r0, [r7, #12]
 801ac7e:	60b9      	str	r1, [r7, #8]
 801ac80:	4613      	mov	r3, r2
 801ac82:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 801ac84:	2300      	movs	r3, #0
 801ac86:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 801ac88:	2300      	movs	r3, #0
 801ac8a:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 801ac8c:	2300      	movs	r3, #0
 801ac8e:	61bb      	str	r3, [r7, #24]
 801ac90:	e011      	b.n	801acb6 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 801ac92:	69bb      	ldr	r3, [r7, #24]
 801ac94:	68ba      	ldr	r2, [r7, #8]
 801ac96:	4413      	add	r3, r2
 801ac98:	781a      	ldrb	r2, [r3, #0]
 801ac9a:	69bb      	ldr	r3, [r7, #24]
 801ac9c:	68b9      	ldr	r1, [r7, #8]
 801ac9e:	440b      	add	r3, r1
 801aca0:	43d2      	mvns	r2, r2
 801aca2:	b2d2      	uxtb	r2, r2
 801aca4:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 801aca6:	69bb      	ldr	r3, [r7, #24]
 801aca8:	68fa      	ldr	r2, [r7, #12]
 801acaa:	4413      	add	r3, r2
 801acac:	2200      	movs	r2, #0
 801acae:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 801acb0:	69bb      	ldr	r3, [r7, #24]
 801acb2:	3301      	adds	r3, #1
 801acb4:	61bb      	str	r3, [r7, #24]
 801acb6:	79fb      	ldrb	r3, [r7, #7]
 801acb8:	69ba      	ldr	r2, [r7, #24]
 801acba:	429a      	cmp	r2, r3
 801acbc:	dbe9      	blt.n	801ac92 <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 801acbe:	2300      	movs	r3, #0
 801acc0:	61bb      	str	r3, [r7, #24]
 801acc2:	e049      	b.n	801ad58 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 801acc4:	69bb      	ldr	r3, [r7, #24]
 801acc6:	425a      	negs	r2, r3
 801acc8:	f003 0307 	and.w	r3, r3, #7
 801accc:	f002 0207 	and.w	r2, r2, #7
 801acd0:	bf58      	it	pl
 801acd2:	4253      	negpl	r3, r2
 801acd4:	b2db      	uxtb	r3, r3
 801acd6:	f1c3 0307 	rsb	r3, r3, #7
 801acda:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 801acdc:	69bb      	ldr	r3, [r7, #24]
 801acde:	2b00      	cmp	r3, #0
 801ace0:	da00      	bge.n	801ace4 <payload_integration+0x6e>
 801ace2:	3307      	adds	r3, #7
 801ace4:	10db      	asrs	r3, r3, #3
 801ace6:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 801ace8:	69bb      	ldr	r3, [r7, #24]
 801acea:	3301      	adds	r3, #1
 801acec:	425a      	negs	r2, r3
 801acee:	f003 0307 	and.w	r3, r3, #7
 801acf2:	f002 0207 	and.w	r2, r2, #7
 801acf6:	bf58      	it	pl
 801acf8:	4253      	negpl	r3, r2
 801acfa:	b2db      	uxtb	r3, r3
 801acfc:	f1c3 0307 	rsb	r3, r3, #7
 801ad00:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 801ad02:	69bb      	ldr	r3, [r7, #24]
 801ad04:	3301      	adds	r3, #1
 801ad06:	2b00      	cmp	r3, #0
 801ad08:	da00      	bge.n	801ad0c <payload_integration+0x96>
 801ad0a:	3307      	adds	r3, #7
 801ad0c:	10db      	asrs	r3, r3, #3
 801ad0e:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 801ad10:	7dbb      	ldrb	r3, [r7, #22]
 801ad12:	68ba      	ldr	r2, [r7, #8]
 801ad14:	4413      	add	r3, r2
 801ad16:	781b      	ldrb	r3, [r3, #0]
 801ad18:	461a      	mov	r2, r3
 801ad1a:	7dfb      	ldrb	r3, [r7, #23]
 801ad1c:	fa42 f303 	asr.w	r3, r2, r3
 801ad20:	b2db      	uxtb	r3, r3
 801ad22:	f003 0301 	and.w	r3, r3, #1
 801ad26:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 801ad28:	7ffa      	ldrb	r2, [r7, #31]
 801ad2a:	7cfb      	ldrb	r3, [r7, #19]
 801ad2c:	4053      	eors	r3, r2
 801ad2e:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 801ad30:	7d3b      	ldrb	r3, [r7, #20]
 801ad32:	68fa      	ldr	r2, [r7, #12]
 801ad34:	4413      	add	r3, r2
 801ad36:	781b      	ldrb	r3, [r3, #0]
 801ad38:	b25a      	sxtb	r2, r3
 801ad3a:	7ff9      	ldrb	r1, [r7, #31]
 801ad3c:	7d7b      	ldrb	r3, [r7, #21]
 801ad3e:	fa01 f303 	lsl.w	r3, r1, r3
 801ad42:	b25b      	sxtb	r3, r3
 801ad44:	4313      	orrs	r3, r2
 801ad46:	b259      	sxtb	r1, r3
 801ad48:	7d3b      	ldrb	r3, [r7, #20]
 801ad4a:	68fa      	ldr	r2, [r7, #12]
 801ad4c:	4413      	add	r3, r2
 801ad4e:	b2ca      	uxtb	r2, r1
 801ad50:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 801ad52:	69bb      	ldr	r3, [r7, #24]
 801ad54:	3301      	adds	r3, #1
 801ad56:	61bb      	str	r3, [r7, #24]
 801ad58:	79fb      	ldrb	r3, [r7, #7]
 801ad5a:	00db      	lsls	r3, r3, #3
 801ad5c:	69ba      	ldr	r2, [r7, #24]
 801ad5e:	429a      	cmp	r2, r3
 801ad60:	dbb0      	blt.n	801acc4 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 801ad62:	7ffb      	ldrb	r3, [r7, #31]
 801ad64:	01db      	lsls	r3, r3, #7
 801ad66:	b25a      	sxtb	r2, r3
 801ad68:	7ffb      	ldrb	r3, [r7, #31]
 801ad6a:	019b      	lsls	r3, r3, #6
 801ad6c:	b25b      	sxtb	r3, r3
 801ad6e:	4313      	orrs	r3, r2
 801ad70:	b25b      	sxtb	r3, r3
 801ad72:	7ffa      	ldrb	r2, [r7, #31]
 801ad74:	2a00      	cmp	r2, #0
 801ad76:	d101      	bne.n	801ad7c <payload_integration+0x106>
 801ad78:	2220      	movs	r2, #32
 801ad7a:	e000      	b.n	801ad7e <payload_integration+0x108>
 801ad7c:	2200      	movs	r2, #0
 801ad7e:	4313      	orrs	r3, r2
 801ad80:	b259      	sxtb	r1, r3
 801ad82:	79fb      	ldrb	r3, [r7, #7]
 801ad84:	68fa      	ldr	r2, [r7, #12]
 801ad86:	4413      	add	r3, r2
 801ad88:	b2ca      	uxtb	r2, r1
 801ad8a:	701a      	strb	r2, [r3, #0]
}
 801ad8c:	bf00      	nop
 801ad8e:	3724      	adds	r7, #36	@ 0x24
 801ad90:	46bd      	mov	sp, r7
 801ad92:	bc80      	pop	{r7}
 801ad94:	4770      	bx	lr
	...

0801ad98 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801ad98:	b580      	push	{r7, lr}
 801ad9a:	b084      	sub	sp, #16
 801ad9c:	af00      	add	r7, sp, #0
 801ad9e:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801ada0:	687b      	ldr	r3, [r7, #4]
 801ada2:	2b00      	cmp	r3, #0
 801ada4:	d002      	beq.n	801adac <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801ada6:	4a1c      	ldr	r2, [pc, #112]	@ (801ae18 <SUBGRF_Init+0x80>)
 801ada8:	687b      	ldr	r3, [r7, #4]
 801adaa:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801adac:	2002      	movs	r0, #2
 801adae:	f001 f847 	bl	801be40 <Radio_SMPS_Set>

    RADIO_INIT();
 801adb2:	f7e7 f9c3 	bl	800213c <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 801adb6:	4b19      	ldr	r3, [pc, #100]	@ (801ae1c <SUBGRF_Init+0x84>)
 801adb8:	2200      	movs	r2, #0
 801adba:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801adbc:	2000      	movs	r0, #0
 801adbe:	f000 f97d 	bl	801b0bc <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801adc2:	f7f2 fb25 	bl	800d410 <RBI_IsTCXO>
 801adc6:	4603      	mov	r3, r0
 801adc8:	2b01      	cmp	r3, #1
 801adca:	d112      	bne.n	801adf2 <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 801adcc:	f7f2 fb19 	bl	800d402 <RBI_GetWakeUpTime>
 801add0:	4603      	mov	r3, r0
 801add2:	019b      	lsls	r3, r3, #6
 801add4:	4619      	mov	r1, r3
 801add6:	2001      	movs	r0, #1
 801add8:	f000 fb9e 	bl	801b518 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801addc:	2100      	movs	r1, #0
 801adde:	f640 1011 	movw	r0, #2321	@ 0x911
 801ade2:	f000 febd 	bl	801bb60 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801ade6:	237f      	movs	r3, #127	@ 0x7f
 801ade8:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801adea:	7b38      	ldrb	r0, [r7, #12]
 801adec:	f000 faa4 	bl	801b338 <SUBGRF_Calibrate>
 801adf0:	e009      	b.n	801ae06 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801adf2:	2120      	movs	r1, #32
 801adf4:	f640 1011 	movw	r0, #2321	@ 0x911
 801adf8:	f000 feb2 	bl	801bb60 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801adfc:	2120      	movs	r1, #32
 801adfe:	f640 1012 	movw	r0, #2322	@ 0x912
 801ae02:	f000 fead 	bl	801bb60 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801ae06:	f7f2 fa5b 	bl	800d2c0 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801ae0a:	4b05      	ldr	r3, [pc, #20]	@ (801ae20 <SUBGRF_Init+0x88>)
 801ae0c:	2201      	movs	r2, #1
 801ae0e:	701a      	strb	r2, [r3, #0]
}
 801ae10:	bf00      	nop
 801ae12:	3710      	adds	r7, #16
 801ae14:	46bd      	mov	sp, r7
 801ae16:	bd80      	pop	{r7, pc}
 801ae18:	20001590 	.word	0x20001590
 801ae1c:	2000158c 	.word	0x2000158c
 801ae20:	20001584 	.word	0x20001584

0801ae24 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801ae24:	b480      	push	{r7}
 801ae26:	af00      	add	r7, sp, #0
    return OperatingMode;
 801ae28:	4b02      	ldr	r3, [pc, #8]	@ (801ae34 <SUBGRF_GetOperatingMode+0x10>)
 801ae2a:	781b      	ldrb	r3, [r3, #0]
}
 801ae2c:	4618      	mov	r0, r3
 801ae2e:	46bd      	mov	sp, r7
 801ae30:	bc80      	pop	{r7}
 801ae32:	4770      	bx	lr
 801ae34:	20001584 	.word	0x20001584

0801ae38 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801ae38:	b580      	push	{r7, lr}
 801ae3a:	b082      	sub	sp, #8
 801ae3c:	af00      	add	r7, sp, #0
 801ae3e:	6078      	str	r0, [r7, #4]
 801ae40:	460b      	mov	r3, r1
 801ae42:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801ae44:	78fb      	ldrb	r3, [r7, #3]
 801ae46:	461a      	mov	r2, r3
 801ae48:	6879      	ldr	r1, [r7, #4]
 801ae4a:	2000      	movs	r0, #0
 801ae4c:	f000 fed8 	bl	801bc00 <SUBGRF_WriteBuffer>
}
 801ae50:	bf00      	nop
 801ae52:	3708      	adds	r7, #8
 801ae54:	46bd      	mov	sp, r7
 801ae56:	bd80      	pop	{r7, pc}

0801ae58 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801ae58:	b580      	push	{r7, lr}
 801ae5a:	b086      	sub	sp, #24
 801ae5c:	af00      	add	r7, sp, #0
 801ae5e:	60f8      	str	r0, [r7, #12]
 801ae60:	60b9      	str	r1, [r7, #8]
 801ae62:	4613      	mov	r3, r2
 801ae64:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801ae66:	2300      	movs	r3, #0
 801ae68:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801ae6a:	f107 0317 	add.w	r3, r7, #23
 801ae6e:	4619      	mov	r1, r3
 801ae70:	68b8      	ldr	r0, [r7, #8]
 801ae72:	f000 fdf3 	bl	801ba5c <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801ae76:	68bb      	ldr	r3, [r7, #8]
 801ae78:	781b      	ldrb	r3, [r3, #0]
 801ae7a:	79fa      	ldrb	r2, [r7, #7]
 801ae7c:	429a      	cmp	r2, r3
 801ae7e:	d201      	bcs.n	801ae84 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801ae80:	2301      	movs	r3, #1
 801ae82:	e007      	b.n	801ae94 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801ae84:	7df8      	ldrb	r0, [r7, #23]
 801ae86:	68bb      	ldr	r3, [r7, #8]
 801ae88:	781b      	ldrb	r3, [r3, #0]
 801ae8a:	461a      	mov	r2, r3
 801ae8c:	68f9      	ldr	r1, [r7, #12]
 801ae8e:	f000 fecd 	bl	801bc2c <SUBGRF_ReadBuffer>
    return 0;
 801ae92:	2300      	movs	r3, #0
}
 801ae94:	4618      	mov	r0, r3
 801ae96:	3718      	adds	r7, #24
 801ae98:	46bd      	mov	sp, r7
 801ae9a:	bd80      	pop	{r7, pc}

0801ae9c <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801ae9c:	b580      	push	{r7, lr}
 801ae9e:	b084      	sub	sp, #16
 801aea0:	af00      	add	r7, sp, #0
 801aea2:	60f8      	str	r0, [r7, #12]
 801aea4:	460b      	mov	r3, r1
 801aea6:	607a      	str	r2, [r7, #4]
 801aea8:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801aeaa:	7afb      	ldrb	r3, [r7, #11]
 801aeac:	4619      	mov	r1, r3
 801aeae:	68f8      	ldr	r0, [r7, #12]
 801aeb0:	f7ff ffc2 	bl	801ae38 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801aeb4:	6878      	ldr	r0, [r7, #4]
 801aeb6:	f000 f91f 	bl	801b0f8 <SUBGRF_SetTx>
}
 801aeba:	bf00      	nop
 801aebc:	3710      	adds	r7, #16
 801aebe:	46bd      	mov	sp, r7
 801aec0:	bd80      	pop	{r7, pc}

0801aec2 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801aec2:	b580      	push	{r7, lr}
 801aec4:	b082      	sub	sp, #8
 801aec6:	af00      	add	r7, sp, #0
 801aec8:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801aeca:	2208      	movs	r2, #8
 801aecc:	6879      	ldr	r1, [r7, #4]
 801aece:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801aed2:	f000 fe6d 	bl	801bbb0 <SUBGRF_WriteRegisters>
    return 0;
 801aed6:	2300      	movs	r3, #0
}
 801aed8:	4618      	mov	r0, r3
 801aeda:	3708      	adds	r7, #8
 801aedc:	46bd      	mov	sp, r7
 801aede:	bd80      	pop	{r7, pc}

0801aee0 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801aee0:	b580      	push	{r7, lr}
 801aee2:	b084      	sub	sp, #16
 801aee4:	af00      	add	r7, sp, #0
 801aee6:	4603      	mov	r3, r0
 801aee8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801aeea:	88fb      	ldrh	r3, [r7, #6]
 801aeec:	0a1b      	lsrs	r3, r3, #8
 801aeee:	b29b      	uxth	r3, r3
 801aef0:	b2db      	uxtb	r3, r3
 801aef2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801aef4:	88fb      	ldrh	r3, [r7, #6]
 801aef6:	b2db      	uxtb	r3, r3
 801aef8:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801aefa:	f000 fb97 	bl	801b62c <SUBGRF_GetPacketType>
 801aefe:	4603      	mov	r3, r0
 801af00:	2b00      	cmp	r3, #0
 801af02:	d108      	bne.n	801af16 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801af04:	f107 030c 	add.w	r3, r7, #12
 801af08:	2202      	movs	r2, #2
 801af0a:	4619      	mov	r1, r3
 801af0c:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801af10:	f000 fe4e 	bl	801bbb0 <SUBGRF_WriteRegisters>
            break;
 801af14:	e000      	b.n	801af18 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801af16:	bf00      	nop
    }
}
 801af18:	bf00      	nop
 801af1a:	3710      	adds	r7, #16
 801af1c:	46bd      	mov	sp, r7
 801af1e:	bd80      	pop	{r7, pc}

0801af20 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801af20:	b580      	push	{r7, lr}
 801af22:	b084      	sub	sp, #16
 801af24:	af00      	add	r7, sp, #0
 801af26:	4603      	mov	r3, r0
 801af28:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801af2a:	88fb      	ldrh	r3, [r7, #6]
 801af2c:	0a1b      	lsrs	r3, r3, #8
 801af2e:	b29b      	uxth	r3, r3
 801af30:	b2db      	uxtb	r3, r3
 801af32:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801af34:	88fb      	ldrh	r3, [r7, #6]
 801af36:	b2db      	uxtb	r3, r3
 801af38:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801af3a:	f000 fb77 	bl	801b62c <SUBGRF_GetPacketType>
 801af3e:	4603      	mov	r3, r0
 801af40:	2b00      	cmp	r3, #0
 801af42:	d108      	bne.n	801af56 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801af44:	f107 030c 	add.w	r3, r7, #12
 801af48:	2202      	movs	r2, #2
 801af4a:	4619      	mov	r1, r3
 801af4c:	f240 60be 	movw	r0, #1726	@ 0x6be
 801af50:	f000 fe2e 	bl	801bbb0 <SUBGRF_WriteRegisters>
            break;
 801af54:	e000      	b.n	801af58 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801af56:	bf00      	nop
    }
}
 801af58:	bf00      	nop
 801af5a:	3710      	adds	r7, #16
 801af5c:	46bd      	mov	sp, r7
 801af5e:	bd80      	pop	{r7, pc}

0801af60 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801af60:	b580      	push	{r7, lr}
 801af62:	b084      	sub	sp, #16
 801af64:	af00      	add	r7, sp, #0
 801af66:	4603      	mov	r3, r0
 801af68:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801af6a:	2300      	movs	r3, #0
 801af6c:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801af6e:	f000 fb5d 	bl	801b62c <SUBGRF_GetPacketType>
 801af72:	4603      	mov	r3, r0
 801af74:	2b00      	cmp	r3, #0
 801af76:	d121      	bne.n	801afbc <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801af78:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801af7c:	f000 fe04 	bl	801bb88 <SUBGRF_ReadRegister>
 801af80:	4603      	mov	r3, r0
 801af82:	f023 0301 	bic.w	r3, r3, #1
 801af86:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801af88:	88fb      	ldrh	r3, [r7, #6]
 801af8a:	0a1b      	lsrs	r3, r3, #8
 801af8c:	b29b      	uxth	r3, r3
 801af8e:	b25b      	sxtb	r3, r3
 801af90:	f003 0301 	and.w	r3, r3, #1
 801af94:	b25a      	sxtb	r2, r3
 801af96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801af9a:	4313      	orrs	r3, r2
 801af9c:	b25b      	sxtb	r3, r3
 801af9e:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801afa0:	7bfb      	ldrb	r3, [r7, #15]
 801afa2:	4619      	mov	r1, r3
 801afa4:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801afa8:	f000 fdda 	bl	801bb60 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801afac:	88fb      	ldrh	r3, [r7, #6]
 801afae:	b2db      	uxtb	r3, r3
 801afb0:	4619      	mov	r1, r3
 801afb2:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801afb6:	f000 fdd3 	bl	801bb60 <SUBGRF_WriteRegister>
            break;
 801afba:	e000      	b.n	801afbe <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801afbc:	bf00      	nop
    }
}
 801afbe:	bf00      	nop
 801afc0:	3710      	adds	r7, #16
 801afc2:	46bd      	mov	sp, r7
 801afc4:	bd80      	pop	{r7, pc}

0801afc6 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801afc6:	b580      	push	{r7, lr}
 801afc8:	b082      	sub	sp, #8
 801afca:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801afcc:	2300      	movs	r3, #0
 801afce:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801afd0:	2300      	movs	r3, #0
 801afd2:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801afd4:	2300      	movs	r3, #0
 801afd6:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801afd8:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801afdc:	f000 fdd4 	bl	801bb88 <SUBGRF_ReadRegister>
 801afe0:	4603      	mov	r3, r0
 801afe2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801afe4:	79fb      	ldrb	r3, [r7, #7]
 801afe6:	f023 0301 	bic.w	r3, r3, #1
 801afea:	b2db      	uxtb	r3, r3
 801afec:	4619      	mov	r1, r3
 801afee:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801aff2:	f000 fdb5 	bl	801bb60 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801aff6:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801affa:	f000 fdc5 	bl	801bb88 <SUBGRF_ReadRegister>
 801affe:	4603      	mov	r3, r0
 801b000:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801b002:	79bb      	ldrb	r3, [r7, #6]
 801b004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801b008:	b2db      	uxtb	r3, r3
 801b00a:	4619      	mov	r1, r3
 801b00c:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801b010:	f000 fda6 	bl	801bb60 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801b014:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801b018:	f000 f890 	bl	801b13c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801b01c:	463b      	mov	r3, r7
 801b01e:	2204      	movs	r2, #4
 801b020:	4619      	mov	r1, r3
 801b022:	f640 0019 	movw	r0, #2073	@ 0x819
 801b026:	f000 fdd7 	bl	801bbd8 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801b02a:	2000      	movs	r0, #0
 801b02c:	f000 f846 	bl	801b0bc <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801b030:	79fb      	ldrb	r3, [r7, #7]
 801b032:	4619      	mov	r1, r3
 801b034:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801b038:	f000 fd92 	bl	801bb60 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801b03c:	79bb      	ldrb	r3, [r7, #6]
 801b03e:	4619      	mov	r1, r3
 801b040:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801b044:	f000 fd8c 	bl	801bb60 <SUBGRF_WriteRegister>

    return number;
 801b048:	683b      	ldr	r3, [r7, #0]
}
 801b04a:	4618      	mov	r0, r3
 801b04c:	3708      	adds	r7, #8
 801b04e:	46bd      	mov	sp, r7
 801b050:	bd80      	pop	{r7, pc}
	...

0801b054 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801b054:	b580      	push	{r7, lr}
 801b056:	b084      	sub	sp, #16
 801b058:	af00      	add	r7, sp, #0
 801b05a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801b05c:	2000      	movs	r0, #0
 801b05e:	f7f2 f96d 	bl	800d33c <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801b062:	2002      	movs	r0, #2
 801b064:	f000 feec 	bl	801be40 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b068:	793b      	ldrb	r3, [r7, #4]
 801b06a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b06e:	b2db      	uxtb	r3, r3
 801b070:	009b      	lsls	r3, r3, #2
 801b072:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801b074:	793b      	ldrb	r3, [r7, #4]
 801b076:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b07a:	b2db      	uxtb	r3, r3
 801b07c:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b07e:	b25b      	sxtb	r3, r3
 801b080:	4313      	orrs	r3, r2
 801b082:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801b084:	793b      	ldrb	r3, [r7, #4]
 801b086:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b08a:	b2db      	uxtb	r3, r3
 801b08c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801b08e:	4313      	orrs	r3, r2
 801b090:	b25b      	sxtb	r3, r3
 801b092:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b094:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801b096:	f107 020f 	add.w	r2, r7, #15
 801b09a:	2301      	movs	r3, #1
 801b09c:	2184      	movs	r1, #132	@ 0x84
 801b09e:	4805      	ldr	r0, [pc, #20]	@ (801b0b4 <SUBGRF_SetSleep+0x60>)
 801b0a0:	f7ee ff06 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 801b0a4:	4b04      	ldr	r3, [pc, #16]	@ (801b0b8 <SUBGRF_SetSleep+0x64>)
 801b0a6:	2200      	movs	r2, #0
 801b0a8:	701a      	strb	r2, [r3, #0]
}
 801b0aa:	bf00      	nop
 801b0ac:	3710      	adds	r7, #16
 801b0ae:	46bd      	mov	sp, r7
 801b0b0:	bd80      	pop	{r7, pc}
 801b0b2:	bf00      	nop
 801b0b4:	20000404 	.word	0x20000404
 801b0b8:	20001584 	.word	0x20001584

0801b0bc <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801b0bc:	b580      	push	{r7, lr}
 801b0be:	b082      	sub	sp, #8
 801b0c0:	af00      	add	r7, sp, #0
 801b0c2:	4603      	mov	r3, r0
 801b0c4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801b0c6:	1dfa      	adds	r2, r7, #7
 801b0c8:	2301      	movs	r3, #1
 801b0ca:	2180      	movs	r1, #128	@ 0x80
 801b0cc:	4808      	ldr	r0, [pc, #32]	@ (801b0f0 <SUBGRF_SetStandby+0x34>)
 801b0ce:	f7ee feef 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 801b0d2:	79fb      	ldrb	r3, [r7, #7]
 801b0d4:	2b00      	cmp	r3, #0
 801b0d6:	d103      	bne.n	801b0e0 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801b0d8:	4b06      	ldr	r3, [pc, #24]	@ (801b0f4 <SUBGRF_SetStandby+0x38>)
 801b0da:	2201      	movs	r2, #1
 801b0dc:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801b0de:	e002      	b.n	801b0e6 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801b0e0:	4b04      	ldr	r3, [pc, #16]	@ (801b0f4 <SUBGRF_SetStandby+0x38>)
 801b0e2:	2202      	movs	r2, #2
 801b0e4:	701a      	strb	r2, [r3, #0]
}
 801b0e6:	bf00      	nop
 801b0e8:	3708      	adds	r7, #8
 801b0ea:	46bd      	mov	sp, r7
 801b0ec:	bd80      	pop	{r7, pc}
 801b0ee:	bf00      	nop
 801b0f0:	20000404 	.word	0x20000404
 801b0f4:	20001584 	.word	0x20001584

0801b0f8 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801b0f8:	b580      	push	{r7, lr}
 801b0fa:	b084      	sub	sp, #16
 801b0fc:	af00      	add	r7, sp, #0
 801b0fe:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801b100:	4b0c      	ldr	r3, [pc, #48]	@ (801b134 <SUBGRF_SetTx+0x3c>)
 801b102:	2204      	movs	r2, #4
 801b104:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b106:	687b      	ldr	r3, [r7, #4]
 801b108:	0c1b      	lsrs	r3, r3, #16
 801b10a:	b2db      	uxtb	r3, r3
 801b10c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b10e:	687b      	ldr	r3, [r7, #4]
 801b110:	0a1b      	lsrs	r3, r3, #8
 801b112:	b2db      	uxtb	r3, r3
 801b114:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b116:	687b      	ldr	r3, [r7, #4]
 801b118:	b2db      	uxtb	r3, r3
 801b11a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801b11c:	f107 020c 	add.w	r2, r7, #12
 801b120:	2303      	movs	r3, #3
 801b122:	2183      	movs	r1, #131	@ 0x83
 801b124:	4804      	ldr	r0, [pc, #16]	@ (801b138 <SUBGRF_SetTx+0x40>)
 801b126:	f7ee fec3 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b12a:	bf00      	nop
 801b12c:	3710      	adds	r7, #16
 801b12e:	46bd      	mov	sp, r7
 801b130:	bd80      	pop	{r7, pc}
 801b132:	bf00      	nop
 801b134:	20001584 	.word	0x20001584
 801b138:	20000404 	.word	0x20000404

0801b13c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801b13c:	b580      	push	{r7, lr}
 801b13e:	b084      	sub	sp, #16
 801b140:	af00      	add	r7, sp, #0
 801b142:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801b144:	4b0c      	ldr	r3, [pc, #48]	@ (801b178 <SUBGRF_SetRx+0x3c>)
 801b146:	2205      	movs	r2, #5
 801b148:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b14a:	687b      	ldr	r3, [r7, #4]
 801b14c:	0c1b      	lsrs	r3, r3, #16
 801b14e:	b2db      	uxtb	r3, r3
 801b150:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b152:	687b      	ldr	r3, [r7, #4]
 801b154:	0a1b      	lsrs	r3, r3, #8
 801b156:	b2db      	uxtb	r3, r3
 801b158:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b15a:	687b      	ldr	r3, [r7, #4]
 801b15c:	b2db      	uxtb	r3, r3
 801b15e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801b160:	f107 020c 	add.w	r2, r7, #12
 801b164:	2303      	movs	r3, #3
 801b166:	2182      	movs	r1, #130	@ 0x82
 801b168:	4804      	ldr	r0, [pc, #16]	@ (801b17c <SUBGRF_SetRx+0x40>)
 801b16a:	f7ee fea1 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b16e:	bf00      	nop
 801b170:	3710      	adds	r7, #16
 801b172:	46bd      	mov	sp, r7
 801b174:	bd80      	pop	{r7, pc}
 801b176:	bf00      	nop
 801b178:	20001584 	.word	0x20001584
 801b17c:	20000404 	.word	0x20000404

0801b180 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801b180:	b580      	push	{r7, lr}
 801b182:	b084      	sub	sp, #16
 801b184:	af00      	add	r7, sp, #0
 801b186:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801b188:	4b0e      	ldr	r3, [pc, #56]	@ (801b1c4 <SUBGRF_SetRxBoosted+0x44>)
 801b18a:	2205      	movs	r2, #5
 801b18c:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801b18e:	2197      	movs	r1, #151	@ 0x97
 801b190:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801b194:	f000 fce4 	bl	801bb60 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b198:	687b      	ldr	r3, [r7, #4]
 801b19a:	0c1b      	lsrs	r3, r3, #16
 801b19c:	b2db      	uxtb	r3, r3
 801b19e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b1a0:	687b      	ldr	r3, [r7, #4]
 801b1a2:	0a1b      	lsrs	r3, r3, #8
 801b1a4:	b2db      	uxtb	r3, r3
 801b1a6:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b1a8:	687b      	ldr	r3, [r7, #4]
 801b1aa:	b2db      	uxtb	r3, r3
 801b1ac:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801b1ae:	f107 020c 	add.w	r2, r7, #12
 801b1b2:	2303      	movs	r3, #3
 801b1b4:	2182      	movs	r1, #130	@ 0x82
 801b1b6:	4804      	ldr	r0, [pc, #16]	@ (801b1c8 <SUBGRF_SetRxBoosted+0x48>)
 801b1b8:	f7ee fe7a 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b1bc:	bf00      	nop
 801b1be:	3710      	adds	r7, #16
 801b1c0:	46bd      	mov	sp, r7
 801b1c2:	bd80      	pop	{r7, pc}
 801b1c4:	20001584 	.word	0x20001584
 801b1c8:	20000404 	.word	0x20000404

0801b1cc <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801b1cc:	b580      	push	{r7, lr}
 801b1ce:	b084      	sub	sp, #16
 801b1d0:	af00      	add	r7, sp, #0
 801b1d2:	6078      	str	r0, [r7, #4]
 801b1d4:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801b1d6:	687b      	ldr	r3, [r7, #4]
 801b1d8:	0c1b      	lsrs	r3, r3, #16
 801b1da:	b2db      	uxtb	r3, r3
 801b1dc:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801b1de:	687b      	ldr	r3, [r7, #4]
 801b1e0:	0a1b      	lsrs	r3, r3, #8
 801b1e2:	b2db      	uxtb	r3, r3
 801b1e4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801b1e6:	687b      	ldr	r3, [r7, #4]
 801b1e8:	b2db      	uxtb	r3, r3
 801b1ea:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801b1ec:	683b      	ldr	r3, [r7, #0]
 801b1ee:	0c1b      	lsrs	r3, r3, #16
 801b1f0:	b2db      	uxtb	r3, r3
 801b1f2:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801b1f4:	683b      	ldr	r3, [r7, #0]
 801b1f6:	0a1b      	lsrs	r3, r3, #8
 801b1f8:	b2db      	uxtb	r3, r3
 801b1fa:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801b1fc:	683b      	ldr	r3, [r7, #0]
 801b1fe:	b2db      	uxtb	r3, r3
 801b200:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801b202:	f107 0208 	add.w	r2, r7, #8
 801b206:	2306      	movs	r3, #6
 801b208:	2194      	movs	r1, #148	@ 0x94
 801b20a:	4805      	ldr	r0, [pc, #20]	@ (801b220 <SUBGRF_SetRxDutyCycle+0x54>)
 801b20c:	f7ee fe50 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 801b210:	4b04      	ldr	r3, [pc, #16]	@ (801b224 <SUBGRF_SetRxDutyCycle+0x58>)
 801b212:	2206      	movs	r2, #6
 801b214:	701a      	strb	r2, [r3, #0]
}
 801b216:	bf00      	nop
 801b218:	3710      	adds	r7, #16
 801b21a:	46bd      	mov	sp, r7
 801b21c:	bd80      	pop	{r7, pc}
 801b21e:	bf00      	nop
 801b220:	20000404 	.word	0x20000404
 801b224:	20001584 	.word	0x20001584

0801b228 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801b228:	b580      	push	{r7, lr}
 801b22a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801b22c:	2300      	movs	r3, #0
 801b22e:	2200      	movs	r2, #0
 801b230:	21c5      	movs	r1, #197	@ 0xc5
 801b232:	4804      	ldr	r0, [pc, #16]	@ (801b244 <SUBGRF_SetCad+0x1c>)
 801b234:	f7ee fe3c 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 801b238:	4b03      	ldr	r3, [pc, #12]	@ (801b248 <SUBGRF_SetCad+0x20>)
 801b23a:	2207      	movs	r2, #7
 801b23c:	701a      	strb	r2, [r3, #0]
}
 801b23e:	bf00      	nop
 801b240:	bd80      	pop	{r7, pc}
 801b242:	bf00      	nop
 801b244:	20000404 	.word	0x20000404
 801b248:	20001584 	.word	0x20001584

0801b24c <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801b24c:	b580      	push	{r7, lr}
 801b24e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801b250:	2300      	movs	r3, #0
 801b252:	2200      	movs	r2, #0
 801b254:	21d1      	movs	r1, #209	@ 0xd1
 801b256:	4802      	ldr	r0, [pc, #8]	@ (801b260 <SUBGRF_SetTxContinuousWave+0x14>)
 801b258:	f7ee fe2a 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b25c:	bf00      	nop
 801b25e:	bd80      	pop	{r7, pc}
 801b260:	20000404 	.word	0x20000404

0801b264 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801b264:	b580      	push	{r7, lr}
 801b266:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801b268:	2300      	movs	r3, #0
 801b26a:	2200      	movs	r2, #0
 801b26c:	21d2      	movs	r1, #210	@ 0xd2
 801b26e:	4802      	ldr	r0, [pc, #8]	@ (801b278 <SUBGRF_SetTxInfinitePreamble+0x14>)
 801b270:	f7ee fe1e 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b274:	bf00      	nop
 801b276:	bd80      	pop	{r7, pc}
 801b278:	20000404 	.word	0x20000404

0801b27c <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801b27c:	b580      	push	{r7, lr}
 801b27e:	b082      	sub	sp, #8
 801b280:	af00      	add	r7, sp, #0
 801b282:	4603      	mov	r3, r0
 801b284:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801b286:	1dfa      	adds	r2, r7, #7
 801b288:	2301      	movs	r3, #1
 801b28a:	219f      	movs	r1, #159	@ 0x9f
 801b28c:	4803      	ldr	r0, [pc, #12]	@ (801b29c <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 801b28e:	f7ee fe0f 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b292:	bf00      	nop
 801b294:	3708      	adds	r7, #8
 801b296:	46bd      	mov	sp, r7
 801b298:	bd80      	pop	{r7, pc}
 801b29a:	bf00      	nop
 801b29c:	20000404 	.word	0x20000404

0801b2a0 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801b2a0:	b580      	push	{r7, lr}
 801b2a2:	b084      	sub	sp, #16
 801b2a4:	af00      	add	r7, sp, #0
 801b2a6:	4603      	mov	r3, r0
 801b2a8:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801b2aa:	1dfa      	adds	r2, r7, #7
 801b2ac:	2301      	movs	r3, #1
 801b2ae:	21a0      	movs	r1, #160	@ 0xa0
 801b2b0:	4813      	ldr	r0, [pc, #76]	@ (801b300 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 801b2b2:	f7ee fdfd 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 801b2b6:	79fb      	ldrb	r3, [r7, #7]
 801b2b8:	2b3f      	cmp	r3, #63	@ 0x3f
 801b2ba:	d91c      	bls.n	801b2f6 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801b2bc:	79fb      	ldrb	r3, [r7, #7]
 801b2be:	085b      	lsrs	r3, r3, #1
 801b2c0:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801b2c2:	2300      	movs	r3, #0
 801b2c4:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801b2c6:	2300      	movs	r3, #0
 801b2c8:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801b2ca:	e005      	b.n	801b2d8 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801b2cc:	7bfb      	ldrb	r3, [r7, #15]
 801b2ce:	089b      	lsrs	r3, r3, #2
 801b2d0:	73fb      	strb	r3, [r7, #15]
            exp++;
 801b2d2:	7bbb      	ldrb	r3, [r7, #14]
 801b2d4:	3301      	adds	r3, #1
 801b2d6:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801b2d8:	7bfb      	ldrb	r3, [r7, #15]
 801b2da:	2b1f      	cmp	r3, #31
 801b2dc:	d8f6      	bhi.n	801b2cc <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801b2de:	7bfb      	ldrb	r3, [r7, #15]
 801b2e0:	00db      	lsls	r3, r3, #3
 801b2e2:	b2da      	uxtb	r2, r3
 801b2e4:	7bbb      	ldrb	r3, [r7, #14]
 801b2e6:	4413      	add	r3, r2
 801b2e8:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801b2ea:	7b7b      	ldrb	r3, [r7, #13]
 801b2ec:	4619      	mov	r1, r3
 801b2ee:	f240 7006 	movw	r0, #1798	@ 0x706
 801b2f2:	f000 fc35 	bl	801bb60 <SUBGRF_WriteRegister>
    }
}
 801b2f6:	bf00      	nop
 801b2f8:	3710      	adds	r7, #16
 801b2fa:	46bd      	mov	sp, r7
 801b2fc:	bd80      	pop	{r7, pc}
 801b2fe:	bf00      	nop
 801b300:	20000404 	.word	0x20000404

0801b304 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801b304:	b580      	push	{r7, lr}
 801b306:	b082      	sub	sp, #8
 801b308:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 801b30a:	f7f2 f888 	bl	800d41e <RBI_IsDCDC>
 801b30e:	4603      	mov	r3, r0
 801b310:	2b01      	cmp	r3, #1
 801b312:	d102      	bne.n	801b31a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801b314:	2301      	movs	r3, #1
 801b316:	71fb      	strb	r3, [r7, #7]
 801b318:	e001      	b.n	801b31e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801b31a:	2300      	movs	r3, #0
 801b31c:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801b31e:	1dfa      	adds	r2, r7, #7
 801b320:	2301      	movs	r3, #1
 801b322:	2196      	movs	r1, #150	@ 0x96
 801b324:	4803      	ldr	r0, [pc, #12]	@ (801b334 <SUBGRF_SetRegulatorMode+0x30>)
 801b326:	f7ee fdc3 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b32a:	bf00      	nop
 801b32c:	3708      	adds	r7, #8
 801b32e:	46bd      	mov	sp, r7
 801b330:	bd80      	pop	{r7, pc}
 801b332:	bf00      	nop
 801b334:	20000404 	.word	0x20000404

0801b338 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801b338:	b580      	push	{r7, lr}
 801b33a:	b084      	sub	sp, #16
 801b33c:	af00      	add	r7, sp, #0
 801b33e:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b340:	793b      	ldrb	r3, [r7, #4]
 801b342:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801b346:	b2db      	uxtb	r3, r3
 801b348:	019b      	lsls	r3, r3, #6
 801b34a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b34c:	793b      	ldrb	r3, [r7, #4]
 801b34e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801b352:	b2db      	uxtb	r3, r3
 801b354:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b356:	b25b      	sxtb	r3, r3
 801b358:	4313      	orrs	r3, r2
 801b35a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b35c:	793b      	ldrb	r3, [r7, #4]
 801b35e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801b362:	b2db      	uxtb	r3, r3
 801b364:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b366:	b25b      	sxtb	r3, r3
 801b368:	4313      	orrs	r3, r2
 801b36a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b36c:	793b      	ldrb	r3, [r7, #4]
 801b36e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801b372:	b2db      	uxtb	r3, r3
 801b374:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b376:	b25b      	sxtb	r3, r3
 801b378:	4313      	orrs	r3, r2
 801b37a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b37c:	793b      	ldrb	r3, [r7, #4]
 801b37e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b382:	b2db      	uxtb	r3, r3
 801b384:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b386:	b25b      	sxtb	r3, r3
 801b388:	4313      	orrs	r3, r2
 801b38a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b38c:	793b      	ldrb	r3, [r7, #4]
 801b38e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b392:	b2db      	uxtb	r3, r3
 801b394:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b396:	b25b      	sxtb	r3, r3
 801b398:	4313      	orrs	r3, r2
 801b39a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801b39c:	793b      	ldrb	r3, [r7, #4]
 801b39e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b3a2:	b2db      	uxtb	r3, r3
 801b3a4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b3a6:	4313      	orrs	r3, r2
 801b3a8:	b25b      	sxtb	r3, r3
 801b3aa:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b3ac:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801b3ae:	f107 020f 	add.w	r2, r7, #15
 801b3b2:	2301      	movs	r3, #1
 801b3b4:	2189      	movs	r1, #137	@ 0x89
 801b3b6:	4803      	ldr	r0, [pc, #12]	@ (801b3c4 <SUBGRF_Calibrate+0x8c>)
 801b3b8:	f7ee fd7a 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b3bc:	bf00      	nop
 801b3be:	3710      	adds	r7, #16
 801b3c0:	46bd      	mov	sp, r7
 801b3c2:	bd80      	pop	{r7, pc}
 801b3c4:	20000404 	.word	0x20000404

0801b3c8 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801b3c8:	b580      	push	{r7, lr}
 801b3ca:	b084      	sub	sp, #16
 801b3cc:	af00      	add	r7, sp, #0
 801b3ce:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801b3d0:	687b      	ldr	r3, [r7, #4]
 801b3d2:	4a1b      	ldr	r2, [pc, #108]	@ (801b440 <SUBGRF_CalibrateImage+0x78>)
 801b3d4:	4293      	cmp	r3, r2
 801b3d6:	d904      	bls.n	801b3e2 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801b3d8:	23e1      	movs	r3, #225	@ 0xe1
 801b3da:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801b3dc:	23e9      	movs	r3, #233	@ 0xe9
 801b3de:	737b      	strb	r3, [r7, #13]
 801b3e0:	e022      	b.n	801b428 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 801b3e2:	687b      	ldr	r3, [r7, #4]
 801b3e4:	4a17      	ldr	r2, [pc, #92]	@ (801b444 <SUBGRF_CalibrateImage+0x7c>)
 801b3e6:	4293      	cmp	r3, r2
 801b3e8:	d904      	bls.n	801b3f4 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801b3ea:	23d7      	movs	r3, #215	@ 0xd7
 801b3ec:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801b3ee:	23db      	movs	r3, #219	@ 0xdb
 801b3f0:	737b      	strb	r3, [r7, #13]
 801b3f2:	e019      	b.n	801b428 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 801b3f4:	687b      	ldr	r3, [r7, #4]
 801b3f6:	4a14      	ldr	r2, [pc, #80]	@ (801b448 <SUBGRF_CalibrateImage+0x80>)
 801b3f8:	4293      	cmp	r3, r2
 801b3fa:	d904      	bls.n	801b406 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801b3fc:	23c1      	movs	r3, #193	@ 0xc1
 801b3fe:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801b400:	23c5      	movs	r3, #197	@ 0xc5
 801b402:	737b      	strb	r3, [r7, #13]
 801b404:	e010      	b.n	801b428 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801b406:	687b      	ldr	r3, [r7, #4]
 801b408:	4a10      	ldr	r2, [pc, #64]	@ (801b44c <SUBGRF_CalibrateImage+0x84>)
 801b40a:	4293      	cmp	r3, r2
 801b40c:	d904      	bls.n	801b418 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801b40e:	2375      	movs	r3, #117	@ 0x75
 801b410:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801b412:	2381      	movs	r3, #129	@ 0x81
 801b414:	737b      	strb	r3, [r7, #13]
 801b416:	e007      	b.n	801b428 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801b418:	687b      	ldr	r3, [r7, #4]
 801b41a:	4a0d      	ldr	r2, [pc, #52]	@ (801b450 <SUBGRF_CalibrateImage+0x88>)
 801b41c:	4293      	cmp	r3, r2
 801b41e:	d903      	bls.n	801b428 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 801b420:	236b      	movs	r3, #107	@ 0x6b
 801b422:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801b424:	236f      	movs	r3, #111	@ 0x6f
 801b426:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801b428:	f107 020c 	add.w	r2, r7, #12
 801b42c:	2302      	movs	r3, #2
 801b42e:	2198      	movs	r1, #152	@ 0x98
 801b430:	4808      	ldr	r0, [pc, #32]	@ (801b454 <SUBGRF_CalibrateImage+0x8c>)
 801b432:	f7ee fd3d 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b436:	bf00      	nop
 801b438:	3710      	adds	r7, #16
 801b43a:	46bd      	mov	sp, r7
 801b43c:	bd80      	pop	{r7, pc}
 801b43e:	bf00      	nop
 801b440:	35a4e900 	.word	0x35a4e900
 801b444:	32a9f880 	.word	0x32a9f880
 801b448:	2de54480 	.word	0x2de54480
 801b44c:	1b6b0b00 	.word	0x1b6b0b00
 801b450:	1954fc40 	.word	0x1954fc40
 801b454:	20000404 	.word	0x20000404

0801b458 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801b458:	b590      	push	{r4, r7, lr}
 801b45a:	b085      	sub	sp, #20
 801b45c:	af00      	add	r7, sp, #0
 801b45e:	4604      	mov	r4, r0
 801b460:	4608      	mov	r0, r1
 801b462:	4611      	mov	r1, r2
 801b464:	461a      	mov	r2, r3
 801b466:	4623      	mov	r3, r4
 801b468:	71fb      	strb	r3, [r7, #7]
 801b46a:	4603      	mov	r3, r0
 801b46c:	71bb      	strb	r3, [r7, #6]
 801b46e:	460b      	mov	r3, r1
 801b470:	717b      	strb	r3, [r7, #5]
 801b472:	4613      	mov	r3, r2
 801b474:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801b476:	79fb      	ldrb	r3, [r7, #7]
 801b478:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801b47a:	79bb      	ldrb	r3, [r7, #6]
 801b47c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801b47e:	797b      	ldrb	r3, [r7, #5]
 801b480:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801b482:	793b      	ldrb	r3, [r7, #4]
 801b484:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801b486:	f107 020c 	add.w	r2, r7, #12
 801b48a:	2304      	movs	r3, #4
 801b48c:	2195      	movs	r1, #149	@ 0x95
 801b48e:	4803      	ldr	r0, [pc, #12]	@ (801b49c <SUBGRF_SetPaConfig+0x44>)
 801b490:	f7ee fd0e 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b494:	bf00      	nop
 801b496:	3714      	adds	r7, #20
 801b498:	46bd      	mov	sp, r7
 801b49a:	bd90      	pop	{r4, r7, pc}
 801b49c:	20000404 	.word	0x20000404

0801b4a0 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801b4a0:	b590      	push	{r4, r7, lr}
 801b4a2:	b085      	sub	sp, #20
 801b4a4:	af00      	add	r7, sp, #0
 801b4a6:	4604      	mov	r4, r0
 801b4a8:	4608      	mov	r0, r1
 801b4aa:	4611      	mov	r1, r2
 801b4ac:	461a      	mov	r2, r3
 801b4ae:	4623      	mov	r3, r4
 801b4b0:	80fb      	strh	r3, [r7, #6]
 801b4b2:	4603      	mov	r3, r0
 801b4b4:	80bb      	strh	r3, [r7, #4]
 801b4b6:	460b      	mov	r3, r1
 801b4b8:	807b      	strh	r3, [r7, #2]
 801b4ba:	4613      	mov	r3, r2
 801b4bc:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801b4be:	88fb      	ldrh	r3, [r7, #6]
 801b4c0:	0a1b      	lsrs	r3, r3, #8
 801b4c2:	b29b      	uxth	r3, r3
 801b4c4:	b2db      	uxtb	r3, r3
 801b4c6:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801b4c8:	88fb      	ldrh	r3, [r7, #6]
 801b4ca:	b2db      	uxtb	r3, r3
 801b4cc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801b4ce:	88bb      	ldrh	r3, [r7, #4]
 801b4d0:	0a1b      	lsrs	r3, r3, #8
 801b4d2:	b29b      	uxth	r3, r3
 801b4d4:	b2db      	uxtb	r3, r3
 801b4d6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801b4d8:	88bb      	ldrh	r3, [r7, #4]
 801b4da:	b2db      	uxtb	r3, r3
 801b4dc:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801b4de:	887b      	ldrh	r3, [r7, #2]
 801b4e0:	0a1b      	lsrs	r3, r3, #8
 801b4e2:	b29b      	uxth	r3, r3
 801b4e4:	b2db      	uxtb	r3, r3
 801b4e6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801b4e8:	887b      	ldrh	r3, [r7, #2]
 801b4ea:	b2db      	uxtb	r3, r3
 801b4ec:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801b4ee:	883b      	ldrh	r3, [r7, #0]
 801b4f0:	0a1b      	lsrs	r3, r3, #8
 801b4f2:	b29b      	uxth	r3, r3
 801b4f4:	b2db      	uxtb	r3, r3
 801b4f6:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801b4f8:	883b      	ldrh	r3, [r7, #0]
 801b4fa:	b2db      	uxtb	r3, r3
 801b4fc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801b4fe:	f107 0208 	add.w	r2, r7, #8
 801b502:	2308      	movs	r3, #8
 801b504:	2108      	movs	r1, #8
 801b506:	4803      	ldr	r0, [pc, #12]	@ (801b514 <SUBGRF_SetDioIrqParams+0x74>)
 801b508:	f7ee fcd2 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b50c:	bf00      	nop
 801b50e:	3714      	adds	r7, #20
 801b510:	46bd      	mov	sp, r7
 801b512:	bd90      	pop	{r4, r7, pc}
 801b514:	20000404 	.word	0x20000404

0801b518 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801b518:	b580      	push	{r7, lr}
 801b51a:	b084      	sub	sp, #16
 801b51c:	af00      	add	r7, sp, #0
 801b51e:	4603      	mov	r3, r0
 801b520:	6039      	str	r1, [r7, #0]
 801b522:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801b524:	79fb      	ldrb	r3, [r7, #7]
 801b526:	f003 0307 	and.w	r3, r3, #7
 801b52a:	b2db      	uxtb	r3, r3
 801b52c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b52e:	683b      	ldr	r3, [r7, #0]
 801b530:	0c1b      	lsrs	r3, r3, #16
 801b532:	b2db      	uxtb	r3, r3
 801b534:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b536:	683b      	ldr	r3, [r7, #0]
 801b538:	0a1b      	lsrs	r3, r3, #8
 801b53a:	b2db      	uxtb	r3, r3
 801b53c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801b53e:	683b      	ldr	r3, [r7, #0]
 801b540:	b2db      	uxtb	r3, r3
 801b542:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801b544:	f107 020c 	add.w	r2, r7, #12
 801b548:	2304      	movs	r3, #4
 801b54a:	2197      	movs	r1, #151	@ 0x97
 801b54c:	4803      	ldr	r0, [pc, #12]	@ (801b55c <SUBGRF_SetTcxoMode+0x44>)
 801b54e:	f7ee fcaf 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b552:	bf00      	nop
 801b554:	3710      	adds	r7, #16
 801b556:	46bd      	mov	sp, r7
 801b558:	bd80      	pop	{r7, pc}
 801b55a:	bf00      	nop
 801b55c:	20000404 	.word	0x20000404

0801b560 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801b560:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b564:	b084      	sub	sp, #16
 801b566:	af00      	add	r7, sp, #0
 801b568:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801b56a:	2300      	movs	r3, #0
 801b56c:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 801b56e:	4b1d      	ldr	r3, [pc, #116]	@ (801b5e4 <SUBGRF_SetRfFrequency+0x84>)
 801b570:	781b      	ldrb	r3, [r3, #0]
 801b572:	f083 0301 	eor.w	r3, r3, #1
 801b576:	b2db      	uxtb	r3, r3
 801b578:	2b00      	cmp	r3, #0
 801b57a:	d005      	beq.n	801b588 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801b57c:	6878      	ldr	r0, [r7, #4]
 801b57e:	f7ff ff23 	bl	801b3c8 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801b582:	4b18      	ldr	r3, [pc, #96]	@ (801b5e4 <SUBGRF_SetRfFrequency+0x84>)
 801b584:	2201      	movs	r2, #1
 801b586:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 801b588:	687b      	ldr	r3, [r7, #4]
 801b58a:	2200      	movs	r2, #0
 801b58c:	461c      	mov	r4, r3
 801b58e:	4615      	mov	r5, r2
 801b590:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b594:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b598:	4a13      	ldr	r2, [pc, #76]	@ (801b5e8 <SUBGRF_SetRfFrequency+0x88>)
 801b59a:	f04f 0300 	mov.w	r3, #0
 801b59e:	4640      	mov	r0, r8
 801b5a0:	4649      	mov	r1, r9
 801b5a2:	f7e5 fb77 	bl	8000c94 <__aeabi_uldivmod>
 801b5a6:	4602      	mov	r2, r0
 801b5a8:	460b      	mov	r3, r1
 801b5aa:	4613      	mov	r3, r2
 801b5ac:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801b5ae:	68fb      	ldr	r3, [r7, #12]
 801b5b0:	0e1b      	lsrs	r3, r3, #24
 801b5b2:	b2db      	uxtb	r3, r3
 801b5b4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801b5b6:	68fb      	ldr	r3, [r7, #12]
 801b5b8:	0c1b      	lsrs	r3, r3, #16
 801b5ba:	b2db      	uxtb	r3, r3
 801b5bc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801b5be:	68fb      	ldr	r3, [r7, #12]
 801b5c0:	0a1b      	lsrs	r3, r3, #8
 801b5c2:	b2db      	uxtb	r3, r3
 801b5c4:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801b5c6:	68fb      	ldr	r3, [r7, #12]
 801b5c8:	b2db      	uxtb	r3, r3
 801b5ca:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801b5cc:	f107 0208 	add.w	r2, r7, #8
 801b5d0:	2304      	movs	r3, #4
 801b5d2:	2186      	movs	r1, #134	@ 0x86
 801b5d4:	4805      	ldr	r0, [pc, #20]	@ (801b5ec <SUBGRF_SetRfFrequency+0x8c>)
 801b5d6:	f7ee fc6b 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b5da:	bf00      	nop
 801b5dc:	3710      	adds	r7, #16
 801b5de:	46bd      	mov	sp, r7
 801b5e0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b5e4:	2000158c 	.word	0x2000158c
 801b5e8:	01e84800 	.word	0x01e84800
 801b5ec:	20000404 	.word	0x20000404

0801b5f0 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801b5f0:	b580      	push	{r7, lr}
 801b5f2:	b082      	sub	sp, #8
 801b5f4:	af00      	add	r7, sp, #0
 801b5f6:	4603      	mov	r3, r0
 801b5f8:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801b5fa:	79fa      	ldrb	r2, [r7, #7]
 801b5fc:	4b09      	ldr	r3, [pc, #36]	@ (801b624 <SUBGRF_SetPacketType+0x34>)
 801b5fe:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801b600:	79fb      	ldrb	r3, [r7, #7]
 801b602:	2b00      	cmp	r3, #0
 801b604:	d104      	bne.n	801b610 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801b606:	2100      	movs	r1, #0
 801b608:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b60c:	f000 faa8 	bl	801bb60 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801b610:	1dfa      	adds	r2, r7, #7
 801b612:	2301      	movs	r3, #1
 801b614:	218a      	movs	r1, #138	@ 0x8a
 801b616:	4804      	ldr	r0, [pc, #16]	@ (801b628 <SUBGRF_SetPacketType+0x38>)
 801b618:	f7ee fc4a 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b61c:	bf00      	nop
 801b61e:	3708      	adds	r7, #8
 801b620:	46bd      	mov	sp, r7
 801b622:	bd80      	pop	{r7, pc}
 801b624:	20001585 	.word	0x20001585
 801b628:	20000404 	.word	0x20000404

0801b62c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801b62c:	b480      	push	{r7}
 801b62e:	af00      	add	r7, sp, #0
    return PacketType;
 801b630:	4b02      	ldr	r3, [pc, #8]	@ (801b63c <SUBGRF_GetPacketType+0x10>)
 801b632:	781b      	ldrb	r3, [r3, #0]
}
 801b634:	4618      	mov	r0, r3
 801b636:	46bd      	mov	sp, r7
 801b638:	bc80      	pop	{r7}
 801b63a:	4770      	bx	lr
 801b63c:	20001585 	.word	0x20001585

0801b640 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 801b640:	b580      	push	{r7, lr}
 801b642:	b084      	sub	sp, #16
 801b644:	af00      	add	r7, sp, #0
 801b646:	4603      	mov	r3, r0
 801b648:	71fb      	strb	r3, [r7, #7]
 801b64a:	460b      	mov	r3, r1
 801b64c:	71bb      	strb	r3, [r7, #6]
 801b64e:	4613      	mov	r3, r2
 801b650:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 801b652:	79fb      	ldrb	r3, [r7, #7]
 801b654:	2b01      	cmp	r3, #1
 801b656:	d124      	bne.n	801b6a2 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 801b658:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b65c:	2b0f      	cmp	r3, #15
 801b65e:	d106      	bne.n	801b66e <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 801b660:	2301      	movs	r3, #1
 801b662:	2201      	movs	r2, #1
 801b664:	2100      	movs	r1, #0
 801b666:	2006      	movs	r0, #6
 801b668:	f7ff fef6 	bl	801b458 <SUBGRF_SetPaConfig>
 801b66c:	e005      	b.n	801b67a <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 801b66e:	2301      	movs	r3, #1
 801b670:	2201      	movs	r2, #1
 801b672:	2100      	movs	r1, #0
 801b674:	2004      	movs	r0, #4
 801b676:	f7ff feef 	bl	801b458 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 801b67a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b67e:	2b0d      	cmp	r3, #13
 801b680:	dd02      	ble.n	801b688 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 801b682:	230e      	movs	r3, #14
 801b684:	71bb      	strb	r3, [r7, #6]
 801b686:	e006      	b.n	801b696 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 801b688:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b68c:	f113 0f11 	cmn.w	r3, #17
 801b690:	da01      	bge.n	801b696 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 801b692:	23ef      	movs	r3, #239	@ 0xef
 801b694:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801b696:	2118      	movs	r1, #24
 801b698:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801b69c:	f000 fa60 	bl	801bb60 <SUBGRF_WriteRegister>
 801b6a0:	e025      	b.n	801b6ee <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 801b6a2:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801b6a6:	f000 fa6f 	bl	801bb88 <SUBGRF_ReadRegister>
 801b6aa:	4603      	mov	r3, r0
 801b6ac:	f043 031e 	orr.w	r3, r3, #30
 801b6b0:	b2db      	uxtb	r3, r3
 801b6b2:	4619      	mov	r1, r3
 801b6b4:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801b6b8:	f000 fa52 	bl	801bb60 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 801b6bc:	2301      	movs	r3, #1
 801b6be:	2200      	movs	r2, #0
 801b6c0:	2107      	movs	r1, #7
 801b6c2:	2004      	movs	r0, #4
 801b6c4:	f7ff fec8 	bl	801b458 <SUBGRF_SetPaConfig>
        if( power > 22 )
 801b6c8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b6cc:	2b16      	cmp	r3, #22
 801b6ce:	dd02      	ble.n	801b6d6 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 801b6d0:	2316      	movs	r3, #22
 801b6d2:	71bb      	strb	r3, [r7, #6]
 801b6d4:	e006      	b.n	801b6e4 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 801b6d6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b6da:	f113 0f09 	cmn.w	r3, #9
 801b6de:	da01      	bge.n	801b6e4 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 801b6e0:	23f7      	movs	r3, #247	@ 0xf7
 801b6e2:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 801b6e4:	2138      	movs	r1, #56	@ 0x38
 801b6e6:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801b6ea:	f000 fa39 	bl	801bb60 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801b6ee:	79bb      	ldrb	r3, [r7, #6]
 801b6f0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 801b6f2:	797b      	ldrb	r3, [r7, #5]
 801b6f4:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 801b6f6:	f107 020c 	add.w	r2, r7, #12
 801b6fa:	2302      	movs	r3, #2
 801b6fc:	218e      	movs	r1, #142	@ 0x8e
 801b6fe:	4803      	ldr	r0, [pc, #12]	@ (801b70c <SUBGRF_SetTxParams+0xcc>)
 801b700:	f7ee fbd6 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801b704:	bf00      	nop
 801b706:	3710      	adds	r7, #16
 801b708:	46bd      	mov	sp, r7
 801b70a:	bd80      	pop	{r7, pc}
 801b70c:	20000404 	.word	0x20000404

0801b710 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801b710:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b714:	b086      	sub	sp, #24
 801b716:	af00      	add	r7, sp, #0
 801b718:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801b71a:	2300      	movs	r3, #0
 801b71c:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b71e:	4a61      	ldr	r2, [pc, #388]	@ (801b8a4 <SUBGRF_SetModulationParams+0x194>)
 801b720:	f107 0308 	add.w	r3, r7, #8
 801b724:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b728:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801b72c:	687b      	ldr	r3, [r7, #4]
 801b72e:	781a      	ldrb	r2, [r3, #0]
 801b730:	4b5d      	ldr	r3, [pc, #372]	@ (801b8a8 <SUBGRF_SetModulationParams+0x198>)
 801b732:	781b      	ldrb	r3, [r3, #0]
 801b734:	429a      	cmp	r2, r3
 801b736:	d004      	beq.n	801b742 <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801b738:	687b      	ldr	r3, [r7, #4]
 801b73a:	781b      	ldrb	r3, [r3, #0]
 801b73c:	4618      	mov	r0, r3
 801b73e:	f7ff ff57 	bl	801b5f0 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801b742:	687b      	ldr	r3, [r7, #4]
 801b744:	781b      	ldrb	r3, [r3, #0]
 801b746:	2b03      	cmp	r3, #3
 801b748:	f200 80a5 	bhi.w	801b896 <SUBGRF_SetModulationParams+0x186>
 801b74c:	a201      	add	r2, pc, #4	@ (adr r2, 801b754 <SUBGRF_SetModulationParams+0x44>)
 801b74e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b752:	bf00      	nop
 801b754:	0801b765 	.word	0x0801b765
 801b758:	0801b825 	.word	0x0801b825
 801b75c:	0801b7e7 	.word	0x0801b7e7
 801b760:	0801b853 	.word	0x0801b853
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801b764:	2308      	movs	r3, #8
 801b766:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801b768:	687b      	ldr	r3, [r7, #4]
 801b76a:	685b      	ldr	r3, [r3, #4]
 801b76c:	4a4f      	ldr	r2, [pc, #316]	@ (801b8ac <SUBGRF_SetModulationParams+0x19c>)
 801b76e:	fbb2 f3f3 	udiv	r3, r2, r3
 801b772:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b774:	697b      	ldr	r3, [r7, #20]
 801b776:	0c1b      	lsrs	r3, r3, #16
 801b778:	b2db      	uxtb	r3, r3
 801b77a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b77c:	697b      	ldr	r3, [r7, #20]
 801b77e:	0a1b      	lsrs	r3, r3, #8
 801b780:	b2db      	uxtb	r3, r3
 801b782:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b784:	697b      	ldr	r3, [r7, #20]
 801b786:	b2db      	uxtb	r3, r3
 801b788:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b78a:	687b      	ldr	r3, [r7, #4]
 801b78c:	7b1b      	ldrb	r3, [r3, #12]
 801b78e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b790:	687b      	ldr	r3, [r7, #4]
 801b792:	7b5b      	ldrb	r3, [r3, #13]
 801b794:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801b796:	687b      	ldr	r3, [r7, #4]
 801b798:	689b      	ldr	r3, [r3, #8]
 801b79a:	2200      	movs	r2, #0
 801b79c:	461c      	mov	r4, r3
 801b79e:	4615      	mov	r5, r2
 801b7a0:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b7a4:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b7a8:	4a41      	ldr	r2, [pc, #260]	@ (801b8b0 <SUBGRF_SetModulationParams+0x1a0>)
 801b7aa:	f04f 0300 	mov.w	r3, #0
 801b7ae:	4640      	mov	r0, r8
 801b7b0:	4649      	mov	r1, r9
 801b7b2:	f7e5 fa6f 	bl	8000c94 <__aeabi_uldivmod>
 801b7b6:	4602      	mov	r2, r0
 801b7b8:	460b      	mov	r3, r1
 801b7ba:	4613      	mov	r3, r2
 801b7bc:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801b7be:	697b      	ldr	r3, [r7, #20]
 801b7c0:	0c1b      	lsrs	r3, r3, #16
 801b7c2:	b2db      	uxtb	r3, r3
 801b7c4:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801b7c6:	697b      	ldr	r3, [r7, #20]
 801b7c8:	0a1b      	lsrs	r3, r3, #8
 801b7ca:	b2db      	uxtb	r3, r3
 801b7cc:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801b7ce:	697b      	ldr	r3, [r7, #20]
 801b7d0:	b2db      	uxtb	r3, r3
 801b7d2:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b7d4:	7cfb      	ldrb	r3, [r7, #19]
 801b7d6:	b29b      	uxth	r3, r3
 801b7d8:	f107 0208 	add.w	r2, r7, #8
 801b7dc:	218b      	movs	r1, #139	@ 0x8b
 801b7de:	4835      	ldr	r0, [pc, #212]	@ (801b8b4 <SUBGRF_SetModulationParams+0x1a4>)
 801b7e0:	f7ee fb66 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801b7e4:	e058      	b.n	801b898 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801b7e6:	2304      	movs	r3, #4
 801b7e8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801b7ea:	687b      	ldr	r3, [r7, #4]
 801b7ec:	691b      	ldr	r3, [r3, #16]
 801b7ee:	4a2f      	ldr	r2, [pc, #188]	@ (801b8ac <SUBGRF_SetModulationParams+0x19c>)
 801b7f0:	fbb2 f3f3 	udiv	r3, r2, r3
 801b7f4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b7f6:	697b      	ldr	r3, [r7, #20]
 801b7f8:	0c1b      	lsrs	r3, r3, #16
 801b7fa:	b2db      	uxtb	r3, r3
 801b7fc:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b7fe:	697b      	ldr	r3, [r7, #20]
 801b800:	0a1b      	lsrs	r3, r3, #8
 801b802:	b2db      	uxtb	r3, r3
 801b804:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b806:	697b      	ldr	r3, [r7, #20]
 801b808:	b2db      	uxtb	r3, r3
 801b80a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801b80c:	687b      	ldr	r3, [r7, #4]
 801b80e:	7d1b      	ldrb	r3, [r3, #20]
 801b810:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b812:	7cfb      	ldrb	r3, [r7, #19]
 801b814:	b29b      	uxth	r3, r3
 801b816:	f107 0208 	add.w	r2, r7, #8
 801b81a:	218b      	movs	r1, #139	@ 0x8b
 801b81c:	4825      	ldr	r0, [pc, #148]	@ (801b8b4 <SUBGRF_SetModulationParams+0x1a4>)
 801b81e:	f7ee fb47 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801b822:	e039      	b.n	801b898 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801b824:	2304      	movs	r3, #4
 801b826:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801b828:	687b      	ldr	r3, [r7, #4]
 801b82a:	7e1b      	ldrb	r3, [r3, #24]
 801b82c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801b82e:	687b      	ldr	r3, [r7, #4]
 801b830:	7e5b      	ldrb	r3, [r3, #25]
 801b832:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801b834:	687b      	ldr	r3, [r7, #4]
 801b836:	7e9b      	ldrb	r3, [r3, #26]
 801b838:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801b83a:	687b      	ldr	r3, [r7, #4]
 801b83c:	7edb      	ldrb	r3, [r3, #27]
 801b83e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b840:	7cfb      	ldrb	r3, [r7, #19]
 801b842:	b29b      	uxth	r3, r3
 801b844:	f107 0208 	add.w	r2, r7, #8
 801b848:	218b      	movs	r1, #139	@ 0x8b
 801b84a:	481a      	ldr	r0, [pc, #104]	@ (801b8b4 <SUBGRF_SetModulationParams+0x1a4>)
 801b84c:	f7ee fb30 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>

        break;
 801b850:	e022      	b.n	801b898 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801b852:	2305      	movs	r3, #5
 801b854:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801b856:	687b      	ldr	r3, [r7, #4]
 801b858:	685b      	ldr	r3, [r3, #4]
 801b85a:	4a14      	ldr	r2, [pc, #80]	@ (801b8ac <SUBGRF_SetModulationParams+0x19c>)
 801b85c:	fbb2 f3f3 	udiv	r3, r2, r3
 801b860:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b862:	697b      	ldr	r3, [r7, #20]
 801b864:	0c1b      	lsrs	r3, r3, #16
 801b866:	b2db      	uxtb	r3, r3
 801b868:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b86a:	697b      	ldr	r3, [r7, #20]
 801b86c:	0a1b      	lsrs	r3, r3, #8
 801b86e:	b2db      	uxtb	r3, r3
 801b870:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b872:	697b      	ldr	r3, [r7, #20]
 801b874:	b2db      	uxtb	r3, r3
 801b876:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b878:	687b      	ldr	r3, [r7, #4]
 801b87a:	7b1b      	ldrb	r3, [r3, #12]
 801b87c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b87e:	687b      	ldr	r3, [r7, #4]
 801b880:	7b5b      	ldrb	r3, [r3, #13]
 801b882:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b884:	7cfb      	ldrb	r3, [r7, #19]
 801b886:	b29b      	uxth	r3, r3
 801b888:	f107 0208 	add.w	r2, r7, #8
 801b88c:	218b      	movs	r1, #139	@ 0x8b
 801b88e:	4809      	ldr	r0, [pc, #36]	@ (801b8b4 <SUBGRF_SetModulationParams+0x1a4>)
 801b890:	f7ee fb0e 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 801b894:	e000      	b.n	801b898 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801b896:	bf00      	nop
    }
}
 801b898:	bf00      	nop
 801b89a:	3718      	adds	r7, #24
 801b89c:	46bd      	mov	sp, r7
 801b89e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b8a2:	bf00      	nop
 801b8a4:	0801dff0 	.word	0x0801dff0
 801b8a8:	20001585 	.word	0x20001585
 801b8ac:	3d090000 	.word	0x3d090000
 801b8b0:	01e84800 	.word	0x01e84800
 801b8b4:	20000404 	.word	0x20000404

0801b8b8 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801b8b8:	b580      	push	{r7, lr}
 801b8ba:	b086      	sub	sp, #24
 801b8bc:	af00      	add	r7, sp, #0
 801b8be:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801b8c0:	2300      	movs	r3, #0
 801b8c2:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b8c4:	4a48      	ldr	r2, [pc, #288]	@ (801b9e8 <SUBGRF_SetPacketParams+0x130>)
 801b8c6:	f107 030c 	add.w	r3, r7, #12
 801b8ca:	ca07      	ldmia	r2, {r0, r1, r2}
 801b8cc:	c303      	stmia	r3!, {r0, r1}
 801b8ce:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801b8d0:	687b      	ldr	r3, [r7, #4]
 801b8d2:	781a      	ldrb	r2, [r3, #0]
 801b8d4:	4b45      	ldr	r3, [pc, #276]	@ (801b9ec <SUBGRF_SetPacketParams+0x134>)
 801b8d6:	781b      	ldrb	r3, [r3, #0]
 801b8d8:	429a      	cmp	r2, r3
 801b8da:	d004      	beq.n	801b8e6 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801b8dc:	687b      	ldr	r3, [r7, #4]
 801b8de:	781b      	ldrb	r3, [r3, #0]
 801b8e0:	4618      	mov	r0, r3
 801b8e2:	f7ff fe85 	bl	801b5f0 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801b8e6:	687b      	ldr	r3, [r7, #4]
 801b8e8:	781b      	ldrb	r3, [r3, #0]
 801b8ea:	2b03      	cmp	r3, #3
 801b8ec:	d878      	bhi.n	801b9e0 <SUBGRF_SetPacketParams+0x128>
 801b8ee:	a201      	add	r2, pc, #4	@ (adr r2, 801b8f4 <SUBGRF_SetPacketParams+0x3c>)
 801b8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b8f4:	0801b905 	.word	0x0801b905
 801b8f8:	0801b995 	.word	0x0801b995
 801b8fc:	0801b989 	.word	0x0801b989
 801b900:	0801b905 	.word	0x0801b905
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801b904:	687b      	ldr	r3, [r7, #4]
 801b906:	7a5b      	ldrb	r3, [r3, #9]
 801b908:	2bf1      	cmp	r3, #241	@ 0xf1
 801b90a:	d10a      	bne.n	801b922 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801b90c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801b910:	f7ff fae6 	bl	801aee0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801b914:	f248 0005 	movw	r0, #32773	@ 0x8005
 801b918:	f7ff fb02 	bl	801af20 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801b91c:	2302      	movs	r3, #2
 801b91e:	75bb      	strb	r3, [r7, #22]
 801b920:	e011      	b.n	801b946 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801b922:	687b      	ldr	r3, [r7, #4]
 801b924:	7a5b      	ldrb	r3, [r3, #9]
 801b926:	2bf2      	cmp	r3, #242	@ 0xf2
 801b928:	d10a      	bne.n	801b940 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801b92a:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801b92e:	f7ff fad7 	bl	801aee0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801b932:	f241 0021 	movw	r0, #4129	@ 0x1021
 801b936:	f7ff faf3 	bl	801af20 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801b93a:	2306      	movs	r3, #6
 801b93c:	75bb      	strb	r3, [r7, #22]
 801b93e:	e002      	b.n	801b946 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801b940:	687b      	ldr	r3, [r7, #4]
 801b942:	7a5b      	ldrb	r3, [r3, #9]
 801b944:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801b946:	2309      	movs	r3, #9
 801b948:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801b94a:	687b      	ldr	r3, [r7, #4]
 801b94c:	885b      	ldrh	r3, [r3, #2]
 801b94e:	0a1b      	lsrs	r3, r3, #8
 801b950:	b29b      	uxth	r3, r3
 801b952:	b2db      	uxtb	r3, r3
 801b954:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801b956:	687b      	ldr	r3, [r7, #4]
 801b958:	885b      	ldrh	r3, [r3, #2]
 801b95a:	b2db      	uxtb	r3, r3
 801b95c:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801b95e:	687b      	ldr	r3, [r7, #4]
 801b960:	791b      	ldrb	r3, [r3, #4]
 801b962:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801b964:	687b      	ldr	r3, [r7, #4]
 801b966:	795b      	ldrb	r3, [r3, #5]
 801b968:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801b96a:	687b      	ldr	r3, [r7, #4]
 801b96c:	799b      	ldrb	r3, [r3, #6]
 801b96e:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801b970:	687b      	ldr	r3, [r7, #4]
 801b972:	79db      	ldrb	r3, [r3, #7]
 801b974:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801b976:	687b      	ldr	r3, [r7, #4]
 801b978:	7a1b      	ldrb	r3, [r3, #8]
 801b97a:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801b97c:	7dbb      	ldrb	r3, [r7, #22]
 801b97e:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801b980:	687b      	ldr	r3, [r7, #4]
 801b982:	7a9b      	ldrb	r3, [r3, #10]
 801b984:	753b      	strb	r3, [r7, #20]
        break;
 801b986:	e022      	b.n	801b9ce <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801b988:	2301      	movs	r3, #1
 801b98a:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801b98c:	687b      	ldr	r3, [r7, #4]
 801b98e:	7b1b      	ldrb	r3, [r3, #12]
 801b990:	733b      	strb	r3, [r7, #12]
        break;
 801b992:	e01c      	b.n	801b9ce <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801b994:	2306      	movs	r3, #6
 801b996:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801b998:	687b      	ldr	r3, [r7, #4]
 801b99a:	89db      	ldrh	r3, [r3, #14]
 801b99c:	0a1b      	lsrs	r3, r3, #8
 801b99e:	b29b      	uxth	r3, r3
 801b9a0:	b2db      	uxtb	r3, r3
 801b9a2:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801b9a4:	687b      	ldr	r3, [r7, #4]
 801b9a6:	89db      	ldrh	r3, [r3, #14]
 801b9a8:	b2db      	uxtb	r3, r3
 801b9aa:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801b9ac:	687b      	ldr	r3, [r7, #4]
 801b9ae:	7c1a      	ldrb	r2, [r3, #16]
 801b9b0:	4b0f      	ldr	r3, [pc, #60]	@ (801b9f0 <SUBGRF_SetPacketParams+0x138>)
 801b9b2:	4611      	mov	r1, r2
 801b9b4:	7019      	strb	r1, [r3, #0]
 801b9b6:	4613      	mov	r3, r2
 801b9b8:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801b9ba:	687b      	ldr	r3, [r7, #4]
 801b9bc:	7c5b      	ldrb	r3, [r3, #17]
 801b9be:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801b9c0:	687b      	ldr	r3, [r7, #4]
 801b9c2:	7c9b      	ldrb	r3, [r3, #18]
 801b9c4:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801b9c6:	687b      	ldr	r3, [r7, #4]
 801b9c8:	7cdb      	ldrb	r3, [r3, #19]
 801b9ca:	747b      	strb	r3, [r7, #17]
        break;
 801b9cc:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801b9ce:	7dfb      	ldrb	r3, [r7, #23]
 801b9d0:	b29b      	uxth	r3, r3
 801b9d2:	f107 020c 	add.w	r2, r7, #12
 801b9d6:	218c      	movs	r1, #140	@ 0x8c
 801b9d8:	4806      	ldr	r0, [pc, #24]	@ (801b9f4 <SUBGRF_SetPacketParams+0x13c>)
 801b9da:	f7ee fa69 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
 801b9de:	e000      	b.n	801b9e2 <SUBGRF_SetPacketParams+0x12a>
        return;
 801b9e0:	bf00      	nop
}
 801b9e2:	3718      	adds	r7, #24
 801b9e4:	46bd      	mov	sp, r7
 801b9e6:	bd80      	pop	{r7, pc}
 801b9e8:	0801dff8 	.word	0x0801dff8
 801b9ec:	20001585 	.word	0x20001585
 801b9f0:	20001586 	.word	0x20001586
 801b9f4:	20000404 	.word	0x20000404

0801b9f8 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801b9f8:	b580      	push	{r7, lr}
 801b9fa:	b084      	sub	sp, #16
 801b9fc:	af00      	add	r7, sp, #0
 801b9fe:	4603      	mov	r3, r0
 801ba00:	460a      	mov	r2, r1
 801ba02:	71fb      	strb	r3, [r7, #7]
 801ba04:	4613      	mov	r3, r2
 801ba06:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801ba08:	79fb      	ldrb	r3, [r7, #7]
 801ba0a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801ba0c:	79bb      	ldrb	r3, [r7, #6]
 801ba0e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801ba10:	f107 020c 	add.w	r2, r7, #12
 801ba14:	2302      	movs	r3, #2
 801ba16:	218f      	movs	r1, #143	@ 0x8f
 801ba18:	4803      	ldr	r0, [pc, #12]	@ (801ba28 <SUBGRF_SetBufferBaseAddress+0x30>)
 801ba1a:	f7ee fa49 	bl	8009eb0 <HAL_SUBGHZ_ExecSetCmd>
}
 801ba1e:	bf00      	nop
 801ba20:	3710      	adds	r7, #16
 801ba22:	46bd      	mov	sp, r7
 801ba24:	bd80      	pop	{r7, pc}
 801ba26:	bf00      	nop
 801ba28:	20000404 	.word	0x20000404

0801ba2c <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801ba2c:	b580      	push	{r7, lr}
 801ba2e:	b082      	sub	sp, #8
 801ba30:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801ba32:	2300      	movs	r3, #0
 801ba34:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801ba36:	1d3a      	adds	r2, r7, #4
 801ba38:	2301      	movs	r3, #1
 801ba3a:	2115      	movs	r1, #21
 801ba3c:	4806      	ldr	r0, [pc, #24]	@ (801ba58 <SUBGRF_GetRssiInst+0x2c>)
 801ba3e:	f7ee fa96 	bl	8009f6e <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 801ba42:	793b      	ldrb	r3, [r7, #4]
 801ba44:	425b      	negs	r3, r3
 801ba46:	105b      	asrs	r3, r3, #1
 801ba48:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801ba4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801ba4e:	4618      	mov	r0, r3
 801ba50:	3708      	adds	r7, #8
 801ba52:	46bd      	mov	sp, r7
 801ba54:	bd80      	pop	{r7, pc}
 801ba56:	bf00      	nop
 801ba58:	20000404 	.word	0x20000404

0801ba5c <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801ba5c:	b580      	push	{r7, lr}
 801ba5e:	b084      	sub	sp, #16
 801ba60:	af00      	add	r7, sp, #0
 801ba62:	6078      	str	r0, [r7, #4]
 801ba64:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801ba66:	f107 020c 	add.w	r2, r7, #12
 801ba6a:	2302      	movs	r3, #2
 801ba6c:	2113      	movs	r1, #19
 801ba6e:	4810      	ldr	r0, [pc, #64]	@ (801bab0 <SUBGRF_GetRxBufferStatus+0x54>)
 801ba70:	f7ee fa7d 	bl	8009f6e <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801ba74:	f7ff fdda 	bl	801b62c <SUBGRF_GetPacketType>
 801ba78:	4603      	mov	r3, r0
 801ba7a:	2b01      	cmp	r3, #1
 801ba7c:	d10d      	bne.n	801ba9a <SUBGRF_GetRxBufferStatus+0x3e>
 801ba7e:	4b0d      	ldr	r3, [pc, #52]	@ (801bab4 <SUBGRF_GetRxBufferStatus+0x58>)
 801ba80:	781b      	ldrb	r3, [r3, #0]
 801ba82:	b2db      	uxtb	r3, r3
 801ba84:	2b01      	cmp	r3, #1
 801ba86:	d108      	bne.n	801ba9a <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801ba88:	f240 7002 	movw	r0, #1794	@ 0x702
 801ba8c:	f000 f87c 	bl	801bb88 <SUBGRF_ReadRegister>
 801ba90:	4603      	mov	r3, r0
 801ba92:	461a      	mov	r2, r3
 801ba94:	687b      	ldr	r3, [r7, #4]
 801ba96:	701a      	strb	r2, [r3, #0]
 801ba98:	e002      	b.n	801baa0 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801ba9a:	7b3a      	ldrb	r2, [r7, #12]
 801ba9c:	687b      	ldr	r3, [r7, #4]
 801ba9e:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801baa0:	7b7a      	ldrb	r2, [r7, #13]
 801baa2:	683b      	ldr	r3, [r7, #0]
 801baa4:	701a      	strb	r2, [r3, #0]
}
 801baa6:	bf00      	nop
 801baa8:	3710      	adds	r7, #16
 801baaa:	46bd      	mov	sp, r7
 801baac:	bd80      	pop	{r7, pc}
 801baae:	bf00      	nop
 801bab0:	20000404 	.word	0x20000404
 801bab4:	20001586 	.word	0x20001586

0801bab8 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801bab8:	b580      	push	{r7, lr}
 801baba:	b084      	sub	sp, #16
 801babc:	af00      	add	r7, sp, #0
 801babe:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801bac0:	f107 020c 	add.w	r2, r7, #12
 801bac4:	2303      	movs	r3, #3
 801bac6:	2114      	movs	r1, #20
 801bac8:	4823      	ldr	r0, [pc, #140]	@ (801bb58 <SUBGRF_GetPacketStatus+0xa0>)
 801baca:	f7ee fa50 	bl	8009f6e <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801bace:	f7ff fdad 	bl	801b62c <SUBGRF_GetPacketType>
 801bad2:	4603      	mov	r3, r0
 801bad4:	461a      	mov	r2, r3
 801bad6:	687b      	ldr	r3, [r7, #4]
 801bad8:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801bada:	687b      	ldr	r3, [r7, #4]
 801badc:	781b      	ldrb	r3, [r3, #0]
 801bade:	2b00      	cmp	r3, #0
 801bae0:	d002      	beq.n	801bae8 <SUBGRF_GetPacketStatus+0x30>
 801bae2:	2b01      	cmp	r3, #1
 801bae4:	d013      	beq.n	801bb0e <SUBGRF_GetPacketStatus+0x56>
 801bae6:	e02a      	b.n	801bb3e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801bae8:	7b3a      	ldrb	r2, [r7, #12]
 801baea:	687b      	ldr	r3, [r7, #4]
 801baec:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801baee:	7b7b      	ldrb	r3, [r7, #13]
 801baf0:	425b      	negs	r3, r3
 801baf2:	105b      	asrs	r3, r3, #1
 801baf4:	b25a      	sxtb	r2, r3
 801baf6:	687b      	ldr	r3, [r7, #4]
 801baf8:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801bafa:	7bbb      	ldrb	r3, [r7, #14]
 801bafc:	425b      	negs	r3, r3
 801bafe:	105b      	asrs	r3, r3, #1
 801bb00:	b25a      	sxtb	r2, r3
 801bb02:	687b      	ldr	r3, [r7, #4]
 801bb04:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801bb06:	687b      	ldr	r3, [r7, #4]
 801bb08:	2200      	movs	r2, #0
 801bb0a:	609a      	str	r2, [r3, #8]
            break;
 801bb0c:	e020      	b.n	801bb50 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801bb0e:	7b3b      	ldrb	r3, [r7, #12]
 801bb10:	425b      	negs	r3, r3
 801bb12:	105b      	asrs	r3, r3, #1
 801bb14:	b25a      	sxtb	r2, r3
 801bb16:	687b      	ldr	r3, [r7, #4]
 801bb18:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801bb1a:	7b7b      	ldrb	r3, [r7, #13]
 801bb1c:	b25b      	sxtb	r3, r3
 801bb1e:	3302      	adds	r3, #2
 801bb20:	109b      	asrs	r3, r3, #2
 801bb22:	b25a      	sxtb	r2, r3
 801bb24:	687b      	ldr	r3, [r7, #4]
 801bb26:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801bb28:	7bbb      	ldrb	r3, [r7, #14]
 801bb2a:	425b      	negs	r3, r3
 801bb2c:	105b      	asrs	r3, r3, #1
 801bb2e:	b25a      	sxtb	r2, r3
 801bb30:	687b      	ldr	r3, [r7, #4]
 801bb32:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801bb34:	4b09      	ldr	r3, [pc, #36]	@ (801bb5c <SUBGRF_GetPacketStatus+0xa4>)
 801bb36:	681a      	ldr	r2, [r3, #0]
 801bb38:	687b      	ldr	r3, [r7, #4]
 801bb3a:	611a      	str	r2, [r3, #16]
            break;
 801bb3c:	e008      	b.n	801bb50 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801bb3e:	2214      	movs	r2, #20
 801bb40:	2100      	movs	r1, #0
 801bb42:	6878      	ldr	r0, [r7, #4]
 801bb44:	f000 fa63 	bl	801c00e <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801bb48:	687b      	ldr	r3, [r7, #4]
 801bb4a:	220f      	movs	r2, #15
 801bb4c:	701a      	strb	r2, [r3, #0]
            break;
 801bb4e:	bf00      	nop
    }
}
 801bb50:	bf00      	nop
 801bb52:	3710      	adds	r7, #16
 801bb54:	46bd      	mov	sp, r7
 801bb56:	bd80      	pop	{r7, pc}
 801bb58:	20000404 	.word	0x20000404
 801bb5c:	20001588 	.word	0x20001588

0801bb60 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801bb60:	b580      	push	{r7, lr}
 801bb62:	b082      	sub	sp, #8
 801bb64:	af00      	add	r7, sp, #0
 801bb66:	4603      	mov	r3, r0
 801bb68:	460a      	mov	r2, r1
 801bb6a:	80fb      	strh	r3, [r7, #6]
 801bb6c:	4613      	mov	r3, r2
 801bb6e:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801bb70:	1d7a      	adds	r2, r7, #5
 801bb72:	88f9      	ldrh	r1, [r7, #6]
 801bb74:	2301      	movs	r3, #1
 801bb76:	4803      	ldr	r0, [pc, #12]	@ (801bb84 <SUBGRF_WriteRegister+0x24>)
 801bb78:	f7ee f8da 	bl	8009d30 <HAL_SUBGHZ_WriteRegisters>
}
 801bb7c:	bf00      	nop
 801bb7e:	3708      	adds	r7, #8
 801bb80:	46bd      	mov	sp, r7
 801bb82:	bd80      	pop	{r7, pc}
 801bb84:	20000404 	.word	0x20000404

0801bb88 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801bb88:	b580      	push	{r7, lr}
 801bb8a:	b084      	sub	sp, #16
 801bb8c:	af00      	add	r7, sp, #0
 801bb8e:	4603      	mov	r3, r0
 801bb90:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801bb92:	f107 020f 	add.w	r2, r7, #15
 801bb96:	88f9      	ldrh	r1, [r7, #6]
 801bb98:	2301      	movs	r3, #1
 801bb9a:	4804      	ldr	r0, [pc, #16]	@ (801bbac <SUBGRF_ReadRegister+0x24>)
 801bb9c:	f7ee f927 	bl	8009dee <HAL_SUBGHZ_ReadRegisters>
    return data;
 801bba0:	7bfb      	ldrb	r3, [r7, #15]
}
 801bba2:	4618      	mov	r0, r3
 801bba4:	3710      	adds	r7, #16
 801bba6:	46bd      	mov	sp, r7
 801bba8:	bd80      	pop	{r7, pc}
 801bbaa:	bf00      	nop
 801bbac:	20000404 	.word	0x20000404

0801bbb0 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801bbb0:	b580      	push	{r7, lr}
 801bbb2:	b082      	sub	sp, #8
 801bbb4:	af00      	add	r7, sp, #0
 801bbb6:	4603      	mov	r3, r0
 801bbb8:	6039      	str	r1, [r7, #0]
 801bbba:	80fb      	strh	r3, [r7, #6]
 801bbbc:	4613      	mov	r3, r2
 801bbbe:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801bbc0:	88bb      	ldrh	r3, [r7, #4]
 801bbc2:	88f9      	ldrh	r1, [r7, #6]
 801bbc4:	683a      	ldr	r2, [r7, #0]
 801bbc6:	4803      	ldr	r0, [pc, #12]	@ (801bbd4 <SUBGRF_WriteRegisters+0x24>)
 801bbc8:	f7ee f8b2 	bl	8009d30 <HAL_SUBGHZ_WriteRegisters>
}
 801bbcc:	bf00      	nop
 801bbce:	3708      	adds	r7, #8
 801bbd0:	46bd      	mov	sp, r7
 801bbd2:	bd80      	pop	{r7, pc}
 801bbd4:	20000404 	.word	0x20000404

0801bbd8 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801bbd8:	b580      	push	{r7, lr}
 801bbda:	b082      	sub	sp, #8
 801bbdc:	af00      	add	r7, sp, #0
 801bbde:	4603      	mov	r3, r0
 801bbe0:	6039      	str	r1, [r7, #0]
 801bbe2:	80fb      	strh	r3, [r7, #6]
 801bbe4:	4613      	mov	r3, r2
 801bbe6:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801bbe8:	88bb      	ldrh	r3, [r7, #4]
 801bbea:	88f9      	ldrh	r1, [r7, #6]
 801bbec:	683a      	ldr	r2, [r7, #0]
 801bbee:	4803      	ldr	r0, [pc, #12]	@ (801bbfc <SUBGRF_ReadRegisters+0x24>)
 801bbf0:	f7ee f8fd 	bl	8009dee <HAL_SUBGHZ_ReadRegisters>
}
 801bbf4:	bf00      	nop
 801bbf6:	3708      	adds	r7, #8
 801bbf8:	46bd      	mov	sp, r7
 801bbfa:	bd80      	pop	{r7, pc}
 801bbfc:	20000404 	.word	0x20000404

0801bc00 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bc00:	b580      	push	{r7, lr}
 801bc02:	b082      	sub	sp, #8
 801bc04:	af00      	add	r7, sp, #0
 801bc06:	4603      	mov	r3, r0
 801bc08:	6039      	str	r1, [r7, #0]
 801bc0a:	71fb      	strb	r3, [r7, #7]
 801bc0c:	4613      	mov	r3, r2
 801bc0e:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801bc10:	79bb      	ldrb	r3, [r7, #6]
 801bc12:	b29b      	uxth	r3, r3
 801bc14:	79f9      	ldrb	r1, [r7, #7]
 801bc16:	683a      	ldr	r2, [r7, #0]
 801bc18:	4803      	ldr	r0, [pc, #12]	@ (801bc28 <SUBGRF_WriteBuffer+0x28>)
 801bc1a:	f7ee f9fc 	bl	800a016 <HAL_SUBGHZ_WriteBuffer>
}
 801bc1e:	bf00      	nop
 801bc20:	3708      	adds	r7, #8
 801bc22:	46bd      	mov	sp, r7
 801bc24:	bd80      	pop	{r7, pc}
 801bc26:	bf00      	nop
 801bc28:	20000404 	.word	0x20000404

0801bc2c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bc2c:	b580      	push	{r7, lr}
 801bc2e:	b082      	sub	sp, #8
 801bc30:	af00      	add	r7, sp, #0
 801bc32:	4603      	mov	r3, r0
 801bc34:	6039      	str	r1, [r7, #0]
 801bc36:	71fb      	strb	r3, [r7, #7]
 801bc38:	4613      	mov	r3, r2
 801bc3a:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801bc3c:	79bb      	ldrb	r3, [r7, #6]
 801bc3e:	b29b      	uxth	r3, r3
 801bc40:	79f9      	ldrb	r1, [r7, #7]
 801bc42:	683a      	ldr	r2, [r7, #0]
 801bc44:	4803      	ldr	r0, [pc, #12]	@ (801bc54 <SUBGRF_ReadBuffer+0x28>)
 801bc46:	f7ee fa39 	bl	800a0bc <HAL_SUBGHZ_ReadBuffer>
}
 801bc4a:	bf00      	nop
 801bc4c:	3708      	adds	r7, #8
 801bc4e:	46bd      	mov	sp, r7
 801bc50:	bd80      	pop	{r7, pc}
 801bc52:	bf00      	nop
 801bc54:	20000404 	.word	0x20000404

0801bc58 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801bc58:	b580      	push	{r7, lr}
 801bc5a:	b084      	sub	sp, #16
 801bc5c:	af00      	add	r7, sp, #0
 801bc5e:	4603      	mov	r3, r0
 801bc60:	460a      	mov	r2, r1
 801bc62:	71fb      	strb	r3, [r7, #7]
 801bc64:	4613      	mov	r3, r2
 801bc66:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801bc68:	2301      	movs	r3, #1
 801bc6a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801bc6c:	79bb      	ldrb	r3, [r7, #6]
 801bc6e:	2b01      	cmp	r3, #1
 801bc70:	d10d      	bne.n	801bc8e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801bc72:	79fb      	ldrb	r3, [r7, #7]
 801bc74:	2b01      	cmp	r3, #1
 801bc76:	d104      	bne.n	801bc82 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801bc78:	2302      	movs	r3, #2
 801bc7a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801bc7c:	2004      	movs	r0, #4
 801bc7e:	f000 f8df 	bl	801be40 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801bc82:	79fb      	ldrb	r3, [r7, #7]
 801bc84:	2b02      	cmp	r3, #2
 801bc86:	d107      	bne.n	801bc98 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801bc88:	2303      	movs	r3, #3
 801bc8a:	73fb      	strb	r3, [r7, #15]
 801bc8c:	e004      	b.n	801bc98 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801bc8e:	79bb      	ldrb	r3, [r7, #6]
 801bc90:	2b00      	cmp	r3, #0
 801bc92:	d101      	bne.n	801bc98 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801bc94:	2301      	movs	r3, #1
 801bc96:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801bc98:	7bfb      	ldrb	r3, [r7, #15]
 801bc9a:	4618      	mov	r0, r3
 801bc9c:	f7f1 fb4e 	bl	800d33c <RBI_ConfigRFSwitch>
}
 801bca0:	bf00      	nop
 801bca2:	3710      	adds	r7, #16
 801bca4:	46bd      	mov	sp, r7
 801bca6:	bd80      	pop	{r7, pc}

0801bca8 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 801bca8:	b580      	push	{r7, lr}
 801bcaa:	b084      	sub	sp, #16
 801bcac:	af00      	add	r7, sp, #0
 801bcae:	4603      	mov	r3, r0
 801bcb0:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801bcb2:	2301      	movs	r3, #1
 801bcb4:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801bcb6:	f7f1 fb9d 	bl	800d3f4 <RBI_GetTxConfig>
 801bcba:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801bcbc:	68bb      	ldr	r3, [r7, #8]
 801bcbe:	2b02      	cmp	r3, #2
 801bcc0:	d016      	beq.n	801bcf0 <SUBGRF_SetRfTxPower+0x48>
 801bcc2:	68bb      	ldr	r3, [r7, #8]
 801bcc4:	2b02      	cmp	r3, #2
 801bcc6:	dc16      	bgt.n	801bcf6 <SUBGRF_SetRfTxPower+0x4e>
 801bcc8:	68bb      	ldr	r3, [r7, #8]
 801bcca:	2b00      	cmp	r3, #0
 801bccc:	d003      	beq.n	801bcd6 <SUBGRF_SetRfTxPower+0x2e>
 801bcce:	68bb      	ldr	r3, [r7, #8]
 801bcd0:	2b01      	cmp	r3, #1
 801bcd2:	d00a      	beq.n	801bcea <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801bcd4:	e00f      	b.n	801bcf6 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801bcd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801bcda:	2b0f      	cmp	r3, #15
 801bcdc:	dd02      	ble.n	801bce4 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801bcde:	2302      	movs	r3, #2
 801bce0:	73fb      	strb	r3, [r7, #15]
            break;
 801bce2:	e009      	b.n	801bcf8 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801bce4:	2301      	movs	r3, #1
 801bce6:	73fb      	strb	r3, [r7, #15]
            break;
 801bce8:	e006      	b.n	801bcf8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801bcea:	2301      	movs	r3, #1
 801bcec:	73fb      	strb	r3, [r7, #15]
            break;
 801bcee:	e003      	b.n	801bcf8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801bcf0:	2302      	movs	r3, #2
 801bcf2:	73fb      	strb	r3, [r7, #15]
            break;
 801bcf4:	e000      	b.n	801bcf8 <SUBGRF_SetRfTxPower+0x50>
            break;
 801bcf6:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801bcf8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801bcfc:	7bfb      	ldrb	r3, [r7, #15]
 801bcfe:	2202      	movs	r2, #2
 801bd00:	4618      	mov	r0, r3
 801bd02:	f7ff fc9d 	bl	801b640 <SUBGRF_SetTxParams>

    return paSelect;
 801bd06:	7bfb      	ldrb	r3, [r7, #15]
}
 801bd08:	4618      	mov	r0, r3
 801bd0a:	3710      	adds	r7, #16
 801bd0c:	46bd      	mov	sp, r7
 801bd0e:	bd80      	pop	{r7, pc}

0801bd10 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801bd10:	b580      	push	{r7, lr}
 801bd12:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 801bd14:	f7f1 fb75 	bl	800d402 <RBI_GetWakeUpTime>
 801bd18:	4603      	mov	r3, r0
}
 801bd1a:	4618      	mov	r0, r3
 801bd1c:	bd80      	pop	{r7, pc}
	...

0801bd20 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd20:	b580      	push	{r7, lr}
 801bd22:	b082      	sub	sp, #8
 801bd24:	af00      	add	r7, sp, #0
 801bd26:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801bd28:	4b03      	ldr	r3, [pc, #12]	@ (801bd38 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801bd2a:	681b      	ldr	r3, [r3, #0]
 801bd2c:	2001      	movs	r0, #1
 801bd2e:	4798      	blx	r3
}
 801bd30:	bf00      	nop
 801bd32:	3708      	adds	r7, #8
 801bd34:	46bd      	mov	sp, r7
 801bd36:	bd80      	pop	{r7, pc}
 801bd38:	20001590 	.word	0x20001590

0801bd3c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd3c:	b580      	push	{r7, lr}
 801bd3e:	b082      	sub	sp, #8
 801bd40:	af00      	add	r7, sp, #0
 801bd42:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801bd44:	4b03      	ldr	r3, [pc, #12]	@ (801bd54 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801bd46:	681b      	ldr	r3, [r3, #0]
 801bd48:	2002      	movs	r0, #2
 801bd4a:	4798      	blx	r3
}
 801bd4c:	bf00      	nop
 801bd4e:	3708      	adds	r7, #8
 801bd50:	46bd      	mov	sp, r7
 801bd52:	bd80      	pop	{r7, pc}
 801bd54:	20001590 	.word	0x20001590

0801bd58 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd58:	b580      	push	{r7, lr}
 801bd5a:	b082      	sub	sp, #8
 801bd5c:	af00      	add	r7, sp, #0
 801bd5e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801bd60:	4b03      	ldr	r3, [pc, #12]	@ (801bd70 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801bd62:	681b      	ldr	r3, [r3, #0]
 801bd64:	2040      	movs	r0, #64	@ 0x40
 801bd66:	4798      	blx	r3
}
 801bd68:	bf00      	nop
 801bd6a:	3708      	adds	r7, #8
 801bd6c:	46bd      	mov	sp, r7
 801bd6e:	bd80      	pop	{r7, pc}
 801bd70:	20001590 	.word	0x20001590

0801bd74 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801bd74:	b580      	push	{r7, lr}
 801bd76:	b082      	sub	sp, #8
 801bd78:	af00      	add	r7, sp, #0
 801bd7a:	6078      	str	r0, [r7, #4]
 801bd7c:	460b      	mov	r3, r1
 801bd7e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801bd80:	78fb      	ldrb	r3, [r7, #3]
 801bd82:	2b00      	cmp	r3, #0
 801bd84:	d002      	beq.n	801bd8c <HAL_SUBGHZ_CADStatusCallback+0x18>
 801bd86:	2b01      	cmp	r3, #1
 801bd88:	d005      	beq.n	801bd96 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801bd8a:	e00a      	b.n	801bda2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801bd8c:	4b07      	ldr	r3, [pc, #28]	@ (801bdac <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bd8e:	681b      	ldr	r3, [r3, #0]
 801bd90:	2080      	movs	r0, #128	@ 0x80
 801bd92:	4798      	blx	r3
            break;
 801bd94:	e005      	b.n	801bda2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801bd96:	4b05      	ldr	r3, [pc, #20]	@ (801bdac <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bd98:	681b      	ldr	r3, [r3, #0]
 801bd9a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801bd9e:	4798      	blx	r3
            break;
 801bda0:	bf00      	nop
    }
}
 801bda2:	bf00      	nop
 801bda4:	3708      	adds	r7, #8
 801bda6:	46bd      	mov	sp, r7
 801bda8:	bd80      	pop	{r7, pc}
 801bdaa:	bf00      	nop
 801bdac:	20001590 	.word	0x20001590

0801bdb0 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bdb0:	b580      	push	{r7, lr}
 801bdb2:	b082      	sub	sp, #8
 801bdb4:	af00      	add	r7, sp, #0
 801bdb6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801bdb8:	4b04      	ldr	r3, [pc, #16]	@ (801bdcc <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801bdba:	681b      	ldr	r3, [r3, #0]
 801bdbc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801bdc0:	4798      	blx	r3
}
 801bdc2:	bf00      	nop
 801bdc4:	3708      	adds	r7, #8
 801bdc6:	46bd      	mov	sp, r7
 801bdc8:	bd80      	pop	{r7, pc}
 801bdca:	bf00      	nop
 801bdcc:	20001590 	.word	0x20001590

0801bdd0 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bdd0:	b580      	push	{r7, lr}
 801bdd2:	b082      	sub	sp, #8
 801bdd4:	af00      	add	r7, sp, #0
 801bdd6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801bdd8:	4b03      	ldr	r3, [pc, #12]	@ (801bde8 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801bdda:	681b      	ldr	r3, [r3, #0]
 801bddc:	2020      	movs	r0, #32
 801bdde:	4798      	blx	r3
}
 801bde0:	bf00      	nop
 801bde2:	3708      	adds	r7, #8
 801bde4:	46bd      	mov	sp, r7
 801bde6:	bd80      	pop	{r7, pc}
 801bde8:	20001590 	.word	0x20001590

0801bdec <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bdec:	b580      	push	{r7, lr}
 801bdee:	b082      	sub	sp, #8
 801bdf0:	af00      	add	r7, sp, #0
 801bdf2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801bdf4:	4b03      	ldr	r3, [pc, #12]	@ (801be04 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801bdf6:	681b      	ldr	r3, [r3, #0]
 801bdf8:	2004      	movs	r0, #4
 801bdfa:	4798      	blx	r3
}
 801bdfc:	bf00      	nop
 801bdfe:	3708      	adds	r7, #8
 801be00:	46bd      	mov	sp, r7
 801be02:	bd80      	pop	{r7, pc}
 801be04:	20001590 	.word	0x20001590

0801be08 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801be08:	b580      	push	{r7, lr}
 801be0a:	b082      	sub	sp, #8
 801be0c:	af00      	add	r7, sp, #0
 801be0e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801be10:	4b03      	ldr	r3, [pc, #12]	@ (801be20 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801be12:	681b      	ldr	r3, [r3, #0]
 801be14:	2008      	movs	r0, #8
 801be16:	4798      	blx	r3
}
 801be18:	bf00      	nop
 801be1a:	3708      	adds	r7, #8
 801be1c:	46bd      	mov	sp, r7
 801be1e:	bd80      	pop	{r7, pc}
 801be20:	20001590 	.word	0x20001590

0801be24 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801be24:	b580      	push	{r7, lr}
 801be26:	b082      	sub	sp, #8
 801be28:	af00      	add	r7, sp, #0
 801be2a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801be2c:	4b03      	ldr	r3, [pc, #12]	@ (801be3c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801be2e:	681b      	ldr	r3, [r3, #0]
 801be30:	2010      	movs	r0, #16
 801be32:	4798      	blx	r3
}
 801be34:	bf00      	nop
 801be36:	3708      	adds	r7, #8
 801be38:	46bd      	mov	sp, r7
 801be3a:	bd80      	pop	{r7, pc}
 801be3c:	20001590 	.word	0x20001590

0801be40 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801be40:	b580      	push	{r7, lr}
 801be42:	b084      	sub	sp, #16
 801be44:	af00      	add	r7, sp, #0
 801be46:	4603      	mov	r3, r0
 801be48:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801be4a:	f7f1 fae8 	bl	800d41e <RBI_IsDCDC>
 801be4e:	4603      	mov	r3, r0
 801be50:	2b01      	cmp	r3, #1
 801be52:	d112      	bne.n	801be7a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801be54:	f640 1023 	movw	r0, #2339	@ 0x923
 801be58:	f7ff fe96 	bl	801bb88 <SUBGRF_ReadRegister>
 801be5c:	4603      	mov	r3, r0
 801be5e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801be60:	7bfb      	ldrb	r3, [r7, #15]
 801be62:	f023 0306 	bic.w	r3, r3, #6
 801be66:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801be68:	7bfa      	ldrb	r2, [r7, #15]
 801be6a:	79fb      	ldrb	r3, [r7, #7]
 801be6c:	4313      	orrs	r3, r2
 801be6e:	b2db      	uxtb	r3, r3
 801be70:	4619      	mov	r1, r3
 801be72:	f640 1023 	movw	r0, #2339	@ 0x923
 801be76:	f7ff fe73 	bl	801bb60 <SUBGRF_WriteRegister>
  }
}
 801be7a:	bf00      	nop
 801be7c:	3710      	adds	r7, #16
 801be7e:	46bd      	mov	sp, r7
 801be80:	bd80      	pop	{r7, pc}
	...

0801be84 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801be84:	b480      	push	{r7}
 801be86:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801be88:	4b04      	ldr	r3, [pc, #16]	@ (801be9c <UTIL_LPM_Init+0x18>)
 801be8a:	2200      	movs	r2, #0
 801be8c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801be8e:	4b04      	ldr	r3, [pc, #16]	@ (801bea0 <UTIL_LPM_Init+0x1c>)
 801be90:	2200      	movs	r2, #0
 801be92:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801be94:	bf00      	nop
 801be96:	46bd      	mov	sp, r7
 801be98:	bc80      	pop	{r7}
 801be9a:	4770      	bx	lr
 801be9c:	20001594 	.word	0x20001594
 801bea0:	20001598 	.word	0x20001598

0801bea4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801bea4:	b480      	push	{r7}
 801bea6:	b087      	sub	sp, #28
 801bea8:	af00      	add	r7, sp, #0
 801beaa:	6078      	str	r0, [r7, #4]
 801beac:	460b      	mov	r3, r1
 801beae:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801beb0:	f3ef 8310 	mrs	r3, PRIMASK
 801beb4:	613b      	str	r3, [r7, #16]
  return(result);
 801beb6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801beb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801beba:	b672      	cpsid	i
}
 801bebc:	bf00      	nop
  
  switch( state )
 801bebe:	78fb      	ldrb	r3, [r7, #3]
 801bec0:	2b00      	cmp	r3, #0
 801bec2:	d008      	beq.n	801bed6 <UTIL_LPM_SetStopMode+0x32>
 801bec4:	2b01      	cmp	r3, #1
 801bec6:	d10e      	bne.n	801bee6 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801bec8:	4b0d      	ldr	r3, [pc, #52]	@ (801bf00 <UTIL_LPM_SetStopMode+0x5c>)
 801beca:	681a      	ldr	r2, [r3, #0]
 801becc:	687b      	ldr	r3, [r7, #4]
 801bece:	4313      	orrs	r3, r2
 801bed0:	4a0b      	ldr	r2, [pc, #44]	@ (801bf00 <UTIL_LPM_SetStopMode+0x5c>)
 801bed2:	6013      	str	r3, [r2, #0]
      break;
 801bed4:	e008      	b.n	801bee8 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801bed6:	687b      	ldr	r3, [r7, #4]
 801bed8:	43da      	mvns	r2, r3
 801beda:	4b09      	ldr	r3, [pc, #36]	@ (801bf00 <UTIL_LPM_SetStopMode+0x5c>)
 801bedc:	681b      	ldr	r3, [r3, #0]
 801bede:	4013      	ands	r3, r2
 801bee0:	4a07      	ldr	r2, [pc, #28]	@ (801bf00 <UTIL_LPM_SetStopMode+0x5c>)
 801bee2:	6013      	str	r3, [r2, #0]
      break;
 801bee4:	e000      	b.n	801bee8 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801bee6:	bf00      	nop
 801bee8:	697b      	ldr	r3, [r7, #20]
 801beea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801beec:	68fb      	ldr	r3, [r7, #12]
 801beee:	f383 8810 	msr	PRIMASK, r3
}
 801bef2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801bef4:	bf00      	nop
 801bef6:	371c      	adds	r7, #28
 801bef8:	46bd      	mov	sp, r7
 801befa:	bc80      	pop	{r7}
 801befc:	4770      	bx	lr
 801befe:	bf00      	nop
 801bf00:	20001594 	.word	0x20001594

0801bf04 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801bf04:	b480      	push	{r7}
 801bf06:	b087      	sub	sp, #28
 801bf08:	af00      	add	r7, sp, #0
 801bf0a:	6078      	str	r0, [r7, #4]
 801bf0c:	460b      	mov	r3, r1
 801bf0e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bf10:	f3ef 8310 	mrs	r3, PRIMASK
 801bf14:	613b      	str	r3, [r7, #16]
  return(result);
 801bf16:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801bf18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bf1a:	b672      	cpsid	i
}
 801bf1c:	bf00      	nop
  
  switch(state)
 801bf1e:	78fb      	ldrb	r3, [r7, #3]
 801bf20:	2b00      	cmp	r3, #0
 801bf22:	d008      	beq.n	801bf36 <UTIL_LPM_SetOffMode+0x32>
 801bf24:	2b01      	cmp	r3, #1
 801bf26:	d10e      	bne.n	801bf46 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801bf28:	4b0d      	ldr	r3, [pc, #52]	@ (801bf60 <UTIL_LPM_SetOffMode+0x5c>)
 801bf2a:	681a      	ldr	r2, [r3, #0]
 801bf2c:	687b      	ldr	r3, [r7, #4]
 801bf2e:	4313      	orrs	r3, r2
 801bf30:	4a0b      	ldr	r2, [pc, #44]	@ (801bf60 <UTIL_LPM_SetOffMode+0x5c>)
 801bf32:	6013      	str	r3, [r2, #0]
      break;
 801bf34:	e008      	b.n	801bf48 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801bf36:	687b      	ldr	r3, [r7, #4]
 801bf38:	43da      	mvns	r2, r3
 801bf3a:	4b09      	ldr	r3, [pc, #36]	@ (801bf60 <UTIL_LPM_SetOffMode+0x5c>)
 801bf3c:	681b      	ldr	r3, [r3, #0]
 801bf3e:	4013      	ands	r3, r2
 801bf40:	4a07      	ldr	r2, [pc, #28]	@ (801bf60 <UTIL_LPM_SetOffMode+0x5c>)
 801bf42:	6013      	str	r3, [r2, #0]
      break;
 801bf44:	e000      	b.n	801bf48 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801bf46:	bf00      	nop
 801bf48:	697b      	ldr	r3, [r7, #20]
 801bf4a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bf4c:	68fb      	ldr	r3, [r7, #12]
 801bf4e:	f383 8810 	msr	PRIMASK, r3
}
 801bf52:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801bf54:	bf00      	nop
 801bf56:	371c      	adds	r7, #28
 801bf58:	46bd      	mov	sp, r7
 801bf5a:	bc80      	pop	{r7}
 801bf5c:	4770      	bx	lr
 801bf5e:	bf00      	nop
 801bf60:	20001598 	.word	0x20001598

0801bf64 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801bf64:	b580      	push	{r7, lr}
 801bf66:	b084      	sub	sp, #16
 801bf68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bf6a:	f3ef 8310 	mrs	r3, PRIMASK
 801bf6e:	60bb      	str	r3, [r7, #8]
  return(result);
 801bf70:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801bf72:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801bf74:	b672      	cpsid	i
}
 801bf76:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801bf78:	4b12      	ldr	r3, [pc, #72]	@ (801bfc4 <UTIL_LPM_EnterLowPower+0x60>)
 801bf7a:	681b      	ldr	r3, [r3, #0]
 801bf7c:	2b00      	cmp	r3, #0
 801bf7e:	d006      	beq.n	801bf8e <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801bf80:	4b11      	ldr	r3, [pc, #68]	@ (801bfc8 <UTIL_LPM_EnterLowPower+0x64>)
 801bf82:	681b      	ldr	r3, [r3, #0]
 801bf84:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801bf86:	4b10      	ldr	r3, [pc, #64]	@ (801bfc8 <UTIL_LPM_EnterLowPower+0x64>)
 801bf88:	685b      	ldr	r3, [r3, #4]
 801bf8a:	4798      	blx	r3
 801bf8c:	e010      	b.n	801bfb0 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801bf8e:	4b0f      	ldr	r3, [pc, #60]	@ (801bfcc <UTIL_LPM_EnterLowPower+0x68>)
 801bf90:	681b      	ldr	r3, [r3, #0]
 801bf92:	2b00      	cmp	r3, #0
 801bf94:	d006      	beq.n	801bfa4 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801bf96:	4b0c      	ldr	r3, [pc, #48]	@ (801bfc8 <UTIL_LPM_EnterLowPower+0x64>)
 801bf98:	689b      	ldr	r3, [r3, #8]
 801bf9a:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801bf9c:	4b0a      	ldr	r3, [pc, #40]	@ (801bfc8 <UTIL_LPM_EnterLowPower+0x64>)
 801bf9e:	68db      	ldr	r3, [r3, #12]
 801bfa0:	4798      	blx	r3
 801bfa2:	e005      	b.n	801bfb0 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801bfa4:	4b08      	ldr	r3, [pc, #32]	@ (801bfc8 <UTIL_LPM_EnterLowPower+0x64>)
 801bfa6:	691b      	ldr	r3, [r3, #16]
 801bfa8:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801bfaa:	4b07      	ldr	r3, [pc, #28]	@ (801bfc8 <UTIL_LPM_EnterLowPower+0x64>)
 801bfac:	695b      	ldr	r3, [r3, #20]
 801bfae:	4798      	blx	r3
 801bfb0:	68fb      	ldr	r3, [r7, #12]
 801bfb2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bfb4:	687b      	ldr	r3, [r7, #4]
 801bfb6:	f383 8810 	msr	PRIMASK, r3
}
 801bfba:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801bfbc:	bf00      	nop
 801bfbe:	3710      	adds	r7, #16
 801bfc0:	46bd      	mov	sp, r7
 801bfc2:	bd80      	pop	{r7, pc}
 801bfc4:	20001594 	.word	0x20001594
 801bfc8:	0801e07c 	.word	0x0801e07c
 801bfcc:	20001598 	.word	0x20001598

0801bfd0 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801bfd0:	b480      	push	{r7}
 801bfd2:	b087      	sub	sp, #28
 801bfd4:	af00      	add	r7, sp, #0
 801bfd6:	60f8      	str	r0, [r7, #12]
 801bfd8:	60b9      	str	r1, [r7, #8]
 801bfda:	4613      	mov	r3, r2
 801bfdc:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801bfde:	68fb      	ldr	r3, [r7, #12]
 801bfe0:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801bfe2:	68bb      	ldr	r3, [r7, #8]
 801bfe4:	613b      	str	r3, [r7, #16]

  while( size-- )
 801bfe6:	e007      	b.n	801bff8 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801bfe8:	693a      	ldr	r2, [r7, #16]
 801bfea:	1c53      	adds	r3, r2, #1
 801bfec:	613b      	str	r3, [r7, #16]
 801bfee:	697b      	ldr	r3, [r7, #20]
 801bff0:	1c59      	adds	r1, r3, #1
 801bff2:	6179      	str	r1, [r7, #20]
 801bff4:	7812      	ldrb	r2, [r2, #0]
 801bff6:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801bff8:	88fb      	ldrh	r3, [r7, #6]
 801bffa:	1e5a      	subs	r2, r3, #1
 801bffc:	80fa      	strh	r2, [r7, #6]
 801bffe:	2b00      	cmp	r3, #0
 801c000:	d1f2      	bne.n	801bfe8 <UTIL_MEM_cpy_8+0x18>
    }
}
 801c002:	bf00      	nop
 801c004:	bf00      	nop
 801c006:	371c      	adds	r7, #28
 801c008:	46bd      	mov	sp, r7
 801c00a:	bc80      	pop	{r7}
 801c00c:	4770      	bx	lr

0801c00e <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801c00e:	b480      	push	{r7}
 801c010:	b085      	sub	sp, #20
 801c012:	af00      	add	r7, sp, #0
 801c014:	6078      	str	r0, [r7, #4]
 801c016:	460b      	mov	r3, r1
 801c018:	70fb      	strb	r3, [r7, #3]
 801c01a:	4613      	mov	r3, r2
 801c01c:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801c01e:	687b      	ldr	r3, [r7, #4]
 801c020:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801c022:	e004      	b.n	801c02e <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801c024:	68fb      	ldr	r3, [r7, #12]
 801c026:	1c5a      	adds	r2, r3, #1
 801c028:	60fa      	str	r2, [r7, #12]
 801c02a:	78fa      	ldrb	r2, [r7, #3]
 801c02c:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c02e:	883b      	ldrh	r3, [r7, #0]
 801c030:	1e5a      	subs	r2, r3, #1
 801c032:	803a      	strh	r2, [r7, #0]
 801c034:	2b00      	cmp	r3, #0
 801c036:	d1f5      	bne.n	801c024 <UTIL_MEM_set_8+0x16>
  }
}
 801c038:	bf00      	nop
 801c03a:	bf00      	nop
 801c03c:	3714      	adds	r7, #20
 801c03e:	46bd      	mov	sp, r7
 801c040:	bc80      	pop	{r7}
 801c042:	4770      	bx	lr

0801c044 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801c044:	b082      	sub	sp, #8
 801c046:	b480      	push	{r7}
 801c048:	b087      	sub	sp, #28
 801c04a:	af00      	add	r7, sp, #0
 801c04c:	60f8      	str	r0, [r7, #12]
 801c04e:	1d38      	adds	r0, r7, #4
 801c050:	e880 0006 	stmia.w	r0, {r1, r2}
 801c054:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801c056:	2300      	movs	r3, #0
 801c058:	613b      	str	r3, [r7, #16]
 801c05a:	2300      	movs	r3, #0
 801c05c:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801c05e:	687a      	ldr	r2, [r7, #4]
 801c060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c062:	4413      	add	r3, r2
 801c064:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801c066:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c06a:	b29a      	uxth	r2, r3
 801c06c:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801c070:	b29b      	uxth	r3, r3
 801c072:	4413      	add	r3, r2
 801c074:	b29b      	uxth	r3, r3
 801c076:	b21b      	sxth	r3, r3
 801c078:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801c07a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c07e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801c082:	db0a      	blt.n	801c09a <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801c084:	693b      	ldr	r3, [r7, #16]
 801c086:	3301      	adds	r3, #1
 801c088:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801c08a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c08e:	b29b      	uxth	r3, r3
 801c090:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801c094:	b29b      	uxth	r3, r3
 801c096:	b21b      	sxth	r3, r3
 801c098:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c09a:	68fb      	ldr	r3, [r7, #12]
 801c09c:	461a      	mov	r2, r3
 801c09e:	f107 0310 	add.w	r3, r7, #16
 801c0a2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c0a6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c0aa:	68f8      	ldr	r0, [r7, #12]
 801c0ac:	371c      	adds	r7, #28
 801c0ae:	46bd      	mov	sp, r7
 801c0b0:	bc80      	pop	{r7}
 801c0b2:	b002      	add	sp, #8
 801c0b4:	4770      	bx	lr

0801c0b6 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801c0b6:	b082      	sub	sp, #8
 801c0b8:	b480      	push	{r7}
 801c0ba:	b087      	sub	sp, #28
 801c0bc:	af00      	add	r7, sp, #0
 801c0be:	60f8      	str	r0, [r7, #12]
 801c0c0:	1d38      	adds	r0, r7, #4
 801c0c2:	e880 0006 	stmia.w	r0, {r1, r2}
 801c0c6:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801c0c8:	2300      	movs	r3, #0
 801c0ca:	613b      	str	r3, [r7, #16]
 801c0cc:	2300      	movs	r3, #0
 801c0ce:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801c0d0:	687a      	ldr	r2, [r7, #4]
 801c0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c0d4:	1ad3      	subs	r3, r2, r3
 801c0d6:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801c0d8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c0dc:	b29a      	uxth	r2, r3
 801c0de:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801c0e2:	b29b      	uxth	r3, r3
 801c0e4:	1ad3      	subs	r3, r2, r3
 801c0e6:	b29b      	uxth	r3, r3
 801c0e8:	b21b      	sxth	r3, r3
 801c0ea:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801c0ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c0f0:	2b00      	cmp	r3, #0
 801c0f2:	da0a      	bge.n	801c10a <SysTimeSub+0x54>
  {
    c.Seconds--;
 801c0f4:	693b      	ldr	r3, [r7, #16]
 801c0f6:	3b01      	subs	r3, #1
 801c0f8:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801c0fa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c0fe:	b29b      	uxth	r3, r3
 801c100:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801c104:	b29b      	uxth	r3, r3
 801c106:	b21b      	sxth	r3, r3
 801c108:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c10a:	68fb      	ldr	r3, [r7, #12]
 801c10c:	461a      	mov	r2, r3
 801c10e:	f107 0310 	add.w	r3, r7, #16
 801c112:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c116:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c11a:	68f8      	ldr	r0, [r7, #12]
 801c11c:	371c      	adds	r7, #28
 801c11e:	46bd      	mov	sp, r7
 801c120:	bc80      	pop	{r7}
 801c122:	b002      	add	sp, #8
 801c124:	4770      	bx	lr
	...

0801c128 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801c128:	b580      	push	{r7, lr}
 801c12a:	b088      	sub	sp, #32
 801c12c:	af02      	add	r7, sp, #8
 801c12e:	463b      	mov	r3, r7
 801c130:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c134:	2300      	movs	r3, #0
 801c136:	60bb      	str	r3, [r7, #8]
 801c138:	2300      	movs	r3, #0
 801c13a:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c13c:	4b10      	ldr	r3, [pc, #64]	@ (801c180 <SysTimeSet+0x58>)
 801c13e:	691b      	ldr	r3, [r3, #16]
 801c140:	f107 0208 	add.w	r2, r7, #8
 801c144:	3204      	adds	r2, #4
 801c146:	4610      	mov	r0, r2
 801c148:	4798      	blx	r3
 801c14a:	4603      	mov	r3, r0
 801c14c:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801c14e:	f107 0010 	add.w	r0, r7, #16
 801c152:	68fb      	ldr	r3, [r7, #12]
 801c154:	9300      	str	r3, [sp, #0]
 801c156:	68bb      	ldr	r3, [r7, #8]
 801c158:	463a      	mov	r2, r7
 801c15a:	ca06      	ldmia	r2, {r1, r2}
 801c15c:	f7ff ffab 	bl	801c0b6 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801c160:	4b07      	ldr	r3, [pc, #28]	@ (801c180 <SysTimeSet+0x58>)
 801c162:	681b      	ldr	r3, [r3, #0]
 801c164:	693a      	ldr	r2, [r7, #16]
 801c166:	4610      	mov	r0, r2
 801c168:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801c16a:	4b05      	ldr	r3, [pc, #20]	@ (801c180 <SysTimeSet+0x58>)
 801c16c:	689b      	ldr	r3, [r3, #8]
 801c16e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801c172:	4610      	mov	r0, r2
 801c174:	4798      	blx	r3
}
 801c176:	bf00      	nop
 801c178:	3718      	adds	r7, #24
 801c17a:	46bd      	mov	sp, r7
 801c17c:	bd80      	pop	{r7, pc}
 801c17e:	bf00      	nop
 801c180:	0801e160 	.word	0x0801e160

0801c184 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801c184:	b580      	push	{r7, lr}
 801c186:	b08a      	sub	sp, #40	@ 0x28
 801c188:	af02      	add	r7, sp, #8
 801c18a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c18c:	2300      	movs	r3, #0
 801c18e:	61bb      	str	r3, [r7, #24]
 801c190:	2300      	movs	r3, #0
 801c192:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801c194:	2300      	movs	r3, #0
 801c196:	613b      	str	r3, [r7, #16]
 801c198:	2300      	movs	r3, #0
 801c19a:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c19c:	4b14      	ldr	r3, [pc, #80]	@ (801c1f0 <SysTimeGet+0x6c>)
 801c19e:	691b      	ldr	r3, [r3, #16]
 801c1a0:	f107 0218 	add.w	r2, r7, #24
 801c1a4:	3204      	adds	r2, #4
 801c1a6:	4610      	mov	r0, r2
 801c1a8:	4798      	blx	r3
 801c1aa:	4603      	mov	r3, r0
 801c1ac:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c1ae:	4b10      	ldr	r3, [pc, #64]	@ (801c1f0 <SysTimeGet+0x6c>)
 801c1b0:	68db      	ldr	r3, [r3, #12]
 801c1b2:	4798      	blx	r3
 801c1b4:	4603      	mov	r3, r0
 801c1b6:	b21b      	sxth	r3, r3
 801c1b8:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c1ba:	4b0d      	ldr	r3, [pc, #52]	@ (801c1f0 <SysTimeGet+0x6c>)
 801c1bc:	685b      	ldr	r3, [r3, #4]
 801c1be:	4798      	blx	r3
 801c1c0:	4603      	mov	r3, r0
 801c1c2:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801c1c4:	f107 0010 	add.w	r0, r7, #16
 801c1c8:	69fb      	ldr	r3, [r7, #28]
 801c1ca:	9300      	str	r3, [sp, #0]
 801c1cc:	69bb      	ldr	r3, [r7, #24]
 801c1ce:	f107 0208 	add.w	r2, r7, #8
 801c1d2:	ca06      	ldmia	r2, {r1, r2}
 801c1d4:	f7ff ff36 	bl	801c044 <SysTimeAdd>

  return sysTime;
 801c1d8:	687b      	ldr	r3, [r7, #4]
 801c1da:	461a      	mov	r2, r3
 801c1dc:	f107 0310 	add.w	r3, r7, #16
 801c1e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c1e4:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c1e8:	6878      	ldr	r0, [r7, #4]
 801c1ea:	3720      	adds	r7, #32
 801c1ec:	46bd      	mov	sp, r7
 801c1ee:	bd80      	pop	{r7, pc}
 801c1f0:	0801e160 	.word	0x0801e160

0801c1f4 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801c1f4:	b580      	push	{r7, lr}
 801c1f6:	b084      	sub	sp, #16
 801c1f8:	af00      	add	r7, sp, #0
 801c1fa:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c1fc:	2300      	movs	r3, #0
 801c1fe:	60bb      	str	r3, [r7, #8]
 801c200:	2300      	movs	r3, #0
 801c202:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c204:	4b0a      	ldr	r3, [pc, #40]	@ (801c230 <SysTimeGetMcuTime+0x3c>)
 801c206:	691b      	ldr	r3, [r3, #16]
 801c208:	f107 0208 	add.w	r2, r7, #8
 801c20c:	3204      	adds	r2, #4
 801c20e:	4610      	mov	r0, r2
 801c210:	4798      	blx	r3
 801c212:	4603      	mov	r3, r0
 801c214:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 801c216:	687b      	ldr	r3, [r7, #4]
 801c218:	461a      	mov	r2, r3
 801c21a:	f107 0308 	add.w	r3, r7, #8
 801c21e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c222:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c226:	6878      	ldr	r0, [r7, #4]
 801c228:	3710      	adds	r7, #16
 801c22a:	46bd      	mov	sp, r7
 801c22c:	bd80      	pop	{r7, pc}
 801c22e:	bf00      	nop
 801c230:	0801e160 	.word	0x0801e160

0801c234 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801c234:	b480      	push	{r7}
 801c236:	b085      	sub	sp, #20
 801c238:	af00      	add	r7, sp, #0
 801c23a:	6078      	str	r0, [r7, #4]
  int i = 0;
 801c23c:	2300      	movs	r3, #0
 801c23e:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801c240:	e00e      	b.n	801c260 <ee_skip_atoi+0x2c>
 801c242:	68fa      	ldr	r2, [r7, #12]
 801c244:	4613      	mov	r3, r2
 801c246:	009b      	lsls	r3, r3, #2
 801c248:	4413      	add	r3, r2
 801c24a:	005b      	lsls	r3, r3, #1
 801c24c:	4618      	mov	r0, r3
 801c24e:	687b      	ldr	r3, [r7, #4]
 801c250:	681b      	ldr	r3, [r3, #0]
 801c252:	1c59      	adds	r1, r3, #1
 801c254:	687a      	ldr	r2, [r7, #4]
 801c256:	6011      	str	r1, [r2, #0]
 801c258:	781b      	ldrb	r3, [r3, #0]
 801c25a:	4403      	add	r3, r0
 801c25c:	3b30      	subs	r3, #48	@ 0x30
 801c25e:	60fb      	str	r3, [r7, #12]
 801c260:	687b      	ldr	r3, [r7, #4]
 801c262:	681b      	ldr	r3, [r3, #0]
 801c264:	781b      	ldrb	r3, [r3, #0]
 801c266:	2b2f      	cmp	r3, #47	@ 0x2f
 801c268:	d904      	bls.n	801c274 <ee_skip_atoi+0x40>
 801c26a:	687b      	ldr	r3, [r7, #4]
 801c26c:	681b      	ldr	r3, [r3, #0]
 801c26e:	781b      	ldrb	r3, [r3, #0]
 801c270:	2b39      	cmp	r3, #57	@ 0x39
 801c272:	d9e6      	bls.n	801c242 <ee_skip_atoi+0xe>
  return i;
 801c274:	68fb      	ldr	r3, [r7, #12]
}
 801c276:	4618      	mov	r0, r3
 801c278:	3714      	adds	r7, #20
 801c27a:	46bd      	mov	sp, r7
 801c27c:	bc80      	pop	{r7}
 801c27e:	4770      	bx	lr

0801c280 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801c280:	b480      	push	{r7}
 801c282:	b099      	sub	sp, #100	@ 0x64
 801c284:	af00      	add	r7, sp, #0
 801c286:	60f8      	str	r0, [r7, #12]
 801c288:	60b9      	str	r1, [r7, #8]
 801c28a:	607a      	str	r2, [r7, #4]
 801c28c:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801c28e:	4b71      	ldr	r3, [pc, #452]	@ (801c454 <ee_number+0x1d4>)
 801c290:	681b      	ldr	r3, [r3, #0]
 801c292:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801c294:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c29a:	2b00      	cmp	r3, #0
 801c29c:	d002      	beq.n	801c2a4 <ee_number+0x24>
 801c29e:	4b6e      	ldr	r3, [pc, #440]	@ (801c458 <ee_number+0x1d8>)
 801c2a0:	681b      	ldr	r3, [r3, #0]
 801c2a2:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801c2a4:	683b      	ldr	r3, [r7, #0]
 801c2a6:	2b01      	cmp	r3, #1
 801c2a8:	dd02      	ble.n	801c2b0 <ee_number+0x30>
 801c2aa:	683b      	ldr	r3, [r7, #0]
 801c2ac:	2b24      	cmp	r3, #36	@ 0x24
 801c2ae:	dd01      	ble.n	801c2b4 <ee_number+0x34>
 801c2b0:	2300      	movs	r3, #0
 801c2b2:	e0ca      	b.n	801c44a <ee_number+0x1ca>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 801c2b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c2b6:	f003 0301 	and.w	r3, r3, #1
 801c2ba:	2b00      	cmp	r3, #0
 801c2bc:	d001      	beq.n	801c2c2 <ee_number+0x42>
 801c2be:	2330      	movs	r3, #48	@ 0x30
 801c2c0:	e000      	b.n	801c2c4 <ee_number+0x44>
 801c2c2:	2320      	movs	r3, #32
 801c2c4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801c2c8:	2300      	movs	r3, #0
 801c2ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801c2ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c2d0:	f003 0302 	and.w	r3, r3, #2
 801c2d4:	2b00      	cmp	r3, #0
 801c2d6:	d00b      	beq.n	801c2f0 <ee_number+0x70>
  {
    if (num < 0)
 801c2d8:	687b      	ldr	r3, [r7, #4]
 801c2da:	2b00      	cmp	r3, #0
 801c2dc:	da08      	bge.n	801c2f0 <ee_number+0x70>
    {
      sign = '-';
 801c2de:	232d      	movs	r3, #45	@ 0x2d
 801c2e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801c2e4:	687b      	ldr	r3, [r7, #4]
 801c2e6:	425b      	negs	r3, r3
 801c2e8:	607b      	str	r3, [r7, #4]
      size--;
 801c2ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c2ec:	3b01      	subs	r3, #1
 801c2ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 801c2f0:	2300      	movs	r3, #0
 801c2f2:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801c2f4:	687b      	ldr	r3, [r7, #4]
 801c2f6:	2b00      	cmp	r3, #0
 801c2f8:	d11e      	bne.n	801c338 <ee_number+0xb8>
    tmp[i++] = '0';
 801c2fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c2fc:	1c5a      	adds	r2, r3, #1
 801c2fe:	657a      	str	r2, [r7, #84]	@ 0x54
 801c300:	3360      	adds	r3, #96	@ 0x60
 801c302:	443b      	add	r3, r7
 801c304:	2230      	movs	r2, #48	@ 0x30
 801c306:	f803 2c50 	strb.w	r2, [r3, #-80]
 801c30a:	e018      	b.n	801c33e <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801c30c:	687b      	ldr	r3, [r7, #4]
 801c30e:	683a      	ldr	r2, [r7, #0]
 801c310:	fbb3 f1f2 	udiv	r1, r3, r2
 801c314:	fb01 f202 	mul.w	r2, r1, r2
 801c318:	1a9b      	subs	r3, r3, r2
 801c31a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c31c:	441a      	add	r2, r3
 801c31e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c320:	1c59      	adds	r1, r3, #1
 801c322:	6579      	str	r1, [r7, #84]	@ 0x54
 801c324:	7812      	ldrb	r2, [r2, #0]
 801c326:	3360      	adds	r3, #96	@ 0x60
 801c328:	443b      	add	r3, r7
 801c32a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801c32e:	687a      	ldr	r2, [r7, #4]
 801c330:	683b      	ldr	r3, [r7, #0]
 801c332:	fbb2 f3f3 	udiv	r3, r2, r3
 801c336:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801c338:	687b      	ldr	r3, [r7, #4]
 801c33a:	2b00      	cmp	r3, #0
 801c33c:	d1e6      	bne.n	801c30c <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801c33e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c340:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c342:	429a      	cmp	r2, r3
 801c344:	dd01      	ble.n	801c34a <ee_number+0xca>
 801c346:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c348:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801c34a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801c34c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c34e:	1ad3      	subs	r3, r2, r3
 801c350:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801c352:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c354:	f003 0301 	and.w	r3, r3, #1
 801c358:	2b00      	cmp	r3, #0
 801c35a:	d112      	bne.n	801c382 <ee_number+0x102>
 801c35c:	e00c      	b.n	801c378 <ee_number+0xf8>
 801c35e:	68fb      	ldr	r3, [r7, #12]
 801c360:	1c5a      	adds	r2, r3, #1
 801c362:	60fa      	str	r2, [r7, #12]
 801c364:	2220      	movs	r2, #32
 801c366:	701a      	strb	r2, [r3, #0]
 801c368:	68bb      	ldr	r3, [r7, #8]
 801c36a:	3b01      	subs	r3, #1
 801c36c:	60bb      	str	r3, [r7, #8]
 801c36e:	68bb      	ldr	r3, [r7, #8]
 801c370:	2b00      	cmp	r3, #0
 801c372:	d101      	bne.n	801c378 <ee_number+0xf8>
 801c374:	68fb      	ldr	r3, [r7, #12]
 801c376:	e068      	b.n	801c44a <ee_number+0x1ca>
 801c378:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c37a:	1e5a      	subs	r2, r3, #1
 801c37c:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c37e:	2b00      	cmp	r3, #0
 801c380:	dced      	bgt.n	801c35e <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801c382:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801c386:	2b00      	cmp	r3, #0
 801c388:	d01b      	beq.n	801c3c2 <ee_number+0x142>
 801c38a:	68fb      	ldr	r3, [r7, #12]
 801c38c:	1c5a      	adds	r2, r3, #1
 801c38e:	60fa      	str	r2, [r7, #12]
 801c390:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801c394:	701a      	strb	r2, [r3, #0]
 801c396:	68bb      	ldr	r3, [r7, #8]
 801c398:	3b01      	subs	r3, #1
 801c39a:	60bb      	str	r3, [r7, #8]
 801c39c:	68bb      	ldr	r3, [r7, #8]
 801c39e:	2b00      	cmp	r3, #0
 801c3a0:	d10f      	bne.n	801c3c2 <ee_number+0x142>
 801c3a2:	68fb      	ldr	r3, [r7, #12]
 801c3a4:	e051      	b.n	801c44a <ee_number+0x1ca>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801c3a6:	68fb      	ldr	r3, [r7, #12]
 801c3a8:	1c5a      	adds	r2, r3, #1
 801c3aa:	60fa      	str	r2, [r7, #12]
 801c3ac:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801c3b0:	701a      	strb	r2, [r3, #0]
 801c3b2:	68bb      	ldr	r3, [r7, #8]
 801c3b4:	3b01      	subs	r3, #1
 801c3b6:	60bb      	str	r3, [r7, #8]
 801c3b8:	68bb      	ldr	r3, [r7, #8]
 801c3ba:	2b00      	cmp	r3, #0
 801c3bc:	d101      	bne.n	801c3c2 <ee_number+0x142>
 801c3be:	68fb      	ldr	r3, [r7, #12]
 801c3c0:	e043      	b.n	801c44a <ee_number+0x1ca>
 801c3c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c3c4:	1e5a      	subs	r2, r3, #1
 801c3c6:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c3c8:	2b00      	cmp	r3, #0
 801c3ca:	dcec      	bgt.n	801c3a6 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801c3cc:	e00c      	b.n	801c3e8 <ee_number+0x168>
 801c3ce:	68fb      	ldr	r3, [r7, #12]
 801c3d0:	1c5a      	adds	r2, r3, #1
 801c3d2:	60fa      	str	r2, [r7, #12]
 801c3d4:	2230      	movs	r2, #48	@ 0x30
 801c3d6:	701a      	strb	r2, [r3, #0]
 801c3d8:	68bb      	ldr	r3, [r7, #8]
 801c3da:	3b01      	subs	r3, #1
 801c3dc:	60bb      	str	r3, [r7, #8]
 801c3de:	68bb      	ldr	r3, [r7, #8]
 801c3e0:	2b00      	cmp	r3, #0
 801c3e2:	d101      	bne.n	801c3e8 <ee_number+0x168>
 801c3e4:	68fb      	ldr	r3, [r7, #12]
 801c3e6:	e030      	b.n	801c44a <ee_number+0x1ca>
 801c3e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c3ea:	1e5a      	subs	r2, r3, #1
 801c3ec:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801c3ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c3f0:	429a      	cmp	r2, r3
 801c3f2:	dbec      	blt.n	801c3ce <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801c3f4:	e010      	b.n	801c418 <ee_number+0x198>
 801c3f6:	68fb      	ldr	r3, [r7, #12]
 801c3f8:	1c5a      	adds	r2, r3, #1
 801c3fa:	60fa      	str	r2, [r7, #12]
 801c3fc:	f107 0110 	add.w	r1, r7, #16
 801c400:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c402:	440a      	add	r2, r1
 801c404:	7812      	ldrb	r2, [r2, #0]
 801c406:	701a      	strb	r2, [r3, #0]
 801c408:	68bb      	ldr	r3, [r7, #8]
 801c40a:	3b01      	subs	r3, #1
 801c40c:	60bb      	str	r3, [r7, #8]
 801c40e:	68bb      	ldr	r3, [r7, #8]
 801c410:	2b00      	cmp	r3, #0
 801c412:	d101      	bne.n	801c418 <ee_number+0x198>
 801c414:	68fb      	ldr	r3, [r7, #12]
 801c416:	e018      	b.n	801c44a <ee_number+0x1ca>
 801c418:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c41a:	1e5a      	subs	r2, r3, #1
 801c41c:	657a      	str	r2, [r7, #84]	@ 0x54
 801c41e:	2b00      	cmp	r3, #0
 801c420:	dce9      	bgt.n	801c3f6 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801c422:	e00c      	b.n	801c43e <ee_number+0x1be>
 801c424:	68fb      	ldr	r3, [r7, #12]
 801c426:	1c5a      	adds	r2, r3, #1
 801c428:	60fa      	str	r2, [r7, #12]
 801c42a:	2220      	movs	r2, #32
 801c42c:	701a      	strb	r2, [r3, #0]
 801c42e:	68bb      	ldr	r3, [r7, #8]
 801c430:	3b01      	subs	r3, #1
 801c432:	60bb      	str	r3, [r7, #8]
 801c434:	68bb      	ldr	r3, [r7, #8]
 801c436:	2b00      	cmp	r3, #0
 801c438:	d101      	bne.n	801c43e <ee_number+0x1be>
 801c43a:	68fb      	ldr	r3, [r7, #12]
 801c43c:	e005      	b.n	801c44a <ee_number+0x1ca>
 801c43e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c440:	1e5a      	subs	r2, r3, #1
 801c442:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c444:	2b00      	cmp	r3, #0
 801c446:	dced      	bgt.n	801c424 <ee_number+0x1a4>

  return str;
 801c448:	68fb      	ldr	r3, [r7, #12]
}
 801c44a:	4618      	mov	r0, r3
 801c44c:	3764      	adds	r7, #100	@ 0x64
 801c44e:	46bd      	mov	sp, r7
 801c450:	bc80      	pop	{r7}
 801c452:	4770      	bx	lr
 801c454:	2000023c 	.word	0x2000023c
 801c458:	20000240 	.word	0x20000240

0801c45c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801c45c:	b580      	push	{r7, lr}
 801c45e:	b092      	sub	sp, #72	@ 0x48
 801c460:	af04      	add	r7, sp, #16
 801c462:	60f8      	str	r0, [r7, #12]
 801c464:	60b9      	str	r1, [r7, #8]
 801c466:	607a      	str	r2, [r7, #4]
 801c468:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801c46a:	68bb      	ldr	r3, [r7, #8]
 801c46c:	2b00      	cmp	r3, #0
 801c46e:	dc01      	bgt.n	801c474 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801c470:	2300      	movs	r3, #0
 801c472:	e13e      	b.n	801c6f2 <tiny_vsnprintf_like+0x296>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801c474:	68fb      	ldr	r3, [r7, #12]
 801c476:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c478:	e128      	b.n	801c6cc <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801c47a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c47c:	68fb      	ldr	r3, [r7, #12]
 801c47e:	1ad2      	subs	r2, r2, r3
 801c480:	68bb      	ldr	r3, [r7, #8]
 801c482:	3b01      	subs	r3, #1
 801c484:	429a      	cmp	r2, r3
 801c486:	f280 812e 	bge.w	801c6e6 <tiny_vsnprintf_like+0x28a>
    
    if (*fmt != '%')
 801c48a:	687b      	ldr	r3, [r7, #4]
 801c48c:	781b      	ldrb	r3, [r3, #0]
 801c48e:	2b25      	cmp	r3, #37	@ 0x25
 801c490:	d006      	beq.n	801c4a0 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801c492:	687a      	ldr	r2, [r7, #4]
 801c494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c496:	1c59      	adds	r1, r3, #1
 801c498:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c49a:	7812      	ldrb	r2, [r2, #0]
 801c49c:	701a      	strb	r2, [r3, #0]
      continue;
 801c49e:	e112      	b.n	801c6c6 <tiny_vsnprintf_like+0x26a>
    }
                  
    // Process flags
    flags = 0;
 801c4a0:	2300      	movs	r3, #0
 801c4a2:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801c4a4:	687b      	ldr	r3, [r7, #4]
 801c4a6:	3301      	adds	r3, #1
 801c4a8:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801c4aa:	687b      	ldr	r3, [r7, #4]
 801c4ac:	781b      	ldrb	r3, [r3, #0]
 801c4ae:	2b30      	cmp	r3, #48	@ 0x30
 801c4b0:	d103      	bne.n	801c4ba <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801c4b2:	6a3b      	ldr	r3, [r7, #32]
 801c4b4:	f043 0301 	orr.w	r3, r3, #1
 801c4b8:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 801c4ba:	f04f 33ff 	mov.w	r3, #4294967295
 801c4be:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801c4c0:	687b      	ldr	r3, [r7, #4]
 801c4c2:	781b      	ldrb	r3, [r3, #0]
 801c4c4:	2b2f      	cmp	r3, #47	@ 0x2f
 801c4c6:	d908      	bls.n	801c4da <tiny_vsnprintf_like+0x7e>
 801c4c8:	687b      	ldr	r3, [r7, #4]
 801c4ca:	781b      	ldrb	r3, [r3, #0]
 801c4cc:	2b39      	cmp	r3, #57	@ 0x39
 801c4ce:	d804      	bhi.n	801c4da <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801c4d0:	1d3b      	adds	r3, r7, #4
 801c4d2:	4618      	mov	r0, r3
 801c4d4:	f7ff feae 	bl	801c234 <ee_skip_atoi>
 801c4d8:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 801c4da:	f04f 33ff 	mov.w	r3, #4294967295
 801c4de:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 801c4e0:	f04f 33ff 	mov.w	r3, #4294967295
 801c4e4:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 801c4e6:	230a      	movs	r3, #10
 801c4e8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801c4ea:	687b      	ldr	r3, [r7, #4]
 801c4ec:	781b      	ldrb	r3, [r3, #0]
 801c4ee:	3b58      	subs	r3, #88	@ 0x58
 801c4f0:	2b20      	cmp	r3, #32
 801c4f2:	f200 8094 	bhi.w	801c61e <tiny_vsnprintf_like+0x1c2>
 801c4f6:	a201      	add	r2, pc, #4	@ (adr r2, 801c4fc <tiny_vsnprintf_like+0xa0>)
 801c4f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c4fc:	0801c607 	.word	0x0801c607
 801c500:	0801c61f 	.word	0x0801c61f
 801c504:	0801c61f 	.word	0x0801c61f
 801c508:	0801c61f 	.word	0x0801c61f
 801c50c:	0801c61f 	.word	0x0801c61f
 801c510:	0801c61f 	.word	0x0801c61f
 801c514:	0801c61f 	.word	0x0801c61f
 801c518:	0801c61f 	.word	0x0801c61f
 801c51c:	0801c61f 	.word	0x0801c61f
 801c520:	0801c61f 	.word	0x0801c61f
 801c524:	0801c61f 	.word	0x0801c61f
 801c528:	0801c58b 	.word	0x0801c58b
 801c52c:	0801c615 	.word	0x0801c615
 801c530:	0801c61f 	.word	0x0801c61f
 801c534:	0801c61f 	.word	0x0801c61f
 801c538:	0801c61f 	.word	0x0801c61f
 801c53c:	0801c61f 	.word	0x0801c61f
 801c540:	0801c615 	.word	0x0801c615
 801c544:	0801c61f 	.word	0x0801c61f
 801c548:	0801c61f 	.word	0x0801c61f
 801c54c:	0801c61f 	.word	0x0801c61f
 801c550:	0801c61f 	.word	0x0801c61f
 801c554:	0801c61f 	.word	0x0801c61f
 801c558:	0801c61f 	.word	0x0801c61f
 801c55c:	0801c61f 	.word	0x0801c61f
 801c560:	0801c61f 	.word	0x0801c61f
 801c564:	0801c61f 	.word	0x0801c61f
 801c568:	0801c5ab 	.word	0x0801c5ab
 801c56c:	0801c61f 	.word	0x0801c61f
 801c570:	0801c66b 	.word	0x0801c66b
 801c574:	0801c61f 	.word	0x0801c61f
 801c578:	0801c61f 	.word	0x0801c61f
 801c57c:	0801c60f 	.word	0x0801c60f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801c580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c582:	1c5a      	adds	r2, r3, #1
 801c584:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c586:	2220      	movs	r2, #32
 801c588:	701a      	strb	r2, [r3, #0]
 801c58a:	69fb      	ldr	r3, [r7, #28]
 801c58c:	3b01      	subs	r3, #1
 801c58e:	61fb      	str	r3, [r7, #28]
 801c590:	69fb      	ldr	r3, [r7, #28]
 801c592:	2b00      	cmp	r3, #0
 801c594:	dcf4      	bgt.n	801c580 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801c596:	683b      	ldr	r3, [r7, #0]
 801c598:	1d1a      	adds	r2, r3, #4
 801c59a:	603a      	str	r2, [r7, #0]
 801c59c:	6819      	ldr	r1, [r3, #0]
 801c59e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5a0:	1c5a      	adds	r2, r3, #1
 801c5a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c5a4:	b2ca      	uxtb	r2, r1
 801c5a6:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801c5a8:	e08d      	b.n	801c6c6 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801c5aa:	683b      	ldr	r3, [r7, #0]
 801c5ac:	1d1a      	adds	r2, r3, #4
 801c5ae:	603a      	str	r2, [r7, #0]
 801c5b0:	681b      	ldr	r3, [r3, #0]
 801c5b2:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801c5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5b6:	2b00      	cmp	r3, #0
 801c5b8:	d101      	bne.n	801c5be <tiny_vsnprintf_like+0x162>
 801c5ba:	4b50      	ldr	r3, [pc, #320]	@ (801c6fc <tiny_vsnprintf_like+0x2a0>)
 801c5bc:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801c5be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c5c0:	f7e3 fdda 	bl	8000178 <strlen>
 801c5c4:	4603      	mov	r3, r0
 801c5c6:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801c5c8:	e004      	b.n	801c5d4 <tiny_vsnprintf_like+0x178>
 801c5ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5cc:	1c5a      	adds	r2, r3, #1
 801c5ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c5d0:	2220      	movs	r2, #32
 801c5d2:	701a      	strb	r2, [r3, #0]
 801c5d4:	69fb      	ldr	r3, [r7, #28]
 801c5d6:	1e5a      	subs	r2, r3, #1
 801c5d8:	61fa      	str	r2, [r7, #28]
 801c5da:	693a      	ldr	r2, [r7, #16]
 801c5dc:	429a      	cmp	r2, r3
 801c5de:	dbf4      	blt.n	801c5ca <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801c5e0:	2300      	movs	r3, #0
 801c5e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 801c5e4:	e00a      	b.n	801c5fc <tiny_vsnprintf_like+0x1a0>
 801c5e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c5e8:	1c53      	adds	r3, r2, #1
 801c5ea:	627b      	str	r3, [r7, #36]	@ 0x24
 801c5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5ee:	1c59      	adds	r1, r3, #1
 801c5f0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c5f2:	7812      	ldrb	r2, [r2, #0]
 801c5f4:	701a      	strb	r2, [r3, #0]
 801c5f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c5f8:	3301      	adds	r3, #1
 801c5fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 801c5fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c5fe:	693b      	ldr	r3, [r7, #16]
 801c600:	429a      	cmp	r2, r3
 801c602:	dbf0      	blt.n	801c5e6 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801c604:	e05f      	b.n	801c6c6 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 801c606:	6a3b      	ldr	r3, [r7, #32]
 801c608:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c60c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801c60e:	2310      	movs	r3, #16
 801c610:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801c612:	e02b      	b.n	801c66c <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801c614:	6a3b      	ldr	r3, [r7, #32]
 801c616:	f043 0302 	orr.w	r3, r3, #2
 801c61a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801c61c:	e025      	b.n	801c66a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801c61e:	687b      	ldr	r3, [r7, #4]
 801c620:	781b      	ldrb	r3, [r3, #0]
 801c622:	2b25      	cmp	r3, #37	@ 0x25
 801c624:	d004      	beq.n	801c630 <tiny_vsnprintf_like+0x1d4>
 801c626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c628:	1c5a      	adds	r2, r3, #1
 801c62a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c62c:	2225      	movs	r2, #37	@ 0x25
 801c62e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801c630:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c632:	68fb      	ldr	r3, [r7, #12]
 801c634:	1ad2      	subs	r2, r2, r3
 801c636:	68bb      	ldr	r3, [r7, #8]
 801c638:	3b01      	subs	r3, #1
 801c63a:	429a      	cmp	r2, r3
 801c63c:	da16      	bge.n	801c66c <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801c63e:	687b      	ldr	r3, [r7, #4]
 801c640:	781b      	ldrb	r3, [r3, #0]
 801c642:	2b00      	cmp	r3, #0
 801c644:	d006      	beq.n	801c654 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801c646:	687a      	ldr	r2, [r7, #4]
 801c648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c64a:	1c59      	adds	r1, r3, #1
 801c64c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c64e:	7812      	ldrb	r2, [r2, #0]
 801c650:	701a      	strb	r2, [r3, #0]
 801c652:	e002      	b.n	801c65a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801c654:	687b      	ldr	r3, [r7, #4]
 801c656:	3b01      	subs	r3, #1
 801c658:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801c65a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c65c:	68fb      	ldr	r3, [r7, #12]
 801c65e:	1ad2      	subs	r2, r2, r3
 801c660:	68bb      	ldr	r3, [r7, #8]
 801c662:	3b01      	subs	r3, #1
 801c664:	429a      	cmp	r2, r3
 801c666:	db2d      	blt.n	801c6c4 <tiny_vsnprintf_like+0x268>
 801c668:	e000      	b.n	801c66c <tiny_vsnprintf_like+0x210>
        break;
 801c66a:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801c66c:	697b      	ldr	r3, [r7, #20]
 801c66e:	2b6c      	cmp	r3, #108	@ 0x6c
 801c670:	d105      	bne.n	801c67e <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801c672:	683b      	ldr	r3, [r7, #0]
 801c674:	1d1a      	adds	r2, r3, #4
 801c676:	603a      	str	r2, [r7, #0]
 801c678:	681b      	ldr	r3, [r3, #0]
 801c67a:	637b      	str	r3, [r7, #52]	@ 0x34
 801c67c:	e00f      	b.n	801c69e <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801c67e:	6a3b      	ldr	r3, [r7, #32]
 801c680:	f003 0302 	and.w	r3, r3, #2
 801c684:	2b00      	cmp	r3, #0
 801c686:	d005      	beq.n	801c694 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801c688:	683b      	ldr	r3, [r7, #0]
 801c68a:	1d1a      	adds	r2, r3, #4
 801c68c:	603a      	str	r2, [r7, #0]
 801c68e:	681b      	ldr	r3, [r3, #0]
 801c690:	637b      	str	r3, [r7, #52]	@ 0x34
 801c692:	e004      	b.n	801c69e <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801c694:	683b      	ldr	r3, [r7, #0]
 801c696:	1d1a      	adds	r2, r3, #4
 801c698:	603a      	str	r2, [r7, #0]
 801c69a:	681b      	ldr	r3, [r3, #0]
 801c69c:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801c69e:	68bb      	ldr	r3, [r7, #8]
 801c6a0:	1e5a      	subs	r2, r3, #1
 801c6a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c6a4:	68fb      	ldr	r3, [r7, #12]
 801c6a6:	1acb      	subs	r3, r1, r3
 801c6a8:	1ad1      	subs	r1, r2, r3
 801c6aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c6ac:	6a3b      	ldr	r3, [r7, #32]
 801c6ae:	9302      	str	r3, [sp, #8]
 801c6b0:	69bb      	ldr	r3, [r7, #24]
 801c6b2:	9301      	str	r3, [sp, #4]
 801c6b4:	69fb      	ldr	r3, [r7, #28]
 801c6b6:	9300      	str	r3, [sp, #0]
 801c6b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c6ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801c6bc:	f7ff fde0 	bl	801c280 <ee_number>
 801c6c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801c6c2:	e000      	b.n	801c6c6 <tiny_vsnprintf_like+0x26a>
        continue;
 801c6c4:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801c6c6:	687b      	ldr	r3, [r7, #4]
 801c6c8:	3301      	adds	r3, #1
 801c6ca:	607b      	str	r3, [r7, #4]
 801c6cc:	687b      	ldr	r3, [r7, #4]
 801c6ce:	781b      	ldrb	r3, [r3, #0]
 801c6d0:	2b00      	cmp	r3, #0
 801c6d2:	f47f aed2 	bne.w	801c47a <tiny_vsnprintf_like+0x1e>
 801c6d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c6d8:	68fb      	ldr	r3, [r7, #12]
 801c6da:	1ad2      	subs	r2, r2, r3
 801c6dc:	68bb      	ldr	r3, [r7, #8]
 801c6de:	3b01      	subs	r3, #1
 801c6e0:	429a      	cmp	r2, r3
 801c6e2:	f6bf aeca 	bge.w	801c47a <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801c6e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6e8:	2200      	movs	r2, #0
 801c6ea:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801c6ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c6ee:	68fb      	ldr	r3, [r7, #12]
 801c6f0:	1ad3      	subs	r3, r2, r3
}
 801c6f2:	4618      	mov	r0, r3
 801c6f4:	3738      	adds	r7, #56	@ 0x38
 801c6f6:	46bd      	mov	sp, r7
 801c6f8:	bd80      	pop	{r7, pc}
 801c6fa:	bf00      	nop
 801c6fc:	0801e054 	.word	0x0801e054

0801c700 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801c700:	b580      	push	{r7, lr}
 801c702:	b08c      	sub	sp, #48	@ 0x30
 801c704:	af00      	add	r7, sp, #0
 801c706:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801c708:	4b67      	ldr	r3, [pc, #412]	@ (801c8a8 <UTIL_SEQ_Run+0x1a8>)
 801c70a:	681b      	ldr	r3, [r3, #0]
 801c70c:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801c70e:	4b66      	ldr	r3, [pc, #408]	@ (801c8a8 <UTIL_SEQ_Run+0x1a8>)
 801c710:	681a      	ldr	r2, [r3, #0]
 801c712:	687b      	ldr	r3, [r7, #4]
 801c714:	4013      	ands	r3, r2
 801c716:	4a64      	ldr	r2, [pc, #400]	@ (801c8a8 <UTIL_SEQ_Run+0x1a8>)
 801c718:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801c71a:	e083      	b.n	801c824 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 801c71c:	2300      	movs	r3, #0
 801c71e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801c720:	e002      	b.n	801c728 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 801c722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c724:	3301      	adds	r3, #1
 801c726:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801c728:	4a60      	ldr	r2, [pc, #384]	@ (801c8ac <UTIL_SEQ_Run+0x1ac>)
 801c72a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c72c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c730:	4b5f      	ldr	r3, [pc, #380]	@ (801c8b0 <UTIL_SEQ_Run+0x1b0>)
 801c732:	681b      	ldr	r3, [r3, #0]
 801c734:	401a      	ands	r2, r3
 801c736:	4b5c      	ldr	r3, [pc, #368]	@ (801c8a8 <UTIL_SEQ_Run+0x1a8>)
 801c738:	681b      	ldr	r3, [r3, #0]
 801c73a:	4013      	ands	r3, r2
 801c73c:	2b00      	cmp	r3, #0
 801c73e:	d0f0      	beq.n	801c722 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 801c740:	4a5a      	ldr	r2, [pc, #360]	@ (801c8ac <UTIL_SEQ_Run+0x1ac>)
 801c742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c744:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c748:	4b59      	ldr	r3, [pc, #356]	@ (801c8b0 <UTIL_SEQ_Run+0x1b0>)
 801c74a:	681b      	ldr	r3, [r3, #0]
 801c74c:	401a      	ands	r2, r3
 801c74e:	4b56      	ldr	r3, [pc, #344]	@ (801c8a8 <UTIL_SEQ_Run+0x1a8>)
 801c750:	681b      	ldr	r3, [r3, #0]
 801c752:	4013      	ands	r3, r2
 801c754:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801c756:	4a55      	ldr	r2, [pc, #340]	@ (801c8ac <UTIL_SEQ_Run+0x1ac>)
 801c758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c75a:	00db      	lsls	r3, r3, #3
 801c75c:	4413      	add	r3, r2
 801c75e:	685a      	ldr	r2, [r3, #4]
 801c760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c762:	4013      	ands	r3, r2
 801c764:	2b00      	cmp	r3, #0
 801c766:	d106      	bne.n	801c776 <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801c768:	4a50      	ldr	r2, [pc, #320]	@ (801c8ac <UTIL_SEQ_Run+0x1ac>)
 801c76a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c76c:	00db      	lsls	r3, r3, #3
 801c76e:	4413      	add	r3, r2
 801c770:	f04f 32ff 	mov.w	r2, #4294967295
 801c774:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801c776:	4a4d      	ldr	r2, [pc, #308]	@ (801c8ac <UTIL_SEQ_Run+0x1ac>)
 801c778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c77a:	00db      	lsls	r3, r3, #3
 801c77c:	4413      	add	r3, r2
 801c77e:	685a      	ldr	r2, [r3, #4]
 801c780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c782:	4013      	ands	r3, r2
 801c784:	4618      	mov	r0, r3
 801c786:	f000 f8f9 	bl	801c97c <SEQ_BitPosition>
 801c78a:	4603      	mov	r3, r0
 801c78c:	461a      	mov	r2, r3
 801c78e:	4b49      	ldr	r3, [pc, #292]	@ (801c8b4 <UTIL_SEQ_Run+0x1b4>)
 801c790:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801c792:	4a46      	ldr	r2, [pc, #280]	@ (801c8ac <UTIL_SEQ_Run+0x1ac>)
 801c794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c796:	00db      	lsls	r3, r3, #3
 801c798:	4413      	add	r3, r2
 801c79a:	685a      	ldr	r2, [r3, #4]
 801c79c:	4b45      	ldr	r3, [pc, #276]	@ (801c8b4 <UTIL_SEQ_Run+0x1b4>)
 801c79e:	681b      	ldr	r3, [r3, #0]
 801c7a0:	2101      	movs	r1, #1
 801c7a2:	fa01 f303 	lsl.w	r3, r1, r3
 801c7a6:	43db      	mvns	r3, r3
 801c7a8:	401a      	ands	r2, r3
 801c7aa:	4940      	ldr	r1, [pc, #256]	@ (801c8ac <UTIL_SEQ_Run+0x1ac>)
 801c7ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7ae:	00db      	lsls	r3, r3, #3
 801c7b0:	440b      	add	r3, r1
 801c7b2:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c7b4:	f3ef 8310 	mrs	r3, PRIMASK
 801c7b8:	61bb      	str	r3, [r7, #24]
  return(result);
 801c7ba:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801c7bc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801c7be:	b672      	cpsid	i
}
 801c7c0:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801c7c2:	4b3c      	ldr	r3, [pc, #240]	@ (801c8b4 <UTIL_SEQ_Run+0x1b4>)
 801c7c4:	681b      	ldr	r3, [r3, #0]
 801c7c6:	2201      	movs	r2, #1
 801c7c8:	fa02 f303 	lsl.w	r3, r2, r3
 801c7cc:	43da      	mvns	r2, r3
 801c7ce:	4b3a      	ldr	r3, [pc, #232]	@ (801c8b8 <UTIL_SEQ_Run+0x1b8>)
 801c7d0:	681b      	ldr	r3, [r3, #0]
 801c7d2:	4013      	ands	r3, r2
 801c7d4:	4a38      	ldr	r2, [pc, #224]	@ (801c8b8 <UTIL_SEQ_Run+0x1b8>)
 801c7d6:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801c7d8:	2302      	movs	r3, #2
 801c7da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c7dc:	e013      	b.n	801c806 <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801c7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7e0:	3b01      	subs	r3, #1
 801c7e2:	4a32      	ldr	r2, [pc, #200]	@ (801c8ac <UTIL_SEQ_Run+0x1ac>)
 801c7e4:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801c7e8:	4b32      	ldr	r3, [pc, #200]	@ (801c8b4 <UTIL_SEQ_Run+0x1b4>)
 801c7ea:	681b      	ldr	r3, [r3, #0]
 801c7ec:	2201      	movs	r2, #1
 801c7ee:	fa02 f303 	lsl.w	r3, r2, r3
 801c7f2:	43da      	mvns	r2, r3
 801c7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7f6:	3b01      	subs	r3, #1
 801c7f8:	400a      	ands	r2, r1
 801c7fa:	492c      	ldr	r1, [pc, #176]	@ (801c8ac <UTIL_SEQ_Run+0x1ac>)
 801c7fc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801c800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c802:	3b01      	subs	r3, #1
 801c804:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c808:	2b00      	cmp	r3, #0
 801c80a:	d1e8      	bne.n	801c7de <UTIL_SEQ_Run+0xde>
 801c80c:	6a3b      	ldr	r3, [r7, #32]
 801c80e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c810:	697b      	ldr	r3, [r7, #20]
 801c812:	f383 8810 	msr	PRIMASK, r3
}
 801c816:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801c818:	4b26      	ldr	r3, [pc, #152]	@ (801c8b4 <UTIL_SEQ_Run+0x1b4>)
 801c81a:	681b      	ldr	r3, [r3, #0]
 801c81c:	4a27      	ldr	r2, [pc, #156]	@ (801c8bc <UTIL_SEQ_Run+0x1bc>)
 801c81e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c822:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801c824:	4b24      	ldr	r3, [pc, #144]	@ (801c8b8 <UTIL_SEQ_Run+0x1b8>)
 801c826:	681a      	ldr	r2, [r3, #0]
 801c828:	4b21      	ldr	r3, [pc, #132]	@ (801c8b0 <UTIL_SEQ_Run+0x1b0>)
 801c82a:	681b      	ldr	r3, [r3, #0]
 801c82c:	401a      	ands	r2, r3
 801c82e:	4b1e      	ldr	r3, [pc, #120]	@ (801c8a8 <UTIL_SEQ_Run+0x1a8>)
 801c830:	681b      	ldr	r3, [r3, #0]
 801c832:	4013      	ands	r3, r2
 801c834:	2b00      	cmp	r3, #0
 801c836:	d007      	beq.n	801c848 <UTIL_SEQ_Run+0x148>
 801c838:	4b21      	ldr	r3, [pc, #132]	@ (801c8c0 <UTIL_SEQ_Run+0x1c0>)
 801c83a:	681a      	ldr	r2, [r3, #0]
 801c83c:	4b21      	ldr	r3, [pc, #132]	@ (801c8c4 <UTIL_SEQ_Run+0x1c4>)
 801c83e:	681b      	ldr	r3, [r3, #0]
 801c840:	4013      	ands	r3, r2
 801c842:	2b00      	cmp	r3, #0
 801c844:	f43f af6a 	beq.w	801c71c <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801c848:	4b1a      	ldr	r3, [pc, #104]	@ (801c8b4 <UTIL_SEQ_Run+0x1b4>)
 801c84a:	f04f 32ff 	mov.w	r2, #4294967295
 801c84e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801c850:	f000 f888 	bl	801c964 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c854:	f3ef 8310 	mrs	r3, PRIMASK
 801c858:	613b      	str	r3, [r7, #16]
  return(result);
 801c85a:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801c85c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801c85e:	b672      	cpsid	i
}
 801c860:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 801c862:	4b15      	ldr	r3, [pc, #84]	@ (801c8b8 <UTIL_SEQ_Run+0x1b8>)
 801c864:	681a      	ldr	r2, [r3, #0]
 801c866:	4b12      	ldr	r3, [pc, #72]	@ (801c8b0 <UTIL_SEQ_Run+0x1b0>)
 801c868:	681b      	ldr	r3, [r3, #0]
 801c86a:	401a      	ands	r2, r3
 801c86c:	4b0e      	ldr	r3, [pc, #56]	@ (801c8a8 <UTIL_SEQ_Run+0x1a8>)
 801c86e:	681b      	ldr	r3, [r3, #0]
 801c870:	4013      	ands	r3, r2
 801c872:	2b00      	cmp	r3, #0
 801c874:	d108      	bne.n	801c888 <UTIL_SEQ_Run+0x188>
 801c876:	4b12      	ldr	r3, [pc, #72]	@ (801c8c0 <UTIL_SEQ_Run+0x1c0>)
 801c878:	681a      	ldr	r2, [r3, #0]
 801c87a:	4b12      	ldr	r3, [pc, #72]	@ (801c8c4 <UTIL_SEQ_Run+0x1c4>)
 801c87c:	681b      	ldr	r3, [r3, #0]
 801c87e:	4013      	ands	r3, r2
 801c880:	2b00      	cmp	r3, #0
 801c882:	d101      	bne.n	801c888 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 801c884:	f7e5 fd00 	bl	8002288 <UTIL_SEQ_Idle>
 801c888:	69fb      	ldr	r3, [r7, #28]
 801c88a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c88c:	68fb      	ldr	r3, [r7, #12]
 801c88e:	f383 8810 	msr	PRIMASK, r3
}
 801c892:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 801c894:	f000 f86c 	bl	801c970 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801c898:	4a03      	ldr	r2, [pc, #12]	@ (801c8a8 <UTIL_SEQ_Run+0x1a8>)
 801c89a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c89c:	6013      	str	r3, [r2, #0]

  return;
 801c89e:	bf00      	nop
}
 801c8a0:	3730      	adds	r7, #48	@ 0x30
 801c8a2:	46bd      	mov	sp, r7
 801c8a4:	bd80      	pop	{r7, pc}
 801c8a6:	bf00      	nop
 801c8a8:	20000248 	.word	0x20000248
 801c8ac:	2000162c 	.word	0x2000162c
 801c8b0:	20000244 	.word	0x20000244
 801c8b4:	200015a8 	.word	0x200015a8
 801c8b8:	2000159c 	.word	0x2000159c
 801c8bc:	200015ac 	.word	0x200015ac
 801c8c0:	200015a0 	.word	0x200015a0
 801c8c4:	200015a4 	.word	0x200015a4

0801c8c8 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801c8c8:	b580      	push	{r7, lr}
 801c8ca:	b088      	sub	sp, #32
 801c8cc:	af00      	add	r7, sp, #0
 801c8ce:	60f8      	str	r0, [r7, #12]
 801c8d0:	60b9      	str	r1, [r7, #8]
 801c8d2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c8d4:	f3ef 8310 	mrs	r3, PRIMASK
 801c8d8:	617b      	str	r3, [r7, #20]
  return(result);
 801c8da:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801c8dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801c8de:	b672      	cpsid	i
}
 801c8e0:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801c8e2:	68f8      	ldr	r0, [r7, #12]
 801c8e4:	f000 f84a 	bl	801c97c <SEQ_BitPosition>
 801c8e8:	4603      	mov	r3, r0
 801c8ea:	4619      	mov	r1, r3
 801c8ec:	4a06      	ldr	r2, [pc, #24]	@ (801c908 <UTIL_SEQ_RegTask+0x40>)
 801c8ee:	687b      	ldr	r3, [r7, #4]
 801c8f0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801c8f4:	69fb      	ldr	r3, [r7, #28]
 801c8f6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c8f8:	69bb      	ldr	r3, [r7, #24]
 801c8fa:	f383 8810 	msr	PRIMASK, r3
}
 801c8fe:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801c900:	bf00      	nop
}
 801c902:	3720      	adds	r7, #32
 801c904:	46bd      	mov	sp, r7
 801c906:	bd80      	pop	{r7, pc}
 801c908:	200015ac 	.word	0x200015ac

0801c90c <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801c90c:	b480      	push	{r7}
 801c90e:	b087      	sub	sp, #28
 801c910:	af00      	add	r7, sp, #0
 801c912:	6078      	str	r0, [r7, #4]
 801c914:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c916:	f3ef 8310 	mrs	r3, PRIMASK
 801c91a:	60fb      	str	r3, [r7, #12]
  return(result);
 801c91c:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801c91e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c920:	b672      	cpsid	i
}
 801c922:	bf00      	nop

  TaskSet |= TaskId_bm;
 801c924:	4b0d      	ldr	r3, [pc, #52]	@ (801c95c <UTIL_SEQ_SetTask+0x50>)
 801c926:	681a      	ldr	r2, [r3, #0]
 801c928:	687b      	ldr	r3, [r7, #4]
 801c92a:	4313      	orrs	r3, r2
 801c92c:	4a0b      	ldr	r2, [pc, #44]	@ (801c95c <UTIL_SEQ_SetTask+0x50>)
 801c92e:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801c930:	4a0b      	ldr	r2, [pc, #44]	@ (801c960 <UTIL_SEQ_SetTask+0x54>)
 801c932:	683b      	ldr	r3, [r7, #0]
 801c934:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c938:	687b      	ldr	r3, [r7, #4]
 801c93a:	431a      	orrs	r2, r3
 801c93c:	4908      	ldr	r1, [pc, #32]	@ (801c960 <UTIL_SEQ_SetTask+0x54>)
 801c93e:	683b      	ldr	r3, [r7, #0]
 801c940:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801c944:	697b      	ldr	r3, [r7, #20]
 801c946:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c948:	693b      	ldr	r3, [r7, #16]
 801c94a:	f383 8810 	msr	PRIMASK, r3
}
 801c94e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801c950:	bf00      	nop
}
 801c952:	371c      	adds	r7, #28
 801c954:	46bd      	mov	sp, r7
 801c956:	bc80      	pop	{r7}
 801c958:	4770      	bx	lr
 801c95a:	bf00      	nop
 801c95c:	2000159c 	.word	0x2000159c
 801c960:	2000162c 	.word	0x2000162c

0801c964 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801c964:	b480      	push	{r7}
 801c966:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801c968:	bf00      	nop
}
 801c96a:	46bd      	mov	sp, r7
 801c96c:	bc80      	pop	{r7}
 801c96e:	4770      	bx	lr

0801c970 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801c970:	b480      	push	{r7}
 801c972:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801c974:	bf00      	nop
}
 801c976:	46bd      	mov	sp, r7
 801c978:	bc80      	pop	{r7}
 801c97a:	4770      	bx	lr

0801c97c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801c97c:	b480      	push	{r7}
 801c97e:	b085      	sub	sp, #20
 801c980:	af00      	add	r7, sp, #0
 801c982:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 801c984:	2300      	movs	r3, #0
 801c986:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 801c988:	687b      	ldr	r3, [r7, #4]
 801c98a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c98e:	d204      	bcs.n	801c99a <SEQ_BitPosition+0x1e>
 801c990:	2310      	movs	r3, #16
 801c992:	73fb      	strb	r3, [r7, #15]
 801c994:	687b      	ldr	r3, [r7, #4]
 801c996:	041b      	lsls	r3, r3, #16
 801c998:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 801c99a:	687b      	ldr	r3, [r7, #4]
 801c99c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801c9a0:	d205      	bcs.n	801c9ae <SEQ_BitPosition+0x32>
 801c9a2:	7bfb      	ldrb	r3, [r7, #15]
 801c9a4:	3308      	adds	r3, #8
 801c9a6:	73fb      	strb	r3, [r7, #15]
 801c9a8:	687b      	ldr	r3, [r7, #4]
 801c9aa:	021b      	lsls	r3, r3, #8
 801c9ac:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 801c9ae:	687b      	ldr	r3, [r7, #4]
 801c9b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801c9b4:	d205      	bcs.n	801c9c2 <SEQ_BitPosition+0x46>
 801c9b6:	7bfb      	ldrb	r3, [r7, #15]
 801c9b8:	3304      	adds	r3, #4
 801c9ba:	73fb      	strb	r3, [r7, #15]
 801c9bc:	687b      	ldr	r3, [r7, #4]
 801c9be:	011b      	lsls	r3, r3, #4
 801c9c0:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 801c9c2:	687b      	ldr	r3, [r7, #4]
 801c9c4:	0f1b      	lsrs	r3, r3, #28
 801c9c6:	4a07      	ldr	r2, [pc, #28]	@ (801c9e4 <SEQ_BitPosition+0x68>)
 801c9c8:	5cd2      	ldrb	r2, [r2, r3]
 801c9ca:	7bfb      	ldrb	r3, [r7, #15]
 801c9cc:	4413      	add	r3, r2
 801c9ce:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801c9d0:	7bfb      	ldrb	r3, [r7, #15]
 801c9d2:	f1c3 031f 	rsb	r3, r3, #31
 801c9d6:	b2db      	uxtb	r3, r3
}
 801c9d8:	4618      	mov	r0, r3
 801c9da:	3714      	adds	r7, #20
 801c9dc:	46bd      	mov	sp, r7
 801c9de:	bc80      	pop	{r7}
 801c9e0:	4770      	bx	lr
 801c9e2:	bf00      	nop
 801c9e4:	0801e6c0 	.word	0x0801e6c0

0801c9e8 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801c9e8:	b580      	push	{r7, lr}
 801c9ea:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801c9ec:	4b04      	ldr	r3, [pc, #16]	@ (801ca00 <UTIL_TIMER_Init+0x18>)
 801c9ee:	2200      	movs	r2, #0
 801c9f0:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801c9f2:	4b04      	ldr	r3, [pc, #16]	@ (801ca04 <UTIL_TIMER_Init+0x1c>)
 801c9f4:	681b      	ldr	r3, [r3, #0]
 801c9f6:	4798      	blx	r3
 801c9f8:	4603      	mov	r3, r0
}
 801c9fa:	4618      	mov	r0, r3
 801c9fc:	bd80      	pop	{r7, pc}
 801c9fe:	bf00      	nop
 801ca00:	2000163c 	.word	0x2000163c
 801ca04:	0801e134 	.word	0x0801e134

0801ca08 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801ca08:	b580      	push	{r7, lr}
 801ca0a:	b084      	sub	sp, #16
 801ca0c:	af00      	add	r7, sp, #0
 801ca0e:	60f8      	str	r0, [r7, #12]
 801ca10:	60b9      	str	r1, [r7, #8]
 801ca12:	603b      	str	r3, [r7, #0]
 801ca14:	4613      	mov	r3, r2
 801ca16:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801ca18:	68fb      	ldr	r3, [r7, #12]
 801ca1a:	2b00      	cmp	r3, #0
 801ca1c:	d023      	beq.n	801ca66 <UTIL_TIMER_Create+0x5e>
 801ca1e:	683b      	ldr	r3, [r7, #0]
 801ca20:	2b00      	cmp	r3, #0
 801ca22:	d020      	beq.n	801ca66 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801ca24:	68fb      	ldr	r3, [r7, #12]
 801ca26:	2200      	movs	r2, #0
 801ca28:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801ca2a:	4b11      	ldr	r3, [pc, #68]	@ (801ca70 <UTIL_TIMER_Create+0x68>)
 801ca2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ca2e:	68b8      	ldr	r0, [r7, #8]
 801ca30:	4798      	blx	r3
 801ca32:	4602      	mov	r2, r0
 801ca34:	68fb      	ldr	r3, [r7, #12]
 801ca36:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801ca38:	68fb      	ldr	r3, [r7, #12]
 801ca3a:	2200      	movs	r2, #0
 801ca3c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801ca3e:	68fb      	ldr	r3, [r7, #12]
 801ca40:	2200      	movs	r2, #0
 801ca42:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801ca44:	68fb      	ldr	r3, [r7, #12]
 801ca46:	2200      	movs	r2, #0
 801ca48:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801ca4a:	68fb      	ldr	r3, [r7, #12]
 801ca4c:	683a      	ldr	r2, [r7, #0]
 801ca4e:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801ca50:	68fb      	ldr	r3, [r7, #12]
 801ca52:	69ba      	ldr	r2, [r7, #24]
 801ca54:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801ca56:	68fb      	ldr	r3, [r7, #12]
 801ca58:	79fa      	ldrb	r2, [r7, #7]
 801ca5a:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801ca5c:	68fb      	ldr	r3, [r7, #12]
 801ca5e:	2200      	movs	r2, #0
 801ca60:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801ca62:	2300      	movs	r3, #0
 801ca64:	e000      	b.n	801ca68 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801ca66:	2301      	movs	r3, #1
  }
}
 801ca68:	4618      	mov	r0, r3
 801ca6a:	3710      	adds	r7, #16
 801ca6c:	46bd      	mov	sp, r7
 801ca6e:	bd80      	pop	{r7, pc}
 801ca70:	0801e134 	.word	0x0801e134

0801ca74 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801ca74:	b580      	push	{r7, lr}
 801ca76:	b08a      	sub	sp, #40	@ 0x28
 801ca78:	af00      	add	r7, sp, #0
 801ca7a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ca7c:	2300      	movs	r3, #0
 801ca7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801ca82:	687b      	ldr	r3, [r7, #4]
 801ca84:	2b00      	cmp	r3, #0
 801ca86:	d056      	beq.n	801cb36 <UTIL_TIMER_Start+0xc2>
 801ca88:	6878      	ldr	r0, [r7, #4]
 801ca8a:	f000 f9a9 	bl	801cde0 <TimerExists>
 801ca8e:	4603      	mov	r3, r0
 801ca90:	f083 0301 	eor.w	r3, r3, #1
 801ca94:	b2db      	uxtb	r3, r3
 801ca96:	2b00      	cmp	r3, #0
 801ca98:	d04d      	beq.n	801cb36 <UTIL_TIMER_Start+0xc2>
 801ca9a:	687b      	ldr	r3, [r7, #4]
 801ca9c:	7a5b      	ldrb	r3, [r3, #9]
 801ca9e:	2b00      	cmp	r3, #0
 801caa0:	d149      	bne.n	801cb36 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801caa2:	f3ef 8310 	mrs	r3, PRIMASK
 801caa6:	613b      	str	r3, [r7, #16]
  return(result);
 801caa8:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801caaa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801caac:	b672      	cpsid	i
}
 801caae:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801cab0:	687b      	ldr	r3, [r7, #4]
 801cab2:	685b      	ldr	r3, [r3, #4]
 801cab4:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801cab6:	4b24      	ldr	r3, [pc, #144]	@ (801cb48 <UTIL_TIMER_Start+0xd4>)
 801cab8:	6a1b      	ldr	r3, [r3, #32]
 801caba:	4798      	blx	r3
 801cabc:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801cabe:	6a3a      	ldr	r2, [r7, #32]
 801cac0:	69bb      	ldr	r3, [r7, #24]
 801cac2:	429a      	cmp	r2, r3
 801cac4:	d201      	bcs.n	801caca <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801cac6:	69bb      	ldr	r3, [r7, #24]
 801cac8:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801caca:	687b      	ldr	r3, [r7, #4]
 801cacc:	6a3a      	ldr	r2, [r7, #32]
 801cace:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801cad0:	687b      	ldr	r3, [r7, #4]
 801cad2:	2200      	movs	r2, #0
 801cad4:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801cad6:	687b      	ldr	r3, [r7, #4]
 801cad8:	2201      	movs	r2, #1
 801cada:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801cadc:	687b      	ldr	r3, [r7, #4]
 801cade:	2200      	movs	r2, #0
 801cae0:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801cae2:	4b1a      	ldr	r3, [pc, #104]	@ (801cb4c <UTIL_TIMER_Start+0xd8>)
 801cae4:	681b      	ldr	r3, [r3, #0]
 801cae6:	2b00      	cmp	r3, #0
 801cae8:	d106      	bne.n	801caf8 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801caea:	4b17      	ldr	r3, [pc, #92]	@ (801cb48 <UTIL_TIMER_Start+0xd4>)
 801caec:	691b      	ldr	r3, [r3, #16]
 801caee:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801caf0:	6878      	ldr	r0, [r7, #4]
 801caf2:	f000 f9eb 	bl	801cecc <TimerInsertNewHeadTimer>
 801caf6:	e017      	b.n	801cb28 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801caf8:	4b13      	ldr	r3, [pc, #76]	@ (801cb48 <UTIL_TIMER_Start+0xd4>)
 801cafa:	699b      	ldr	r3, [r3, #24]
 801cafc:	4798      	blx	r3
 801cafe:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801cb00:	687b      	ldr	r3, [r7, #4]
 801cb02:	681a      	ldr	r2, [r3, #0]
 801cb04:	697b      	ldr	r3, [r7, #20]
 801cb06:	441a      	add	r2, r3
 801cb08:	687b      	ldr	r3, [r7, #4]
 801cb0a:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801cb0c:	687b      	ldr	r3, [r7, #4]
 801cb0e:	681a      	ldr	r2, [r3, #0]
 801cb10:	4b0e      	ldr	r3, [pc, #56]	@ (801cb4c <UTIL_TIMER_Start+0xd8>)
 801cb12:	681b      	ldr	r3, [r3, #0]
 801cb14:	681b      	ldr	r3, [r3, #0]
 801cb16:	429a      	cmp	r2, r3
 801cb18:	d203      	bcs.n	801cb22 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801cb1a:	6878      	ldr	r0, [r7, #4]
 801cb1c:	f000 f9d6 	bl	801cecc <TimerInsertNewHeadTimer>
 801cb20:	e002      	b.n	801cb28 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801cb22:	6878      	ldr	r0, [r7, #4]
 801cb24:	f000 f9a2 	bl	801ce6c <TimerInsertTimer>
 801cb28:	69fb      	ldr	r3, [r7, #28]
 801cb2a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cb2c:	68fb      	ldr	r3, [r7, #12]
 801cb2e:	f383 8810 	msr	PRIMASK, r3
}
 801cb32:	bf00      	nop
  {
 801cb34:	e002      	b.n	801cb3c <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801cb36:	2301      	movs	r3, #1
 801cb38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801cb3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801cb40:	4618      	mov	r0, r3
 801cb42:	3728      	adds	r7, #40	@ 0x28
 801cb44:	46bd      	mov	sp, r7
 801cb46:	bd80      	pop	{r7, pc}
 801cb48:	0801e134 	.word	0x0801e134
 801cb4c:	2000163c 	.word	0x2000163c

0801cb50 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801cb50:	b580      	push	{r7, lr}
 801cb52:	b088      	sub	sp, #32
 801cb54:	af00      	add	r7, sp, #0
 801cb56:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cb58:	2300      	movs	r3, #0
 801cb5a:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801cb5c:	687b      	ldr	r3, [r7, #4]
 801cb5e:	2b00      	cmp	r3, #0
 801cb60:	d05b      	beq.n	801cc1a <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cb62:	f3ef 8310 	mrs	r3, PRIMASK
 801cb66:	60fb      	str	r3, [r7, #12]
  return(result);
 801cb68:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cb6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801cb6c:	b672      	cpsid	i
}
 801cb6e:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801cb70:	4b2d      	ldr	r3, [pc, #180]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cb72:	681b      	ldr	r3, [r3, #0]
 801cb74:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801cb76:	4b2c      	ldr	r3, [pc, #176]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cb78:	681b      	ldr	r3, [r3, #0]
 801cb7a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801cb7c:	687b      	ldr	r3, [r7, #4]
 801cb7e:	2201      	movs	r2, #1
 801cb80:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801cb82:	4b29      	ldr	r3, [pc, #164]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cb84:	681b      	ldr	r3, [r3, #0]
 801cb86:	2b00      	cmp	r3, #0
 801cb88:	d041      	beq.n	801cc0e <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801cb8a:	687b      	ldr	r3, [r7, #4]
 801cb8c:	2200      	movs	r2, #0
 801cb8e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801cb90:	4b25      	ldr	r3, [pc, #148]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cb92:	681b      	ldr	r3, [r3, #0]
 801cb94:	687a      	ldr	r2, [r7, #4]
 801cb96:	429a      	cmp	r2, r3
 801cb98:	d134      	bne.n	801cc04 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801cb9a:	4b23      	ldr	r3, [pc, #140]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cb9c:	681b      	ldr	r3, [r3, #0]
 801cb9e:	2200      	movs	r2, #0
 801cba0:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801cba2:	4b21      	ldr	r3, [pc, #132]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cba4:	681b      	ldr	r3, [r3, #0]
 801cba6:	695b      	ldr	r3, [r3, #20]
 801cba8:	2b00      	cmp	r3, #0
 801cbaa:	d00a      	beq.n	801cbc2 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801cbac:	4b1e      	ldr	r3, [pc, #120]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cbae:	681b      	ldr	r3, [r3, #0]
 801cbb0:	695b      	ldr	r3, [r3, #20]
 801cbb2:	4a1d      	ldr	r2, [pc, #116]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cbb4:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801cbb6:	4b1c      	ldr	r3, [pc, #112]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cbb8:	681b      	ldr	r3, [r3, #0]
 801cbba:	4618      	mov	r0, r3
 801cbbc:	f000 f92c 	bl	801ce18 <TimerSetTimeout>
 801cbc0:	e023      	b.n	801cc0a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801cbc2:	4b1a      	ldr	r3, [pc, #104]	@ (801cc2c <UTIL_TIMER_Stop+0xdc>)
 801cbc4:	68db      	ldr	r3, [r3, #12]
 801cbc6:	4798      	blx	r3
            TimerListHead = NULL;
 801cbc8:	4b17      	ldr	r3, [pc, #92]	@ (801cc28 <UTIL_TIMER_Stop+0xd8>)
 801cbca:	2200      	movs	r2, #0
 801cbcc:	601a      	str	r2, [r3, #0]
 801cbce:	e01c      	b.n	801cc0a <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801cbd0:	697a      	ldr	r2, [r7, #20]
 801cbd2:	687b      	ldr	r3, [r7, #4]
 801cbd4:	429a      	cmp	r2, r3
 801cbd6:	d110      	bne.n	801cbfa <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801cbd8:	697b      	ldr	r3, [r7, #20]
 801cbda:	695b      	ldr	r3, [r3, #20]
 801cbdc:	2b00      	cmp	r3, #0
 801cbde:	d006      	beq.n	801cbee <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801cbe0:	697b      	ldr	r3, [r7, #20]
 801cbe2:	695b      	ldr	r3, [r3, #20]
 801cbe4:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cbe6:	69bb      	ldr	r3, [r7, #24]
 801cbe8:	697a      	ldr	r2, [r7, #20]
 801cbea:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801cbec:	e00d      	b.n	801cc0a <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801cbee:	2300      	movs	r3, #0
 801cbf0:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cbf2:	69bb      	ldr	r3, [r7, #24]
 801cbf4:	697a      	ldr	r2, [r7, #20]
 801cbf6:	615a      	str	r2, [r3, #20]
            break;
 801cbf8:	e007      	b.n	801cc0a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801cbfa:	697b      	ldr	r3, [r7, #20]
 801cbfc:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801cbfe:	697b      	ldr	r3, [r7, #20]
 801cc00:	695b      	ldr	r3, [r3, #20]
 801cc02:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801cc04:	697b      	ldr	r3, [r7, #20]
 801cc06:	2b00      	cmp	r3, #0
 801cc08:	d1e2      	bne.n	801cbd0 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801cc0a:	2300      	movs	r3, #0
 801cc0c:	77fb      	strb	r3, [r7, #31]
 801cc0e:	693b      	ldr	r3, [r7, #16]
 801cc10:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cc12:	68bb      	ldr	r3, [r7, #8]
 801cc14:	f383 8810 	msr	PRIMASK, r3
}
 801cc18:	e001      	b.n	801cc1e <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801cc1a:	2301      	movs	r3, #1
 801cc1c:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801cc1e:	7ffb      	ldrb	r3, [r7, #31]
}
 801cc20:	4618      	mov	r0, r3
 801cc22:	3720      	adds	r7, #32
 801cc24:	46bd      	mov	sp, r7
 801cc26:	bd80      	pop	{r7, pc}
 801cc28:	2000163c 	.word	0x2000163c
 801cc2c:	0801e134 	.word	0x0801e134

0801cc30 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801cc30:	b580      	push	{r7, lr}
 801cc32:	b084      	sub	sp, #16
 801cc34:	af00      	add	r7, sp, #0
 801cc36:	6078      	str	r0, [r7, #4]
 801cc38:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cc3a:	2300      	movs	r3, #0
 801cc3c:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801cc3e:	687b      	ldr	r3, [r7, #4]
 801cc40:	2b00      	cmp	r3, #0
 801cc42:	d102      	bne.n	801cc4a <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801cc44:	2301      	movs	r3, #1
 801cc46:	73fb      	strb	r3, [r7, #15]
 801cc48:	e014      	b.n	801cc74 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801cc4a:	4b0d      	ldr	r3, [pc, #52]	@ (801cc80 <UTIL_TIMER_SetPeriod+0x50>)
 801cc4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cc4e:	6838      	ldr	r0, [r7, #0]
 801cc50:	4798      	blx	r3
 801cc52:	4602      	mov	r2, r0
 801cc54:	687b      	ldr	r3, [r7, #4]
 801cc56:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801cc58:	6878      	ldr	r0, [r7, #4]
 801cc5a:	f000 f8c1 	bl	801cde0 <TimerExists>
 801cc5e:	4603      	mov	r3, r0
 801cc60:	2b00      	cmp	r3, #0
 801cc62:	d007      	beq.n	801cc74 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801cc64:	6878      	ldr	r0, [r7, #4]
 801cc66:	f7ff ff73 	bl	801cb50 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801cc6a:	6878      	ldr	r0, [r7, #4]
 801cc6c:	f7ff ff02 	bl	801ca74 <UTIL_TIMER_Start>
 801cc70:	4603      	mov	r3, r0
 801cc72:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801cc74:	7bfb      	ldrb	r3, [r7, #15]
}
 801cc76:	4618      	mov	r0, r3
 801cc78:	3710      	adds	r7, #16
 801cc7a:	46bd      	mov	sp, r7
 801cc7c:	bd80      	pop	{r7, pc}
 801cc7e:	bf00      	nop
 801cc80:	0801e134 	.word	0x0801e134

0801cc84 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801cc84:	b590      	push	{r4, r7, lr}
 801cc86:	b089      	sub	sp, #36	@ 0x24
 801cc88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cc8a:	f3ef 8310 	mrs	r3, PRIMASK
 801cc8e:	60bb      	str	r3, [r7, #8]
  return(result);
 801cc90:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cc92:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801cc94:	b672      	cpsid	i
}
 801cc96:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801cc98:	4b38      	ldr	r3, [pc, #224]	@ (801cd7c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cc9a:	695b      	ldr	r3, [r3, #20]
 801cc9c:	4798      	blx	r3
 801cc9e:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801cca0:	4b36      	ldr	r3, [pc, #216]	@ (801cd7c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cca2:	691b      	ldr	r3, [r3, #16]
 801cca4:	4798      	blx	r3
 801cca6:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801cca8:	693a      	ldr	r2, [r7, #16]
 801ccaa:	697b      	ldr	r3, [r7, #20]
 801ccac:	1ad3      	subs	r3, r2, r3
 801ccae:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801ccb0:	4b33      	ldr	r3, [pc, #204]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ccb2:	681b      	ldr	r3, [r3, #0]
 801ccb4:	2b00      	cmp	r3, #0
 801ccb6:	d037      	beq.n	801cd28 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801ccb8:	4b31      	ldr	r3, [pc, #196]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ccba:	681b      	ldr	r3, [r3, #0]
 801ccbc:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801ccbe:	69fb      	ldr	r3, [r7, #28]
 801ccc0:	681b      	ldr	r3, [r3, #0]
 801ccc2:	68fa      	ldr	r2, [r7, #12]
 801ccc4:	429a      	cmp	r2, r3
 801ccc6:	d206      	bcs.n	801ccd6 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801ccc8:	69fb      	ldr	r3, [r7, #28]
 801ccca:	681a      	ldr	r2, [r3, #0]
 801cccc:	68fb      	ldr	r3, [r7, #12]
 801ccce:	1ad2      	subs	r2, r2, r3
 801ccd0:	69fb      	ldr	r3, [r7, #28]
 801ccd2:	601a      	str	r2, [r3, #0]
 801ccd4:	e002      	b.n	801ccdc <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801ccd6:	69fb      	ldr	r3, [r7, #28]
 801ccd8:	2200      	movs	r2, #0
 801ccda:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801ccdc:	69fb      	ldr	r3, [r7, #28]
 801ccde:	695b      	ldr	r3, [r3, #20]
 801cce0:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801cce2:	69fb      	ldr	r3, [r7, #28]
 801cce4:	2b00      	cmp	r3, #0
 801cce6:	d1ea      	bne.n	801ccbe <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801cce8:	e01e      	b.n	801cd28 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801ccea:	4b25      	ldr	r3, [pc, #148]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ccec:	681b      	ldr	r3, [r3, #0]
 801ccee:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801ccf0:	4b23      	ldr	r3, [pc, #140]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ccf2:	681b      	ldr	r3, [r3, #0]
 801ccf4:	695b      	ldr	r3, [r3, #20]
 801ccf6:	4a22      	ldr	r2, [pc, #136]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ccf8:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801ccfa:	69fb      	ldr	r3, [r7, #28]
 801ccfc:	2200      	movs	r2, #0
 801ccfe:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801cd00:	69fb      	ldr	r3, [r7, #28]
 801cd02:	2200      	movs	r2, #0
 801cd04:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801cd06:	69fb      	ldr	r3, [r7, #28]
 801cd08:	68db      	ldr	r3, [r3, #12]
 801cd0a:	69fa      	ldr	r2, [r7, #28]
 801cd0c:	6912      	ldr	r2, [r2, #16]
 801cd0e:	4610      	mov	r0, r2
 801cd10:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801cd12:	69fb      	ldr	r3, [r7, #28]
 801cd14:	7adb      	ldrb	r3, [r3, #11]
 801cd16:	2b01      	cmp	r3, #1
 801cd18:	d106      	bne.n	801cd28 <UTIL_TIMER_IRQ_Handler+0xa4>
 801cd1a:	69fb      	ldr	r3, [r7, #28]
 801cd1c:	7a9b      	ldrb	r3, [r3, #10]
 801cd1e:	2b00      	cmp	r3, #0
 801cd20:	d102      	bne.n	801cd28 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801cd22:	69f8      	ldr	r0, [r7, #28]
 801cd24:	f7ff fea6 	bl	801ca74 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801cd28:	4b15      	ldr	r3, [pc, #84]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd2a:	681b      	ldr	r3, [r3, #0]
 801cd2c:	2b00      	cmp	r3, #0
 801cd2e:	d00d      	beq.n	801cd4c <UTIL_TIMER_IRQ_Handler+0xc8>
 801cd30:	4b13      	ldr	r3, [pc, #76]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd32:	681b      	ldr	r3, [r3, #0]
 801cd34:	681b      	ldr	r3, [r3, #0]
 801cd36:	2b00      	cmp	r3, #0
 801cd38:	d0d7      	beq.n	801ccea <UTIL_TIMER_IRQ_Handler+0x66>
 801cd3a:	4b11      	ldr	r3, [pc, #68]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd3c:	681b      	ldr	r3, [r3, #0]
 801cd3e:	681c      	ldr	r4, [r3, #0]
 801cd40:	4b0e      	ldr	r3, [pc, #56]	@ (801cd7c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cd42:	699b      	ldr	r3, [r3, #24]
 801cd44:	4798      	blx	r3
 801cd46:	4603      	mov	r3, r0
 801cd48:	429c      	cmp	r4, r3
 801cd4a:	d3ce      	bcc.n	801ccea <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801cd4c:	4b0c      	ldr	r3, [pc, #48]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd4e:	681b      	ldr	r3, [r3, #0]
 801cd50:	2b00      	cmp	r3, #0
 801cd52:	d009      	beq.n	801cd68 <UTIL_TIMER_IRQ_Handler+0xe4>
 801cd54:	4b0a      	ldr	r3, [pc, #40]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd56:	681b      	ldr	r3, [r3, #0]
 801cd58:	7a1b      	ldrb	r3, [r3, #8]
 801cd5a:	2b00      	cmp	r3, #0
 801cd5c:	d104      	bne.n	801cd68 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801cd5e:	4b08      	ldr	r3, [pc, #32]	@ (801cd80 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd60:	681b      	ldr	r3, [r3, #0]
 801cd62:	4618      	mov	r0, r3
 801cd64:	f000 f858 	bl	801ce18 <TimerSetTimeout>
 801cd68:	69bb      	ldr	r3, [r7, #24]
 801cd6a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cd6c:	687b      	ldr	r3, [r7, #4]
 801cd6e:	f383 8810 	msr	PRIMASK, r3
}
 801cd72:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801cd74:	bf00      	nop
 801cd76:	3724      	adds	r7, #36	@ 0x24
 801cd78:	46bd      	mov	sp, r7
 801cd7a:	bd90      	pop	{r4, r7, pc}
 801cd7c:	0801e134 	.word	0x0801e134
 801cd80:	2000163c 	.word	0x2000163c

0801cd84 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801cd84:	b580      	push	{r7, lr}
 801cd86:	b082      	sub	sp, #8
 801cd88:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801cd8a:	4b06      	ldr	r3, [pc, #24]	@ (801cda4 <UTIL_TIMER_GetCurrentTime+0x20>)
 801cd8c:	69db      	ldr	r3, [r3, #28]
 801cd8e:	4798      	blx	r3
 801cd90:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801cd92:	4b04      	ldr	r3, [pc, #16]	@ (801cda4 <UTIL_TIMER_GetCurrentTime+0x20>)
 801cd94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cd96:	6878      	ldr	r0, [r7, #4]
 801cd98:	4798      	blx	r3
 801cd9a:	4603      	mov	r3, r0
}
 801cd9c:	4618      	mov	r0, r3
 801cd9e:	3708      	adds	r7, #8
 801cda0:	46bd      	mov	sp, r7
 801cda2:	bd80      	pop	{r7, pc}
 801cda4:	0801e134 	.word	0x0801e134

0801cda8 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801cda8:	b580      	push	{r7, lr}
 801cdaa:	b084      	sub	sp, #16
 801cdac:	af00      	add	r7, sp, #0
 801cdae:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801cdb0:	4b0a      	ldr	r3, [pc, #40]	@ (801cddc <UTIL_TIMER_GetElapsedTime+0x34>)
 801cdb2:	69db      	ldr	r3, [r3, #28]
 801cdb4:	4798      	blx	r3
 801cdb6:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801cdb8:	4b08      	ldr	r3, [pc, #32]	@ (801cddc <UTIL_TIMER_GetElapsedTime+0x34>)
 801cdba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cdbc:	6878      	ldr	r0, [r7, #4]
 801cdbe:	4798      	blx	r3
 801cdc0:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801cdc2:	4b06      	ldr	r3, [pc, #24]	@ (801cddc <UTIL_TIMER_GetElapsedTime+0x34>)
 801cdc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cdc6:	68f9      	ldr	r1, [r7, #12]
 801cdc8:	68ba      	ldr	r2, [r7, #8]
 801cdca:	1a8a      	subs	r2, r1, r2
 801cdcc:	4610      	mov	r0, r2
 801cdce:	4798      	blx	r3
 801cdd0:	4603      	mov	r3, r0
}
 801cdd2:	4618      	mov	r0, r3
 801cdd4:	3710      	adds	r7, #16
 801cdd6:	46bd      	mov	sp, r7
 801cdd8:	bd80      	pop	{r7, pc}
 801cdda:	bf00      	nop
 801cddc:	0801e134 	.word	0x0801e134

0801cde0 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801cde0:	b480      	push	{r7}
 801cde2:	b085      	sub	sp, #20
 801cde4:	af00      	add	r7, sp, #0
 801cde6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801cde8:	4b0a      	ldr	r3, [pc, #40]	@ (801ce14 <TimerExists+0x34>)
 801cdea:	681b      	ldr	r3, [r3, #0]
 801cdec:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801cdee:	e008      	b.n	801ce02 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801cdf0:	68fa      	ldr	r2, [r7, #12]
 801cdf2:	687b      	ldr	r3, [r7, #4]
 801cdf4:	429a      	cmp	r2, r3
 801cdf6:	d101      	bne.n	801cdfc <TimerExists+0x1c>
    {
      return true;
 801cdf8:	2301      	movs	r3, #1
 801cdfa:	e006      	b.n	801ce0a <TimerExists+0x2a>
    }
    cur = cur->Next;
 801cdfc:	68fb      	ldr	r3, [r7, #12]
 801cdfe:	695b      	ldr	r3, [r3, #20]
 801ce00:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801ce02:	68fb      	ldr	r3, [r7, #12]
 801ce04:	2b00      	cmp	r3, #0
 801ce06:	d1f3      	bne.n	801cdf0 <TimerExists+0x10>
  }
  return false;
 801ce08:	2300      	movs	r3, #0
}
 801ce0a:	4618      	mov	r0, r3
 801ce0c:	3714      	adds	r7, #20
 801ce0e:	46bd      	mov	sp, r7
 801ce10:	bc80      	pop	{r7}
 801ce12:	4770      	bx	lr
 801ce14:	2000163c 	.word	0x2000163c

0801ce18 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801ce18:	b590      	push	{r4, r7, lr}
 801ce1a:	b085      	sub	sp, #20
 801ce1c:	af00      	add	r7, sp, #0
 801ce1e:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801ce20:	4b11      	ldr	r3, [pc, #68]	@ (801ce68 <TimerSetTimeout+0x50>)
 801ce22:	6a1b      	ldr	r3, [r3, #32]
 801ce24:	4798      	blx	r3
 801ce26:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801ce28:	687b      	ldr	r3, [r7, #4]
 801ce2a:	2201      	movs	r2, #1
 801ce2c:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801ce2e:	687b      	ldr	r3, [r7, #4]
 801ce30:	681c      	ldr	r4, [r3, #0]
 801ce32:	4b0d      	ldr	r3, [pc, #52]	@ (801ce68 <TimerSetTimeout+0x50>)
 801ce34:	699b      	ldr	r3, [r3, #24]
 801ce36:	4798      	blx	r3
 801ce38:	4602      	mov	r2, r0
 801ce3a:	68fb      	ldr	r3, [r7, #12]
 801ce3c:	4413      	add	r3, r2
 801ce3e:	429c      	cmp	r4, r3
 801ce40:	d207      	bcs.n	801ce52 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801ce42:	4b09      	ldr	r3, [pc, #36]	@ (801ce68 <TimerSetTimeout+0x50>)
 801ce44:	699b      	ldr	r3, [r3, #24]
 801ce46:	4798      	blx	r3
 801ce48:	4602      	mov	r2, r0
 801ce4a:	68fb      	ldr	r3, [r7, #12]
 801ce4c:	441a      	add	r2, r3
 801ce4e:	687b      	ldr	r3, [r7, #4]
 801ce50:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801ce52:	4b05      	ldr	r3, [pc, #20]	@ (801ce68 <TimerSetTimeout+0x50>)
 801ce54:	689b      	ldr	r3, [r3, #8]
 801ce56:	687a      	ldr	r2, [r7, #4]
 801ce58:	6812      	ldr	r2, [r2, #0]
 801ce5a:	4610      	mov	r0, r2
 801ce5c:	4798      	blx	r3
}
 801ce5e:	bf00      	nop
 801ce60:	3714      	adds	r7, #20
 801ce62:	46bd      	mov	sp, r7
 801ce64:	bd90      	pop	{r4, r7, pc}
 801ce66:	bf00      	nop
 801ce68:	0801e134 	.word	0x0801e134

0801ce6c <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801ce6c:	b480      	push	{r7}
 801ce6e:	b085      	sub	sp, #20
 801ce70:	af00      	add	r7, sp, #0
 801ce72:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801ce74:	4b14      	ldr	r3, [pc, #80]	@ (801cec8 <TimerInsertTimer+0x5c>)
 801ce76:	681b      	ldr	r3, [r3, #0]
 801ce78:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801ce7a:	4b13      	ldr	r3, [pc, #76]	@ (801cec8 <TimerInsertTimer+0x5c>)
 801ce7c:	681b      	ldr	r3, [r3, #0]
 801ce7e:	695b      	ldr	r3, [r3, #20]
 801ce80:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801ce82:	e012      	b.n	801ceaa <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801ce84:	687b      	ldr	r3, [r7, #4]
 801ce86:	681a      	ldr	r2, [r3, #0]
 801ce88:	68bb      	ldr	r3, [r7, #8]
 801ce8a:	681b      	ldr	r3, [r3, #0]
 801ce8c:	429a      	cmp	r2, r3
 801ce8e:	d905      	bls.n	801ce9c <TimerInsertTimer+0x30>
    {
        cur = next;
 801ce90:	68bb      	ldr	r3, [r7, #8]
 801ce92:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801ce94:	68bb      	ldr	r3, [r7, #8]
 801ce96:	695b      	ldr	r3, [r3, #20]
 801ce98:	60bb      	str	r3, [r7, #8]
 801ce9a:	e006      	b.n	801ceaa <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801ce9c:	68fb      	ldr	r3, [r7, #12]
 801ce9e:	687a      	ldr	r2, [r7, #4]
 801cea0:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801cea2:	687b      	ldr	r3, [r7, #4]
 801cea4:	68ba      	ldr	r2, [r7, #8]
 801cea6:	615a      	str	r2, [r3, #20]
        return;
 801cea8:	e009      	b.n	801cebe <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801ceaa:	68fb      	ldr	r3, [r7, #12]
 801ceac:	695b      	ldr	r3, [r3, #20]
 801ceae:	2b00      	cmp	r3, #0
 801ceb0:	d1e8      	bne.n	801ce84 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801ceb2:	68fb      	ldr	r3, [r7, #12]
 801ceb4:	687a      	ldr	r2, [r7, #4]
 801ceb6:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801ceb8:	687b      	ldr	r3, [r7, #4]
 801ceba:	2200      	movs	r2, #0
 801cebc:	615a      	str	r2, [r3, #20]
}
 801cebe:	3714      	adds	r7, #20
 801cec0:	46bd      	mov	sp, r7
 801cec2:	bc80      	pop	{r7}
 801cec4:	4770      	bx	lr
 801cec6:	bf00      	nop
 801cec8:	2000163c 	.word	0x2000163c

0801cecc <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801cecc:	b580      	push	{r7, lr}
 801cece:	b084      	sub	sp, #16
 801ced0:	af00      	add	r7, sp, #0
 801ced2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801ced4:	4b0b      	ldr	r3, [pc, #44]	@ (801cf04 <TimerInsertNewHeadTimer+0x38>)
 801ced6:	681b      	ldr	r3, [r3, #0]
 801ced8:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801ceda:	68fb      	ldr	r3, [r7, #12]
 801cedc:	2b00      	cmp	r3, #0
 801cede:	d002      	beq.n	801cee6 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801cee0:	68fb      	ldr	r3, [r7, #12]
 801cee2:	2200      	movs	r2, #0
 801cee4:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801cee6:	687b      	ldr	r3, [r7, #4]
 801cee8:	68fa      	ldr	r2, [r7, #12]
 801ceea:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801ceec:	4a05      	ldr	r2, [pc, #20]	@ (801cf04 <TimerInsertNewHeadTimer+0x38>)
 801ceee:	687b      	ldr	r3, [r7, #4]
 801cef0:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801cef2:	4b04      	ldr	r3, [pc, #16]	@ (801cf04 <TimerInsertNewHeadTimer+0x38>)
 801cef4:	681b      	ldr	r3, [r3, #0]
 801cef6:	4618      	mov	r0, r3
 801cef8:	f7ff ff8e 	bl	801ce18 <TimerSetTimeout>
}
 801cefc:	bf00      	nop
 801cefe:	3710      	adds	r7, #16
 801cf00:	46bd      	mov	sp, r7
 801cf02:	bd80      	pop	{r7, pc}
 801cf04:	2000163c 	.word	0x2000163c

0801cf08 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801cf08:	b580      	push	{r7, lr}
 801cf0a:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801cf0c:	2218      	movs	r2, #24
 801cf0e:	2100      	movs	r1, #0
 801cf10:	4807      	ldr	r0, [pc, #28]	@ (801cf30 <UTIL_ADV_TRACE_Init+0x28>)
 801cf12:	f7ff f87c 	bl	801c00e <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801cf16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801cf1a:	2100      	movs	r1, #0
 801cf1c:	4805      	ldr	r0, [pc, #20]	@ (801cf34 <UTIL_ADV_TRACE_Init+0x2c>)
 801cf1e:	f7ff f876 	bl	801c00e <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801cf22:	4b05      	ldr	r3, [pc, #20]	@ (801cf38 <UTIL_ADV_TRACE_Init+0x30>)
 801cf24:	681b      	ldr	r3, [r3, #0]
 801cf26:	4805      	ldr	r0, [pc, #20]	@ (801cf3c <UTIL_ADV_TRACE_Init+0x34>)
 801cf28:	4798      	blx	r3
 801cf2a:	4603      	mov	r3, r0
}
 801cf2c:	4618      	mov	r0, r3
 801cf2e:	bd80      	pop	{r7, pc}
 801cf30:	20001640 	.word	0x20001640
 801cf34:	20001658 	.word	0x20001658
 801cf38:	0801e174 	.word	0x0801e174
 801cf3c:	0801d185 	.word	0x0801d185

0801cf40 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801cf40:	b408      	push	{r3}
 801cf42:	b580      	push	{r7, lr}
 801cf44:	b08d      	sub	sp, #52	@ 0x34
 801cf46:	af00      	add	r7, sp, #0
 801cf48:	60f8      	str	r0, [r7, #12]
 801cf4a:	60b9      	str	r1, [r7, #8]
 801cf4c:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801cf4e:	2300      	movs	r3, #0
 801cf50:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801cf52:	2300      	movs	r3, #0
 801cf54:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801cf56:	4b37      	ldr	r3, [pc, #220]	@ (801d034 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801cf58:	7a1b      	ldrb	r3, [r3, #8]
 801cf5a:	461a      	mov	r2, r3
 801cf5c:	68fb      	ldr	r3, [r7, #12]
 801cf5e:	4293      	cmp	r3, r2
 801cf60:	d902      	bls.n	801cf68 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801cf62:	f06f 0304 	mvn.w	r3, #4
 801cf66:	e05e      	b.n	801d026 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801cf68:	4b32      	ldr	r3, [pc, #200]	@ (801d034 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801cf6a:	68da      	ldr	r2, [r3, #12]
 801cf6c:	68bb      	ldr	r3, [r7, #8]
 801cf6e:	4013      	ands	r3, r2
 801cf70:	68ba      	ldr	r2, [r7, #8]
 801cf72:	429a      	cmp	r2, r3
 801cf74:	d002      	beq.n	801cf7c <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801cf76:	f06f 0305 	mvn.w	r3, #5
 801cf7a:	e054      	b.n	801d026 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801cf7c:	4b2d      	ldr	r3, [pc, #180]	@ (801d034 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801cf7e:	685b      	ldr	r3, [r3, #4]
 801cf80:	2b00      	cmp	r3, #0
 801cf82:	d00a      	beq.n	801cf9a <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801cf84:	687b      	ldr	r3, [r7, #4]
 801cf86:	2b00      	cmp	r3, #0
 801cf88:	d007      	beq.n	801cf9a <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801cf8a:	4b2a      	ldr	r3, [pc, #168]	@ (801d034 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801cf8c:	685b      	ldr	r3, [r3, #4]
 801cf8e:	f107 0116 	add.w	r1, r7, #22
 801cf92:	f107 0218 	add.w	r2, r7, #24
 801cf96:	4610      	mov	r0, r2
 801cf98:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801cf9a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801cf9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801cfa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cfa2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cfa4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801cfa8:	4823      	ldr	r0, [pc, #140]	@ (801d038 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801cfaa:	f7ff fa57 	bl	801c45c <tiny_vsnprintf_like>
 801cfae:	4603      	mov	r3, r0
 801cfb0:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801cfb2:	f000 f9ed 	bl	801d390 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801cfb6:	8afa      	ldrh	r2, [r7, #22]
 801cfb8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801cfba:	4413      	add	r3, r2
 801cfbc:	b29b      	uxth	r3, r3
 801cfbe:	f107 0214 	add.w	r2, r7, #20
 801cfc2:	4611      	mov	r1, r2
 801cfc4:	4618      	mov	r0, r3
 801cfc6:	f000 f965 	bl	801d294 <TRACE_AllocateBufer>
 801cfca:	4603      	mov	r3, r0
 801cfcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cfd0:	d025      	beq.n	801d01e <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801cfd2:	2300      	movs	r3, #0
 801cfd4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801cfd6:	e00e      	b.n	801cff6 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801cfd8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801cfda:	8aba      	ldrh	r2, [r7, #20]
 801cfdc:	3330      	adds	r3, #48	@ 0x30
 801cfde:	443b      	add	r3, r7
 801cfe0:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801cfe4:	4b15      	ldr	r3, [pc, #84]	@ (801d03c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801cfe6:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801cfe8:	8abb      	ldrh	r3, [r7, #20]
 801cfea:	3301      	adds	r3, #1
 801cfec:	b29b      	uxth	r3, r3
 801cfee:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801cff0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801cff2:	3301      	adds	r3, #1
 801cff4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801cff6:	8afb      	ldrh	r3, [r7, #22]
 801cff8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801cffa:	429a      	cmp	r2, r3
 801cffc:	d3ec      	bcc.n	801cfd8 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801cffe:	8abb      	ldrh	r3, [r7, #20]
 801d000:	461a      	mov	r2, r3
 801d002:	4b0e      	ldr	r3, [pc, #56]	@ (801d03c <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d004:	18d0      	adds	r0, r2, r3
 801d006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d008:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d00a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801d00e:	f7ff fa25 	bl	801c45c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801d012:	f000 f9db 	bl	801d3cc <TRACE_UnLock>

    return TRACE_Send();
 801d016:	f000 f831 	bl	801d07c <TRACE_Send>
 801d01a:	4603      	mov	r3, r0
 801d01c:	e003      	b.n	801d026 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801d01e:	f000 f9d5 	bl	801d3cc <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801d022:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801d026:	4618      	mov	r0, r3
 801d028:	3734      	adds	r7, #52	@ 0x34
 801d02a:	46bd      	mov	sp, r7
 801d02c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801d030:	b001      	add	sp, #4
 801d032:	4770      	bx	lr
 801d034:	20001640 	.word	0x20001640
 801d038:	20001858 	.word	0x20001858
 801d03c:	20001658 	.word	0x20001658

0801d040 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801d040:	b480      	push	{r7}
 801d042:	b083      	sub	sp, #12
 801d044:	af00      	add	r7, sp, #0
 801d046:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 801d048:	4a03      	ldr	r2, [pc, #12]	@ (801d058 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801d04a:	687b      	ldr	r3, [r7, #4]
 801d04c:	6053      	str	r3, [r2, #4]
}
 801d04e:	bf00      	nop
 801d050:	370c      	adds	r7, #12
 801d052:	46bd      	mov	sp, r7
 801d054:	bc80      	pop	{r7}
 801d056:	4770      	bx	lr
 801d058:	20001640 	.word	0x20001640

0801d05c <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801d05c:	b480      	push	{r7}
 801d05e:	b083      	sub	sp, #12
 801d060:	af00      	add	r7, sp, #0
 801d062:	4603      	mov	r3, r0
 801d064:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801d066:	4a04      	ldr	r2, [pc, #16]	@ (801d078 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801d068:	79fb      	ldrb	r3, [r7, #7]
 801d06a:	7213      	strb	r3, [r2, #8]
}
 801d06c:	bf00      	nop
 801d06e:	370c      	adds	r7, #12
 801d070:	46bd      	mov	sp, r7
 801d072:	bc80      	pop	{r7}
 801d074:	4770      	bx	lr
 801d076:	bf00      	nop
 801d078:	20001640 	.word	0x20001640

0801d07c <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801d07c:	b580      	push	{r7, lr}
 801d07e:	b088      	sub	sp, #32
 801d080:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 801d082:	2300      	movs	r3, #0
 801d084:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801d086:	2300      	movs	r3, #0
 801d088:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d08a:	f3ef 8310 	mrs	r3, PRIMASK
 801d08e:	613b      	str	r3, [r7, #16]
  return(result);
 801d090:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 801d092:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d094:	b672      	cpsid	i
}
 801d096:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 801d098:	f000 f9b6 	bl	801d408 <TRACE_IsLocked>
 801d09c:	4603      	mov	r3, r0
 801d09e:	2b00      	cmp	r3, #0
 801d0a0:	d15d      	bne.n	801d15e <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801d0a2:	f000 f975 	bl	801d390 <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801d0a6:	4b34      	ldr	r3, [pc, #208]	@ (801d178 <TRACE_Send+0xfc>)
 801d0a8:	8a1a      	ldrh	r2, [r3, #16]
 801d0aa:	4b33      	ldr	r3, [pc, #204]	@ (801d178 <TRACE_Send+0xfc>)
 801d0ac:	8a5b      	ldrh	r3, [r3, #18]
 801d0ae:	429a      	cmp	r2, r3
 801d0b0:	d04d      	beq.n	801d14e <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d0b2:	4b31      	ldr	r3, [pc, #196]	@ (801d178 <TRACE_Send+0xfc>)
 801d0b4:	789b      	ldrb	r3, [r3, #2]
 801d0b6:	2b01      	cmp	r3, #1
 801d0b8:	d117      	bne.n	801d0ea <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801d0ba:	4b2f      	ldr	r3, [pc, #188]	@ (801d178 <TRACE_Send+0xfc>)
 801d0bc:	881a      	ldrh	r2, [r3, #0]
 801d0be:	4b2e      	ldr	r3, [pc, #184]	@ (801d178 <TRACE_Send+0xfc>)
 801d0c0:	8a1b      	ldrh	r3, [r3, #16]
 801d0c2:	1ad3      	subs	r3, r2, r3
 801d0c4:	b29a      	uxth	r2, r3
 801d0c6:	4b2c      	ldr	r3, [pc, #176]	@ (801d178 <TRACE_Send+0xfc>)
 801d0c8:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d0ca:	4b2b      	ldr	r3, [pc, #172]	@ (801d178 <TRACE_Send+0xfc>)
 801d0cc:	2202      	movs	r2, #2
 801d0ce:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d0d0:	4b29      	ldr	r3, [pc, #164]	@ (801d178 <TRACE_Send+0xfc>)
 801d0d2:	2200      	movs	r2, #0
 801d0d4:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 801d0d6:	4b28      	ldr	r3, [pc, #160]	@ (801d178 <TRACE_Send+0xfc>)
 801d0d8:	8a9b      	ldrh	r3, [r3, #20]
 801d0da:	2b00      	cmp	r3, #0
 801d0dc:	d105      	bne.n	801d0ea <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d0de:	4b26      	ldr	r3, [pc, #152]	@ (801d178 <TRACE_Send+0xfc>)
 801d0e0:	2200      	movs	r2, #0
 801d0e2:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d0e4:	4b24      	ldr	r3, [pc, #144]	@ (801d178 <TRACE_Send+0xfc>)
 801d0e6:	2200      	movs	r2, #0
 801d0e8:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d0ea:	4b23      	ldr	r3, [pc, #140]	@ (801d178 <TRACE_Send+0xfc>)
 801d0ec:	789b      	ldrb	r3, [r3, #2]
 801d0ee:	2b00      	cmp	r3, #0
 801d0f0:	d115      	bne.n	801d11e <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d0f2:	4b21      	ldr	r3, [pc, #132]	@ (801d178 <TRACE_Send+0xfc>)
 801d0f4:	8a5a      	ldrh	r2, [r3, #18]
 801d0f6:	4b20      	ldr	r3, [pc, #128]	@ (801d178 <TRACE_Send+0xfc>)
 801d0f8:	8a1b      	ldrh	r3, [r3, #16]
 801d0fa:	429a      	cmp	r2, r3
 801d0fc:	d908      	bls.n	801d110 <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d0fe:	4b1e      	ldr	r3, [pc, #120]	@ (801d178 <TRACE_Send+0xfc>)
 801d100:	8a5a      	ldrh	r2, [r3, #18]
 801d102:	4b1d      	ldr	r3, [pc, #116]	@ (801d178 <TRACE_Send+0xfc>)
 801d104:	8a1b      	ldrh	r3, [r3, #16]
 801d106:	1ad3      	subs	r3, r2, r3
 801d108:	b29a      	uxth	r2, r3
 801d10a:	4b1b      	ldr	r3, [pc, #108]	@ (801d178 <TRACE_Send+0xfc>)
 801d10c:	829a      	strh	r2, [r3, #20]
 801d10e:	e006      	b.n	801d11e <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d110:	4b19      	ldr	r3, [pc, #100]	@ (801d178 <TRACE_Send+0xfc>)
 801d112:	8a1b      	ldrh	r3, [r3, #16]
 801d114:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 801d118:	b29a      	uxth	r2, r3
 801d11a:	4b17      	ldr	r3, [pc, #92]	@ (801d178 <TRACE_Send+0xfc>)
 801d11c:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d11e:	4b16      	ldr	r3, [pc, #88]	@ (801d178 <TRACE_Send+0xfc>)
 801d120:	8a1b      	ldrh	r3, [r3, #16]
 801d122:	461a      	mov	r2, r3
 801d124:	4b15      	ldr	r3, [pc, #84]	@ (801d17c <TRACE_Send+0x100>)
 801d126:	4413      	add	r3, r2
 801d128:	61bb      	str	r3, [r7, #24]
 801d12a:	697b      	ldr	r3, [r7, #20]
 801d12c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d12e:	68fb      	ldr	r3, [r7, #12]
 801d130:	f383 8810 	msr	PRIMASK, r3
}
 801d134:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 801d136:	f7e5 f9fd 	bl	8002534 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d13a:	4b11      	ldr	r3, [pc, #68]	@ (801d180 <TRACE_Send+0x104>)
 801d13c:	68db      	ldr	r3, [r3, #12]
 801d13e:	4a0e      	ldr	r2, [pc, #56]	@ (801d178 <TRACE_Send+0xfc>)
 801d140:	8a92      	ldrh	r2, [r2, #20]
 801d142:	4611      	mov	r1, r2
 801d144:	69b8      	ldr	r0, [r7, #24]
 801d146:	4798      	blx	r3
 801d148:	4603      	mov	r3, r0
 801d14a:	77fb      	strb	r3, [r7, #31]
 801d14c:	e00d      	b.n	801d16a <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801d14e:	f000 f93d 	bl	801d3cc <TRACE_UnLock>
 801d152:	697b      	ldr	r3, [r7, #20]
 801d154:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d156:	68bb      	ldr	r3, [r7, #8]
 801d158:	f383 8810 	msr	PRIMASK, r3
}
 801d15c:	e005      	b.n	801d16a <TRACE_Send+0xee>
 801d15e:	697b      	ldr	r3, [r7, #20]
 801d160:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d162:	687b      	ldr	r3, [r7, #4]
 801d164:	f383 8810 	msr	PRIMASK, r3
}
 801d168:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 801d16a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801d16e:	4618      	mov	r0, r3
 801d170:	3720      	adds	r7, #32
 801d172:	46bd      	mov	sp, r7
 801d174:	bd80      	pop	{r7, pc}
 801d176:	bf00      	nop
 801d178:	20001640 	.word	0x20001640
 801d17c:	20001658 	.word	0x20001658
 801d180:	0801e174 	.word	0x0801e174

0801d184 <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 801d184:	b580      	push	{r7, lr}
 801d186:	b086      	sub	sp, #24
 801d188:	af00      	add	r7, sp, #0
 801d18a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d18c:	f3ef 8310 	mrs	r3, PRIMASK
 801d190:	613b      	str	r3, [r7, #16]
  return(result);
 801d192:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d194:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d196:	b672      	cpsid	i
}
 801d198:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801d19a:	4b3b      	ldr	r3, [pc, #236]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d19c:	789b      	ldrb	r3, [r3, #2]
 801d19e:	2b02      	cmp	r3, #2
 801d1a0:	d106      	bne.n	801d1b0 <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d1a2:	4b39      	ldr	r3, [pc, #228]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1a4:	2200      	movs	r2, #0
 801d1a6:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d1a8:	4b37      	ldr	r3, [pc, #220]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1aa:	2200      	movs	r2, #0
 801d1ac:	821a      	strh	r2, [r3, #16]
 801d1ae:	e00a      	b.n	801d1c6 <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d1b0:	4b35      	ldr	r3, [pc, #212]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1b2:	8a1a      	ldrh	r2, [r3, #16]
 801d1b4:	4b34      	ldr	r3, [pc, #208]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1b6:	8a9b      	ldrh	r3, [r3, #20]
 801d1b8:	4413      	add	r3, r2
 801d1ba:	b29b      	uxth	r3, r3
 801d1bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801d1c0:	b29a      	uxth	r2, r3
 801d1c2:	4b31      	ldr	r3, [pc, #196]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1c4:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801d1c6:	4b30      	ldr	r3, [pc, #192]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1c8:	8a1a      	ldrh	r2, [r3, #16]
 801d1ca:	4b2f      	ldr	r3, [pc, #188]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1cc:	8a5b      	ldrh	r3, [r3, #18]
 801d1ce:	429a      	cmp	r2, r3
 801d1d0:	d04b      	beq.n	801d26a <TRACE_TxCpltCallback+0xe6>
 801d1d2:	4b2d      	ldr	r3, [pc, #180]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1d4:	8adb      	ldrh	r3, [r3, #22]
 801d1d6:	2b01      	cmp	r3, #1
 801d1d8:	d147      	bne.n	801d26a <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d1da:	4b2b      	ldr	r3, [pc, #172]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1dc:	789b      	ldrb	r3, [r3, #2]
 801d1de:	2b01      	cmp	r3, #1
 801d1e0:	d117      	bne.n	801d212 <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801d1e2:	4b29      	ldr	r3, [pc, #164]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1e4:	881a      	ldrh	r2, [r3, #0]
 801d1e6:	4b28      	ldr	r3, [pc, #160]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1e8:	8a1b      	ldrh	r3, [r3, #16]
 801d1ea:	1ad3      	subs	r3, r2, r3
 801d1ec:	b29a      	uxth	r2, r3
 801d1ee:	4b26      	ldr	r3, [pc, #152]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1f0:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d1f2:	4b25      	ldr	r3, [pc, #148]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1f4:	2202      	movs	r2, #2
 801d1f6:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d1f8:	4b23      	ldr	r3, [pc, #140]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d1fa:	2200      	movs	r2, #0
 801d1fc:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 801d1fe:	4b22      	ldr	r3, [pc, #136]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d200:	8a9b      	ldrh	r3, [r3, #20]
 801d202:	2b00      	cmp	r3, #0
 801d204:	d105      	bne.n	801d212 <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d206:	4b20      	ldr	r3, [pc, #128]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d208:	2200      	movs	r2, #0
 801d20a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d20c:	4b1e      	ldr	r3, [pc, #120]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d20e:	2200      	movs	r2, #0
 801d210:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d212:	4b1d      	ldr	r3, [pc, #116]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d214:	789b      	ldrb	r3, [r3, #2]
 801d216:	2b00      	cmp	r3, #0
 801d218:	d115      	bne.n	801d246 <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d21a:	4b1b      	ldr	r3, [pc, #108]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d21c:	8a5a      	ldrh	r2, [r3, #18]
 801d21e:	4b1a      	ldr	r3, [pc, #104]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d220:	8a1b      	ldrh	r3, [r3, #16]
 801d222:	429a      	cmp	r2, r3
 801d224:	d908      	bls.n	801d238 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d226:	4b18      	ldr	r3, [pc, #96]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d228:	8a5a      	ldrh	r2, [r3, #18]
 801d22a:	4b17      	ldr	r3, [pc, #92]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d22c:	8a1b      	ldrh	r3, [r3, #16]
 801d22e:	1ad3      	subs	r3, r2, r3
 801d230:	b29a      	uxth	r2, r3
 801d232:	4b15      	ldr	r3, [pc, #84]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d234:	829a      	strh	r2, [r3, #20]
 801d236:	e006      	b.n	801d246 <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d238:	4b13      	ldr	r3, [pc, #76]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d23a:	8a1b      	ldrh	r3, [r3, #16]
 801d23c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 801d240:	b29a      	uxth	r2, r3
 801d242:	4b11      	ldr	r3, [pc, #68]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d244:	829a      	strh	r2, [r3, #20]
 801d246:	697b      	ldr	r3, [r7, #20]
 801d248:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d24a:	68fb      	ldr	r3, [r7, #12]
 801d24c:	f383 8810 	msr	PRIMASK, r3
}
 801d250:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 801d252:	4b0e      	ldr	r3, [pc, #56]	@ (801d28c <TRACE_TxCpltCallback+0x108>)
 801d254:	68db      	ldr	r3, [r3, #12]
 801d256:	4a0c      	ldr	r2, [pc, #48]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d258:	8a12      	ldrh	r2, [r2, #16]
 801d25a:	4611      	mov	r1, r2
 801d25c:	4a0c      	ldr	r2, [pc, #48]	@ (801d290 <TRACE_TxCpltCallback+0x10c>)
 801d25e:	440a      	add	r2, r1
 801d260:	4909      	ldr	r1, [pc, #36]	@ (801d288 <TRACE_TxCpltCallback+0x104>)
 801d262:	8a89      	ldrh	r1, [r1, #20]
 801d264:	4610      	mov	r0, r2
 801d266:	4798      	blx	r3
 801d268:	e00a      	b.n	801d280 <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 801d26a:	f7e5 f96b 	bl	8002544 <UTIL_ADV_TRACE_PostSendHook>
 801d26e:	697b      	ldr	r3, [r7, #20]
 801d270:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d272:	68bb      	ldr	r3, [r7, #8]
 801d274:	f383 8810 	msr	PRIMASK, r3
}
 801d278:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 801d27a:	f000 f8a7 	bl	801d3cc <TRACE_UnLock>
  }
}
 801d27e:	bf00      	nop
 801d280:	bf00      	nop
 801d282:	3718      	adds	r7, #24
 801d284:	46bd      	mov	sp, r7
 801d286:	bd80      	pop	{r7, pc}
 801d288:	20001640 	.word	0x20001640
 801d28c:	0801e174 	.word	0x0801e174
 801d290:	20001658 	.word	0x20001658

0801d294 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801d294:	b480      	push	{r7}
 801d296:	b087      	sub	sp, #28
 801d298:	af00      	add	r7, sp, #0
 801d29a:	4603      	mov	r3, r0
 801d29c:	6039      	str	r1, [r7, #0]
 801d29e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801d2a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801d2a4:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d2a6:	f3ef 8310 	mrs	r3, PRIMASK
 801d2aa:	60fb      	str	r3, [r7, #12]
  return(result);
 801d2ac:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d2ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801d2b0:	b672      	cpsid	i
}
 801d2b2:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d2b4:	4b35      	ldr	r3, [pc, #212]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2b6:	8a5a      	ldrh	r2, [r3, #18]
 801d2b8:	4b34      	ldr	r3, [pc, #208]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2ba:	8a1b      	ldrh	r3, [r3, #16]
 801d2bc:	429a      	cmp	r2, r3
 801d2be:	d11b      	bne.n	801d2f8 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d2c0:	4b32      	ldr	r3, [pc, #200]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2c2:	8a5b      	ldrh	r3, [r3, #18]
 801d2c4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 801d2c8:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801d2ca:	88fa      	ldrh	r2, [r7, #6]
 801d2cc:	8afb      	ldrh	r3, [r7, #22]
 801d2ce:	429a      	cmp	r2, r3
 801d2d0:	d33a      	bcc.n	801d348 <TRACE_AllocateBufer+0xb4>
 801d2d2:	4b2e      	ldr	r3, [pc, #184]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2d4:	8a1b      	ldrh	r3, [r3, #16]
 801d2d6:	88fa      	ldrh	r2, [r7, #6]
 801d2d8:	429a      	cmp	r2, r3
 801d2da:	d235      	bcs.n	801d348 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d2dc:	4b2b      	ldr	r3, [pc, #172]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2de:	2201      	movs	r2, #1
 801d2e0:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d2e2:	4b2a      	ldr	r3, [pc, #168]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2e4:	8a5a      	ldrh	r2, [r3, #18]
 801d2e6:	4b29      	ldr	r3, [pc, #164]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2e8:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d2ea:	4b28      	ldr	r3, [pc, #160]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2ec:	8a1b      	ldrh	r3, [r3, #16]
 801d2ee:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d2f0:	4b26      	ldr	r3, [pc, #152]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2f2:	2200      	movs	r2, #0
 801d2f4:	825a      	strh	r2, [r3, #18]
 801d2f6:	e027      	b.n	801d348 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d2f8:	4b24      	ldr	r3, [pc, #144]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2fa:	8a5a      	ldrh	r2, [r3, #18]
 801d2fc:	4b23      	ldr	r3, [pc, #140]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d2fe:	8a1b      	ldrh	r3, [r3, #16]
 801d300:	429a      	cmp	r2, r3
 801d302:	d91b      	bls.n	801d33c <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d304:	4b21      	ldr	r3, [pc, #132]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d306:	8a5b      	ldrh	r3, [r3, #18]
 801d308:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 801d30c:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801d30e:	88fa      	ldrh	r2, [r7, #6]
 801d310:	8afb      	ldrh	r3, [r7, #22]
 801d312:	429a      	cmp	r2, r3
 801d314:	d318      	bcc.n	801d348 <TRACE_AllocateBufer+0xb4>
 801d316:	4b1d      	ldr	r3, [pc, #116]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d318:	8a1b      	ldrh	r3, [r3, #16]
 801d31a:	88fa      	ldrh	r2, [r7, #6]
 801d31c:	429a      	cmp	r2, r3
 801d31e:	d213      	bcs.n	801d348 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d320:	4b1a      	ldr	r3, [pc, #104]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d322:	2201      	movs	r2, #1
 801d324:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d326:	4b19      	ldr	r3, [pc, #100]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d328:	8a5a      	ldrh	r2, [r3, #18]
 801d32a:	4b18      	ldr	r3, [pc, #96]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d32c:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d32e:	4b17      	ldr	r3, [pc, #92]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d330:	8a1b      	ldrh	r3, [r3, #16]
 801d332:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d334:	4b15      	ldr	r3, [pc, #84]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d336:	2200      	movs	r2, #0
 801d338:	825a      	strh	r2, [r3, #18]
 801d33a:	e005      	b.n	801d348 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801d33c:	4b13      	ldr	r3, [pc, #76]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d33e:	8a1a      	ldrh	r2, [r3, #16]
 801d340:	4b12      	ldr	r3, [pc, #72]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d342:	8a5b      	ldrh	r3, [r3, #18]
 801d344:	1ad3      	subs	r3, r2, r3
 801d346:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 801d348:	8afa      	ldrh	r2, [r7, #22]
 801d34a:	88fb      	ldrh	r3, [r7, #6]
 801d34c:	429a      	cmp	r2, r3
 801d34e:	d90f      	bls.n	801d370 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801d350:	4b0e      	ldr	r3, [pc, #56]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d352:	8a5a      	ldrh	r2, [r3, #18]
 801d354:	683b      	ldr	r3, [r7, #0]
 801d356:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d358:	4b0c      	ldr	r3, [pc, #48]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d35a:	8a5a      	ldrh	r2, [r3, #18]
 801d35c:	88fb      	ldrh	r3, [r7, #6]
 801d35e:	4413      	add	r3, r2
 801d360:	b29b      	uxth	r3, r3
 801d362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801d366:	b29a      	uxth	r2, r3
 801d368:	4b08      	ldr	r3, [pc, #32]	@ (801d38c <TRACE_AllocateBufer+0xf8>)
 801d36a:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801d36c:	2300      	movs	r3, #0
 801d36e:	82bb      	strh	r3, [r7, #20]
 801d370:	693b      	ldr	r3, [r7, #16]
 801d372:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d374:	68bb      	ldr	r3, [r7, #8]
 801d376:	f383 8810 	msr	PRIMASK, r3
}
 801d37a:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 801d37c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801d380:	4618      	mov	r0, r3
 801d382:	371c      	adds	r7, #28
 801d384:	46bd      	mov	sp, r7
 801d386:	bc80      	pop	{r7}
 801d388:	4770      	bx	lr
 801d38a:	bf00      	nop
 801d38c:	20001640 	.word	0x20001640

0801d390 <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 801d390:	b480      	push	{r7}
 801d392:	b085      	sub	sp, #20
 801d394:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d396:	f3ef 8310 	mrs	r3, PRIMASK
 801d39a:	607b      	str	r3, [r7, #4]
  return(result);
 801d39c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d39e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d3a0:	b672      	cpsid	i
}
 801d3a2:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801d3a4:	4b08      	ldr	r3, [pc, #32]	@ (801d3c8 <TRACE_Lock+0x38>)
 801d3a6:	8adb      	ldrh	r3, [r3, #22]
 801d3a8:	3301      	adds	r3, #1
 801d3aa:	b29a      	uxth	r2, r3
 801d3ac:	4b06      	ldr	r3, [pc, #24]	@ (801d3c8 <TRACE_Lock+0x38>)
 801d3ae:	82da      	strh	r2, [r3, #22]
 801d3b0:	68fb      	ldr	r3, [r7, #12]
 801d3b2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3b4:	68bb      	ldr	r3, [r7, #8]
 801d3b6:	f383 8810 	msr	PRIMASK, r3
}
 801d3ba:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d3bc:	bf00      	nop
 801d3be:	3714      	adds	r7, #20
 801d3c0:	46bd      	mov	sp, r7
 801d3c2:	bc80      	pop	{r7}
 801d3c4:	4770      	bx	lr
 801d3c6:	bf00      	nop
 801d3c8:	20001640 	.word	0x20001640

0801d3cc <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 801d3cc:	b480      	push	{r7}
 801d3ce:	b085      	sub	sp, #20
 801d3d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d3d2:	f3ef 8310 	mrs	r3, PRIMASK
 801d3d6:	607b      	str	r3, [r7, #4]
  return(result);
 801d3d8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d3da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d3dc:	b672      	cpsid	i
}
 801d3de:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801d3e0:	4b08      	ldr	r3, [pc, #32]	@ (801d404 <TRACE_UnLock+0x38>)
 801d3e2:	8adb      	ldrh	r3, [r3, #22]
 801d3e4:	3b01      	subs	r3, #1
 801d3e6:	b29a      	uxth	r2, r3
 801d3e8:	4b06      	ldr	r3, [pc, #24]	@ (801d404 <TRACE_UnLock+0x38>)
 801d3ea:	82da      	strh	r2, [r3, #22]
 801d3ec:	68fb      	ldr	r3, [r7, #12]
 801d3ee:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3f0:	68bb      	ldr	r3, [r7, #8]
 801d3f2:	f383 8810 	msr	PRIMASK, r3
}
 801d3f6:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d3f8:	bf00      	nop
 801d3fa:	3714      	adds	r7, #20
 801d3fc:	46bd      	mov	sp, r7
 801d3fe:	bc80      	pop	{r7}
 801d400:	4770      	bx	lr
 801d402:	bf00      	nop
 801d404:	20001640 	.word	0x20001640

0801d408 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 801d408:	b480      	push	{r7}
 801d40a:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801d40c:	4b05      	ldr	r3, [pc, #20]	@ (801d424 <TRACE_IsLocked+0x1c>)
 801d40e:	8adb      	ldrh	r3, [r3, #22]
 801d410:	2b00      	cmp	r3, #0
 801d412:	bf14      	ite	ne
 801d414:	2301      	movne	r3, #1
 801d416:	2300      	moveq	r3, #0
 801d418:	b2db      	uxtb	r3, r3
}
 801d41a:	4618      	mov	r0, r3
 801d41c:	46bd      	mov	sp, r7
 801d41e:	bc80      	pop	{r7}
 801d420:	4770      	bx	lr
 801d422:	bf00      	nop
 801d424:	20001640 	.word	0x20001640

0801d428 <memset>:
 801d428:	4402      	add	r2, r0
 801d42a:	4603      	mov	r3, r0
 801d42c:	4293      	cmp	r3, r2
 801d42e:	d100      	bne.n	801d432 <memset+0xa>
 801d430:	4770      	bx	lr
 801d432:	f803 1b01 	strb.w	r1, [r3], #1
 801d436:	e7f9      	b.n	801d42c <memset+0x4>

0801d438 <__libc_init_array>:
 801d438:	b570      	push	{r4, r5, r6, lr}
 801d43a:	4d0d      	ldr	r5, [pc, #52]	@ (801d470 <__libc_init_array+0x38>)
 801d43c:	4c0d      	ldr	r4, [pc, #52]	@ (801d474 <__libc_init_array+0x3c>)
 801d43e:	1b64      	subs	r4, r4, r5
 801d440:	10a4      	asrs	r4, r4, #2
 801d442:	2600      	movs	r6, #0
 801d444:	42a6      	cmp	r6, r4
 801d446:	d109      	bne.n	801d45c <__libc_init_array+0x24>
 801d448:	4d0b      	ldr	r5, [pc, #44]	@ (801d478 <__libc_init_array+0x40>)
 801d44a:	4c0c      	ldr	r4, [pc, #48]	@ (801d47c <__libc_init_array+0x44>)
 801d44c:	f000 f898 	bl	801d580 <_init>
 801d450:	1b64      	subs	r4, r4, r5
 801d452:	10a4      	asrs	r4, r4, #2
 801d454:	2600      	movs	r6, #0
 801d456:	42a6      	cmp	r6, r4
 801d458:	d105      	bne.n	801d466 <__libc_init_array+0x2e>
 801d45a:	bd70      	pop	{r4, r5, r6, pc}
 801d45c:	f855 3b04 	ldr.w	r3, [r5], #4
 801d460:	4798      	blx	r3
 801d462:	3601      	adds	r6, #1
 801d464:	e7ee      	b.n	801d444 <__libc_init_array+0xc>
 801d466:	f855 3b04 	ldr.w	r3, [r5], #4
 801d46a:	4798      	blx	r3
 801d46c:	3601      	adds	r6, #1
 801d46e:	e7f2      	b.n	801d456 <__libc_init_array+0x1e>
 801d470:	0801e6d8 	.word	0x0801e6d8
 801d474:	0801e6d8 	.word	0x0801e6d8
 801d478:	0801e6d8 	.word	0x0801e6d8
 801d47c:	0801e6dc 	.word	0x0801e6dc

0801d480 <floor>:
 801d480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d484:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801d488:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 801d48c:	2e13      	cmp	r6, #19
 801d48e:	4602      	mov	r2, r0
 801d490:	460b      	mov	r3, r1
 801d492:	460c      	mov	r4, r1
 801d494:	4605      	mov	r5, r0
 801d496:	4680      	mov	r8, r0
 801d498:	dc35      	bgt.n	801d506 <floor+0x86>
 801d49a:	2e00      	cmp	r6, #0
 801d49c:	da17      	bge.n	801d4ce <floor+0x4e>
 801d49e:	a334      	add	r3, pc, #208	@ (adr r3, 801d570 <floor+0xf0>)
 801d4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d4a4:	f7e2 fe76 	bl	8000194 <__adddf3>
 801d4a8:	2200      	movs	r2, #0
 801d4aa:	2300      	movs	r3, #0
 801d4ac:	f7e3 f8a6 	bl	80005fc <__aeabi_dcmpgt>
 801d4b0:	b150      	cbz	r0, 801d4c8 <floor+0x48>
 801d4b2:	2c00      	cmp	r4, #0
 801d4b4:	da57      	bge.n	801d566 <floor+0xe6>
 801d4b6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801d4ba:	432c      	orrs	r4, r5
 801d4bc:	2500      	movs	r5, #0
 801d4be:	42ac      	cmp	r4, r5
 801d4c0:	4c2d      	ldr	r4, [pc, #180]	@ (801d578 <floor+0xf8>)
 801d4c2:	bf08      	it	eq
 801d4c4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801d4c8:	4623      	mov	r3, r4
 801d4ca:	462a      	mov	r2, r5
 801d4cc:	e024      	b.n	801d518 <floor+0x98>
 801d4ce:	4f2b      	ldr	r7, [pc, #172]	@ (801d57c <floor+0xfc>)
 801d4d0:	4137      	asrs	r7, r6
 801d4d2:	ea01 0c07 	and.w	ip, r1, r7
 801d4d6:	ea5c 0c00 	orrs.w	ip, ip, r0
 801d4da:	d01d      	beq.n	801d518 <floor+0x98>
 801d4dc:	a324      	add	r3, pc, #144	@ (adr r3, 801d570 <floor+0xf0>)
 801d4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d4e2:	f7e2 fe57 	bl	8000194 <__adddf3>
 801d4e6:	2200      	movs	r2, #0
 801d4e8:	2300      	movs	r3, #0
 801d4ea:	f7e3 f887 	bl	80005fc <__aeabi_dcmpgt>
 801d4ee:	2800      	cmp	r0, #0
 801d4f0:	d0ea      	beq.n	801d4c8 <floor+0x48>
 801d4f2:	2c00      	cmp	r4, #0
 801d4f4:	bfbe      	ittt	lt
 801d4f6:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801d4fa:	4133      	asrlt	r3, r6
 801d4fc:	18e4      	addlt	r4, r4, r3
 801d4fe:	ea24 0407 	bic.w	r4, r4, r7
 801d502:	2500      	movs	r5, #0
 801d504:	e7e0      	b.n	801d4c8 <floor+0x48>
 801d506:	2e33      	cmp	r6, #51	@ 0x33
 801d508:	dd0a      	ble.n	801d520 <floor+0xa0>
 801d50a:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801d50e:	d103      	bne.n	801d518 <floor+0x98>
 801d510:	f7e2 fe40 	bl	8000194 <__adddf3>
 801d514:	4602      	mov	r2, r0
 801d516:	460b      	mov	r3, r1
 801d518:	4610      	mov	r0, r2
 801d51a:	4619      	mov	r1, r3
 801d51c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d520:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 801d524:	f04f 3cff 	mov.w	ip, #4294967295
 801d528:	fa2c f707 	lsr.w	r7, ip, r7
 801d52c:	4207      	tst	r7, r0
 801d52e:	d0f3      	beq.n	801d518 <floor+0x98>
 801d530:	a30f      	add	r3, pc, #60	@ (adr r3, 801d570 <floor+0xf0>)
 801d532:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d536:	f7e2 fe2d 	bl	8000194 <__adddf3>
 801d53a:	2200      	movs	r2, #0
 801d53c:	2300      	movs	r3, #0
 801d53e:	f7e3 f85d 	bl	80005fc <__aeabi_dcmpgt>
 801d542:	2800      	cmp	r0, #0
 801d544:	d0c0      	beq.n	801d4c8 <floor+0x48>
 801d546:	2c00      	cmp	r4, #0
 801d548:	da0a      	bge.n	801d560 <floor+0xe0>
 801d54a:	2e14      	cmp	r6, #20
 801d54c:	d101      	bne.n	801d552 <floor+0xd2>
 801d54e:	3401      	adds	r4, #1
 801d550:	e006      	b.n	801d560 <floor+0xe0>
 801d552:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801d556:	2301      	movs	r3, #1
 801d558:	40b3      	lsls	r3, r6
 801d55a:	441d      	add	r5, r3
 801d55c:	4545      	cmp	r5, r8
 801d55e:	d3f6      	bcc.n	801d54e <floor+0xce>
 801d560:	ea25 0507 	bic.w	r5, r5, r7
 801d564:	e7b0      	b.n	801d4c8 <floor+0x48>
 801d566:	2500      	movs	r5, #0
 801d568:	462c      	mov	r4, r5
 801d56a:	e7ad      	b.n	801d4c8 <floor+0x48>
 801d56c:	f3af 8000 	nop.w
 801d570:	8800759c 	.word	0x8800759c
 801d574:	7e37e43c 	.word	0x7e37e43c
 801d578:	bff00000 	.word	0xbff00000
 801d57c:	000fffff 	.word	0x000fffff

0801d580 <_init>:
 801d580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d582:	bf00      	nop
 801d584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d586:	bc08      	pop	{r3}
 801d588:	469e      	mov	lr, r3
 801d58a:	4770      	bx	lr

0801d58c <_fini>:
 801d58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d58e:	bf00      	nop
 801d590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d592:	bc08      	pop	{r3}
 801d594:	469e      	mov	lr, r3
 801d596:	4770      	bx	lr
