vhdl xil_defaultlib  \
"../../../bd/zynq/ip/zynq_axi_gpio_0_0/sim/zynq_axi_gpio_0_0.vhd" \
"../../../bd/zynq/ip/zynq_axi_gpio_1_0/sim/zynq_axi_gpio_1_0.vhd" \
"../../../bd/zynq/ip/zynq_rst_ps7_0_50M_0/sim/zynq_rst_ps7_0_50M_0.vhd" \

nosort
