0.7
2020.2
May 22 2025
00:13:55
D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sim_1/new/cpu_tb.sv,1756266385,systemVerilog,,,,cpu_tb,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sim_1/new/cpu_tb_beq.sv,1756266758,systemVerilog,,,,cpu_tb_beq,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/cpu_top.v,1755570700,verilog,,D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/ex.v,,cpu_top,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/ex.v,1755571548,verilog,,D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/id.v,,ex_stage,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/id.v,1756257764,verilog,,D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/if.v,,id_stage,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/if.v,1755570753,verilog,,D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/mem.v,,if_stage,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/mem.v,1755571614,verilog,,D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/wb.v,,mem_stage,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/ n TKLL/Basic_5stage_CPU/Basic_5stage_CPU.srcs/sources_1/new/wb.v,1755571660,verilog,,,,wb_stage,,uvm,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
