

================================================================
== Vitis HLS Report for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64'
================================================================
* Date:           Wed Jun  7 23:11:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  2.174 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.550 us|  0.550 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA256_PREPARE_WT64  |       48|       48|         2|          1|          1|    48|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_2 = alloca i32 1"   --->   Operation 5 'alloca' 't_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_96 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_97 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_98 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_99 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_100 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_101 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_102 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_103 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_104 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_105 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_106 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_107 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_108 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_109 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Wt = alloca i32 1"   --->   Operation 21 'alloca' 'Wt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%W_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_1_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 24 'read' 'W_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%W_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_6_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 25 'read' 'W_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%W_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_14_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 26 'read' 'W_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%W_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_15_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 27 'read' 'W_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%W_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_13_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 28 'read' 'W_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%W_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_12_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 29 'read' 'W_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%W_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_11_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 30 'read' 'W_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%W_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_10_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 31 'read' 'W_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%W_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_9_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 32 'read' 'W_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%W_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_8_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 33 'read' 'W_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%W_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_7_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 34 'read' 'W_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%W_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_5_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 35 'read' 'W_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%W_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_4_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 36 'read' 'W_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%W_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_3_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 37 'read' 'W_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%W_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_2_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 38 'read' 'W_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%W_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %W_reload" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 39 'read' 'W_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_reload_read, i32 %Wt" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 40 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_2_reload_read, i32 %empty_109" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 41 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_3_reload_read, i32 %empty_108" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 42 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_4_reload_read, i32 %empty_107" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 43 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_5_reload_read, i32 %empty_106" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 44 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_7_reload_read, i32 %empty_105" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 45 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_8_reload_read, i32 %empty_104" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 46 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_9_reload_read, i32 %empty_103" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 47 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_10_reload_read, i32 %empty_102" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 48 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_11_reload_read, i32 %empty_101" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 49 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_12_reload_read, i32 %empty_100" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 50 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_13_reload_read, i32 %empty_99" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 51 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_14_reload_read, i32 %empty_98" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 52 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_15_reload_read, i32 %empty_97" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 53 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_6_reload_read, i32 %empty_96" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 54 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln524 = store i32 %W_1_reload_read, i32 %empty" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524]   --->   Operation 55 'store' 'store_ln524' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 16, i7 %t_2"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc55"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%t = load i7 %t_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 58 'load' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_load28 = load i32 %empty_98" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 59 'load' 'p_load28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_load27 = load i32 %empty_99"   --->   Operation 60 'load' 'p_load27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_load26 = load i32 %empty_100"   --->   Operation 61 'load' 'p_load26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_load25 = load i32 %empty_101"   --->   Operation 62 'load' 'p_load25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_load24 = load i32 %empty_102"   --->   Operation 63 'load' 'p_load24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty_103"   --->   Operation 64 'load' 'p_load23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_load22 = load i32 %empty_104"   --->   Operation 65 'load' 'p_load22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_load21 = load i32 %empty_105"   --->   Operation 66 'load' 'p_load21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_load20 = load i32 %empty_106"   --->   Operation 67 'load' 'p_load20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty_107"   --->   Operation 68 'load' 'p_load19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty_108"   --->   Operation 69 'load' 'p_load18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_109"   --->   Operation 70 'load' 'p_load17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%Wt_load = load i32 %Wt"   --->   Operation 71 'load' 'Wt_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.77ns)   --->   "%icmp_ln549 = icmp_eq  i7 %t, i7 64" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 72 'icmp' 'icmp_ln549' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln549 = br i1 %icmp_ln549, void %for.inc55.split, void %xcl_latency.LOOP_SHA256_PREPARE_WT16.0_end.exitStub" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 73 'br' 'br_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_load31 = load i32 %empty" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 74 'load' 'p_load31' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_load30 = load i32 %empty_96" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 75 'load' 'p_load30' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_load29 = load i32 %empty_97" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 76 'load' 'p_load29' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %p_load31, i32 17, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 77 'partselect' 'lshr_ln' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%trunc_ln553 = trunc i32 %p_load31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 78 'trunc' 'trunc_ln553' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%lshr_ln553_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_load31, i32 19, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 79 'partselect' 'lshr_ln553_1' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%trunc_ln553_1 = trunc i32 %p_load31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 80 'trunc' 'trunc_ln553_1' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%lshr_ln553_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %p_load31, i32 10, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 81 'partselect' 'lshr_ln553_2' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%zext_ln553 = zext i22 %lshr_ln553_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 82 'zext' 'zext_ln553' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln553_3)   --->   "%lshr_ln553_3 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %p_load28, i32 7, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 83 'partselect' 'lshr_ln553_3' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln553_3)   --->   "%trunc_ln553_2 = trunc i32 %p_load28" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 84 'trunc' 'trunc_ln553_2' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln553_3)   --->   "%lshr_ln553_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %p_load28, i32 18, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 85 'partselect' 'lshr_ln553_4' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln553_3)   --->   "%trunc_ln553_3 = trunc i32 %p_load28" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 86 'trunc' 'trunc_ln553_3' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln553_3)   --->   "%lshr_ln553_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %p_load28, i32 3, i32 31" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 87 'partselect' 'lshr_ln553_5' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln553_3)   --->   "%zext_ln553_1 = zext i29 %lshr_ln553_5" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 88 'zext' 'zext_ln553_1' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln553, i15 %lshr_ln" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 89 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%or_ln553_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln553_1, i13 %lshr_ln553_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 90 'bitconcatenate' 'or_ln553_1' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln553_3)   --->   "%or_ln553_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln553_2, i25 %lshr_ln553_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 91 'bitconcatenate' 'or_ln553_2' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln553_3)   --->   "%or_ln553_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln553_3, i14 %lshr_ln553_4" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 92 'bitconcatenate' 'or_ln553_3' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%xor_ln553 = xor i32 %or_ln, i32 %zext_ln553" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 93 'xor' 'xor_ln553' <Predicate = (!icmp_ln549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln553_1)   --->   "%xor_ln553_1 = xor i32 %xor_ln553, i32 %or_ln553_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 94 'xor' 'xor_ln553_1' <Predicate = (!icmp_ln549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln553_3)   --->   "%xor_ln553_2 = xor i32 %zext_ln553_1, i32 %or_ln553_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 95 'xor' 'xor_ln553_2' <Predicate = (!icmp_ln549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln553_3 = xor i32 %xor_ln553_2, i32 %or_ln553_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 96 'xor' 'xor_ln553_3' <Predicate = (!icmp_ln549)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553 = add i32 %p_load29, i32 %xor_ln553_3" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 97 'add' 'add_ln553' <Predicate = (!icmp_ln549)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln553_1 = add i32 %xor_ln553_1, i32 %p_load30" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 98 'add' 'add_ln553_1' <Predicate = (!icmp_ln549)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%Wt_1 = add i32 %add_ln553_1, i32 %add_ln553" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553]   --->   Operation 99 'add' 'Wt_1' <Predicate = (!icmp_ln549)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.77ns)   --->   "%t_5 = add i7 %t, i7 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 100 'add' 't_5' <Predicate = (!icmp_ln549)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %Wt_1, i32 %Wt" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 101 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load31, i32 %empty_109" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 102 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load17, i32 %empty_108" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 103 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load18, i32 %empty_107" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 104 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load19, i32 %empty_106" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 105 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load30, i32 %empty_105" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 106 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load21, i32 %empty_104" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 107 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load22, i32 %empty_103" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 108 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load23, i32 %empty_102" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 109 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load24, i32 %empty_101" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 110 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load25, i32 %empty_100" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 111 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load26, i32 %empty_99" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 112 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load27, i32 %empty_98" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 113 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load28, i32 %empty_97" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 114 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %p_load20, i32 %empty_96" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 115 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln549 = store i32 %Wt_load, i32 %empty" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 116 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln549 = store i7 %t_5, i7 %t_2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 117 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln550 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:550]   --->   Operation 118 'specpipeline' 'specpipeline_ln550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln549 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln549 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 120 'specloopname' 'specloopname_ln549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.63ns)   --->   "%write_ln558 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %w_strm, i32 %Wt_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:558]   --->   Operation 121 'write' 'write_ln558' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln549 = br void %for.inc55" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549]   --->   Operation 122 'br' 'br_ln549' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('Wt') [34]  (0.000 ns)
	'store' operation ('store_ln524', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524) of variable 'W_reload_read', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:524 on local variable 'Wt' [53]  (0.427 ns)

 <State 2>: 2.174ns
The critical path consists of the following:
	'load' operation ('p_load31', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549) on local variable 'empty' [89]  (0.000 ns)
	'xor' operation ('xor_ln553', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553) [111]  (0.000 ns)
	'xor' operation ('xor_ln553_1', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553) [112]  (0.000 ns)
	'add' operation ('add_ln553_1', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553) [116]  (1.016 ns)
	'add' operation ('Wt', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553) [117]  (0.731 ns)
	'store' operation ('store_ln549', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:549) of variable 'Wt', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:553 on local variable 'Wt' [120]  (0.427 ns)

 <State 3>: 1.636ns
The critical path consists of the following:
	fifo write operation ('write_ln558', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:558) on port 'w_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:558) [118]  (1.636 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
