
---------- Begin Simulation Statistics ----------
final_tick                                   81407000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708368                       # Number of bytes of host memory used
host_op_rate                                   165619                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                              900895188                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       13101                       # Number of instructions simulated
sim_ops                                         14963                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000081                       # Number of seconds simulated
sim_ticks                                    81407000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             23.649460                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     788                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3332                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               513                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2833                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                117                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             242                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              125                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4054                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     332                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       13101                       # Number of instructions committed
system.cpu.committedOps                         14963                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.213800                       # CPI: cycles per instruction
system.cpu.discardedOps                          1655                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10649                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2710                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1298                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           58960                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.160932                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            81407                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   10379     69.36%     69.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.30%     69.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2468     16.49%     86.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2071     13.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    14963                       # Class of committed instruction
system.cpu.tickCycles                           22447                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           781                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          944                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                671                       # Transaction distribution
system.membus.trans_dist::ReadExReq               110                       # Transaction distribution
system.membus.trans_dist::ReadExResp              110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        24992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   24992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               781                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     781    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 781                       # Request fanout histogram
system.membus.respLayer1.occupancy            2596250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              781000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           23                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           68                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             115                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           555                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          158                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  29408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              828                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022947                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.149825                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    809     97.71%     97.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     19      2.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                828                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1035000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            548997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1110000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   33                       # number of demand (read+write) hits
system.l2.demand_hits::total                       44                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                  33                       # number of overall hits
system.l2.overall_hits::total                      44                       # number of overall hits
system.l2.demand_misses::.cpu.inst                544                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                240                       # number of demand (read+write) misses
system.l2.demand_misses::total                    784                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               544                       # number of overall misses
system.l2.overall_misses::.cpu.data               240                       # number of overall misses
system.l2.overall_misses::total                   784                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76170000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52598000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23572000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76170000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              273                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  828                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             273                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 828                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.980180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.879121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.946860                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.980180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.879121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.946860                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98216.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97155.612245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98216.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97155.612245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               781                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              781                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41718000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     18577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60295000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41718000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     18577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     60295000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.980180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.868132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.943237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.980180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.868132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.943237                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78383.966245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77202.304738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78383.966245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77202.304738                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           23                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               23                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           23                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           23                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           64                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               64                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           64                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           64                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 110                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94681.818182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94681.818182                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8215000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8215000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52598000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52598000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.980180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96687.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96687.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41718000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41718000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.980180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76687.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76687.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13157000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13157000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.822785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.822785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101207.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101207.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10362000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10362000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.803797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.803797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81590.551181                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81590.551181                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   421.833029                       # Cycle average of tags in use
system.l2.tags.total_refs                         933                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       781                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.194622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       281.693715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       140.139314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.017193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.008553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025747                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.047668                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2653                       # Number of tag accesses
system.l2.tags.data_accesses                     2653                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          17408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           7584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              24992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17408                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 781                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         213839105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          93161522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             307000626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    213839105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        213839105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        213839105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         93161522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            307000626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000570500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1580                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         781                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       781                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5567000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                20210750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7128.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25878.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      638                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   781                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.782609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.012093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.125831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           36     26.09%     26.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           35     25.36%     51.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     10.87%     62.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17     12.32%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      2.90%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      6.52%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.90%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.72%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17     12.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          138                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  49984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   24992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       614.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    307.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      81297000                       # Total gap between requests
system.mem_ctrls.avgGap                     104093.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        17408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         7584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 213839104.745292156935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 93161521.736460000277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13808500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6402250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25383.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27013.71                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               471240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3077340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         34978050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1805280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           46721190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        573.921039                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      4424000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     74383000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               549780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               280830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2499000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         36241740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           741120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           46458870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.698711                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1554750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     77252250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        81407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4548                       # number of overall hits
system.cpu.icache.overall_hits::total            4548                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            555                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          555                       # number of overall misses
system.cpu.icache.overall_misses::total           555                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55618000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55618000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55618000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55618000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5103                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.108760                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.108760                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.108760                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.108760                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100212.612613                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100212.612613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100212.612613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100212.612613                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           68                       # number of writebacks
system.cpu.icache.writebacks::total                68                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          555                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          555                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54508000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54508000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54508000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54508000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.108760                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.108760                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.108760                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.108760                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98212.612613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98212.612613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98212.612613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98212.612613                       # average overall mshr miss latency
system.cpu.icache.replacements                     68                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4548                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           555                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55618000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55618000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.108760                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.108760                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100212.612613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100212.612613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54508000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54508000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.108760                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.108760                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98212.612613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98212.612613                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           264.668053                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               555                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.194595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   264.668053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.129232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.129232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.237793                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5658                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4331                       # number of overall hits
system.cpu.dcache.overall_hits::total            4331                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          362                       # number of overall misses
system.cpu.dcache.overall_misses::total           362                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     31534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31534000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31534000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4693                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.072579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.072579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077136                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93295.857988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93295.857988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87110.497238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87110.497238                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           23                       # number of writebacks
system.cpu.dcache.writebacks::total                23                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           90                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          272                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25129000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25129000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.053253                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053253                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.057959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057959                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92217.741935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92217.741935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92386.029412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92386.029412                       # average overall mshr miss latency
system.cpu.dcache.replacements                     48                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12817000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12817000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.053837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90900.709220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90900.709220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11932000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11932000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.050783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89714.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89714.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18717000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18717000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95010.152284                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95010.152284                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           82                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10938000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10938000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95113.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95113.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2259000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2259000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        94125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        94125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           135.414241                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4639                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               273                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.992674                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.414241                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.132240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.132240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5002                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5002                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     81407000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
