Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 15 14:33:47 2021
| Host         : DESKTOP-FTNKO2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (486)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (486)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.349    -1112.759                    869                14358        0.072        0.000                      0                14358        1.100        0.000                       0                 10542  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -1.285       -7.591                      7                   46        0.173        0.000                      0                   46        4.232        0.000                       0                   355  
  clkout2          34.960        0.000                      0                  290        0.072        0.000                      0                  290       19.358        0.000                       0                   161  
  clkout3          43.147        0.000                      0                12721        0.115        0.000                      0                12721       49.232        0.000                       0                 10022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -1.707     -197.216                    307                  584        0.194        0.000                      0                  584  
clkout3       clkout0            -5.349    -1050.823                    715                  876        1.111        0.000                      0                  876  
clkout0       clkout2             6.377        0.000                      0                   12        0.211        0.000                      0                   12  
clkout3       clkout2            15.867        0.000                      0                  128        0.355        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 96.574        0.000                      0                   32        0.416        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -1.285ns,  Total Violation       -7.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.120ns  (logic 1.004ns (16.405%)  route 5.116ns (83.595%))
  Logic Levels:           10  (LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 8.344 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns = ( 2.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.398     2.804    vga/CLK_OUT1
    SLICE_X96Y131        FDRE                                         r  vga/code_mem_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDRE (Prop_fdre_C_Q)         0.209     3.013 r  vga/code_mem_reg[14]/Q
                         net (fo=149, routed)         2.172     5.185    vga/c2i4/Q[14]
    SLICE_X56Y121        LUT6 (Prop_lut6_I1_O)        0.123     5.308 r  vga/c2i4/i_/ascii_code[4]_i_424/O
                         net (fo=1, routed)           0.336     5.644    vga/c2i4/i_/ascii_code[4]_i_424_n_1
    SLICE_X56Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.687 r  vga/c2i4/i_/ascii_code[4]_i_278/O
                         net (fo=1, routed)           0.194     5.881    vga/c2i4/i_/ascii_code[4]_i_278_n_1
    SLICE_X56Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.924 f  vga/c2i4/i_/ascii_code[4]_i_113/O
                         net (fo=2, routed)           0.517     6.441    vga/c2i4/code_mem_reg[14]_0
    SLICE_X59Y125        LUT6 (Prop_lut6_I5_O)        0.043     6.484 r  vga/c2i4/i_/ascii_code[5]_i_152/O
                         net (fo=1, routed)           0.000     6.484    vga/U12/inst_mem[5]
    SLICE_X59Y125        MUXF7 (Prop_muxf7_I0_O)      0.107     6.591 r  vga/U12/ascii_code_reg[5]_i_106/O
                         net (fo=1, routed)           0.477     7.068    vga/U12/ascii_code_reg[5]_i_106_n_1
    SLICE_X58Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.192 r  vga/U12/ascii_code[5]_i_52/O
                         net (fo=1, routed)           0.000     7.192    vga/U12/ascii_code[5]_i_52_n_1
    SLICE_X58Y125        MUXF7 (Prop_muxf7_I1_O)      0.103     7.295 r  vga/U12/ascii_code_reg[5]_i_22/O
                         net (fo=1, routed)           0.708     8.003    vga/U12/data3[5]
    SLICE_X72Y119        LUT6 (Prop_lut6_I0_O)        0.123     8.126 r  vga/U12/ascii_code[5]_i_8/O
                         net (fo=1, routed)           0.349     8.475    vga/U12/ascii_code[5]_i_8_n_1
    SLICE_X71Y119        LUT6 (Prop_lut6_I4_O)        0.043     8.518 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.363     8.881    vga/U12/ascii_code[5]_i_3_n_1
    SLICE_X68Y118        LUT5 (Prop_lut5_I1_O)        0.043     8.924 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     8.924    vga/U12_n_45
    SLICE_X68Y118        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.250     8.344    vga/CLK_OUT1
    SLICE_X68Y118        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.674     7.671    
                         clock uncertainty           -0.066     7.605    
    SLICE_X68Y118        FDRE (Setup_fdre_C_D)        0.034     7.639    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.639    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.282ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.116ns  (logic 0.753ns (12.311%)  route 5.363ns (87.689%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 8.343 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( 2.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.397     2.803    vga/CLK_OUT1
    SLICE_X94Y132        FDRE                                         r  vga/code_exe_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y132        FDRE (Prop_fdre_C_Q)         0.263     3.066 r  vga/code_exe_reg[14]/Q
                         net (fo=150, routed)         2.527     5.593    vga/c2i3/Q[14]
    SLICE_X47Y133        LUT6 (Prop_lut6_I1_O)        0.043     5.636 f  vga/c2i3/i_/ascii_code[4]_i_340/O
                         net (fo=2, routed)           0.244     5.879    vga/c2i3/i_/ascii_code[4]_i_340_n_1
    SLICE_X47Y133        LUT5 (Prop_lut5_I1_O)        0.043     5.922 r  vga/c2i3/i_/ascii_code[6]_i_283/O
                         net (fo=1, routed)           0.449     6.372    vga/U12/ascii_code_reg[6]_i_93_2
    SLICE_X48Y134        LUT6 (Prop_lut6_I3_O)        0.043     6.415 r  vga/U12/ascii_code[6]_i_182/O
                         net (fo=1, routed)           0.000     6.415    vga/U12/ascii_code[6]_i_182_n_1
    SLICE_X48Y134        MUXF7 (Prop_muxf7_I1_O)      0.108     6.523 r  vga/U12/ascii_code_reg[6]_i_93/O
                         net (fo=1, routed)           0.799     7.321    vga/U12/ascii_code_reg[6]_i_93_n_1
    SLICE_X59Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  vga/U12/ascii_code[6]_i_46/O
                         net (fo=1, routed)           0.676     8.121    vga/U12/data2[6]
    SLICE_X68Y122        LUT6 (Prop_lut6_I0_O)        0.043     8.164 r  vga/U12/ascii_code[6]_i_25/O
                         net (fo=1, routed)           0.331     8.495    vga/U12/ascii_code[6]_i_25_n_1
    SLICE_X68Y120        LUT6 (Prop_lut6_I4_O)        0.043     8.538 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.338     8.876    vga/U12/ascii_code[6]_i_7_n_1
    SLICE_X68Y120        LUT5 (Prop_lut5_I1_O)        0.043     8.919 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     8.919    vga/U12_n_44
    SLICE_X68Y120        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.249     8.343    vga/CLK_OUT1
    SLICE_X68Y120        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.674     7.670    
                         clock uncertainty           -0.066     7.604    
    SLICE_X68Y120        FDRE (Setup_fdre_C_D)        0.033     7.637    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                 -1.282    

Slack (VIOLATED) :        -1.238ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.063ns  (logic 0.752ns (12.403%)  route 5.311ns (87.597%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.190ns = ( 2.810 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.404     2.810    vga/CLK_OUT1
    SLICE_X90Y143        FDRE                                         r  vga/code_exe_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y143        FDRE (Prop_fdre_C_Q)         0.263     3.073 r  vga/code_exe_reg[30]/Q
                         net (fo=79, routed)          2.312     5.385    vga/c2i3/Q[30]
    SLICE_X51Y130        LUT6 (Prop_lut6_I1_O)        0.043     5.428 f  vga/c2i3/i_/ascii_code[6]_i_292/O
                         net (fo=3, routed)           0.715     6.143    vga/c2i3/i_/ascii_code[6]_i_292_n_1
    SLICE_X47Y135        LUT6 (Prop_lut6_I0_O)        0.043     6.186 r  vga/c2i3/i_/ascii_code[2]_i_295/O
                         net (fo=1, routed)           0.326     6.513    vga/U12/inst_exe[48]
    SLICE_X48Y135        LUT6 (Prop_lut6_I5_O)        0.043     6.556 r  vga/U12/ascii_code[2]_i_143/O
                         net (fo=1, routed)           0.000     6.556    vga/U12/ascii_code[2]_i_143_n_1
    SLICE_X48Y135        MUXF7 (Prop_muxf7_I0_O)      0.107     6.663 r  vga/U12/ascii_code_reg[2]_i_60/O
                         net (fo=1, routed)           0.179     6.842    vga/U12/ascii_code_reg[2]_i_60_n_1
    SLICE_X49Y136        LUT6 (Prop_lut6_I5_O)        0.124     6.966 r  vga/U12/ascii_code[2]_i_23/O
                         net (fo=1, routed)           0.986     7.952    vga/U12/ascii_code[2]_i_23_n_1
    SLICE_X67Y122        LUT6 (Prop_lut6_I3_O)        0.043     7.995 r  vga/U12/ascii_code[2]_i_11/O
                         net (fo=1, routed)           0.149     8.144    vga/U12/data2[2]
    SLICE_X67Y122        LUT6 (Prop_lut6_I4_O)        0.043     8.187 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.643     8.830    vga/U12/ascii_code[2]_i_3_n_1
    SLICE_X79Y120        LUT6 (Prop_lut6_I3_O)        0.043     8.873 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     8.873    vga/U12_n_48
    SLICE_X79Y120        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.246     8.340    vga/CLK_OUT1
    SLICE_X79Y120        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.674     7.667    
                         clock uncertainty           -0.066     7.601    
    SLICE_X79Y120        FDRE (Setup_fdre_C_D)        0.034     7.635    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                 -1.238    

Slack (VIOLATED) :        -1.111ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.977ns  (logic 0.865ns (14.472%)  route 5.112ns (85.528%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 8.345 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns = ( 2.804 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.398     2.804    vga/CLK_OUT1
    SLICE_X96Y131        FDRE                                         r  vga/code_mem_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDRE (Prop_fdre_C_Q)         0.209     3.013 r  vga/code_mem_reg[14]/Q
                         net (fo=149, routed)         1.989     5.002    vga/c2i4/Q[14]
    SLICE_X55Y126        LUT3 (Prop_lut3_I1_O)        0.123     5.125 f  vga/c2i4/i_/ascii_code[2]_i_235/O
                         net (fo=6, routed)           0.414     5.539    vga/c2i4_n_118
    SLICE_X57Y126        LUT6 (Prop_lut6_I3_O)        0.043     5.582 r  vga/ascii_code[2]_i_223/O
                         net (fo=4, routed)           0.236     5.817    vga/ascii_code[2]_i_223_n_1
    SLICE_X57Y125        LUT6 (Prop_lut6_I0_O)        0.043     5.860 r  vga/ascii_code[6]_i_370/O
                         net (fo=3, routed)           0.342     6.202    vga/U12/ascii_code_reg[6]_i_103_3
    SLICE_X62Y128        LUT6 (Prop_lut6_I0_O)        0.043     6.245 r  vga/U12/ascii_code[3]_i_237/O
                         net (fo=1, routed)           0.446     6.691    vga/U12/ascii_code[3]_i_237_n_1
    SLICE_X61Y128        LUT5 (Prop_lut5_I4_O)        0.043     6.734 r  vga/U12/ascii_code[3]_i_125/O
                         net (fo=1, routed)           0.000     6.734    vga/U12/ascii_code[3]_i_125_n_1
    SLICE_X61Y128        MUXF7 (Prop_muxf7_I1_O)      0.108     6.842 r  vga/U12/ascii_code_reg[3]_i_60/O
                         net (fo=1, routed)           0.471     7.313    vga/U12/ascii_code_reg[3]_i_60_n_1
    SLICE_X60Y128        LUT6 (Prop_lut6_I3_O)        0.124     7.437 r  vga/U12/ascii_code[3]_i_27/O
                         net (fo=1, routed)           0.398     7.835    vga/U12/data3[3]
    SLICE_X66Y123        LUT6 (Prop_lut6_I2_O)        0.043     7.878 r  vga/U12/ascii_code[3]_i_11/O
                         net (fo=1, routed)           0.358     8.237    vga/U12/ascii_code[3]_i_11_n_1
    SLICE_X67Y119        LUT6 (Prop_lut6_I4_O)        0.043     8.280 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.458     8.738    vga/U12/ascii_code[3]_i_3_n_1
    SLICE_X66Y117        LUT5 (Prop_lut5_I1_O)        0.043     8.781 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     8.781    vga/U12_n_47
    SLICE_X66Y117        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.251     8.345    vga/CLK_OUT1
    SLICE_X66Y117        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.674     7.672    
                         clock uncertainty           -0.066     7.606    
    SLICE_X66Y117        FDRE (Setup_fdre_C_D)        0.064     7.670    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 -1.111    

Slack (VIOLATED) :        -1.062ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.928ns  (logic 0.941ns (15.875%)  route 4.987ns (84.125%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 8.344 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( 2.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.397     2.803    vga/CLK_OUT1
    SLICE_X94Y132        FDRE                                         r  vga/code_exe_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y132        FDRE (Prop_fdre_C_Q)         0.263     3.066 f  vga/code_exe_reg[14]/Q
                         net (fo=150, routed)         2.259     5.325    vga/c2i3/Q[14]
    SLICE_X49Y139        LUT6 (Prop_lut6_I0_O)        0.043     5.368 r  vga/c2i3/i_/ascii_code[0]_inv_i_475/O
                         net (fo=1, routed)           0.150     5.518    vga/c2i3/i_/ascii_code[0]_inv_i_475_n_1
    SLICE_X49Y139        LUT6 (Prop_lut6_I0_O)        0.043     5.561 f  vga/c2i3/i_/ascii_code[0]_inv_i_413/O
                         net (fo=1, routed)           0.276     5.837    vga/c2i3/i_/ascii_code[0]_inv_i_413_n_1
    SLICE_X47Y139        LUT6 (Prop_lut6_I5_O)        0.043     5.880 f  vga/c2i3/i_/ascii_code[0]_inv_i_255/O
                         net (fo=1, routed)           0.000     5.880    vga/c2i3/i_/ascii_code[0]_inv_i_255_n_1
    SLICE_X47Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     5.988 f  vga/c2i3/i_/ascii_code_reg[0]_inv_i_119/O
                         net (fo=1, routed)           0.439     6.427    vga/U12/ascii_code_reg[0]_inv_i_25_3
    SLICE_X48Y139        LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  vga/U12/ascii_code[0]_inv_i_56/O
                         net (fo=1, routed)           0.000     6.551    vga/U12/ascii_code[0]_inv_i_56_n_1
    SLICE_X48Y139        MUXF7 (Prop_muxf7_I0_O)      0.107     6.658 f  vga/U12/ascii_code_reg[0]_inv_i_25/O
                         net (fo=1, routed)           0.524     7.182    vga/U12/ascii_code_reg[0]_inv_i_25_n_1
    SLICE_X49Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.306 f  vga/U12/ascii_code[0]_inv_i_10/O
                         net (fo=1, routed)           1.026     8.333    vga/U12/data2[0]
    SLICE_X67Y119        LUT6 (Prop_lut6_I4_O)        0.043     8.376 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.312     8.687    vga/U12/ascii_code[0]_inv_i_3_n_1
    SLICE_X66Y119        LUT6 (Prop_lut6_I3_O)        0.043     8.730 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     8.730    vga/U12_n_50
    SLICE_X66Y119        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.250     8.344    vga/CLK_OUT1
    SLICE_X66Y119        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.674     7.671    
                         clock uncertainty           -0.066     7.605    
    SLICE_X66Y119        FDRE (Setup_fdre_C_D)        0.064     7.669    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                 -1.062    

Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.687ns  (logic 0.564ns (9.917%)  route 5.123ns (90.083%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 8.344 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 2.806 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.400     2.806    vga/CLK_OUT1
    SLICE_X98Y133        FDRE                                         r  vga/code_exe_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_fdre_C_Q)         0.263     3.069 r  vga/code_exe_reg[12]/Q
                         net (fo=140, routed)         1.992     5.061    vga/code_exe[12]
    SLICE_X45Y136        LUT4 (Prop_lut4_I3_O)        0.043     5.104 r  vga/ascii_code[6]_i_301/O
                         net (fo=3, routed)           0.738     5.842    vga/c2i3/ascii_code[0]_inv_i_62
    SLICE_X59Y136        LUT6 (Prop_lut6_I2_O)        0.043     5.885 f  vga/c2i3/i_/ascii_code[4]_i_176/O
                         net (fo=1, routed)           0.473     6.358    vga/c2i3/i_/ascii_code[4]_i_176_n_1
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.043     6.401 r  vga/c2i3/i_/ascii_code[4]_i_64/O
                         net (fo=1, routed)           0.447     6.848    vga/U12/inst_exe[41]
    SLICE_X48Y131        LUT6 (Prop_lut6_I0_O)        0.043     6.891 r  vga/U12/ascii_code[4]_i_27/O
                         net (fo=1, routed)           0.729     7.620    vga/U12/ascii_code[4]_i_27_n_1
    SLICE_X66Y122        LUT6 (Prop_lut6_I1_O)        0.043     7.663 r  vga/U12/ascii_code[4]_i_12/O
                         net (fo=1, routed)           0.334     7.997    vga/U12/data2[4]
    SLICE_X67Y118        LUT6 (Prop_lut6_I4_O)        0.043     8.040 r  vga/U12/ascii_code[4]_i_4/O
                         net (fo=1, routed)           0.410     8.450    vga/U12/ascii_code[4]_i_4_n_1
    SLICE_X67Y118        LUT6 (Prop_lut6_I3_O)        0.043     8.493 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     8.493    vga/U12_n_46
    SLICE_X67Y118        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.250     8.344    vga/CLK_OUT1
    SLICE_X67Y118        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.674     7.671    
                         clock uncertainty           -0.066     7.605    
    SLICE_X67Y118        FDRE (Setup_fdre_C_D)        0.034     7.639    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.639    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                 -0.854    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        5.697ns  (logic 0.790ns (13.867%)  route 4.907ns (86.133%))
  Logic Levels:           9  (LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 8.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 2.806 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.400     2.806    vga/CLK_OUT1
    SLICE_X98Y133        FDRE                                         r  vga/code_exe_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_fdre_C_Q)         0.263     3.069 r  vga/code_exe_reg[12]/Q
                         net (fo=140, routed)         1.977     5.045    vga/code_exe[12]
    SLICE_X58Y134        LUT5 (Prop_lut5_I2_O)        0.043     5.088 r  vga/ascii_code[1]_i_344/O
                         net (fo=1, routed)           0.436     5.525    vga/c2i3/i_/ascii_code[1]_i_272_1
    SLICE_X57Y134        LUT6 (Prop_lut6_I2_O)        0.043     5.568 r  vga/c2i3/i_/ascii_code[1]_i_330/O
                         net (fo=1, routed)           0.232     5.800    vga/c2i3/i_/ascii_code[1]_i_330_n_1
    SLICE_X57Y134        LUT6 (Prop_lut6_I5_O)        0.043     5.843 f  vga/c2i3/i_/ascii_code[1]_i_272/O
                         net (fo=1, routed)           0.243     6.085    vga/c2i3/i_/ascii_code[1]_i_272_n_1
    SLICE_X56Y135        LUT6 (Prop_lut6_I0_O)        0.043     6.128 r  vga/c2i3/i_/ascii_code[1]_i_150/O
                         net (fo=1, routed)           0.252     6.380    vga/U12/inst_exe[11]
    SLICE_X54Y135        LUT5 (Prop_lut5_I4_O)        0.043     6.423 r  vga/U12/ascii_code[1]_i_60/O
                         net (fo=1, routed)           0.534     6.957    vga/U12/ascii_code[1]_i_60_n_1
    SLICE_X54Y132        LUT6 (Prop_lut6_I3_O)        0.043     7.000 r  vga/U12/ascii_code[1]_i_23/O
                         net (fo=1, routed)           0.000     7.000    vga/U12/ascii_code[1]_i_23_n_1
    SLICE_X54Y132        MUXF7 (Prop_muxf7_I1_O)      0.103     7.103 r  vga/U12/ascii_code_reg[1]_i_11/O
                         net (fo=1, routed)           0.989     8.092    vga/U12/data2[1]
    SLICE_X82Y124        LUT6 (Prop_lut6_I4_O)        0.123     8.215 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.244     8.460    vga/U12/ascii_code[1]_i_3_n_1
    SLICE_X82Y124        LUT6 (Prop_lut6_I3_O)        0.043     8.503 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     8.503    vga/U12_n_49
    SLICE_X82Y124        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.253     8.347    vga/CLK_OUT1
    SLICE_X82Y124        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.601     7.747    
                         clock uncertainty           -0.066     7.681    
    SLICE_X82Y124        FDRE (Setup_fdre_C_D)        0.064     7.745    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_30_30/DP/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.151ns  (logic 0.885ns (28.087%)  route 2.266ns (71.913%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 8.346 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.192ns = ( 2.808 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.402     2.808    vga/MEMBUF_reg_128_191_30_30/WCLK
    SLICE_X86Y142        RAMD64E                                      r  vga/MEMBUF_reg_128_191_30_30/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.508 r  vga/MEMBUF_reg_128_191_30_30/DP/O
                         net (fo=1, routed)           0.973     4.480    vga/MEMBUF_reg_128_191_30_30_n_1
    SLICE_X87Y144        LUT3 (Prop_lut3_I0_O)        0.049     4.529 r  vga/data_buf_reg_0_3_30_31_i_8/O
                         net (fo=1, routed)           0.734     5.264    vga/U12/MEMDATA[22]
    SLICE_X79Y147        LUT5 (Prop_lut5_I4_O)        0.136     5.400 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.559     5.959    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X78Y136        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.252     8.346    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X78Y136        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.674     7.673    
                         clock uncertainty           -0.066     7.607    
    SLICE_X78Y136        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.511    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_18_20/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.067ns  (logic 0.884ns (28.827%)  route 2.183ns (71.173%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 8.344 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( 2.795 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.389     2.795    vga/MEMBUF_reg_0_63_18_20/WCLK
    SLICE_X78Y143        RAMD64E                                      r  vga/MEMBUF_reg_0_63_18_20/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y143        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.501 r  vga/MEMBUF_reg_0_63_18_20/RAMB/O
                         net (fo=1, routed)           0.645     4.146    vga/MEMBUF_reg_0_63_18_20_n_2
    SLICE_X74Y145        LUT3 (Prop_lut3_I2_O)        0.046     4.192 r  vga/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.880     5.072    vga/U12/MEMDATA[11]
    SLICE_X93Y145        LUT5 (Prop_lut5_I4_O)        0.132     5.204 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.657     5.861    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X78Y134        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.250     8.344    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X78Y134        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.580     7.765    
                         clock uncertainty           -0.066     7.699    
    SLICE_X78Y134        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.559    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.824ns  (logic 0.884ns (31.308%)  route 1.940ns (68.692%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.176ns = ( 2.824 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.418     2.824    vga/MEMBUF_reg_0_63_12_14/WCLK
    SLICE_X110Y145       RAMD64E                                      r  vga/MEMBUF_reg_0_63_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.524 r  vga/MEMBUF_reg_0_63_12_14/RAMC/O
                         net (fo=1, routed)           1.078     4.602    vga/MEMBUF_reg_0_63_12_14_n_3
    SLICE_X83Y143        LUT3 (Prop_lut3_I2_O)        0.052     4.654 r  vga/data_buf_reg_0_3_12_17_i_18/O
                         net (fo=1, routed)           0.579     5.233    vga/U12/MEMDATA[8]
    SLICE_X79Y133        LUT5 (Prop_lut5_I4_O)        0.132     5.365 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.283     5.647    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X78Y132        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.248     8.342    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X78Y132        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.674     7.669    
                         clock uncertainty           -0.066     7.603    
    SLICE_X78Y132        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.492    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  1.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.928%)  route 0.318ns (76.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.586    -0.607    vga/CLK_OUT1
    SLICE_X67Y118        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.100    -0.507 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.318    -0.189    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.545    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.362    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.100ns (23.734%)  route 0.321ns (76.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.586    -0.607    vga/CLK_OUT1
    SLICE_X68Y118        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.100    -0.507 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.321    -0.185    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.545    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.362    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.100ns (21.846%)  route 0.358ns (78.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.584    -0.609    vga/CLK_OUT1
    SLICE_X68Y120        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDRE (Prop_fdre_C_Q)         0.100    -0.509 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.358    -0.151    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.545    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.362    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.118ns (18.820%)  route 0.509ns (81.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.582    -0.611    vga/CLK_OUT1
    SLICE_X82Y124        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.118    -0.493 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.509     0.016    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.238    -0.385    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.202    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.118ns (25.055%)  route 0.353ns (74.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.587    -0.606    vga/CLK_OUT1
    SLICE_X66Y117        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.353    -0.135    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.545    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.362    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.683%)  route 0.380ns (76.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.585    -0.608    vga/CLK_OUT1
    SLICE_X66Y119        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.118    -0.490 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.380    -0.109    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.545    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.362    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.100ns (18.268%)  route 0.447ns (81.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.581    -0.612    vga/CLK_OUT1
    SLICE_X79Y120        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.100    -0.512 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.447    -0.064    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.545    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.362    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 vga/strdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.184ns (25.190%)  route 0.546ns (74.810%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X73Y115        FDRE                                         r  vga/strdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.100    -0.505 r  vga/strdata_reg[17]/Q
                         net (fo=1, routed)           0.132    -0.372    vga/U12/strdata[15]
    SLICE_X74Y116        LUT6 (Prop_lut6_I1_O)        0.028    -0.344 r  vga/U12/ascii_code[1]_i_7/O
                         net (fo=1, routed)           0.122    -0.222    vga/U12/ascii_code[1]_i_7_n_1
    SLICE_X74Y117        LUT6 (Prop_lut6_I2_O)        0.028    -0.194 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.292     0.098    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X82Y124        LUT6 (Prop_lut6_I1_O)        0.028     0.126 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.126    vga/U12_n_49
    SLICE_X82Y124        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.798    -0.660    vga/CLK_OUT1
    SLICE_X82Y124        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.238    -0.423    
    SLICE_X82Y124        FDRE (Hold_fdre_C_D)         0.087    -0.336    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 vga/strdata_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.202ns (32.440%)  route 0.421ns (67.560%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.584    -0.609    vga/CLK_OUT1
    SLICE_X74Y118        FDSE                                         r  vga/strdata_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y118        FDSE (Prop_fdse_C_Q)         0.118    -0.491 r  vga/strdata_reg[34]/Q
                         net (fo=1, routed)           0.176    -0.315    vga/U12/strdata[30]
    SLICE_X74Y118        LUT6 (Prop_lut6_I3_O)        0.028    -0.287 r  vga/U12/ascii_code[2]_i_7/O
                         net (fo=1, routed)           0.097    -0.189    vga/U12/ascii_code[2]_i_7_n_1
    SLICE_X74Y118        LUT6 (Prop_lut6_I2_O)        0.028    -0.161 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.147    -0.014    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X79Y120        LUT6 (Prop_lut6_I1_O)        0.028     0.014 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.014    vga/U12_n_48
    SLICE_X79Y120        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.799    -0.659    vga/CLK_OUT1
    SLICE_X79Y120        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.078    -0.582    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.060    -0.522    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 vga/strdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.184ns (27.684%)  route 0.481ns (72.316%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.585    -0.608    vga/CLK_OUT1
    SLICE_X76Y117        FDRE                                         r  vga/strdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.508 r  vga/strdata_reg[27]/Q
                         net (fo=1, routed)           0.165    -0.343    vga/U12/strdata[24]
    SLICE_X74Y117        LUT6 (Prop_lut6_I0_O)        0.028    -0.315 r  vga/U12/ascii_code[3]_i_8/O
                         net (fo=1, routed)           0.082    -0.233    vga/U12/ascii_code[3]_i_8_n_1
    SLICE_X74Y117        LUT6 (Prop_lut6_I4_O)        0.028    -0.205 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.234     0.029    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X66Y117        LUT5 (Prop_lut5_I0_O)        0.028     0.057 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.057    vga/U12_n_47
    SLICE_X66Y117        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.805    -0.653    vga/CLK_OUT1
    SLICE_X66Y117        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.078    -0.576    
    SLICE_X66Y117        FDRE (Hold_fdre_C_D)         0.087    -0.489    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.546    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y46     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X89Y133    vga/code_exe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X87Y130    vga/code_exe_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X83Y142    vga/code_exe_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X86Y143    vga/code_exe_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X86Y132    vga/code_exe_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X92Y131    vga/code_exe_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X84Y130    vga/code_exe_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X110Y145   vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X110Y145   vga/MEMBUF_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X110Y145   vga/MEMBUF_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X110Y145   vga/MEMBUF_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y143    vga/MEMBUF_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y143    vga/MEMBUF_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y143    vga/MEMBUF_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y143    vga/MEMBUF_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y146    vga/MEMBUF_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y146    vga/MEMBUF_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y131    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y131    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y131    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y131    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y131    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y131    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y131    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y131    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X110Y145   vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X110Y145   vga/MEMBUF_reg_0_63_12_14/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.960ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.732ns (15.176%)  route 4.091ns (84.824%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.385    -2.209    vga/U12/CLK_OUT3
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.223    -1.986 r  vga/U12/h_count_reg[0]/Q
                         net (fo=37, routed)          0.886    -1.100    vga/U12/Q[0]
    SLICE_X60Y116        LUT2 (Prop_lut2_I1_O)        0.051    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.376    -0.673    vga/U12/data_buf_reg_0_3_0_5_i_72_n_1
    SLICE_X60Y116        LUT6 (Prop_lut6_I2_O)        0.136    -0.537 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=146, routed)         0.647     0.110    vga/U12/data_buf_reg_0_3_0_5_i_40_n_1
    SLICE_X62Y114        LUT5 (Prop_lut5_I1_O)        0.051     0.161 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.432     0.593    vga/U12/R[3]_i_21_n_1
    SLICE_X62Y115        LUT6 (Prop_lut6_I5_O)        0.134     0.727 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.358     1.085    vga/U12/p_33_in
    SLICE_X62Y114        LUT6 (Prop_lut6_I5_O)        0.043     1.128 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.447     1.575    vga/U12/R[3]_i_3_n_1
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.043     1.618 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.502     2.120    vga/U12/dout1
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.051     2.171 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.443     2.614    vga/U12/G[3]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.601    37.751    
                         clock uncertainty           -0.081    37.669    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.095    37.574    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.574    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                 34.960    

Slack (MET) :             34.960ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.732ns (15.176%)  route 4.091ns (84.824%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.385    -2.209    vga/U12/CLK_OUT3
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.223    -1.986 r  vga/U12/h_count_reg[0]/Q
                         net (fo=37, routed)          0.886    -1.100    vga/U12/Q[0]
    SLICE_X60Y116        LUT2 (Prop_lut2_I1_O)        0.051    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.376    -0.673    vga/U12/data_buf_reg_0_3_0_5_i_72_n_1
    SLICE_X60Y116        LUT6 (Prop_lut6_I2_O)        0.136    -0.537 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=146, routed)         0.647     0.110    vga/U12/data_buf_reg_0_3_0_5_i_40_n_1
    SLICE_X62Y114        LUT5 (Prop_lut5_I1_O)        0.051     0.161 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.432     0.593    vga/U12/R[3]_i_21_n_1
    SLICE_X62Y115        LUT6 (Prop_lut6_I5_O)        0.134     0.727 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.358     1.085    vga/U12/p_33_in
    SLICE_X62Y114        LUT6 (Prop_lut6_I5_O)        0.043     1.128 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.447     1.575    vga/U12/R[3]_i_3_n_1
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.043     1.618 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.502     2.120    vga/U12/dout1
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.051     2.171 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.443     2.614    vga/U12/G[3]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.751    
                         clock uncertainty           -0.081    37.669    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.095    37.574    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.574    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                 34.960    

Slack (MET) :             34.985ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 0.724ns (14.852%)  route 4.151ns (85.148%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.385    -2.209    vga/U12/CLK_OUT3
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.223    -1.986 r  vga/U12/h_count_reg[0]/Q
                         net (fo=37, routed)          0.886    -1.100    vga/U12/Q[0]
    SLICE_X60Y116        LUT2 (Prop_lut2_I1_O)        0.051    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.376    -0.673    vga/U12/data_buf_reg_0_3_0_5_i_72_n_1
    SLICE_X60Y116        LUT6 (Prop_lut6_I2_O)        0.136    -0.537 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=146, routed)         0.647     0.110    vga/U12/data_buf_reg_0_3_0_5_i_40_n_1
    SLICE_X62Y114        LUT5 (Prop_lut5_I1_O)        0.051     0.161 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.432     0.593    vga/U12/R[3]_i_21_n_1
    SLICE_X62Y115        LUT6 (Prop_lut6_I5_O)        0.134     0.727 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.358     1.085    vga/U12/p_33_in
    SLICE_X62Y114        LUT6 (Prop_lut6_I5_O)        0.043     1.128 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.447     1.575    vga/U12/R[3]_i_3_n_1
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.043     1.618 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.502     2.120    vga/U12/dout1
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.043     2.163 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.502     2.665    vga/U12/B[2]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.601    37.751    
                         clock uncertainty           -0.081    37.669    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.019    37.650    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.650    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                 34.985    

Slack (MET) :             35.113ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.728ns (15.575%)  route 3.946ns (84.425%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.385    -2.209    vga/U12/CLK_OUT3
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.223    -1.986 r  vga/U12/h_count_reg[0]/Q
                         net (fo=37, routed)          0.886    -1.100    vga/U12/Q[0]
    SLICE_X60Y116        LUT2 (Prop_lut2_I1_O)        0.051    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.376    -0.673    vga/U12/data_buf_reg_0_3_0_5_i_72_n_1
    SLICE_X60Y116        LUT6 (Prop_lut6_I2_O)        0.136    -0.537 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=146, routed)         0.647     0.110    vga/U12/data_buf_reg_0_3_0_5_i_40_n_1
    SLICE_X62Y114        LUT5 (Prop_lut5_I1_O)        0.051     0.161 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.432     0.593    vga/U12/R[3]_i_21_n_1
    SLICE_X62Y115        LUT6 (Prop_lut6_I5_O)        0.134     0.727 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.358     1.085    vga/U12/p_33_in
    SLICE_X62Y114        LUT6 (Prop_lut6_I5_O)        0.043     1.128 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.447     1.575    vga/U12/R[3]_i_3_n_1
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.043     1.618 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.500     2.118    vga/U12/dout1
    SLICE_X54Y112        LUT2 (Prop_lut2_I0_O)        0.047     2.165 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.300     2.465    vga/U12/R[3]_i_1_n_1
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.751    
                         clock uncertainty           -0.081    37.669    
    SLICE_X54Y111        FDRE (Setup_fdre_C_D)       -0.091    37.578    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.578    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                 35.113    

Slack (MET) :             35.224ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.728ns (15.951%)  route 3.836ns (84.049%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.385    -2.209    vga/U12/CLK_OUT3
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.223    -1.986 r  vga/U12/h_count_reg[0]/Q
                         net (fo=37, routed)          0.886    -1.100    vga/U12/Q[0]
    SLICE_X60Y116        LUT2 (Prop_lut2_I1_O)        0.051    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.376    -0.673    vga/U12/data_buf_reg_0_3_0_5_i_72_n_1
    SLICE_X60Y116        LUT6 (Prop_lut6_I2_O)        0.136    -0.537 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=146, routed)         0.647     0.110    vga/U12/data_buf_reg_0_3_0_5_i_40_n_1
    SLICE_X62Y114        LUT5 (Prop_lut5_I1_O)        0.051     0.161 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.432     0.593    vga/U12/R[3]_i_21_n_1
    SLICE_X62Y115        LUT6 (Prop_lut6_I5_O)        0.134     0.727 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.358     1.085    vga/U12/p_33_in
    SLICE_X62Y114        LUT6 (Prop_lut6_I5_O)        0.043     1.128 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.447     1.575    vga/U12/R[3]_i_3_n_1
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.043     1.618 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.500     2.118    vga/U12/dout1
    SLICE_X54Y112        LUT2 (Prop_lut2_I0_O)        0.047     2.165 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.189     2.355    vga/U12/R[3]_i_1_n_1
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.601    37.751    
                         clock uncertainty           -0.081    37.669    
    SLICE_X54Y111        FDRE (Setup_fdre_C_D)       -0.091    37.578    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.578    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 35.224    

Slack (MET) :             36.321ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.490ns (14.090%)  route 2.988ns (85.910%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.059    vga/U12/ADDRC[0]
    SLICE_X61Y116        LUT4 (Prop_lut4_I2_O)        0.049    -0.010 r  vga/U12/G[3]_i_2/O
                         net (fo=129, routed)         0.694     0.684    vga/U12/v_count_reg[6]_0
    SLICE_X54Y112        LUT4 (Prop_lut4_I3_O)        0.139     0.823 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.447     1.270    vga/U12/G[1]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.581    37.771    
                         clock uncertainty           -0.081    37.689    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.099    37.590    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.590    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                 36.321    

Slack (MET) :             36.329ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.490ns (14.090%)  route 2.988ns (85.910%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.059    vga/U12/ADDRC[0]
    SLICE_X61Y116        LUT4 (Prop_lut4_I2_O)        0.049    -0.010 r  vga/U12/G[3]_i_2/O
                         net (fo=129, routed)         0.694     0.684    vga/U12/v_count_reg[6]_0
    SLICE_X54Y112        LUT4 (Prop_lut4_I3_O)        0.139     0.823 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.447     1.270    vga/U12/G[1]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.581    37.771    
                         clock uncertainty           -0.081    37.689    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.091    37.598    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.598    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                 36.329    

Slack (MET) :             36.403ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.487ns (14.011%)  route 2.989ns (85.989%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.059    vga/U12/ADDRC[0]
    SLICE_X61Y116        LUT4 (Prop_lut4_I2_O)        0.049    -0.010 r  vga/U12/G[3]_i_2/O
                         net (fo=129, routed)         0.694     0.684    vga/U12/v_count_reg[6]_0
    SLICE_X54Y112        LUT4 (Prop_lut4_I3_O)        0.136     0.820 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.448     1.268    vga/U12/B[3]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.581    37.771    
                         clock uncertainty           -0.081    37.689    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.019    37.670    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.670    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 36.403    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.487ns (14.149%)  route 2.955ns (85.851%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.059    vga/U12/ADDRC[0]
    SLICE_X61Y116        LUT4 (Prop_lut4_I2_O)        0.049    -0.010 r  vga/U12/G[3]_i_2/O
                         net (fo=129, routed)         0.706     0.696    vga/U12/v_count_reg[6]_0
    SLICE_X54Y112        LUT4 (Prop_lut4_I2_O)        0.136     0.832 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.402     1.234    vga/U12/B[1]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.581    37.771    
                         clock uncertainty           -0.081    37.689    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.031    37.658    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.658    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 36.425    

Slack (MET) :             36.434ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.487ns (14.149%)  route 2.955ns (85.851%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.059    vga/U12/ADDRC[0]
    SLICE_X61Y116        LUT4 (Prop_lut4_I2_O)        0.049    -0.010 r  vga/U12/G[3]_i_2/O
                         net (fo=129, routed)         0.706     0.696    vga/U12/v_count_reg[6]_0
    SLICE_X54Y112        LUT4 (Prop_lut4_I2_O)        0.136     0.832 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.402     1.234    vga/U12/B[1]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.581    37.771    
                         clock uncertainty           -0.081    37.689    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.022    37.667    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.667    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 36.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.106%)  route 0.094ns (46.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.718    -0.475    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.107    -0.368 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.094    -0.273    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.464    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.346    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.718    -0.475    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  DISPLAY/P2S_SEG/buff_reg_r/Q
                         net (fo=1, routed)           0.055    -0.320    DISPLAY/P2S_SEG/buff_reg_r_n_1
    SLICE_X3Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism              0.028    -0.475    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.049    -0.426    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.095    -0.287    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.463    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.399    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.391%)  route 0.074ns (36.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  DISPLAY/P2S_SEG/data_count_reg[4]/Q
                         net (fo=3, routed)           0.074    -0.303    DISPLAY/P2S_SEG/sel0[4]
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.028    -0.275 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.275    DISPLAY/P2S_SEG/data_count[5]_i_2_n_1
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.039    -0.466    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.060    -0.406    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.288%)  route 0.137ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.718    -0.475    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.118    -0.357 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.220    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.464    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.362    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_3/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.631%)  route 0.120ns (48.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.100    -0.376 r  DISPLAY/P2S_SEG/buff_reg_r_3/Q
                         net (fo=7, routed)           0.120    -0.256    DISPLAY/P2S_SEG/buff_reg_r_3_n_1
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.028    -0.228 r  DISPLAY/P2S_SEG/buff_reg_gate__5/O
                         net (fo=1, routed)           0.000    -0.228    DISPLAY/P2S_SEG/buff_reg_gate__5_n_1
    SLICE_X3Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism              0.058    -0.445    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.060    -0.385    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.483%)  route 0.098ns (49.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.100    -0.376 r  DISPLAY/P2S_SEG/buff_reg_r_1/Q
                         net (fo=1, routed)           0.098    -0.277    DISPLAY/P2S_SEG/buff_reg_r_1_n_1
    SLICE_X4Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/C
                         clock pessimism              0.028    -0.476    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.041    -0.435    DISPLAY/P2S_SEG/buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.919%)  route 0.137ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.137    -0.246    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.464    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.406    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.918%)  route 0.143ns (61.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.143    -0.240    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.464    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.401    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.146ns (61.373%)  route 0.092ns (38.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.590    -0.603    vga/U12/CLK_OUT3
    SLICE_X58Y116        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_fdre_C_Q)         0.118    -0.485 r  vga/U12/h_count_reg[4]/Q
                         net (fo=649, routed)         0.092    -0.393    vga/U12/Q[2]
    SLICE_X59Y116        LUT6 (Prop_lut6_I5_O)        0.028    -0.365 r  vga/U12/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    vga/U12/p_0_in_0[5]
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.807    -0.651    vga/U12/CLK_OUT3
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[5]/C
                         clock pessimism              0.060    -0.592    
    SLICE_X59Y116        FDRE (Hold_fdre_C_D)         0.061    -0.531    vga/U12/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y90      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X5Y78      DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y79      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y79      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y78      DISPLAY/P2S_SEG/buff_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.147ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.353ns  (logic 1.259ns (19.818%)  route 5.094ns (80.183%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.185ns = ( 100.185 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.730    55.458    core/CMU/Branch_ctrl
    SLICE_X97Y137        LUT5 (Prop_lut5_I3_O)        0.051    55.509 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.708    56.217    core/reg_IF_ID/E[0]
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.185    core/reg_IF_ID/debug_clk
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/C
                         clock pessimism             -0.432    99.753    
                         clock uncertainty           -0.095    99.658    
    SLICE_X91Y132        FDRE (Setup_fdre_C_CE)      -0.294    99.364    core/reg_IF_ID/PCurrent_ID_reg[1]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -56.217    
  -------------------------------------------------------------------
                         slack                                 43.147    

Slack (MET) :             43.147ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.353ns  (logic 1.259ns (19.818%)  route 5.094ns (80.183%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.185ns = ( 100.185 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.730    55.458    core/CMU/Branch_ctrl
    SLICE_X97Y137        LUT5 (Prop_lut5_I3_O)        0.051    55.509 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.708    56.217    core/reg_IF_ID/E[0]
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.185    core/reg_IF_ID/debug_clk
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/C
                         clock pessimism             -0.432    99.753    
                         clock uncertainty           -0.095    99.658    
    SLICE_X91Y132        FDRE (Setup_fdre_C_CE)      -0.294    99.364    core/reg_IF_ID/PCurrent_ID_reg[2]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -56.217    
  -------------------------------------------------------------------
                         slack                                 43.147    

Slack (MET) :             43.147ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.353ns  (logic 1.259ns (19.818%)  route 5.094ns (80.183%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.185ns = ( 100.185 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.730    55.458    core/CMU/Branch_ctrl
    SLICE_X97Y137        LUT5 (Prop_lut5_I3_O)        0.051    55.509 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.708    56.217    core/reg_IF_ID/E[0]
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.185    core/reg_IF_ID/debug_clk
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/C
                         clock pessimism             -0.432    99.753    
                         clock uncertainty           -0.095    99.658    
    SLICE_X91Y132        FDRE (Setup_fdre_C_CE)      -0.294    99.364    core/reg_IF_ID/PCurrent_ID_reg[3]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -56.217    
  -------------------------------------------------------------------
                         slack                                 43.147    

Slack (MET) :             43.147ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.353ns  (logic 1.259ns (19.818%)  route 5.094ns (80.183%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.185ns = ( 100.185 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.730    55.458    core/CMU/Branch_ctrl
    SLICE_X97Y137        LUT5 (Prop_lut5_I3_O)        0.051    55.509 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.708    56.217    core/reg_IF_ID/E[0]
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.185    core/reg_IF_ID/debug_clk
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism             -0.432    99.753    
                         clock uncertainty           -0.095    99.658    
    SLICE_X91Y132        FDRE (Setup_fdre_C_CE)      -0.294    99.364    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -56.217    
  -------------------------------------------------------------------
                         slack                                 43.147    

Slack (MET) :             43.147ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.353ns  (logic 1.259ns (19.818%)  route 5.094ns (80.183%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.185ns = ( 100.185 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.730    55.458    core/CMU/Branch_ctrl
    SLICE_X97Y137        LUT5 (Prop_lut5_I3_O)        0.051    55.509 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.708    56.217    core/reg_IF_ID/E[0]
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.185    core/reg_IF_ID/debug_clk
    SLICE_X91Y132        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/C
                         clock pessimism             -0.432    99.753    
                         clock uncertainty           -0.095    99.658    
    SLICE_X91Y132        FDRE (Setup_fdre_C_CE)      -0.294    99.364    core/reg_IF_ID/PCurrent_ID_reg[9]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -56.217    
  -------------------------------------------------------------------
                         slack                                 43.147    

Slack (MET) :             43.156ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.369ns  (logic 1.259ns (19.767%)  route 5.110ns (80.233%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.187ns = ( 100.187 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.730    55.458    core/CMU/Branch_ctrl
    SLICE_X97Y137        LUT5 (Prop_lut5_I3_O)        0.051    55.509 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.724    56.233    core/reg_IF_ID/E[0]
    SLICE_X90Y134        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.187    core/reg_IF_ID/debug_clk
    SLICE_X90Y134        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/C
                         clock pessimism             -0.432    99.755    
                         clock uncertainty           -0.095    99.660    
    SLICE_X90Y134        FDRE (Setup_fdre_C_CE)      -0.271    99.389    core/reg_IF_ID/PCurrent_ID_reg[10]
  -------------------------------------------------------------------
                         required time                         99.389    
                         arrival time                         -56.233    
  -------------------------------------------------------------------
                         slack                                 43.156    

Slack (MET) :             43.159ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.344ns  (logic 1.259ns (19.845%)  route 5.085ns (80.155%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.188ns = ( 100.188 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.730    55.458    core/CMU/Branch_ctrl
    SLICE_X97Y137        LUT5 (Prop_lut5_I3_O)        0.051    55.509 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.699    56.208    core/reg_IF_ID/E[0]
    SLICE_X91Y135        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.267   100.188    core/reg_IF_ID/debug_clk
    SLICE_X91Y135        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[12]/C
                         clock pessimism             -0.432    99.756    
                         clock uncertainty           -0.095    99.661    
    SLICE_X91Y135        FDRE (Setup_fdre_C_CE)      -0.294    99.367    core/reg_IF_ID/PCurrent_ID_reg[12]
  -------------------------------------------------------------------
                         required time                         99.367    
                         arrival time                         -56.208    
  -------------------------------------------------------------------
                         slack                                 43.159    

Slack (MET) :             43.159ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.344ns  (logic 1.259ns (19.845%)  route 5.085ns (80.155%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.188ns = ( 100.188 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.730    55.458    core/CMU/Branch_ctrl
    SLICE_X97Y137        LUT5 (Prop_lut5_I3_O)        0.051    55.509 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.699    56.208    core/reg_IF_ID/E[0]
    SLICE_X91Y135        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.267   100.188    core/reg_IF_ID/debug_clk
    SLICE_X91Y135        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/C
                         clock pessimism             -0.432    99.756    
                         clock uncertainty           -0.095    99.661    
    SLICE_X91Y135        FDRE (Setup_fdre_C_CE)      -0.294    99.367    core/reg_IF_ID/PCurrent_ID_reg[13]
  -------------------------------------------------------------------
                         required time                         99.367    
                         arrival time                         -56.208    
  -------------------------------------------------------------------
                         slack                                 43.159    

Slack (MET) :             43.278ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.482ns  (logic 1.260ns (19.438%)  route 5.222ns (80.562%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.177ns = ( 100.177 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.841    55.569    core/reg_IF_ID/Branch_ctrl
    SLICE_X75Y143        LUT2 (Prop_lut2_I1_O)        0.052    55.621 r  core/reg_IF_ID/IR_ID[16]_i_1/O
                         net (fo=1, routed)           0.726    56.346    core/reg_IF_ID/IR_ID[16]_i_1_n_1
    SLICE_X74Y141        FDRE                                         r  core/reg_IF_ID/IR_ID_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.256   100.177    core/reg_IF_ID/debug_clk
    SLICE_X74Y141        FDRE                                         r  core/reg_IF_ID/IR_ID_reg[16]/C
                         clock pessimism             -0.359    99.818    
                         clock uncertainty           -0.095    99.723    
    SLICE_X74Y141        FDRE (Setup_fdre_C_D)       -0.099    99.624    core/reg_IF_ID/IR_ID_reg[16]
  -------------------------------------------------------------------
                         required time                         99.624    
                         arrival time                         -56.346    
  -------------------------------------------------------------------
                         slack                                 43.278    

Slack (MET) :             43.317ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][14]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.189ns  (logic 1.259ns (20.341%)  route 4.930ns (79.659%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.191ns = ( 100.191 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.136ns = ( 49.864 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.390    49.864    core/register/debug_clk
    SLICE_X66Y139        FDRE                                         r  core/register/register_reg[31][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.263    50.127 r  core/register/register_reg[31][14]/Q
                         net (fo=2, routed)           0.619    50.746    core/register/register_reg[31]_30[14]
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.043    50.789 r  core/register/A_EX[14]_i_9/O
                         net (fo=1, routed)           0.000    50.789    core/register/A_EX[14]_i_9_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I1_O)      0.108    50.897 r  core/register/A_EX_reg[14]_i_4/O
                         net (fo=1, routed)           0.686    51.583    core/register/A_EX_reg[14]_i_4_n_1
    SLICE_X83Y137        LUT6 (Prop_lut6_I0_O)        0.124    51.707 r  core/register/A_EX[14]_i_3/O
                         net (fo=2, routed)           0.713    52.420    core/hazard_unit/rs1_data_reg[14]
    SLICE_X99Y137        LUT4 (Prop_lut4_I0_O)        0.043    52.463 r  core/hazard_unit/A_EX[14]_i_2/O
                         net (fo=1, routed)           0.262    52.725    core/hazard_unit/A_EX[14]_i_2_n_1
    SLICE_X97Y136        LUT5 (Prop_lut5_I0_O)        0.043    52.768 r  core/hazard_unit/A_EX[14]_i_1/O
                         net (fo=6, routed)           0.628    53.396    core/hazard_unit/dout_reg[30][14]
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    53.439 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.439    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.698 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.698    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.808 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511    54.320    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129    54.449 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236    54.684    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043    54.727 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.730    55.458    core/CMU/Branch_ctrl
    SLICE_X97Y137        LUT5 (Prop_lut5_I3_O)        0.051    55.509 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.545    56.054    core/reg_IF_ID/E[0]
    SLICE_X89Y140        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.270   100.191    core/reg_IF_ID/debug_clk
    SLICE_X89Y140        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
                         clock pessimism             -0.432    99.759    
                         clock uncertainty           -0.095    99.664    
    SLICE_X89Y140        FDRE (Setup_fdre_C_CE)      -0.294    99.370    core/reg_IF_ID/PCurrent_ID_reg[20]
  -------------------------------------------------------------------
                         required time                         99.370    
                         arrival time                         -56.054    
  -------------------------------------------------------------------
                         slack                                 43.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.603     0.337    core/reg_EXE_MEM/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.100     0.437 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=2, routed)           0.062     0.499    core/reg_MEM_WB/D[27]
    SLICE_X99Y143        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.822     0.558    core/reg_MEM_WB/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/C
                         clock pessimism             -0.221     0.337    
    SLICE_X99Y143        FDRE (Hold_fdre_C_D)         0.047     0.384    core/reg_MEM_WB/PCurrent_WB_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.603     0.337    core/reg_EXE_MEM/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.100     0.437 r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/Q
                         net (fo=2, routed)           0.062     0.499    core/reg_MEM_WB/D[31]
    SLICE_X99Y143        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.822     0.558    core/reg_MEM_WB/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[31]/C
                         clock pessimism             -0.221     0.337    
    SLICE_X99Y143        FDRE (Hold_fdre_C_D)         0.044     0.381    core/reg_MEM_WB/PCurrent_WB_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.805%)  route 0.109ns (52.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.592     0.326    core/reg_ID_EX/debug_clk
    SLICE_X91Y131        FDRE                                         r  core/reg_ID_EX/IR_EX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y131        FDRE (Prop_fdre_C_Q)         0.100     0.426 r  core/reg_ID_EX/IR_EX_reg[5]/Q
                         net (fo=2, routed)           0.109     0.535    core/reg_EXE_MEM/IR_MEM_reg[31]_0[5]
    SLICE_X93Y131        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.811     0.547    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y131        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[5]/C
                         clock pessimism             -0.190     0.357    
    SLICE_X93Y131        FDRE (Hold_fdre_C_D)         0.040     0.397    core/reg_EXE_MEM/IR_MEM_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.118ns (65.177%)  route 0.063ns (34.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.605     0.339    core/reg_EXE_MEM/debug_clk
    SLICE_X110Y134       FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y134       FDRE (Prop_fdre_C_Q)         0.118     0.457 r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/Q
                         net (fo=2, routed)           0.063     0.520    core/reg_MEM_WB/D[11]
    SLICE_X110Y134       FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.823     0.559    core/reg_MEM_WB/debug_clk
    SLICE_X110Y134       FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[11]/C
                         clock pessimism             -0.220     0.339    
    SLICE_X110Y134       FDRE (Hold_fdre_C_D)         0.042     0.381    core/reg_MEM_WB/PCurrent_WB_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.118ns (65.177%)  route 0.063ns (34.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.605     0.339    core/reg_EXE_MEM/debug_clk
    SLICE_X110Y134       FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y134       FDRE (Prop_fdre_C_Q)         0.118     0.457 r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/Q
                         net (fo=2, routed)           0.063     0.520    core/reg_MEM_WB/D[12]
    SLICE_X110Y134       FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.823     0.559    core/reg_MEM_WB/debug_clk
    SLICE_X110Y134       FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[12]/C
                         clock pessimism             -0.220     0.339    
    SLICE_X110Y134       FDRE (Hold_fdre_C_D)         0.038     0.377    core/reg_MEM_WB/PCurrent_WB_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.944%)  route 0.113ns (53.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.601     0.335    core/reg_ID_EX/debug_clk
    SLICE_X92Y144        FDRE                                         r  core/reg_ID_EX/IR_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y144        FDRE (Prop_fdre_C_Q)         0.100     0.435 r  core/reg_ID_EX/IR_EX_reg[26]/Q
                         net (fo=2, routed)           0.113     0.548    core/reg_EXE_MEM/IR_MEM_reg[31]_0[21]
    SLICE_X91Y144        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.818     0.554    core/reg_EXE_MEM/debug_clk
    SLICE_X91Y144        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[26]/C
                         clock pessimism             -0.190     0.364    
    SLICE_X91Y144        FDRE (Hold_fdre_C_D)         0.038     0.402    core/reg_EXE_MEM/IR_MEM_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.608     0.342    core/reg_ID_EX/debug_clk
    SLICE_X105Y145       FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y145       FDRE (Prop_fdre_C_Q)         0.100     0.442 r  core/reg_ID_EX/u_b_h_w_EX_reg[0]/Q
                         net (fo=1, routed)           0.102     0.544    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]_1[0]
    SLICE_X105Y147       FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.829     0.565    core/reg_EXE_MEM/debug_clk
    SLICE_X105Y147       FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                         clock pessimism             -0.208     0.357    
    SLICE_X105Y147       FDRE (Hold_fdre_C_D)         0.040     0.397    core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.603     0.337    core/reg_ID_EX/debug_clk
    SLICE_X99Y144        FDRE                                         r  core/reg_ID_EX/IR_EX_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y144        FDRE (Prop_fdre_C_Q)         0.100     0.437 r  core/reg_ID_EX/IR_EX_reg[23]/Q
                         net (fo=2, routed)           0.099     0.536    core/reg_EXE_MEM/IR_MEM_reg[31]_0[18]
    SLICE_X98Y143        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.822     0.558    core/reg_EXE_MEM/debug_clk
    SLICE_X98Y143        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/C
                         clock pessimism             -0.207     0.351    
    SLICE_X98Y143        FDRE (Hold_fdre_C_D)         0.037     0.388    core/reg_EXE_MEM/IR_MEM_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.852%)  route 0.105ns (51.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.609     0.343    core/reg_EXE_MEM/debug_clk
    SLICE_X113Y141       FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.100     0.443 r  core/reg_EXE_MEM/PCurrent_MEM_reg[17]/Q
                         net (fo=2, routed)           0.105     0.547    core/reg_MEM_WB/D[17]
    SLICE_X112Y141       FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.829     0.565    core/reg_MEM_WB/debug_clk
    SLICE_X112Y141       FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[17]/C
                         clock pessimism             -0.211     0.354    
    SLICE_X112Y141       FDRE (Hold_fdre_C_D)         0.043     0.397    core/reg_MEM_WB/PCurrent_WB_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.167%)  route 0.103ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.604     0.338    core/reg_EXE_MEM/debug_clk
    SLICE_X111Y133       FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDRE (Prop_fdre_C_Q)         0.100     0.438 r  core/reg_EXE_MEM/PCurrent_MEM_reg[8]/Q
                         net (fo=2, routed)           0.103     0.541    core/reg_MEM_WB/D[8]
    SLICE_X110Y133       FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.822     0.558    core/reg_MEM_WB/debug_clk
    SLICE_X110Y133       FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[8]/C
                         clock pessimism             -0.209     0.349    
    SLICE_X110Y133       FDRE (Hold_fdre_C_D)         0.040     0.389    core/reg_MEM_WB/PCurrent_WB_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X3Y29     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X3Y28     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X3Y29     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X3Y28     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y5    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    n_0_33472_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X97Y187    core/CMU/CACHE/inner_data_reg[147][26]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y203    core/CMU/CACHE/inner_data_reg[191][11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X94Y146    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X94Y146    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X94Y146    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X94Y146    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y147    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y147    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y147    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y147    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X90Y149    core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X90Y149    core/CMU/CACHE/inner_tag_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y144    core/CMU/CACHE/inner_tag_reg_r2_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y144    core/CMU/CACHE/inner_tag_reg_r2_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y144    core/CMU/CACHE/inner_tag_reg_r2_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y144    core/CMU/CACHE/inner_tag_reg_r2_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y145    core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y145    core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y145    core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y145    core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y146    core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X86Y146    core/CMU/CACHE/inner_tag_reg_r2_0_63_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          307  Failing Endpoints,  Worst Slack       -1.707ns,  Total Violation     -197.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.707ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 0.618ns (9.935%)  route 5.602ns (90.065%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 3.365 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         2.954     2.230    core/register/debug_addr[2]
    SLICE_X71Y145        MUXF7 (Prop_muxf7_S_O)       0.147     2.377 r  core/register/data_buf_reg_0_3_18_23_i_35/O
                         net (fo=2, routed)           0.000     2.377    core/register/v_count_reg[3]_0
    SLICE_X71Y145        MUXF8 (Prop_muxf8_I1_O)      0.043     2.420 r  core/register/code_wb_reg[18]_i_4/O
                         net (fo=1, routed)           1.059     3.479    core/register_n_52
    SLICE_X99Y139        LUT6 (Prop_lut6_I2_O)        0.126     3.605 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.407     4.012    vga/Debug_data[18]
    SLICE_X95Y139        FDRE                                         r  vga/code_wb_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.271     3.365    vga/CLK_OUT1
    SLICE_X95Y139        FDRE                                         r  vga/code_wb_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.534    
                         clock uncertainty           -0.201     2.332    
    SLICE_X95Y139        FDRE (Setup_fdre_C_D)       -0.027     2.305    vga/code_wb_reg[18]
  -------------------------------------------------------------------
                         required time                          2.305    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                 -1.707    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.618ns (9.930%)  route 5.606ns (90.070%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 3.364 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         2.954     2.230    core/register/debug_addr[2]
    SLICE_X71Y145        MUXF7 (Prop_muxf7_S_O)       0.147     2.377 r  core/register/data_buf_reg_0_3_18_23_i_35/O
                         net (fo=2, routed)           0.000     2.377    core/register/v_count_reg[3]_0
    SLICE_X71Y145        MUXF8 (Prop_muxf8_I1_O)      0.043     2.420 r  core/register/code_wb_reg[18]_i_4/O
                         net (fo=1, routed)           1.059     3.479    core/register_n_52
    SLICE_X99Y139        LUT6 (Prop_lut6_I2_O)        0.126     3.605 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.410     4.016    vga/Debug_data[18]
    SLICE_X94Y138        FDRE                                         r  vga/code_id_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.270     3.364    vga/CLK_OUT1
    SLICE_X94Y138        FDRE                                         r  vga/code_id_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.533    
                         clock uncertainty           -0.201     2.331    
    SLICE_X94Y138        FDRE (Setup_fdre_C_D)       -0.007     2.324    vga/code_id_reg[18]
  -------------------------------------------------------------------
                         required time                          2.324    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.664ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 0.618ns (9.956%)  route 5.589ns (90.044%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 3.366 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         2.954     2.230    core/register/debug_addr[2]
    SLICE_X71Y145        MUXF7 (Prop_muxf7_S_O)       0.147     2.377 r  core/register/data_buf_reg_0_3_18_23_i_35/O
                         net (fo=2, routed)           0.000     2.377    core/register/v_count_reg[3]_0
    SLICE_X71Y145        MUXF8 (Prop_muxf8_I1_O)      0.043     2.420 r  core/register/code_wb_reg[18]_i_4/O
                         net (fo=1, routed)           1.059     3.479    core/register_n_52
    SLICE_X99Y139        LUT6 (Prop_lut6_I2_O)        0.126     3.605 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.394     3.999    vga/Debug_data[18]
    SLICE_X94Y141        FDRE                                         r  vga/code_exe_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.272     3.366    vga/CLK_OUT1
    SLICE_X94Y141        FDRE                                         r  vga/code_exe_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.535    
                         clock uncertainty           -0.201     2.333    
    SLICE_X94Y141        FDRE (Setup_fdre_C_D)        0.001     2.334    vga/code_exe_reg[18]
  -------------------------------------------------------------------
                         required time                          2.334    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 -1.664    

Slack (VIOLATED) :        -1.589ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.618ns (10.109%)  route 5.495ns (89.891%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 3.364 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         2.954     2.230    core/register/debug_addr[2]
    SLICE_X71Y145        MUXF7 (Prop_muxf7_S_O)       0.147     2.377 r  core/register/data_buf_reg_0_3_18_23_i_35/O
                         net (fo=2, routed)           0.000     2.377    core/register/v_count_reg[3]_0
    SLICE_X71Y145        MUXF8 (Prop_muxf8_I1_O)      0.043     2.420 r  core/register/code_wb_reg[18]_i_4/O
                         net (fo=1, routed)           1.059     3.479    core/register_n_52
    SLICE_X99Y139        LUT6 (Prop_lut6_I2_O)        0.126     3.605 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.300     3.905    vga/Debug_data[18]
    SLICE_X95Y138        FDRE                                         r  vga/code_mem_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.270     3.364    vga/CLK_OUT1
    SLICE_X95Y138        FDRE                                         r  vga/code_mem_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.533    
                         clock uncertainty           -0.201     2.331    
    SLICE_X95Y138        FDRE (Setup_fdre_C_D)       -0.015     2.316    vga/code_mem_reg[18]
  -------------------------------------------------------------------
                         required time                          2.316    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 -1.589    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 0.618ns (10.115%)  route 5.492ns (89.885%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 3.365 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         2.954     2.230    core/register/debug_addr[2]
    SLICE_X71Y145        MUXF7 (Prop_muxf7_S_O)       0.147     2.377 r  core/register/data_buf_reg_0_3_18_23_i_35/O
                         net (fo=2, routed)           0.000     2.377    core/register/v_count_reg[3]_0
    SLICE_X71Y145        MUXF8 (Prop_muxf8_I1_O)      0.043     2.420 r  core/register/code_wb_reg[18]_i_4/O
                         net (fo=1, routed)           1.059     3.479    core/register_n_52
    SLICE_X99Y139        LUT6 (Prop_lut6_I2_O)        0.126     3.605 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.296     3.902    vga/Debug_data[18]
    SLICE_X94Y139        FDRE                                         r  vga/code_if_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.271     3.365    vga/CLK_OUT1
    SLICE_X94Y139        FDRE                                         r  vga/code_if_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.534    
                         clock uncertainty           -0.201     2.332    
    SLICE_X94Y139        FDRE (Setup_fdre_C_D)       -0.007     2.325    vga/code_if_reg[18]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.383ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 0.624ns (10.575%)  route 5.277ns (89.425%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 3.369 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         2.724     2.000    core/register/debug_addr[2]
    SLICE_X74Y147        MUXF7 (Prop_muxf7_S_O)       0.154     2.154 r  core/register/data_buf_reg_0_3_24_29_i_39/O
                         net (fo=2, routed)           0.000     2.154    core/register/data_buf_reg_0_3_24_29_i_39_n_1
    SLICE_X74Y147        MUXF8 (Prop_muxf8_I1_O)      0.043     2.197 r  core/register/code_wb_reg[24]_i_3/O
                         net (fo=1, routed)           1.039     3.236    core/register_n_39
    SLICE_X92Y144        LUT5 (Prop_lut5_I3_O)        0.125     3.361 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.331     3.693    vga/Debug_data[24]
    SLICE_X96Y144        FDRE                                         r  vga/code_mem_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.275     3.369    vga/CLK_OUT1
    SLICE_X96Y144        FDRE                                         r  vga/code_mem_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.538    
                         clock uncertainty           -0.201     2.336    
    SLICE_X96Y144        FDRE (Setup_fdre_C_D)       -0.027     2.309    vga/code_mem_reg[24]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                 -1.383    

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 0.624ns (10.607%)  route 5.259ns (89.393%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 3.365 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         2.724     2.000    core/register/debug_addr[2]
    SLICE_X74Y147        MUXF7 (Prop_muxf7_S_O)       0.154     2.154 r  core/register/data_buf_reg_0_3_24_29_i_39/O
                         net (fo=2, routed)           0.000     2.154    core/register/data_buf_reg_0_3_24_29_i_39_n_1
    SLICE_X74Y147        MUXF8 (Prop_muxf8_I1_O)      0.043     2.197 r  core/register/code_wb_reg[24]_i_3/O
                         net (fo=1, routed)           1.039     3.236    core/register_n_39
    SLICE_X92Y144        LUT5 (Prop_lut5_I3_O)        0.125     3.361 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.313     3.675    vga/Debug_data[24]
    SLICE_X91Y143        FDRE                                         r  vga/code_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.271     3.365    vga/CLK_OUT1
    SLICE_X91Y143        FDRE                                         r  vga/code_wb_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.534    
                         clock uncertainty           -0.201     2.332    
    SLICE_X91Y143        FDRE (Setup_fdre_C_D)       -0.018     2.314    vga/code_wb_reg[24]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 -1.360    

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 0.619ns (10.529%)  route 5.260ns (89.471%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 3.355 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.385    -2.209    vga/U12/CLK_OUT3
    SLICE_X58Y116        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.950 r  vga/U12/h_count_reg[3]/Q
                         net (fo=690, routed)         3.480     1.530    core/U1_3/debug_addr[0]
    SLICE_X114Y144       LUT3 (Prop_lut3_I1_O)        0.043     1.573 r  core/U1_3/data_buf_reg_0_3_12_17_i_151/O
                         net (fo=1, routed)           1.106     2.679    core/U1_3/data_buf_reg_0_3_12_17_i_151_n_1
    SLICE_X88Y132        LUT6 (Prop_lut6_I5_O)        0.043     2.722 r  core/U1_3/data_buf_reg_0_3_12_17_i_100/O
                         net (fo=1, routed)           0.000     2.722    core/U1_3/data_buf_reg_0_3_12_17_i_100_n_1
    SLICE_X88Y132        MUXF7 (Prop_muxf7_I0_O)      0.107     2.829 r  core/U1_3/data_buf_reg_0_3_12_17_i_43/O
                         net (fo=1, routed)           0.272     3.101    core/U1_3/data_buf_reg_0_3_12_17_i_43_n_1
    SLICE_X85Y131        LUT6 (Prop_lut6_I5_O)        0.124     3.225 r  core/U1_3/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=2, routed)           0.105     3.330    core/Test_signal[9]
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.043     3.373 r  core/code_wb[15]_i_1/O
                         net (fo=5, routed)           0.297     3.670    vga/Debug_data[15]
    SLICE_X87Y130        FDRE                                         r  vga/code_exe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.261     3.355    vga/CLK_OUT1
    SLICE_X87Y130        FDRE                                         r  vga/code_exe_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.524    
                         clock uncertainty           -0.201     2.322    
    SLICE_X87Y130        FDRE (Setup_fdre_C_D)       -0.004     2.318    vga/code_exe_reg[15]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                 -1.352    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 0.624ns (10.586%)  route 5.271ns (89.414%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 3.367 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         2.724     2.000    core/register/debug_addr[2]
    SLICE_X74Y147        MUXF7 (Prop_muxf7_S_O)       0.154     2.154 r  core/register/data_buf_reg_0_3_24_29_i_39/O
                         net (fo=2, routed)           0.000     2.154    core/register/data_buf_reg_0_3_24_29_i_39_n_1
    SLICE_X74Y147        MUXF8 (Prop_muxf8_I1_O)      0.043     2.197 r  core/register/code_wb_reg[24]_i_3/O
                         net (fo=1, routed)           1.039     3.236    core/register_n_39
    SLICE_X92Y144        LUT5 (Prop_lut5_I3_O)        0.125     3.361 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.325     3.687    vga/Debug_data[24]
    SLICE_X94Y143        FDRE                                         r  vga/code_exe_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.273     3.367    vga/CLK_OUT1
    SLICE_X94Y143        FDRE                                         r  vga/code_exe_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.536    
                         clock uncertainty           -0.201     2.334    
    SLICE_X94Y143        FDRE (Setup_fdre_C_D)        0.003     2.337    vga/code_exe_reg[24]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.624ns (10.633%)  route 5.245ns (89.367%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 3.367 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.386    -2.208    vga/U12/CLK_OUT3
    SLICE_X56Y115        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.259    -1.949 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          1.182    -0.767    vga/U12/PRow[1]
    SLICE_X57Y115        LUT5 (Prop_lut5_I2_O)        0.043    -0.724 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         2.724     2.000    core/register/debug_addr[2]
    SLICE_X74Y147        MUXF7 (Prop_muxf7_S_O)       0.154     2.154 r  core/register/data_buf_reg_0_3_24_29_i_39/O
                         net (fo=2, routed)           0.000     2.154    core/register/data_buf_reg_0_3_24_29_i_39_n_1
    SLICE_X74Y147        MUXF8 (Prop_muxf8_I1_O)      0.043     2.197 r  core/register/code_wb_reg[24]_i_3/O
                         net (fo=1, routed)           1.039     3.236    core/register_n_39
    SLICE_X92Y144        LUT5 (Prop_lut5_I3_O)        0.125     3.361 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.299     3.660    vga/Debug_data[24]
    SLICE_X92Y143        FDRE                                         r  vga/code_if_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.273     3.367    vga/CLK_OUT1
    SLICE_X92Y143        FDRE                                         r  vga/code_if_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.536    
                         clock uncertainty           -0.201     2.334    
    SLICE_X92Y143        FDRE (Setup_fdre_C_D)       -0.018     2.316    vga/code_if_reg[24]
  -------------------------------------------------------------------
                         required time                          2.316    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 -1.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.100ns (11.153%)  route 0.797ns (88.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.590    -0.603    vga/U12/CLK_OUT3
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.503 r  vga/U12/h_count_reg[0]/Q
                         net (fo=37, routed)          0.797     0.294    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.284    
                         clock uncertainty            0.201    -0.083    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.100    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.156ns (19.018%)  route 0.664ns (80.982%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.591    -0.602    vga/U12/CLK_OUT3
    SLICE_X57Y114        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.502 r  vga/U12/v_count_reg[2]/Q
                         net (fo=16, routed)          0.294    -0.208    vga/U12/PRow[2]
    SLICE_X57Y115        LUT5 (Prop_lut5_I3_O)        0.028    -0.180 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.370     0.191    vga/U12/ADDRC[0]
    SLICE_X72Y114        LUT6 (Prop_lut6_I4_O)        0.028     0.219 r  vga/U12/strdata[46]_i_1/O
                         net (fo=1, routed)           0.000     0.219    vga/U12_n_26
    SLICE_X72Y114        FDSE                                         r  vga/strdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.807    -0.651    vga/CLK_OUT1
    SLICE_X72Y114        FDSE                                         r  vga/strdata_reg[46]/C
                         clock pessimism              0.339    -0.313    
                         clock uncertainty            0.201    -0.111    
    SLICE_X72Y114        FDSE (Hold_fdse_C_D)         0.061    -0.050    vga/strdata_reg[46]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.156ns (18.962%)  route 0.667ns (81.038%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.591    -0.602    vga/U12/CLK_OUT3
    SLICE_X57Y114        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.502 r  vga/U12/v_count_reg[2]/Q
                         net (fo=16, routed)          0.294    -0.208    vga/U12/PRow[2]
    SLICE_X57Y115        LUT5 (Prop_lut5_I3_O)        0.028    -0.180 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.373     0.193    vga/U12/ADDRC[0]
    SLICE_X72Y114        LUT6 (Prop_lut6_I5_O)        0.028     0.221 r  vga/U12/strdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.221    vga/U12_n_28
    SLICE_X72Y114        FDRE                                         r  vga/strdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.807    -0.651    vga/CLK_OUT1
    SLICE_X72Y114        FDRE                                         r  vga/strdata_reg[14]/C
                         clock pessimism              0.339    -0.313    
                         clock uncertainty            0.201    -0.111    
    SLICE_X72Y114        FDRE (Hold_fdre_C_D)         0.061    -0.050    vga/strdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.156ns (18.960%)  route 0.667ns (81.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.591    -0.602    vga/U12/CLK_OUT3
    SLICE_X57Y114        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.502 r  vga/U12/v_count_reg[2]/Q
                         net (fo=16, routed)          0.294    -0.208    vga/U12/PRow[2]
    SLICE_X57Y115        LUT5 (Prop_lut5_I3_O)        0.028    -0.180 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.373     0.193    vga/U12/ADDRC[0]
    SLICE_X72Y115        LUT6 (Prop_lut6_I3_O)        0.028     0.221 r  vga/U12/strdata[40]_i_1/O
                         net (fo=1, routed)           0.000     0.221    vga/U12_n_92
    SLICE_X72Y115        FDRE                                         r  vga/strdata_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.806    -0.652    vga/CLK_OUT1
    SLICE_X72Y115        FDRE                                         r  vga/strdata_reg[40]/C
                         clock pessimism              0.339    -0.314    
                         clock uncertainty            0.201    -0.112    
    SLICE_X72Y115        FDRE (Hold_fdre_C_D)         0.060    -0.052    vga/strdata_reg[40]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.128ns (16.583%)  route 0.644ns (83.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.590    -0.603    vga/U12/CLK_OUT3
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.503 f  vga/U12/h_count_reg[0]/Q
                         net (fo=37, routed)          0.375    -0.127    vga/U12/Q[0]
    SLICE_X66Y117        LUT6 (Prop_lut6_I2_O)        0.028    -0.099 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.268     0.169    vga/ascii_code
    SLICE_X67Y118        FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.804    -0.654    vga/CLK_OUT1
    SLICE_X67Y118        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.316    
                         clock uncertainty            0.201    -0.114    
    SLICE_X67Y118        FDRE (Hold_fdre_C_CE)        0.010    -0.104    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.156ns (18.322%)  route 0.695ns (81.678%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.591    -0.602    vga/U12/CLK_OUT3
    SLICE_X57Y114        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.502 r  vga/U12/v_count_reg[2]/Q
                         net (fo=16, routed)          0.294    -0.208    vga/U12/PRow[2]
    SLICE_X57Y115        LUT5 (Prop_lut5_I3_O)        0.028    -0.180 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.401     0.222    vga/U12/ADDRC[0]
    SLICE_X70Y117        LUT6 (Prop_lut6_I2_O)        0.028     0.250 r  vga/U12/strdata[36]_i_1/O
                         net (fo=1, routed)           0.000     0.250    vga/U12_n_14
    SLICE_X70Y117        FDRE                                         r  vga/strdata_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.804    -0.654    vga/CLK_OUT1
    SLICE_X70Y117        FDRE                                         r  vga/strdata_reg[36]/C
                         clock pessimism              0.339    -0.316    
                         clock uncertainty            0.201    -0.114    
    SLICE_X70Y117        FDRE (Hold_fdre_C_D)         0.087    -0.027    vga/strdata_reg[36]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.148ns (15.543%)  route 0.804ns (84.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.591    -0.602    vga/U12/CLK_OUT3
    SLICE_X56Y114        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_fdre_C_Q)         0.118    -0.484 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.296    -0.187    vga/U12/PRow[0]
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.030    -0.157 r  vga/U12/BRAM_PC_VGA_0_i_3/O
                         net (fo=1, routed)           0.508     0.351    vga/FONT_8X16/ADDR[4]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.284    
                         clock uncertainty            0.201    -0.083    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.143     0.060    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.128ns (15.616%)  route 0.692ns (84.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.590    -0.603    vga/U12/CLK_OUT3
    SLICE_X59Y116        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.503 f  vga/U12/h_count_reg[0]/Q
                         net (fo=37, routed)          0.375    -0.127    vga/U12/Q[0]
    SLICE_X66Y117        LUT6 (Prop_lut6_I2_O)        0.028    -0.099 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.316     0.217    vga/ascii_code
    SLICE_X66Y117        FDRE                                         r  vga/ascii_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.805    -0.653    vga/CLK_OUT1
    SLICE_X66Y117        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.339    -0.315    
                         clock uncertainty            0.201    -0.113    
    SLICE_X66Y117        FDRE (Hold_fdre_C_CE)        0.030    -0.083    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.753%)  route 0.876ns (87.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.591    -0.602    vga/U12/CLK_OUT3
    SLICE_X57Y114        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.502 r  vga/U12/v_count_reg[2]/Q
                         net (fo=16, routed)          0.248    -0.253    vga/U12/PRow[2]
    SLICE_X56Y114        LUT3 (Prop_lut3_I0_O)        0.028    -0.225 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.627     0.402    vga/FONT_8X16/ADDR[5]
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.836    -0.623    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.284    
                         clock uncertainty            0.201    -0.083    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.100    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.156ns (18.190%)  route 0.702ns (81.810%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.591    -0.602    vga/U12/CLK_OUT3
    SLICE_X57Y114        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.502 r  vga/U12/v_count_reg[2]/Q
                         net (fo=16, routed)          0.294    -0.208    vga/U12/PRow[2]
    SLICE_X57Y115        LUT5 (Prop_lut5_I3_O)        0.028    -0.180 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.408     0.228    vga/U12/ADDRC[0]
    SLICE_X71Y114        LUT6 (Prop_lut6_I2_O)        0.028     0.256 r  vga/U12/strdata[38]_i_1/O
                         net (fo=1, routed)           0.000     0.256    vga/U12_n_27
    SLICE_X71Y114        FDSE                                         r  vga/strdata_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.807    -0.651    vga/CLK_OUT1
    SLICE_X71Y114        FDSE                                         r  vga/strdata_reg[38]/C
                         clock pessimism              0.339    -0.313    
                         clock uncertainty            0.201    -0.111    
    SLICE_X71Y114        FDSE (Hold_fdse_C_D)         0.060    -0.051    vga/strdata_reg[38]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          715  Failing Endpoints,  Worst Slack       -5.349ns,  Total Violation    -1050.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.349ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 1.426ns (18.403%)  route 6.323ns (81.597%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.582     6.377    core/U1_3/Branch_ctrl
    SLICE_X96Y141        LUT6 (Prop_lut6_I1_O)        0.043     6.420 r  core/U1_3/data_buf_reg_0_3_18_23_i_109/O
                         net (fo=1, routed)           0.000     6.420    core/U1_3/data_buf_reg_0_3_18_23_i_109_n_1
    SLICE_X96Y141        MUXF7 (Prop_muxf7_I0_O)      0.107     6.527 r  core/U1_3/data_buf_reg_0_3_18_23_i_47/O
                         net (fo=1, routed)           0.548     7.075    core/U1_3/data_buf_reg_0_3_18_23_i_47_n_1
    SLICE_X89Y142        LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=2, routed)           0.190     7.389    core/Test_signal[12]
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.043     7.432 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.207     7.639    vga/Debug_data[20]
    SLICE_X85Y142        FDRE                                         r  vga/code_wb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.269     3.363    vga/CLK_OUT1
    SLICE_X85Y142        FDRE                                         r  vga/code_wb_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.532    
                         clock uncertainty           -0.215     2.317    
    SLICE_X85Y142        FDRE (Setup_fdre_C_D)       -0.027     2.290    vga/code_wb_reg[20]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 -5.349    

Slack (VIOLATED) :        -5.349ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 1.426ns (18.377%)  route 6.334ns (81.623%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 3.362 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.582     6.377    core/U1_3/Branch_ctrl
    SLICE_X96Y141        LUT6 (Prop_lut6_I1_O)        0.043     6.420 r  core/U1_3/data_buf_reg_0_3_18_23_i_109/O
                         net (fo=1, routed)           0.000     6.420    core/U1_3/data_buf_reg_0_3_18_23_i_109_n_1
    SLICE_X96Y141        MUXF7 (Prop_muxf7_I0_O)      0.107     6.527 r  core/U1_3/data_buf_reg_0_3_18_23_i_47/O
                         net (fo=1, routed)           0.548     7.075    core/U1_3/data_buf_reg_0_3_18_23_i_47_n_1
    SLICE_X89Y142        LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=2, routed)           0.190     7.389    core/Test_signal[12]
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.043     7.432 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.218     7.650    vga/Debug_data[20]
    SLICE_X85Y141        FDRE                                         r  vga/code_exe_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.268     3.362    vga/CLK_OUT1
    SLICE_X85Y141        FDRE                                         r  vga/code_exe_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.531    
                         clock uncertainty           -0.215     2.316    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.015     2.301    vga/code_exe_reg[20]
  -------------------------------------------------------------------
                         required time                          2.301    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 -5.349    

Slack (VIOLATED) :        -5.341ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 1.426ns (18.393%)  route 6.327ns (81.607%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.582     6.377    core/U1_3/Branch_ctrl
    SLICE_X96Y141        LUT6 (Prop_lut6_I1_O)        0.043     6.420 r  core/U1_3/data_buf_reg_0_3_18_23_i_109/O
                         net (fo=1, routed)           0.000     6.420    core/U1_3/data_buf_reg_0_3_18_23_i_109_n_1
    SLICE_X96Y141        MUXF7 (Prop_muxf7_I0_O)      0.107     6.527 r  core/U1_3/data_buf_reg_0_3_18_23_i_47/O
                         net (fo=1, routed)           0.548     7.075    core/U1_3/data_buf_reg_0_3_18_23_i_47_n_1
    SLICE_X89Y142        LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=2, routed)           0.190     7.389    core/Test_signal[12]
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.043     7.432 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.211     7.643    vga/Debug_data[20]
    SLICE_X84Y142        FDRE                                         r  vga/code_mem_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.269     3.363    vga/CLK_OUT1
    SLICE_X84Y142        FDRE                                         r  vga/code_mem_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.532    
                         clock uncertainty           -0.215     2.317    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.015     2.302    vga/code_mem_reg[20]
  -------------------------------------------------------------------
                         required time                          2.302    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 -5.341    

Slack (VIOLATED) :        -5.339ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 1.426ns (18.329%)  route 6.354ns (81.671%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.582     6.377    core/U1_3/Branch_ctrl
    SLICE_X96Y141        LUT6 (Prop_lut6_I1_O)        0.043     6.420 r  core/U1_3/data_buf_reg_0_3_18_23_i_109/O
                         net (fo=1, routed)           0.000     6.420    core/U1_3/data_buf_reg_0_3_18_23_i_109_n_1
    SLICE_X96Y141        MUXF7 (Prop_muxf7_I0_O)      0.107     6.527 r  core/U1_3/data_buf_reg_0_3_18_23_i_47/O
                         net (fo=1, routed)           0.548     7.075    core/U1_3/data_buf_reg_0_3_18_23_i_47_n_1
    SLICE_X89Y142        LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=2, routed)           0.190     7.389    core/Test_signal[12]
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.043     7.432 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.238     7.670    vga/Debug_data[20]
    SLICE_X86Y142        FDRE                                         r  vga/code_if_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.269     3.363    vga/CLK_OUT1
    SLICE_X86Y142        FDRE                                         r  vga/code_if_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.532    
                         clock uncertainty           -0.215     2.317    
    SLICE_X86Y142        FDRE (Setup_fdre_C_D)        0.014     2.331    vga/code_if_reg[20]
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 -5.339    

Slack (VIOLATED) :        -5.315ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 1.437ns (18.596%)  route 6.291ns (81.404%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.598     6.394    core/U1_3/Branch_ctrl
    SLICE_X88Y148        LUT6 (Prop_lut6_I1_O)        0.043     6.437 r  core/U1_3/data_buf_reg_0_3_24_29_i_105/O
                         net (fo=1, routed)           0.000     6.437    core/U1_3/data_buf_reg_0_3_24_29_i_105_n_1
    SLICE_X88Y148        MUXF7 (Prop_muxf7_I0_O)      0.120     6.557 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.343     6.899    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_1
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.122     7.021 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=2, routed)           0.105     7.126    core/Test_signal[19]
    SLICE_X89Y148        LUT5 (Prop_lut5_I0_O)        0.043     7.169 r  core/code_wb[27]_i_1/O
                         net (fo=5, routed)           0.449     7.618    vga/Debug_data[27]
    SLICE_X85Y142        FDRE                                         r  vga/code_wb_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.269     3.363    vga/CLK_OUT1
    SLICE_X85Y142        FDRE                                         r  vga/code_wb_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.532    
                         clock uncertainty           -0.215     2.317    
    SLICE_X85Y142        FDRE (Setup_fdre_C_D)       -0.015     2.302    vga/code_wb_reg[27]
  -------------------------------------------------------------------
                         required time                          2.302    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 -5.315    

Slack (VIOLATED) :        -5.300ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.281ns (16.604%)  route 6.434ns (83.396%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -2.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 3.355 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.752     6.548    core/U1_3/Branch_ctrl
    SLICE_X87Y134        LUT6 (Prop_lut6_I2_O)        0.043     6.591 r  core/U1_3/data_buf_reg_0_3_6_11_i_106/O
                         net (fo=1, routed)           0.178     6.769    core/U1_3/data_buf_reg_0_3_6_11_i_106_n_1
    SLICE_X87Y133        LUT5 (Prop_lut5_I2_O)        0.043     6.812 r  core/U1_3/data_buf_reg_0_3_6_11_i_49/O
                         net (fo=1, routed)           0.273     7.085    core/U1_3/data_buf_reg_0_3_6_11_i_49_n_1
    SLICE_X84Y131        LUT6 (Prop_lut6_I5_O)        0.043     7.128 r  core/U1_3/data_buf_reg_0_3_6_11_i_16/O
                         net (fo=2, routed)           0.110     7.238    core/Test_signal[3]
    SLICE_X84Y131        LUT5 (Prop_lut5_I0_O)        0.043     7.281 r  core/code_wb[8]_i_1/O
                         net (fo=5, routed)           0.324     7.605    vga/Debug_data[8]
    SLICE_X84Y130        FDRE                                         r  vga/code_exe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.261     3.355    vga/CLK_OUT1
    SLICE_X84Y130        FDRE                                         r  vga/code_exe_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.524    
                         clock uncertainty           -0.215     2.309    
    SLICE_X84Y130        FDRE (Setup_fdre_C_D)       -0.004     2.305    vga/code_exe_reg[8]
  -------------------------------------------------------------------
                         required time                          2.305    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 -5.300    

Slack (VIOLATED) :        -5.287ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 1.281ns (16.636%)  route 6.419ns (83.364%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 3.353 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.752     6.548    core/U1_3/Branch_ctrl
    SLICE_X87Y134        LUT6 (Prop_lut6_I2_O)        0.043     6.591 r  core/U1_3/data_buf_reg_0_3_6_11_i_106/O
                         net (fo=1, routed)           0.178     6.769    core/U1_3/data_buf_reg_0_3_6_11_i_106_n_1
    SLICE_X87Y133        LUT5 (Prop_lut5_I2_O)        0.043     6.812 r  core/U1_3/data_buf_reg_0_3_6_11_i_49/O
                         net (fo=1, routed)           0.273     7.085    core/U1_3/data_buf_reg_0_3_6_11_i_49_n_1
    SLICE_X84Y131        LUT6 (Prop_lut6_I5_O)        0.043     7.128 r  core/U1_3/data_buf_reg_0_3_6_11_i_16/O
                         net (fo=2, routed)           0.110     7.238    core/Test_signal[3]
    SLICE_X84Y131        LUT5 (Prop_lut5_I0_O)        0.043     7.281 r  core/code_wb[8]_i_1/O
                         net (fo=5, routed)           0.309     7.590    vga/Debug_data[8]
    SLICE_X83Y131        FDRE                                         r  vga/code_id_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.259     3.353    vga/CLK_OUT1
    SLICE_X83Y131        FDRE                                         r  vga/code_id_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.522    
                         clock uncertainty           -0.215     2.307    
    SLICE_X83Y131        FDRE (Setup_fdre_C_D)       -0.004     2.303    vga/code_id_reg[8]
  -------------------------------------------------------------------
                         required time                          2.303    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                 -5.287    

Slack (VIOLATED) :        -5.254ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 1.426ns (18.641%)  route 6.224ns (81.359%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.652     6.447    core/U1_3/Branch_ctrl
    SLICE_X92Y131        LUT6 (Prop_lut6_I1_O)        0.043     6.490 r  core/U1_3/code_wb[3]_i_16/O
                         net (fo=1, routed)           0.000     6.490    core/U1_3/code_wb[3]_i_16_n_1
    SLICE_X92Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     6.597 r  core/U1_3/code_wb_reg[3]_i_10/O
                         net (fo=1, routed)           0.349     6.946    core/U1_3/code_wb_reg[3]_i_10_n_1
    SLICE_X93Y131        LUT3 (Prop_lut3_I1_O)        0.124     7.070 r  core/U1_3/code_wb[3]_i_3/O
                         net (fo=1, routed)           0.101     7.170    core/U1_3_n_46
    SLICE_X93Y131        LUT6 (Prop_lut6_I1_O)        0.043     7.213 r  core/code_wb[3]_i_1/O
                         net (fo=6, routed)           0.326     7.540    vga/Debug_data[3]
    SLICE_X92Y131        FDRE                                         r  vga/code_exe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.265     3.359    vga/CLK_OUT1
    SLICE_X92Y131        FDRE                                         r  vga/code_exe_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.528    
                         clock uncertainty           -0.215     2.313    
    SLICE_X92Y131        FDRE (Setup_fdre_C_D)       -0.027     2.286    vga/code_exe_reg[3]
  -------------------------------------------------------------------
                         required time                          2.286    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                 -5.254    

Slack (VIOLATED) :        -5.222ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 1.437ns (18.825%)  route 6.197ns (81.175%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.598     6.394    core/U1_3/Branch_ctrl
    SLICE_X88Y148        LUT6 (Prop_lut6_I1_O)        0.043     6.437 r  core/U1_3/data_buf_reg_0_3_24_29_i_105/O
                         net (fo=1, routed)           0.000     6.437    core/U1_3/data_buf_reg_0_3_24_29_i_105_n_1
    SLICE_X88Y148        MUXF7 (Prop_muxf7_I0_O)      0.120     6.557 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.343     6.899    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_1
    SLICE_X89Y148        LUT6 (Prop_lut6_I5_O)        0.122     7.021 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=2, routed)           0.105     7.126    core/Test_signal[19]
    SLICE_X89Y148        LUT5 (Prop_lut5_I0_O)        0.043     7.169 r  core/code_wb[27]_i_1/O
                         net (fo=5, routed)           0.355     7.524    vga/Debug_data[27]
    SLICE_X84Y142        FDRE                                         r  vga/code_mem_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.269     3.363    vga/CLK_OUT1
    SLICE_X84Y142        FDRE                                         r  vga/code_mem_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.532    
                         clock uncertainty           -0.215     2.317    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.015     2.302    vga/code_mem_reg[27]
  -------------------------------------------------------------------
                         required time                          2.302    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 -5.222    

Slack (VIOLATED) :        -5.217ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 1.281ns (16.797%)  route 6.345ns (83.203%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.110ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.416    -0.110    core/reg_ID_EX/debug_clk
    SLICE_X110Y140       FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     0.149 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.479     0.628    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X111Y138       LUT3 (Prop_lut3_I2_O)        0.043     0.671 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.701     1.372    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X107Y145       LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  core/reg_ID_EX/i__i_52/O
                         net (fo=2, routed)           0.531     1.947    core/reg_ID_EX/i__i_52_n_1
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     1.990 r  core/reg_ID_EX/ALUO_MEM[30]_i_20/O
                         net (fo=2, routed)           0.340     2.330    core/reg_ID_EX/ALUO_MEM[30]_i_20_n_1
    SLICE_X102Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.373 r  core/reg_ID_EX/ALUO_MEM[28]_i_7/O
                         net (fo=2, routed)           0.375     2.748    core/reg_ID_EX/ALUO_MEM[28]_i_7_n_1
    SLICE_X102Y144       LUT6 (Prop_lut6_I4_O)        0.043     2.791 r  core/reg_ID_EX/ALUO_MEM[28]_i_4/O
                         net (fo=1, routed)           0.441     3.232    core/reg_ID_EX/ALUO_MEM[28]_i_4_n_1
    SLICE_X100Y143       LUT6 (Prop_lut6_I5_O)        0.043     3.275 r  core/reg_ID_EX/ALUO_MEM[28]_i_1/O
                         net (fo=3, routed)           0.369     3.644    core/hazard_unit/D[28]
    SLICE_X97Y140        LUT4 (Prop_lut4_I2_O)        0.043     3.687 r  core/hazard_unit/A_EX[28]_i_3/O
                         net (fo=1, routed)           0.348     4.035    core/hazard_unit/A_EX[28]_i_3_n_1
    SLICE_X96Y139        LUT5 (Prop_lut5_I4_O)        0.043     4.078 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=5, routed)           0.464     4.542    core/hazard_unit/dout_reg[30][28]
    SLICE_X93Y138        LUT6 (Prop_lut6_I5_O)        0.043     4.585 r  core/hazard_unit/IR_ID[31]_i_18/O
                         net (fo=1, routed)           0.000     4.585    core/cmp_ID/IR_ID[31]_i_6[1]
    SLICE_X93Y138        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.876 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.511     5.387    core/reg_IF_ID/CO[0]
    SLICE_X93Y143        LUT6 (Prop_lut6_I0_O)        0.129     5.516 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.236     5.752    core/ctrl/IR_ID_reg[0]
    SLICE_X93Y143        LUT5 (Prop_lut5_I0_O)        0.043     5.795 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.574     6.369    core/U1_3/Branch_ctrl
    SLICE_X87Y142        LUT5 (Prop_lut5_I2_O)        0.043     6.412 r  core/U1_3/data_buf_reg_0_3_12_17_i_139/O
                         net (fo=1, routed)           0.149     6.561    core/U1_3/data_buf_reg_0_3_12_17_i_139_n_1
    SLICE_X87Y142        LUT5 (Prop_lut5_I2_O)        0.043     6.604 r  core/U1_3/data_buf_reg_0_3_12_17_i_63/O
                         net (fo=1, routed)           0.189     6.793    core/U1_3/data_buf_reg_0_3_12_17_i_63_n_1
    SLICE_X85Y143        LUT6 (Prop_lut6_I5_O)        0.043     6.836 r  core/U1_3/data_buf_reg_0_3_12_17_i_21/O
                         net (fo=2, routed)           0.157     6.993    core/Test_signal[10]
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.043     7.036 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.481     7.516    vga/Debug_data[16]
    SLICE_X87Y142        FDRE                                         r  vga/code_id_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.269     3.363    vga/CLK_OUT1
    SLICE_X87Y142        FDRE                                         r  vga/code_id_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.532    
                         clock uncertainty           -0.215     2.317    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)       -0.018     2.299    vga/code_id_reg[16]
  -------------------------------------------------------------------
                         required time                          2.299    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 -5.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.184ns (22.859%)  route 0.621ns (77.141%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.332ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.598     0.332    core/reg_EXE_MEM/debug_clk
    SLICE_X100Y132       FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y132       FDRE (Prop_fdre_C_Q)         0.100     0.432 r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/Q
                         net (fo=2, routed)           0.202     0.634    core/U1_3/data_buf_reg_0_3_30_31_i_3_1[2]
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.028     0.662 r  core/U1_3/data_buf_reg_0_3_6_11_i_30/O
                         net (fo=1, routed)           0.159     0.821    core/U1_3/data_buf_reg_0_3_6_11_i_30_n_1
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.028     0.849 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=2, routed)           0.057     0.906    vga/U12/Test_signal[1]
    SLICE_X89Y130        LUT5 (Prop_lut5_I0_O)        0.028     0.934 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.202     1.137    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X78Y130        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.800    -0.658    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y130        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X78Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.026    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.202ns (24.162%)  route 0.634ns (75.838%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.328    core/reg_IF_ID/debug_clk
    SLICE_X90Y133        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y133        FDRE (Prop_fdre_C_Q)         0.118     0.446 r  core/reg_IF_ID/PCurrent_ID_reg[8]/Q
                         net (fo=4, routed)           0.151     0.597    core/U1_3/PCurrent_ID[8]
    SLICE_X85Y133        LUT6 (Prop_lut6_I0_O)        0.028     0.625 r  core/U1_3/data_buf_reg_0_3_6_11_i_47/O
                         net (fo=1, routed)           0.233     0.857    core/U1_3/data_buf_reg_0_3_6_11_i_47_n_1
    SLICE_X84Y131        LUT6 (Prop_lut6_I1_O)        0.028     0.885 r  core/U1_3/data_buf_reg_0_3_6_11_i_16/O
                         net (fo=2, routed)           0.099     0.985    vga/U12/Test_signal[3]
    SLICE_X85Y130        LUT5 (Prop_lut5_I0_O)        0.028     1.013 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.151     1.164    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X78Y130        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.800    -0.658    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y130        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X78Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.027    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.202ns (23.162%)  route 0.670ns (76.838%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.599     0.333    core/reg_EXE_MEM/debug_clk
    SLICE_X98Y134        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y134        FDRE (Prop_fdre_C_Q)         0.118     0.451 r  core/reg_EXE_MEM/IR_MEM_reg[12]/Q
                         net (fo=2, routed)           0.161     0.612    core/U1_3/inst_MEM[8]
    SLICE_X97Y134        LUT6 (Prop_lut6_I2_O)        0.028     0.640 r  core/U1_3/data_buf_reg_0_3_12_17_i_32/O
                         net (fo=1, routed)           0.102     0.742    core/U1_3/data_buf_reg_0_3_12_17_i_32_n_1
    SLICE_X97Y133        LUT6 (Prop_lut6_I0_O)        0.028     0.770 r  core/U1_3/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=2, routed)           0.099     0.869    vga/U12/Test_signal[6]
    SLICE_X97Y132        LUT5 (Prop_lut5_I0_O)        0.028     0.897 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.307     1.205    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X78Y132        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.802    -0.656    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X78Y132        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.215    -0.103    
    SLICE_X78Y132        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.028    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.184ns (21.103%)  route 0.688ns (78.897%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.328    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y131        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDRE (Prop_fdre_C_Q)         0.100     0.428 r  core/reg_EXE_MEM/IR_MEM_reg[5]/Q
                         net (fo=2, routed)           0.215     0.642    core/U1_3/inst_MEM[1]
    SLICE_X91Y131        LUT6 (Prop_lut6_I2_O)        0.028     0.670 r  core/U1_3/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=1, routed)           0.076     0.747    core/U1_3/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.028     0.775 r  core/U1_3/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=2, routed)           0.206     0.981    vga/U12/Test_signal[0]
    SLICE_X79Y131        LUT5 (Prop_lut5_I0_O)        0.028     1.009 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.191     1.200    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X78Y131        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.801    -0.657    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X78Y131        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.339    -0.319    
                         clock uncertainty            0.215    -0.104    
    SLICE_X78Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.002    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.202ns (23.010%)  route 0.676ns (76.990%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.326ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.592     0.326    core/reg_IF_ID/debug_clk
    SLICE_X86Y133        FDRE                                         r  core/reg_IF_ID/IR_ID_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.118     0.444 r  core/reg_IF_ID/IR_ID_reg[7]/Q
                         net (fo=5, routed)           0.179     0.623    core/U1_3/inst_ID[7]
    SLICE_X85Y132        LUT6 (Prop_lut6_I2_O)        0.028     0.651 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=1, routed)           0.205     0.856    core/U1_3/data_buf_reg_0_3_6_11_i_23_n_1
    SLICE_X87Y131        LUT6 (Prop_lut6_I1_O)        0.028     0.884 r  core/U1_3/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=2, routed)           0.102     0.986    vga/U12/Test_signal[2]
    SLICE_X84Y130        LUT5 (Prop_lut5_I0_O)        0.028     1.014 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.190     1.204    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X78Y130        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.800    -0.658    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y130        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.339    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X78Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.003    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.202ns (22.394%)  route 0.700ns (77.606%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    0.332ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.598     0.332    core/reg_EXE_MEM/debug_clk
    SLICE_X90Y142        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y142        FDRE (Prop_fdre_C_Q)         0.118     0.450 r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/Q
                         net (fo=2, routed)           0.180     0.630    core/U1_3/data_buf_reg_0_3_30_31_i_3_1[24]
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.028     0.658 r  core/U1_3/data_buf_reg_0_3_24_29_i_65/O
                         net (fo=1, routed)           0.120     0.778    core/U1_3/data_buf_reg_0_3_24_29_i_65_n_1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.028     0.806 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=2, routed)           0.346     1.153    vga/U12/Test_signal[20]
    SLICE_X79Y133        LUT5 (Prop_lut5_I0_O)        0.028     1.181 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.053     1.234    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X78Y133        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.803    -0.655    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y133        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.317    
                         clock uncertainty            0.215    -0.102    
    SLICE_X78Y133        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.027    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.274ns (30.773%)  route 0.616ns (69.227%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.591     0.325    core/reg_IF_ID/debug_clk
    SLICE_X83Y135        FDRE                                         r  core/reg_IF_ID/IR_ID_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135        FDRE (Prop_fdre_C_Q)         0.100     0.425 r  core/reg_IF_ID/IR_ID_reg[11]/Q
                         net (fo=3, routed)           0.129     0.553    core/U1_3/inst_ID[11]
    SLICE_X83Y133        LUT6 (Prop_lut6_I2_O)        0.028     0.581 r  core/U1_3/code_wb[11]_i_6/O
                         net (fo=1, routed)           0.000     0.581    core/U1_3/code_wb[11]_i_6_n_1
    SLICE_X83Y133        MUXF7 (Prop_muxf7_I0_O)      0.050     0.631 r  core/U1_3/code_wb_reg[11]_i_2/O
                         net (fo=1, routed)           0.171     0.802    core/U1_3_n_42
    SLICE_X83Y132        LUT6 (Prop_lut6_I0_O)        0.068     0.870 r  core/code_wb[11]_i_1/O
                         net (fo=6, routed)           0.215     1.085    vga/U12/Debug_data[4]
    SLICE_X81Y130        LUT5 (Prop_lut5_I0_O)        0.028     1.113 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.102     1.215    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X78Y130        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.800    -0.658    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X78Y130        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.320    
                         clock uncertainty            0.215    -0.105    
    SLICE_X78Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.001    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.226ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.184ns (19.910%)  route 0.740ns (80.090%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.599     0.333    core/reg_EXE_MEM/debug_clk
    SLICE_X91Y144        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_fdre_C_Q)         0.100     0.433 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.138     0.571    core/U1_3/inst_MEM[26]
    SLICE_X91Y144        LUT6 (Prop_lut6_I2_O)        0.028     0.599 r  core/U1_3/data_buf_reg_0_3_30_31_i_17/O
                         net (fo=1, routed)           0.097     0.696    core/U1_3/data_buf_reg_0_3_30_31_i_17_n_1
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.028     0.724 r  core/U1_3/data_buf_reg_0_3_30_31_i_6/O
                         net (fo=2, routed)           0.223     0.947    vga/U12/Test_signal[22]
    SLICE_X79Y147        LUT5 (Prop_lut5_I0_O)        0.028     0.975 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.282     1.257    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X78Y136        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.805    -0.653    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X78Y136        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.315    
                         clock uncertainty            0.215    -0.100    
    SLICE_X78Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.031    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.275ns (28.585%)  route 0.687ns (71.415%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.599     0.333    core/reg_EXE_MEM/debug_clk
    SLICE_X96Y136        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y136        FDRE (Prop_fdre_C_Q)         0.100     0.433 r  core/reg_EXE_MEM/ALUO_MEM_reg[14]/Q
                         net (fo=5, routed)           0.246     0.678    core/reg_ID_EX/D[10]
    SLICE_X95Y132        LUT6 (Prop_lut6_I4_O)        0.028     0.706 r  core/reg_ID_EX/data_buf_reg_0_3_12_17_i_115/O
                         net (fo=1, routed)           0.000     0.706    core/U1_3/data_buf_reg_0_3_12_17_i_16_0
    SLICE_X95Y132        MUXF7 (Prop_muxf7_I1_O)      0.051     0.757 r  core/U1_3/data_buf_reg_0_3_12_17_i_51/O
                         net (fo=1, routed)           0.087     0.844    core/U1_3/data_buf_reg_0_3_12_17_i_51_n_1
    SLICE_X93Y132        LUT6 (Prop_lut6_I5_O)        0.068     0.912 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=2, routed)           0.216     1.128    vga/U12/Test_signal[8]
    SLICE_X79Y133        LUT5 (Prop_lut5_I0_O)        0.028     1.156 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.139     1.295    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X78Y132        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.802    -0.656    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X78Y132        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.215    -0.103    
    SLICE_X78Y132        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.029    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.275ns (28.350%)  route 0.695ns (71.650%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.597     0.331    core/reg_EXE_MEM/debug_clk
    SLICE_X95Y136        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y136        FDRE (Prop_fdre_C_Q)         0.100     0.431 r  core/reg_EXE_MEM/ALUO_MEM_reg[13]/Q
                         net (fo=5, routed)           0.136     0.567    core/reg_ID_EX/D[9]
    SLICE_X95Y138        LUT6 (Prop_lut6_I4_O)        0.028     0.595 r  core/reg_ID_EX/data_buf_reg_0_3_12_17_i_73/O
                         net (fo=1, routed)           0.000     0.595    core/U1_3/data_buf_reg_0_3_12_17_i_7_0
    SLICE_X95Y138        MUXF7 (Prop_muxf7_I1_O)      0.051     0.646 r  core/U1_3/data_buf_reg_0_3_12_17_i_27/O
                         net (fo=1, routed)           0.094     0.740    core/U1_3/data_buf_reg_0_3_12_17_i_27_n_1
    SLICE_X95Y139        LUT6 (Prop_lut6_I5_O)        0.068     0.808 r  core/U1_3/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=2, routed)           0.145     0.953    vga/U12/Test_signal[7]
    SLICE_X94Y139        LUT5 (Prop_lut5_I0_O)        0.028     0.981 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.320     1.301    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X78Y132        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.802    -0.656    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X78Y132        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.215    -0.103    
    SLICE_X78Y132        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.005    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  1.296    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.028ns  (logic 1.853ns (61.202%)  route 1.175ns (38.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.732    30.350    vga/U12/DO[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I3_O)        0.053    30.403 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.443    30.846    vga/U12/G[3]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.095    37.223    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.223    
                         arrival time                         -30.846    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.028ns  (logic 1.853ns (61.202%)  route 1.175ns (38.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.732    30.350    vga/U12/DO[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I3_O)        0.053    30.403 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.443    30.846    vga/U12/G[3]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.095    37.223    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.223    
                         arrival time                         -30.846    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.077ns  (logic 1.843ns (59.897%)  route 1.234ns (40.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.732    30.350    vga/U12/DO[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I3_O)        0.043    30.393 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.502    30.895    vga/U12/B[2]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.019    37.299    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                         -30.895    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.917ns  (logic 1.845ns (63.260%)  route 1.072ns (36.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.625    30.243    vga/U12/DO[0]
    SLICE_X54Y112        LUT4 (Prop_lut4_I1_O)        0.045    30.288 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.447    30.735    vga/U12/G[1]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.099    37.219    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.219    
                         arrival time                         -30.735    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.917ns  (logic 1.845ns (63.260%)  route 1.072ns (36.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.625    30.243    vga/U12/DO[0]
    SLICE_X54Y112        LUT4 (Prop_lut4_I1_O)        0.045    30.288 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.447    30.735    vga/U12/G[1]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.091    37.227    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -30.735    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.976ns  (logic 1.843ns (61.930%)  route 1.133ns (38.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.731    30.349    vga/U12/DO[0]
    SLICE_X54Y112        LUT4 (Prop_lut4_I0_O)        0.043    30.392 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.402    30.794    vga/U12/B[1]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.031    37.287    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.287    
                         arrival time                         -30.794    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.976ns  (logic 1.843ns (61.931%)  route 1.133ns (38.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.731    30.349    vga/U12/DO[0]
    SLICE_X54Y112        LUT4 (Prop_lut4_I0_O)        0.043    30.392 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.402    30.794    vga/U12/B[1]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.022    37.296    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.296    
                         arrival time                         -30.794    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.882ns  (logic 1.851ns (64.235%)  route 1.031ns (35.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.731    30.349    vga/U12/DO[0]
    SLICE_X54Y112        LUT2 (Prop_lut2_I1_O)        0.051    30.400 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.300    30.700    vga/U12/R[3]_i_1_n_1
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X54Y111        FDRE (Setup_fdre_C_D)       -0.091    37.227    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -30.700    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.916ns  (logic 1.843ns (63.212%)  route 1.073ns (36.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.625    30.243    vga/U12/DO[0]
    SLICE_X54Y112        LUT4 (Prop_lut4_I0_O)        0.043    30.286 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.448    30.734    vga/U12/B[3]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.019    37.299    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                         -30.734    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.771ns  (logic 1.851ns (66.793%)  route 0.920ns (33.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 38.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 27.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         1.413    27.818    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.618 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.731    30.349    vga/U12/DO[0]
    SLICE_X54Y112        LUT2 (Prop_lut2_I1_O)        0.051    30.400 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.189    30.590    vga/U12/R[3]_i_1_n_1
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.257    38.351    vga/U12/CLK_OUT3
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.520    
                         clock uncertainty           -0.201    37.318    
    SLICE_X54Y111        FDRE (Setup_fdre_C_D)       -0.091    37.227    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -30.590    
  -------------------------------------------------------------------
                         slack                                  6.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.088%)  route 0.621ns (82.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X64Y117        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.505 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.412    -0.093    vga/U12/flag__0
    SLICE_X54Y112        LUT4 (Prop_lut4_I1_O)        0.028    -0.065 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.209     0.145    vga/U12/B[1]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.812    -0.646    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.201    -0.106    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.040    -0.066    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.996%)  route 0.625ns (83.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X64Y117        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.505 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.412    -0.093    vga/U12/flag__0
    SLICE_X54Y112        LUT4 (Prop_lut4_I1_O)        0.028    -0.065 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.213     0.149    vga/U12/B[1]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.812    -0.646    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.201    -0.106    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.038    -0.068    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.128ns (15.858%)  route 0.679ns (84.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X64Y117        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.505 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.412    -0.093    vga/U12/flag__0
    SLICE_X54Y112        LUT5 (Prop_lut5_I1_O)        0.028    -0.065 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.267     0.203    vga/U12/B[2]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.812    -0.646    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.201    -0.106    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.041    -0.065    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.130ns (17.041%)  route 0.633ns (82.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X64Y117        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.505 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.412    -0.093    vga/U12/flag__0
    SLICE_X54Y112        LUT5 (Prop_lut5_I0_O)        0.030    -0.063 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.221     0.158    vga/U12/G[3]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.810    -0.648    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)        -0.003    -0.111    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.130ns (17.041%)  route 0.633ns (82.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X64Y117        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.505 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.412    -0.093    vga/U12/flag__0
    SLICE_X54Y112        LUT5 (Prop_lut5_I0_O)        0.030    -0.063 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.221     0.158    vga/U12/G[3]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.810    -0.648    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)        -0.003    -0.111    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.128ns (15.687%)  route 0.688ns (84.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X64Y117        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.505 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.468    -0.037    vga/U12/flag__0
    SLICE_X54Y112        LUT4 (Prop_lut4_I2_O)        0.028    -0.009 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.220     0.211    vga/U12/B[3]_i_1_n_1
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.812    -0.646    vga/U12/CLK_OUT3
    SLICE_X55Y111        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.201    -0.106    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.043    -0.063    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.126ns (15.442%)  route 0.690ns (84.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X64Y117        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.505 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.468    -0.037    vga/U12/flag__0
    SLICE_X54Y112        LUT4 (Prop_lut4_I0_O)        0.026    -0.011 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.222     0.211    vga/U12/G[1]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.810    -0.648    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)        -0.003    -0.111    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.126ns (15.442%)  route 0.690ns (84.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X64Y117        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.505 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.468    -0.037    vga/U12/flag__0
    SLICE_X54Y112        LUT4 (Prop_lut4_I0_O)        0.026    -0.011 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.222     0.211    vga/U12/G[1]_i_1_n_1
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.810    -0.648    vga/U12/CLK_OUT3
    SLICE_X54Y112        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)        -0.008    -0.116    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.585ns (69.428%)  route 0.258ns (30.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.619    -0.574    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.011 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.258     0.269    vga/U12/DO[0]
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.812    -0.646    vga/U12/CLK_OUT3
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.201    -0.106    
    SLICE_X54Y111        FDRE (Hold_fdre_C_D)         0.037    -0.069    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.585ns (65.367%)  route 0.310ns (34.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=353, routed)         0.619    -0.574    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y46         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.011 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.310     0.321    vga/U12/DO[0]
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.812    -0.646    vga/U12/CLK_OUT3
    SLICE_X54Y111        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.201    -0.106    
    SLICE_X54Y111        FDRE (Hold_fdre_C_D)         0.032    -0.074    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.546ns  (logic 0.266ns (7.501%)  route 3.280ns (92.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.668   101.506    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.178   117.373    DISPLAY/P2S_LED/buff_reg[3]
  -------------------------------------------------------------------
                         required time                        117.373    
                         arrival time                        -101.506    
  -------------------------------------------------------------------
                         slack                                 15.867    

Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.546ns  (logic 0.266ns (7.501%)  route 3.280ns (92.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.668   101.506    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.178   117.373    DISPLAY/P2S_LED/buff_reg[4]
  -------------------------------------------------------------------
                         required time                        117.373    
                         arrival time                        -101.506    
  -------------------------------------------------------------------
                         slack                                 15.867    

Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.546ns  (logic 0.266ns (7.501%)  route 3.280ns (92.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.668   101.506    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.178   117.373    DISPLAY/P2S_LED/buff_reg[5]
  -------------------------------------------------------------------
                         required time                        117.373    
                         arrival time                        -101.506    
  -------------------------------------------------------------------
                         slack                                 15.867    

Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.546ns  (logic 0.266ns (7.501%)  route 3.280ns (92.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.668   101.506    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.178   117.373    DISPLAY/P2S_LED/buff_reg[6]
  -------------------------------------------------------------------
                         required time                        117.373    
                         arrival time                        -101.506    
  -------------------------------------------------------------------
                         slack                                 15.867    

Slack (MET) :             15.955ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.436ns  (logic 0.266ns (7.742%)  route 3.170ns (92.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.557   101.396    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y88         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -101.396    
  -------------------------------------------------------------------
                         slack                                 15.955    

Slack (MET) :             15.955ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.436ns  (logic 0.266ns (7.742%)  route 3.170ns (92.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.557   101.396    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y88         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -101.396    
  -------------------------------------------------------------------
                         slack                                 15.955    

Slack (MET) :             15.955ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.436ns  (logic 0.266ns (7.742%)  route 3.170ns (92.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.557   101.396    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y88         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -101.396    
  -------------------------------------------------------------------
                         slack                                 15.955    

Slack (MET) :             15.955ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.436ns  (logic 0.266ns (7.742%)  route 3.170ns (92.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.557   101.396    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y88         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y88         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -101.396    
  -------------------------------------------------------------------
                         slack                                 15.955    

Slack (MET) :             15.956ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.459ns  (logic 0.266ns (7.691%)  route 3.193ns (92.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 118.598 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.580   101.418    DISPLAY/P2S_LED/buff_0
    SLICE_X12Y89         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.504   118.598    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X12Y89         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
                         clock pessimism             -0.832   117.767    
                         clock uncertainty           -0.215   117.552    
    SLICE_X12Y89         FDRE (Setup_fdre_C_CE)      -0.178   117.374    DISPLAY/P2S_LED/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.374    
                         arrival time                        -101.418    
  -------------------------------------------------------------------
                         slack                                 15.956    

Slack (MET) :             16.043ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.348ns  (logic 0.266ns (7.945%)  route 3.082ns (92.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 118.598 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.040ns = ( 97.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    97.960    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    98.183 f  rst_all_reg/Q
                         net (fo=1319, routed)        2.612   100.795    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.043   100.838 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.470   101.308    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y89         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.504   118.598    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y89         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.767    
                         clock uncertainty           -0.215   117.552    
    SLICE_X13Y89         FDRE (Setup_fdre_C_CE)      -0.201   117.351    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.351    
                         arrival time                        -101.308    
  -------------------------------------------------------------------
                         slack                                 16.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.100ns (10.582%)  route 0.845ns (89.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  rst_all_reg/Q
                         net (fo=1319, routed)        0.845     0.391    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y78          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y78          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X5Y78          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.100ns (10.582%)  route 0.845ns (89.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  rst_all_reg/Q
                         net (fo=1319, routed)        0.845     0.391    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y78          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y78          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X5Y78          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.100ns (10.041%)  route 0.896ns (89.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  rst_all_reg/Q
                         net (fo=1319, routed)        0.896     0.442    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X5Y77          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.100ns (10.041%)  route 0.896ns (89.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  rst_all_reg/Q
                         net (fo=1319, routed)        0.896     0.442    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X5Y77          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.100ns (10.020%)  route 0.898ns (89.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  rst_all_reg/Q
                         net (fo=1319, routed)        0.898     0.444    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.100ns (10.020%)  route 0.898ns (89.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  rst_all_reg/Q
                         net (fo=1319, routed)        0.898     0.444    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.100ns (10.020%)  route 0.898ns (89.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  rst_all_reg/Q
                         net (fo=1319, routed)        0.898     0.444    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.100ns (10.020%)  route 0.898ns (89.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 r  rst_all_reg/Q
                         net (fo=1319, routed)        0.898     0.444    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.128ns (11.824%)  route 0.955ns (88.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        0.852     0.398    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.028     0.426 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.103     0.529    DISPLAY/P2S_SEG/buff
    SLICE_X4Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X4Y79          FDSE (Hold_fdse_C_CE)        0.010     0.061    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[47]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.128ns (11.824%)  route 0.955ns (88.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        0.852     0.398    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.028     0.426 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.103     0.529    DISPLAY/P2S_SEG/buff
    SLICE_X4Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X4Y79          FDSE (Hold_fdse_C_CE)        0.010     0.061    DISPLAY/P2S_SEG/buff_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       96.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.574ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.223ns (4.786%)  route 4.436ns (95.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.189ns = ( 100.189 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.436     2.619    core/REG_PC/rst_all
    SLICE_X89Y138        FDCE                                         f  core/REG_PC/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.268   100.189    core/REG_PC/debug_clk
    SLICE_X89Y138        FDCE                                         r  core/REG_PC/Q_reg[20]/C
                         clock pessimism             -0.689    99.500    
                         clock uncertainty           -0.095    99.405    
    SLICE_X89Y138        FDCE (Recov_fdce_C_CLR)     -0.212    99.193    core/REG_PC/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         99.193    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                 96.574    

Slack (MET) :             96.574ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.223ns (4.786%)  route 4.436ns (95.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.189ns = ( 100.189 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.436     2.619    core/REG_PC/rst_all
    SLICE_X89Y138        FDCE                                         f  core/REG_PC/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.268   100.189    core/REG_PC/debug_clk
    SLICE_X89Y138        FDCE                                         r  core/REG_PC/Q_reg[21]/C
                         clock pessimism             -0.689    99.500    
                         clock uncertainty           -0.095    99.405    
    SLICE_X89Y138        FDCE (Recov_fdce_C_CLR)     -0.212    99.193    core/REG_PC/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         99.193    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                 96.574    

Slack (MET) :             96.574ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.223ns (4.786%)  route 4.436ns (95.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.189ns = ( 100.189 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.436     2.619    core/REG_PC/rst_all
    SLICE_X89Y138        FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.268   100.189    core/REG_PC/debug_clk
    SLICE_X89Y138        FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism             -0.689    99.500    
                         clock uncertainty           -0.095    99.405    
    SLICE_X89Y138        FDCE (Recov_fdce_C_CLR)     -0.212    99.193    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         99.193    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                 96.574    

Slack (MET) :             96.574ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.223ns (4.786%)  route 4.436ns (95.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.189ns = ( 100.189 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.436     2.619    core/REG_PC/rst_all
    SLICE_X89Y138        FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.268   100.189    core/REG_PC/debug_clk
    SLICE_X89Y138        FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism             -0.689    99.500    
                         clock uncertainty           -0.095    99.405    
    SLICE_X89Y138        FDCE (Recov_fdce_C_CLR)     -0.212    99.193    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         99.193    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                 96.574    

Slack (MET) :             96.624ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.223ns (4.834%)  route 4.390ns (95.166%))
  Logic Levels:           0  
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.192ns = ( 100.192 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.390     2.573    core/REG_PC/rst_all
    SLICE_X96Y137        FDCE                                         f  core/REG_PC/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.271   100.192    core/REG_PC/debug_clk
    SLICE_X96Y137        FDCE                                         r  core/REG_PC/Q_reg[12]/C
                         clock pessimism             -0.689    99.503    
                         clock uncertainty           -0.095    99.408    
    SLICE_X96Y137        FDCE (Recov_fdce_C_CLR)     -0.212    99.196    core/REG_PC/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         99.196    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                 96.624    

Slack (MET) :             96.624ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.223ns (4.834%)  route 4.390ns (95.166%))
  Logic Levels:           0  
  Clock Path Skew:        1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.192ns = ( 100.192 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.390     2.573    core/REG_PC/rst_all
    SLICE_X96Y137        FDCE                                         f  core/REG_PC/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.271   100.192    core/REG_PC/debug_clk
    SLICE_X96Y137        FDCE                                         r  core/REG_PC/Q_reg[13]/C
                         clock pessimism             -0.689    99.503    
                         clock uncertainty           -0.095    99.408    
    SLICE_X96Y137        FDCE (Recov_fdce_C_CLR)     -0.212    99.196    core/REG_PC/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         99.196    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                 96.624    

Slack (MET) :             97.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.223ns (5.568%)  route 3.782ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.187ns = ( 100.187 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.782     1.965    core/REG_PC/rst_all
    SLICE_X89Y134        FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.187    core/REG_PC/debug_clk
    SLICE_X89Y134        FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism             -0.689    99.498    
                         clock uncertainty           -0.095    99.403    
    SLICE_X89Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.191    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         99.191    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 97.226    

Slack (MET) :             97.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.223ns (5.568%)  route 3.782ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.187ns = ( 100.187 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.782     1.965    core/REG_PC/rst_all
    SLICE_X89Y134        FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.187    core/REG_PC/debug_clk
    SLICE_X89Y134        FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism             -0.689    99.498    
                         clock uncertainty           -0.095    99.403    
    SLICE_X89Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.191    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         99.191    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 97.226    

Slack (MET) :             97.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.223ns (5.568%)  route 3.782ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.187ns = ( 100.187 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.782     1.965    core/REG_PC/rst_all
    SLICE_X89Y134        FDCE                                         f  core/REG_PC/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.187    core/REG_PC/debug_clk
    SLICE_X89Y134        FDCE                                         r  core/REG_PC/Q_reg[4]/C
                         clock pessimism             -0.689    99.498    
                         clock uncertainty           -0.095    99.403    
    SLICE_X89Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.191    core/REG_PC/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         99.191    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 97.226    

Slack (MET) :             97.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.223ns (5.568%)  route 3.782ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.187ns = ( 100.187 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.554    -2.040    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.817 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.782     1.965    core/REG_PC/rst_all
    SLICE_X89Y134        FDCE                                         f  core/REG_PC/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.187    core/REG_PC/debug_clk
    SLICE_X89Y134        FDCE                                         r  core/REG_PC/Q_reg[5]/C
                         clock pessimism             -0.689    99.498    
                         clock uncertainty           -0.095    99.403    
    SLICE_X89Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.191    core/REG_PC/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         99.191    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 97.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.100ns (5.848%)  route 1.610ns (94.152%))
  Logic Levels:           0  
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.610     1.157    core/REG_PC/rst_all
    SLICE_X91Y130        FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.808     0.544    core/REG_PC/debug_clk
    SLICE_X91Y130        FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism              0.266     0.810    
    SLICE_X91Y130        FDCE (Remov_fdce_C_CLR)     -0.069     0.741    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.100ns (5.848%)  route 1.610ns (94.152%))
  Logic Levels:           0  
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.610     1.157    core/REG_PC/rst_all
    SLICE_X91Y130        FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.808     0.544    core/REG_PC/debug_clk
    SLICE_X91Y130        FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism              0.266     0.810    
    SLICE_X91Y130        FDCE (Remov_fdce_C_CLR)     -0.069     0.741    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.100ns (5.196%)  route 1.825ns (94.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.825     1.371    core/REG_PC/rst_all
    SLICE_X94Y134        FDCE                                         f  core/REG_PC/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.550    core/REG_PC/debug_clk
    SLICE_X94Y134        FDCE                                         r  core/REG_PC/Q_reg[10]/C
                         clock pessimism              0.266     0.816    
    SLICE_X94Y134        FDCE (Remov_fdce_C_CLR)     -0.050     0.766    core/REG_PC/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.100ns (5.196%)  route 1.825ns (94.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.825     1.371    core/REG_PC/rst_all
    SLICE_X94Y134        FDCE                                         f  core/REG_PC/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.550    core/REG_PC/debug_clk
    SLICE_X94Y134        FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism              0.266     0.816    
    SLICE_X94Y134        FDCE (Remov_fdce_C_CLR)     -0.050     0.766    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.100ns (5.196%)  route 1.825ns (94.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.825     1.371    core/REG_PC/rst_all
    SLICE_X94Y134        FDCE                                         f  core/REG_PC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.550    core/REG_PC/debug_clk
    SLICE_X94Y134        FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism              0.266     0.816    
    SLICE_X94Y134        FDCE (Remov_fdce_C_CLR)     -0.050     0.766    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.100ns (5.196%)  route 1.825ns (94.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.825     1.371    core/REG_PC/rst_all
    SLICE_X94Y134        FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.550    core/REG_PC/debug_clk
    SLICE_X94Y134        FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism              0.266     0.816    
    SLICE_X94Y134        FDCE (Remov_fdce_C_CLR)     -0.050     0.766    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.100ns (5.196%)  route 1.825ns (94.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.825     1.371    core/REG_PC/rst_all
    SLICE_X94Y134        FDCE                                         f  core/REG_PC/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.550    core/REG_PC/debug_clk
    SLICE_X94Y134        FDCE                                         r  core/REG_PC/Q_reg[8]/C
                         clock pessimism              0.266     0.816    
    SLICE_X94Y134        FDCE (Remov_fdce_C_CLR)     -0.050     0.766    core/REG_PC/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.100ns (5.196%)  route 1.825ns (94.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.825     1.371    core/REG_PC/rst_all
    SLICE_X94Y134        FDCE                                         f  core/REG_PC/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.550    core/REG_PC/debug_clk
    SLICE_X94Y134        FDCE                                         r  core/REG_PC/Q_reg[9]/C
                         clock pessimism              0.266     0.816    
    SLICE_X94Y134        FDCE (Remov_fdce_C_CLR)     -0.050     0.766    core/REG_PC/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.100ns (5.158%)  route 1.839ns (94.842%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.839     1.385    core/REG_PC/rst_all
    SLICE_X87Y139        FDCE                                         f  core/REG_PC/Q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.550    core/REG_PC/debug_clk
    SLICE_X87Y139        FDCE                                         r  core/REG_PC/Q_reg[24]/C
                         clock pessimism              0.266     0.816    
    SLICE_X87Y139        FDCE (Remov_fdce_C_CLR)     -0.069     0.747    core/REG_PC/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.100ns (5.158%)  route 1.839ns (94.842%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.639    -0.554    clk_cpu
    SLICE_X53Y70         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.454 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.839     1.385    core/REG_PC/rst_all
    SLICE_X87Y139        FDCE                                         f  core/REG_PC/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.550    core/REG_PC/debug_clk
    SLICE_X87Y139        FDCE                                         r  core/REG_PC/Q_reg[25]/C
                         clock pessimism              0.266     0.816    
    SLICE_X87Y139        FDCE (Remov_fdce_C_CLR)     -0.069     0.747    core/REG_PC/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.638    





