Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : adder
Version: P-2019.03-SP1-1
Date   : Sun Feb 28 18:06:38 2021
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           0.41
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.27
  Critical Path Slack:           0.61
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.72
  Critical Path Slack:           0.01
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:         20
  Leaf Cell Count:                 15
  Buf/Inv Cell Count:               7
  Buf Cell Count:                   0
  Inv Cell Count:                   7
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        10
  Sequential Cell Count:            5
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       20.331520
  Noncombinational Area:    45.745921
  Buf/Inv Area:              8.895040
  Total Buffer Area:             0.00
  Total Inverter Area:           8.90
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :          39.24
  Net YLength        :          36.72
  -----------------------------------
  Cell Area:                66.077441
  Design Area:              66.077441
  Net Length        :           75.96


  Design Rules
  -----------------------------------
  Total Number of Nets:            25
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  1.32
  Mapping Optimization:                4.94
  -----------------------------------------
  Overall Compile Time:               36.63
  Overall Compile Wall Clock Time:    41.57

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
