0.6
2016.4
Jan 23 2017
19:19:20
/home/ecelrc/students/cjanecka/EE316L/Lab1/Lab1.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
/home/ecelrc/students/cjanecka/EE316L/Lab1/Lab1.srcs/sim_1/imports/files/tb_gate.v,1580317551,verilog,,,,tb_gate,,,,,,,,
/home/ecelrc/students/cjanecka/EE316L/Lab1/Lab1.srcs/sources_1/imports/files/gate.v,1580323820,verilog,,,,gate,,,,,,,,
