<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="Filter2DKernel" language="c" vlnv="xilinx.com:hls:Filter2DKernel:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <arg name="coeffs" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="src_V" addressQualifier="1" id="1" port="M_AXI_GMEM0" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="*"/>
      <arg name="width" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="height" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="stride" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="dst_V" addressQualifier="1" id="5" port="M_AXI_GMEM1" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="*"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
