AES. Advanced encryption standard. http://csrc.nist.gov/encryption/aes/.
Anderson, R., Biham, E., and Knudsen, L. 1998. Serpent: A proposal for the advanced encryption standard. Tech. rep., NIST AES Proposal (June).
Aoki, K. and Lipmaa, H. 2000. Fast implementations of aes candidates. In Proceedings of the 3rd AES Candidate Conference.
Bassham L. E. III. 2000. Efficiency testing of ANSI C implementations of round 2 candidate algorithms for the advanced encryption standard. In Proceedings of the 3rd AES Candidate Conference.
Stephen Brown , Jonathan Rose, FPGA and CPLD Architectures: A Tutorial, IEEE Design & Test, v.13 n.2, p.42-57, June 1996[doi>10.1109/54.500200]
Burwick, C. et al. 1999. Mars---A candidate cipher for AES. Tech. Rep., NIST AES Proposal (Aug.).
Chu, Y. J. and Liu, T. H. 1965. On the shortest arborescence of a directed graph. Sci. Sin. 14, 1396--1400.
Cisco Systems, Inc. IPSEC. http://www.cisco.com/public/products_tech.shtml.
Daemen, J. and Rijmen, V. 1999. The rijndael block cipher. Tech. Rep., NIST AES Proposal (Sept.).
Dandalis, A. 2001. Dynamic logic synthesis for reconfigurable hardware. Ph.D. dissertation, Dept. of Electrical Engineering, University of Southern California.
Andreas Dandalis , Alessandro Mei , Viktor K. Prasanna, Domain Specific Mapping for Solving Graph Problems on Reconfigurable Devices, Proceedings of the 11 IPPS/SPDP'99 Workshops Held in Conjunction with the 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing, p.652-660, April 12-16, 1999
Andreas Dandalis , Viktor K. Prasanna, Configuration compression for FPGA-based embedded systems, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.173-182, February 2001, Monterey, California, USA[doi>10.1145/360276.360342]
Patrick W. Dowd , John T. McHenry, Guest Editors' Introduction-Network Security: It's Time to Take It Seriously, Computer, v.31 n.9, p.24-28, September 1998[doi>10.1109/2.708446]
Edmonds, J. 1967. Optimum branchings. J. Res. N&S; 71(B), 233--240.
A. J. Elbirt , C. Paar, An FPGA implementation and performance evaluation of the Serpent block cipher, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.33-40, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329176]
Farrahi, A. and Sarrafzadeh, M. 1994. Complexity of the lookup-table minimization problem for fpga technology mapping. IEEE Trans. Comput. Aid. Des. 13, 11 (Nov.), 1319--1332.
Dennis Fowler, Virtual private networks: making the right connection, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1999
Gaj, K. and Chodowiec, P. 2000. Comparison of the hardware performance of the AES candidates using reconfigurable hardware. In Proceedings of the 3rd AES Candidate Conference.
M. Gokhale , D. Gomersall, High level compilation for fine grained FPGAs, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.165, April 16-18, 1997
J. D. Hadley, Design methodologies for partially reconfigured systems, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.78, April 19-21, 1995
R. D. Hudson , D. I. Lehn , P. M. Athanas, A Run-Time Reconfigurable Engine for Image Interpolation, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.88, April 15-17, 1998
Huesung Kim , A. K. Somani , A. Tyagi, A Reconfigurable multifunction computing cache architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.4, p.509-523, Aug. 2001[doi>10.1109/92.931228]
Klimesh, M., Stanton, V., and Watola, D. 2001. Hardware implementation of a lossless image compression algorithm using a field programmable gate array. Tech. Rep., Jet Propulsion Laboratory, California Institute of Technology: The Telecommunications and Mission Operations Progress Report (Feb.).
J. T. McHenry , P. W. Dowd , F. A. Pellegrino , T. M. Carrozzi , W. B. Cocks, An FPGA-based coprocessor for ATM firewalls, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.30, April 16-18, 1997
McMillan, S. and Patterson, C. 2001. Jbits implementations of the advanced encryption standard (rijndael). In Proceedings of the International Conference on Field Programmable Logic and Applications.
Periyayacheri, S., Nayak, A., Jones, A., Shenoy, N., Choudhary, A., and Banerjee, P. 1999. Library functions in reconfigurable hardware for matrix and signal processing operations in matlab. In Proceedings of the Parallel and Distributed Computing and Systems Conference.
Rivest, R. L., Robshaw, M. J. B., Sidney, R., and Yin, T. L. 1998. The RC6 block cipher. Tech. Rep., NIST AES Proposal (June).
Rose, J., Gamal, A., and Sangiovanni-Vincentelli, A. 1993. Architecture of field programmable gate arrays. Proc. IEEE.
Schneier, B. 1996. Applied Cryptography, 2nd ed. Willey, New York.
Schneier B. et al. 1998. Twofish: A 128-bit block cipher. Tech. Rep., NIST AES Proposal (June).
S. Swanchara , S. Harper , P. Athanas, A Stream-Based Configurable Computing Radio Testbed, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.40, April 15-17, 1998
R. Reed Taylor , Seth Copen Goldstein, A High-Performance Flexible Architecture for Cryptography, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.231-245, August 12-13, 1999
Villasenor, J. and Mangione-Smith, W. H. 1997. Configurable computing. Sci. Amer., 66--71.
Weeks, B., Bean, M., Rozylowicz, T., and Ficke, C. 2000. Hardware performance simulations of round 2 advanced encryption standard algorithms. In Proceedings of the 3rd AES Candidate Conference.
Xilinx. Xilinx virtex series fpgas. http://www.xilinx.com/products/virtex.htm.
Xilinx JBits. Xilinx jbits sdk. http://www.xilinx.com/products/jbits.
