("buf:/\tbuf stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib buf schematic }:r"))) (((-2.5875 -1.175) (2.025 2.24375)) "r" "Schematics XL" 71))("buf:/\tbuf stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib buf layout }:a"))) nil)("inv:/\tinv stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib inv schematic }:r"))) (((-2.5625 -0.61875) (0.8125 1.875)) "r" "Schematics XL" 68))("inv:/\tinv stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib inv layout }:a"))) (((-0.673 0.8505) (1.197 1.634)) "a" "Virtuoso XL" 63))("datapath:/\tdatapath bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib datapath schematic }:a"))) (((-15.65 -68.31875) (274.1125 68.44375)) "a" "Schematics" 47))("xnor2:/\txnor2 stdcell_rv32Lib maestro" (("open" (nil hierarchy "/{stdcell_rv32Lib xnor2 maestro }:a"))) nil)("xnor2:/\txnor2 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib xnor2 layout }:a"))) (((-0.778 0.167) (2.948 1.729)) "a" "Virtuoso XL" 64))("xnor2:/\txnor2 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib xnor2 schematic }:a"))) (((-3.86875 -2.13125) (4.36875 1.75625)) "a" "Schematics XL" 49))("reg2w32:/\treg2w32 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib reg2w32 schematic }:a"))) (((-13.48125 -10.58125) (43.14375 16.14375)) "a" "Schematics" 42))("temp:/\ttemp stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib temp layout }:a"))) (((-1.358 -0.0835) (2.638 1.5915)) "a" "Virtuoso XL" 11))