// Seed: 1651930124
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3
    , id_5
);
  assign id_5 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output tri1 id_2,
    output tri id_3
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic id_5;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd32,
    parameter id_3 = 32'd27
) (
    input tri1 id_0,
    input tri0 _id_1
    , id_5,
    input tri0 id_2,
    output supply1 _id_3
);
  logic [id_1 : id_3] id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2
  );
endmodule
