// Seed: 244920397
module module_0;
  uwire id_2;
  assign id_2 = 1;
  always @(*) id_2 = 1;
  assign id_2 = 1;
  id_3();
  wire id_4;
endmodule
module module_0 (
    output uwire sample,
    input tri0 id_1,
    output tri1 id_2
    , id_38,
    inout supply0 id_3,
    output wand id_4,
    input tri0 id_5,
    output wire id_6,
    output wor id_7,
    output supply1 id_8,
    input wire id_9,
    output wor id_10,
    input supply0 id_11,
    output supply0 id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wire id_15,
    input uwire id_16
    , id_39,
    output wire id_17,
    output wire id_18
    , id_40,
    output wire id_19,
    input tri0 id_20,
    input wor id_21,
    input tri0 module_1,
    input supply1 id_23,
    input wor id_24,
    input supply1 id_25,
    output wand id_26,
    output wor id_27,
    output wor id_28,
    input uwire id_29,
    input supply1 id_30,
    output tri1 id_31,
    input wor id_32,
    input tri0 id_33,
    output uwire id_34,
    input tri id_35,
    output wor id_36
);
  wire id_41;
  wire id_42;
  wire id_43;
  id_44 :
  assert property (@(posedge id_32) id_23)
  else $display(1 == 1);
  assign id_40 = "";
  module_0();
endmodule
