{
    "name": "cva6",
    "folder": "cva6",
    "sim_files": [
        "corev_apu/src/axi_riscv_atomics/test/axi_riscv_atomics_synth.v",
        "corev_apu/src/axi_riscv_atomics/test/axi_riscv_lrsc_synth.v",
        "core/cache_subsystem/hpdcache/rtl/tb/hpdcache_wrapper.sv",
        "core/cvfpu/src/common_cells/test/addr_decode_tb.sv",
        "core/cvfpu/src/common_cells/test/cb_filter_tb.sv",
        "core/cvfpu/src/common_cells/test/cdc_2phase_synth.sv",
        "core/cvfpu/src/common_cells/test/cdc_2phase_tb.sv",
        "core/cvfpu/src/common_cells/test/cdc_fifo_tb.sv",
        "core/cvfpu/src/common_cells/test/ecc_synth.sv",
        "core/cvfpu/src/common_cells/test/fifo_tb.sv",
        "core/cvfpu/src/common_cells/test/graycode_tb.sv",
        "core/cvfpu/src/common_cells/test/id_queue_synth.sv",
        "core/cvfpu/src/common_cells/test/id_queue_tb.sv",
        "core/cvfpu/src/common_cells/test/isochronous_spill_register_tb.sv",
        "core/cvfpu/src/common_cells/test/popcount_tb.sv",
        "core/cvfpu/src/common_cells/test/rr_arb_tree_tb.sv",
        "core/cvfpu/src/common_cells/test/stream_arbiter_synth.sv",
        "core/cvfpu/src/common_cells/test/stream_omega_net_tb.sv",
        "core/cvfpu/src/common_cells/test/stream_register_tb.sv",
        "core/cvfpu/src/common_cells/test/stream_test.sv",
        "core/cvfpu/src/common_cells/test/stream_to_mem_tb.sv",
        "core/cvfpu/src/common_cells/test/stream_xbar_tb.sv",
        "core/cvfpu/src/common_cells/test/sub_per_hash_tb.sv",
        "core/cvfpu/src/common_cells/test/synth_bench.sv",
        "core/frontend/btb.sv",
        "core/pmp/tb/pmp_tb.sv",
        "core/pmp/tb/tb_pkg.sv",
        "corev_apu/fpga/src/apb/src/apb_test.sv",
        "corev_apu/fpga/src/apb/test/synth_bench.sv",
        "corev_apu/fpga/src/apb/test/tb_apb_cdc.sv",
        "corev_apu/fpga/src/apb/test/tb_apb_demux.sv",
        "corev_apu/fpga/src/apb/test/tb_apb_regs.sv",
        "corev_apu/fpga/src/gpio/test/tb_gpio.sv",
        "corev_apu/register_interface/src/reg_test.sv",
        "corev_apu/riscv-dbg/tb/SimJTAG.sv",
        "corev_apu/riscv-dbg/tb/boot_rom.sv",
        "corev_apu/riscv-dbg/tb/dm_tb_pkg.sv",
        "corev_apu/riscv-dbg/tb/dp_ram.sv",
        "corev_apu/riscv-dbg/tb/mm_ram.sv",
        "corev_apu/riscv-dbg/tb/tb_test_env.sv",
        "corev_apu/riscv-dbg/tb/tb_top.sv",
        "corev_apu/riscv-dbg/tb/tb_top_verilator.sv",
        "corev_apu/riscv-dbg/tb/unused/SimDTM.sv",
        "corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv",
        "corev_apu/tb/ariane_axi_pkg.sv",
        "corev_apu/tb/ariane_axi_soc_pkg.sv",
        "corev_apu/tb/ariane_gate_tb.sv",
        "corev_apu/tb/ariane_peripherals.sv",
        "corev_apu/tb/ariane_soc_pkg.sv",
        "corev_apu/tb/ariane_tb.sv",
        "corev_apu/tb/ariane_testharness.sv",
        "corev_apu/tb/axi_intf.sv",
        "corev_apu/tb/rvfi_tracer.sv",
        "corev_apu/tb/common/SimDTM.sv",
        "corev_apu/tb/common/SimJTAG.sv",
        "corev_apu/tb/common/core_mem.sv",
        "corev_apu/tb/common/dp_ram.sv",
        "corev_apu/tb/common/mock_uart.sv",
        "corev_apu/tb/common/spike.sv",
        "corev_apu/tb/common/tb_amoport.sv",
        "corev_apu/tb/common/tb_dcache_pkg.sv",
        "corev_apu/tb/common/tb_readport.sv",
        "corev_apu/tb/common/tb_writeport.sv",
        "corev_apu/tb/common/uart.sv",
        "corev_apu/tb/common_verification/src/clk_rst_gen.sv",
        "corev_apu/tb/common_verification/src/rand_id_queue.sv",
        "corev_apu/tb/common_verification/src/rand_stream_mst.sv",
        "corev_apu/tb/common_verification/src/rand_stream_slv.sv",
        "corev_apu/tb/common_verification/src/rand_synch_driver.sv",
        "corev_apu/tb/common_verification/src/rand_synch_holdable_driver.sv",
        "corev_apu/tb/common_verification/src/rand_verif_pkg.sv",
        "corev_apu/tb/common_verification/src/sim_timeout.sv",
        "corev_apu/tb/tb_cva6_icache/hdl/mem_emul.sv",
        "corev_apu/tb/tb_cva6_icache/hdl/tb.sv",
        "corev_apu/tb/tb_cva6_icache/hdl/tb_pkg.sv",
        "corev_apu/tb/tb_cva6_icache/hdl/tlb_emul.sv",
        "corev_apu/tb/tb_serdiv/hdl/tb.sv",
        "corev_apu/tb/tb_serdiv/hdl/tb_div.sv",
        "corev_apu/tb/tb_serdiv/hdl/tb_pkg.sv",
        "corev_apu/tb/tb_serdiv/hdl/tb_rem.sv",
        "corev_apu/tb/tb_serdiv/hdl/tb_udiv.sv",
        "corev_apu/tb/tb_serdiv/hdl/tb_urem.sv",
        "corev_apu/tb/tb_wb_dcache/hdl/cv32a6_config_pkg.sv",
        "corev_apu/tb/tb_wb_dcache/hdl/cv64a6_config_pkg.sv",
        "corev_apu/tb/tb_wb_dcache/hdl/tb.sv",
        "corev_apu/tb/tb_wt_axi_dcache/hdl/tb.sv",
        "corev_apu/tb/tb_wt_dcache/hdl/tb.sv",
        "corev_apu/tb/tb_wt_dcache/hdl/tb_mem.sv",
        "vendor/pulp-platform/axi/src/axi_test.sv",
        "vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_asm_program_gen.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_compressed_instr.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_debug_rom_gen.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_illegal_instr.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_instr_base_test.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_instr_gen_config.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_instr_gen_tb_top.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_instr_test_pkg.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_misc_instr_lib.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_privil_reg.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/cv32e40p_privileged_common_seq.sv",
        "verif/core-v-verif/cv32e40p/env/corev-dv/target/cv32e40p/riscv_core_setting.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_cfg.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_cntxt.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_constants.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_env.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_macros.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_pkg.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_prd.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_sb.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_tdefs.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_cv32e40p_vsqr.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/uvme_rv32isa_covg_trn.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/cov/uvme_cv32e40p_cov_model.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/cov/uvme_debug_covg.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/cov/uvme_interrupt_covg.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/cov/uvme_rv32isa_covg.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_base_vseq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_interrupt_noise_vseq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_random_debug_bootset_vseq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_random_debug_reset_vseq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_random_debug_vseq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_reset_vseq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_vp_debug_control_seq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_vp_interrupt_timer_seq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_vp_rand_num_seq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_vp_sig_writer_seq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_vp_status_flags_seq.sv",
        "verif/core-v-verif/cv32e40p/env/uvme/vseq/uvme_cv32e40p_vseq_lib.sv",
        "verif/core-v-verif/cv32e40p/sim/tools/mcy/alu_div/miter.sv",
        "verif/core-v-verif/cv32e40p/sim/tools/mcy/alu_div/riscv_alu_div_mutated_wrapper.sv",
        "verif/core-v-verif/cv32e40p/tb/core/cv32e40p_tb_wrapper.sv",
        "verif/core-v-verif/cv32e40p/tb/core/dp_ram.sv",
        "verif/core-v-verif/cv32e40p/tb/core/mm_ram.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_top.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_top_verilator.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_riscv/riscv_gnt_stall.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_riscv/riscv_perturbation.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_riscv/riscv_random_interrupt_generator.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_riscv/riscv_random_stall.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_riscv/riscv_rvalid_stall.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_riscv/riscv_simchecker.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_riscv/tb_riscv_core.sv",
        "verif/core-v-verif/cv32e40p/tb/core/tb_riscv/include/perturbation_defines.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_constants.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_debug_assert.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_dut_chk.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_dut_wrap.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_interrupt_assert.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_iss_wrap.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_macros.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_pkg.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_step_compare.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_tb.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_tb_ifs.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_tdefs.sv",
        "verif/core-v-verif/cv32e40p/tb/uvmt/uvmt_cv32e40p_uvm_macros_inc.sv",
        "verif/core-v-verif/cv32e40p/tests/uvmt/base-tests/uvmt_cv32e40p_base_test.sv",
        "verif/core-v-verif/cv32e40p/tests/uvmt/base-tests/uvmt_cv32e40p_base_test_workarounds.sv",
        "verif/core-v-verif/cv32e40p/tests/uvmt/base-tests/uvmt_cv32e40p_test_cfg.sv",
        "verif/core-v-verif/cv32e40p/tests/uvmt/base-tests/uvmt_cv32e40p_test_randvars.sv",
        "verif/core-v-verif/cv32e40p/tests/uvmt/bin/test_template/test_template.sv",
        "verif/core-v-verif/cv32e40p/tests/uvmt/compliance-tests/uvmt_cv32e40p_firmware_test.sv",
        "verif/core-v-verif/cv32e40p/tests/uvmt/vseq/uvmt_cv32e40p_vseq_lib.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_asm_program_gen.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_compressed_instr.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_debug_rom_gen.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_fencei_instr_lib.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_instr_base_test.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_instr_gen_config.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_instr_gen_tb_top.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_instr_test_pkg.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_pma_cfg.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_pma_instr_lib.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_privil_reg.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/cv32e40s_privileged_common_seq.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/ldgen/cv32e40s_ldgen.sv",
        "verif/core-v-verif/cv32e40s/env/corev-dv/target/cv32e40s/riscv_core_setting.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvma_cv32e40s_core_cntrl_agent.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvma_cv32e40s_core_cntrl_cntxt.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvma_cv32e40s_core_cntrl_drv.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_buserr_sb.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_cfg.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_cntxt.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_constants.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_core_cntrl_if.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_core_sb.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_env.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_macros.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_pkg.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_prd.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_sb.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_tdefs.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/uvme_cv32e40s_vsqr.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/cov/uvme_counters_covg.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/cov/uvme_cv32e40s_cov_model.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/cov/uvme_debug_covg.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/cov/uvme_exceptions_covg.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/cov/uvme_interrupt_covg.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_base_vseq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_core_cntrl_base_seq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_core_cntrl_fetch_toggle_seq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_interrupt_noise_vseq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_random_debug_bootset_vseq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_random_debug_reset_vseq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_random_debug_vseq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_reset_vseq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_vp_debug_control_seq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_vp_fencei_tamper_seq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_vp_interrupt_timer_seq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_vp_sig_writer_seq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_vp_status_flags_seq.sv",
        "verif/core-v-verif/cv32e40s/env/uvme/vseq/uvme_cv32e40s_vseq_lib.sv",
        "verif/core-v-verif/cv32e40s/sim/tools/mcy/alu_div/miter.sv",
        "verif/core-v-verif/cv32e40s/sim/tools/mcy/alu_div/riscv_alu_div_mutated_wrapper.sv",
        "verif/core-v-verif/cv32e40s/tb/core/cv32e40s_tb_wrapper.sv",
        "verif/core-v-verif/cv32e40s/tb/core/dp_ram.sv",
        "verif/core-v-verif/cv32e40s/tb/core/mm_ram.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_top.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_top_verilator.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_riscv/riscv_gnt_stall.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_riscv/riscv_perturbation.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_riscv/riscv_random_interrupt_generator.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_riscv/riscv_random_stall.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_riscv/riscv_rvalid_stall.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_riscv/riscv_simchecker.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_riscv/tb_riscv_core.sv",
        "verif/core-v-verif/cv32e40s/tb/core/tb_riscv/include/perturbation_defines.sv",
        "verif/core-v-verif/cv32e40s/tb/ldgen/ldgen_tb.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_constants.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_debug_assert.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_dut_chk.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_dut_wrap.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_fencei_assert.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_integration_assert.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_interrupt_assert.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_iss_wrap.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_macros.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_pkg.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_rvvi_handcar.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_tb.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_tb_ifs.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_tdefs.sv",
        "verif/core-v-verif/cv32e40s/tb/uvmt/uvmt_cv32e40s_uvm_macros_inc.sv",
        "verif/core-v-verif/cv32e40s/tests/uvmt/base-tests/uvmt_cv32e40s_base_test.sv",
        "verif/core-v-verif/cv32e40s/tests/uvmt/base-tests/uvmt_cv32e40s_base_test_workarounds.sv",
        "verif/core-v-verif/cv32e40s/tests/uvmt/base-tests/uvmt_cv32e40s_test_cfg.sv",
        "verif/core-v-verif/cv32e40s/tests/uvmt/bin/test_template/test_template.sv",
        "verif/core-v-verif/cv32e40s/tests/uvmt/compliance-tests/uvmt_cv32e40s_firmware_test.sv",
        "verif/core-v-verif/cv32e40s/tests/uvmt/vseq/uvmt_cv32e40s_vseq_lib.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_asm_program_gen.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_compressed_instr.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_debug_rom_gen.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_fencei_instr_lib.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_instr_base_test.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_instr_gen_config.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_instr_gen_tb_top.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_instr_test_pkg.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_pma_cfg.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_pma_instr_lib.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_privil_reg.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/cv32e40x_privileged_common_seq.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/ldgen/cv32e40x_ldgen.sv",
        "verif/core-v-verif/cv32e40x/env/corev-dv/target/cv32e40x/riscv_core_setting.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvma_cv32e40x_core_cntrl_agent.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvma_cv32e40x_core_cntrl_cntxt.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvma_cv32e40x_core_cntrl_drv.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_buserr_sb.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_cfg.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_cntxt.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_constants.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_core_cntrl_if.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_core_sb.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_env.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_macros.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_pkg.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_prd.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_sb.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_tdefs.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/uvme_cv32e40x_vsqr.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/cov/uvme_counters_covg.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/cov/uvme_cv32e40x_cov_model.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/cov/uvme_debug_covg.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/cov/uvme_exceptions_covg.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/cov/uvme_interrupt_covg.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_base_vseq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_core_cntrl_base_seq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_core_cntrl_fetch_toggle_seq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_interrupt_noise_vseq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_random_debug_bootset_vseq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_random_debug_reset_vseq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_random_debug_vseq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_reset_vseq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_vp_debug_control_seq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_vp_fencei_tamper_seq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_vp_interrupt_timer_seq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_vp_sig_writer_seq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_vp_status_flags_seq.sv",
        "verif/core-v-verif/cv32e40x/env/uvme/vseq/uvme_cv32e40x_vseq_lib.sv",
        "verif/core-v-verif/cv32e40x/sim/tools/mcy/alu_div/miter.sv",
        "verif/core-v-verif/cv32e40x/sim/tools/mcy/alu_div/riscv_alu_div_mutated_wrapper.sv",
        "verif/core-v-verif/cv32e40x/tb/core/cv32e40x_tb_wrapper.sv",
        "verif/core-v-verif/cv32e40x/tb/core/dp_ram.sv",
        "verif/core-v-verif/cv32e40x/tb/core/mm_ram.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_top.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_top_verilator.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_riscv/riscv_gnt_stall.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_riscv/riscv_perturbation.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_riscv/riscv_random_interrupt_generator.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_riscv/riscv_random_stall.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_riscv/riscv_rvalid_stall.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_riscv/riscv_simchecker.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_riscv/tb_riscv_core.sv",
        "verif/core-v-verif/cv32e40x/tb/core/tb_riscv/include/perturbation_defines.sv",
        "verif/core-v-verif/cv32e40x/tb/ldgen/ldgen_tb.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_constants.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_debug_assert.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_dut_chk.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_dut_wrap.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_fencei_assert.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_integration_assert.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_interrupt_assert.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_iss_wrap.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_macros.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_pkg.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_rvvi_handcar.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_tb.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_tb_ifs.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_tdefs.sv",
        "verif/core-v-verif/cv32e40x/tb/uvmt/uvmt_cv32e40x_uvm_macros_inc.sv",
        "verif/core-v-verif/cv32e40x/tests/uvmt/base-tests/uvmt_cv32e40x_base_test.sv",
        "verif/core-v-verif/cv32e40x/tests/uvmt/base-tests/uvmt_cv32e40x_base_test_workarounds.sv",
        "verif/core-v-verif/cv32e40x/tests/uvmt/base-tests/uvmt_cv32e40x_test_cfg.sv",
        "verif/core-v-verif/cv32e40x/tests/uvmt/bin/test_template/test_template.sv",
        "verif/core-v-verif/cv32e40x/tests/uvmt/compliance-tests/uvmt_cv32e40x_firmware_test.sv",
        "verif/core-v-verif/cv32e40x/tests/uvmt/vseq/uvmt_cv32e40x_vseq_lib.sv",
        "verif/core-v-verif/lib/corev-dv/corev_asm_program_gen.sv",
        "verif/core-v-verif/lib/corev-dv/corev_directive_instr.sv",
        "verif/core-v-verif/lib/corev-dv/corev_instr_base_test.sv",
        "verif/core-v-verif/lib/corev-dv/corev_instr_test_pkg.sv",
        "verif/core-v-verif/lib/corev-dv/corev_report_server.sv",
        "verif/core-v-verif/lib/corev-dv/instr_lib/corev_compressed_load_store_stress_instr_stream.sv",
        "verif/core-v-verif/lib/corev-dv/instr_lib/corev_compressed_load_store_wfi_stress_instr_stream.sv",
        "verif/core-v-verif/lib/corev-dv/instr_lib/corev_ecall_instr_stream.sv",
        "verif/core-v-verif/lib/corev-dv/instr_lib/corev_interrupt_csr_instr_stream.sv",
        "verif/core-v-verif/lib/corev-dv/instr_lib/corev_interrupt_csr_wfi_instr_stream.sv",
        "verif/core-v-verif/lib/corev-dv/instr_lib/corev_jal_wfi_instr.sv",
        "verif/core-v-verif/lib/corev-dv/instr_lib/corev_jalr_wfi_instr.sv",
        "verif/core-v-verif/lib/corev-dv/instr_lib/corev_nop_instr.sv",
        "verif/core-v-verif/lib/corev-dv/instr_lib/corev_xori_not_instr.sv",
        "verif/core-v-verif/lib/cv_dv_utils/python/param_sweeper/example/param_sweeper_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/python/param_sweeper/example/tb.sv",
        "verif/core-v-verif/lib/cv_dv_utils/sv/beh_pll/generic_beh_pll.sv",
        "verif/core-v-verif/lib/cv_dv_utils/sv/beh_rand_delay/beh_rand_delay.sv",
        "verif/core-v-verif/lib/cv_dv_utils/sv/beh_rand_delay/testbench/beh_rand_delay_tb.sv",
        "verif/core-v-verif/lib/cv_dv_utils/sv/x_filter/x_filter.sv",
        "verif/core-v-verif/lib/cv_dv_utils/sv/x_filter/testbench/x_filter_tb.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/axi_superset_agent/axi_superset_if.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/axi_superset_agent/axi_superset_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/bp_gen/bp_driver_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/bp_gen/bp_vif.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/bp_gen/bp_vif_xrtl_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/clock_gen/clock_driver_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/clock_gen/clock_vif_xrtl_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/clock_gen/xrtl_clock_vif.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/clock_mon/clock_mon_vif_xrtl_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/clock_mon/clock_monitor_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/clock_mon/xrtl_clock_mon_vif.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/generic_agent/generic_agent_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/generic_agent/generic_if.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/memory_partition/memory_partitions_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/memory_rsp_model/memory_response_if.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/memory_rsp_model/memory_response_model_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/memory_rsp_model/axi2mem/axi2mem_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/memory_rsp_model/axi2mem/axi_intf.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/memory_shadow/memory_shadow_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/perf_mon/perf_mon_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/pulse_gen/pulse_gen_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/pulse_gen/pulse_if.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/reset_gen/reset_driver_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/reset_gen/reset_vif_xrtl_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/reset_gen/xrtl_reset_vif.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/unix_utils/tb.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/unix_utils/unix_utils_pkg.sv",
        "verif/core-v-verif/lib/cv_dv_utils/uvm/watchdog/watchdog_pkg.sv",
        "verif/core-v-verif/lib/mem_region_gen/pma_adapted_mem_region_gen.sv",
        "verif/core-v-verif/lib/sim_libs/cluster_clock_gating.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/uvma_axi_ar_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/uvma_axi_aw_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/uvma_axi_b_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/uvma_axi_intf.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/uvma_axi_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/uvma_axi_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/uvma_axi_r_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/uvma_axi_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/uvma_axi_w_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_seq_item_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_vseq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_vsqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_ar_agent/uvma_axi_ar_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_ar_agent/uvma_axi_ar_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_ar_agent/uvma_axi_ar_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_ar_agent/uvma_axi_ar_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_aw_agent/uvma_axi_aw_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_aw_agent/uvma_axi_aw_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_aw_agent/uvma_axi_aw_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_aw_agent/uvma_axi_aw_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_b_agent/uvma_axi_b_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_b_agent/uvma_axi_b_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_b_agent/uvma_axi_b_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_b_agent/uvma_axi_b_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_r_agent/uvma_axi_r_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_r_agent/uvma_axi_r_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_r_agent/uvma_axi_r_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_r_agent/uvma_axi_r_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_w_agent/uvma_axi_w_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_w_agent/uvma_axi_w_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_w_agent/uvma_axi_w_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/comps/uvma_axi_w_agent/uvma_axi_w_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/obj/uvma_axi_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/obj/uvma_axi_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_ar_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_ar_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_aw_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_aw_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_b_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_b_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_base_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_fw_preload_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_r_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_r_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_seq_lib.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_w_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi/src/seq/uvma_axi_w_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_amo_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_ar_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_aw_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_b_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_intf.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_r_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/uvma_axi_w_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/comps/uvma_axi_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/comps/uvma_axi_amo_synchronizer.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/comps/uvma_axi_covg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/comps/uvma_axi_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/comps/uvma_axi_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/comps/uvma_axi_seq_item_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/comps/uvma_axi_synchronizer.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/comps/uvma_axi_vseq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/comps/uvma_axi_vsqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/obj/pure_agent_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/obj/uvma_axi_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/obj/uvma_axi_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/seq/uvma_axi_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/seq/uvma_axi_fw_preload_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/seq/uvma_axi_seq_lib.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/seq/uvma_axi_slv_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/seq/uvma_axi_transaction.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_axi5/src/seq/uvma_axi_transaction_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_if.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_if_chk.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_mon_trn.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/uvma_clknrst_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/cov/uvma_clknrst_cov_model.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/seq/uvma_clknrst_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/seq/uvma_clknrst_restart_clk_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/seq/uvma_clknrst_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/seq/uvma_clknrst_seq_item_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/seq/uvma_clknrst_seq_lib.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_clknrst/seq/uvma_clknrst_stop_clk_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_pma_region.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_utils.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/seq/uvma_core_cntrl_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/uvma_cvxif_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/uvma_cvxif_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/uvma_cvxif_intf.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/uvma_cvxif_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/uvma_cvxif_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/uvma_cvxif_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/comps/uvma_cvxif_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/comps/uvma_cvxif_cov_model.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/comps/uvma_cvxif_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/comps/uvma_cvxif_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/comps/uvma_cvxif_vsqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/obj/uvma_cvxif_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/obj/uvma_cvxif_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/seq/uvma_cvxif_req_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_cvxif/src/seq/uvma_cvxif_resp_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_if.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_if_chk.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_mon_trn.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/uvma_debug_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/cov/uvma_debug_cov_model.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/seq/uvma_debug_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/seq/uvma_debug_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/seq/uvma_debug_seq_item_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_debug/seq/uvma_debug_seq_lib.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_if.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/uvma_fencei_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_fencei/seq/uvma_fencei_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_if.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_mon_trn.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/uvma_interrupt_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/cov/uvma_interrupt_cov_model.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/seq/uvma_interrupt_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/seq/uvma_interrupt_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/seq/uvma_interrupt_seq_item_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_interrupt/seq/uvma_interrupt_seq_lib.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_instr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_mon_trn.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/uvma_isacov_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_isacov/cov/uvma_isacov_cov_model.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/uvma_obi_memory_1p2_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/uvma_obi_memory_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/uvma_obi_memory_assert_if_wrp.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/uvma_obi_memory_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/uvma_obi_memory_if.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/uvma_obi_memory_if_chkr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/uvma_obi_memory_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/uvma_obi_memory_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/uvma_obi_memory_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/comps/uvma_obi_memory_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/comps/uvma_obi_memory_cov_model.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/comps/uvma_obi_memory_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/comps/uvma_obi_memory_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/comps/uvma_obi_memory_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/comps/uvma_obi_memory_seq_item_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/comps/uvma_obi_memory_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/obj/uvma_obi_memory_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/obj/uvma_obi_memory_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/obj/uvma_obi_memory_mon_trn.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/obj/uvma_obi_memory_reg_adapter.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_base_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_fw_preload_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_mstr_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_mstr_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_seq_lib.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_slv_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_slv_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_slv_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_storage_slv_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_vp_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_vp_cycle_counter_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_vp_debug_control_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_vp_directed_slv_resp_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_vp_interrupt_timer_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_vp_rand_num_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_vp_sig_writer_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_obi_memory/src/seq/uvma_obi_memory_vp_virtual_printer_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/examples/instantiation.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/examples/sequence.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/uvma_pma_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/uvma_pma_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/uvma_pma_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/uvma_pma_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/comps/uvma_pma_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/comps/uvma_pma_cov_model.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/comps/uvma_pma_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/comps/uvma_pma_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/comps/uvma_pma_region_cov_model.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/comps/uvma_pma_sb.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/obj/uvma_pma_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/obj/uvma_pma_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_pma/src/obj/uvma_pma_mon_trn.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_if.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_if_chk.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_mon_trn.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/uvma_reset_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/cov/uvma_reset_cov_model.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/seq/uvma_reset_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/seq/uvma_reset_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/seq/uvma_reset_seq_item_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_reset/seq/uvma_reset_seq_lib.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_assert.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_csr_if.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_instr_if.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_instr_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/uvma_rvfi_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/seq/uvma_rvfi_csr_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/seq/uvma_rvfi_instr_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvfi/seq/uvma_rvfi_instr_table_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_mem_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_sqr.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_state_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/uvma_rvvi_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/seq/uvma_rvvi_base_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/seq/uvma_rvvi_control_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/seq/uvma_rvvi_control_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi/seq/uvma_rvvi_state_seq_item.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/uvma_rvvi_ovpsim_agent.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/uvma_rvvi_ovpsim_cfg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/uvma_rvvi_ovpsim_cntxt.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/uvma_rvvi_ovpsim_constants.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/uvma_rvvi_ovpsim_drv.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/uvma_rvvi_ovpsim_macros.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/uvma_rvvi_ovpsim_pkg.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/uvma_rvvi_ovpsim_state_mon.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/uvma_rvvi_ovpsim_tdefs.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/seq/uvma_rvvi_ovpsim_control_seq.sv",
        "verif/core-v-verif/lib/uvm_agents/uvma_rvvi_ovpsim/seq/uvma_rvvi_ovpsim_control_seq_item.sv",
        "verif/core-v-verif/lib/uvm_components/uvmc_rvfi_reference_model/rvfi_spike.sv",
        "verif/core-v-verif/lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_reference_model.sv",
        "verif/core-v-verif/lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_reference_model_pkg.sv",
        "verif/core-v-verif/lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_reference_model_utils.sv",
        "verif/core-v-verif/lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_spike.sv",
        "verif/core-v-verif/lib/uvm_components/uvmc_rvfi_scoreboard/uvmc_rvfi_scoreboard.sv",
        "verif/core-v-verif/lib/uvm_components/uvmc_rvfi_scoreboard/uvmc_rvfi_scoreboard_pkg.sv",
        "verif/core-v-verif/lib/uvm_components/uvmc_rvfi_scoreboard/uvmc_rvfi_scoreboard_utils.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_hrtbt/uvml_hrtbt_constants.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_hrtbt/uvml_hrtbt_macros.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_hrtbt/uvml_hrtbt_mon.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_hrtbt/uvml_hrtbt_pkg.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_hrtbt/uvml_hrtbt_tdefs.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_constants.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_macros.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_mon_trn_logger.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_pkg.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_reg_logger_cbs.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_reg_logger_json_cbs.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_rs_json.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_rs_text.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_seq_item_logger.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_logs/uvml_logs_tdefs.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_mem/uvml_mem.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_mem/uvml_mem_constants.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_mem/uvml_mem_macros.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_mem/uvml_mem_pkg.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_mem/uvml_mem_tdefs.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_sb/uvml_sb_cfg.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_sb/uvml_sb_cntxt.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_sb/uvml_sb_constants.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_sb/uvml_sb_macros.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_sb/uvml_sb_pkg.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_sb/uvml_sb_simplex.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_sb/uvml_sb_tdefs.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_trn/uvml_trn_constants.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_trn/uvml_trn_macros.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_trn/uvml_trn_mon_trn.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_trn/uvml_trn_pkg.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_trn/uvml_trn_seq_item.sv",
        "verif/core-v-verif/lib/uvm_libs/uvml_trn/uvml_trn_tdefs.sv",
        "verif/core-v-verif/vendor_lib/imperas/design/monitor.sv",
        "verif/core-v-verif/vendor_lib/imperas/design/ram.sv",
        "verif/core-v-verif/vendor_lib/imperas/design/typedefs.sv",
        "verif/core-v-verif/vendor_lib/imperas/imperas_DV_COREV/sv/imperas_CV32.sv",
        "verif/env/corev-dv/cva6_asm_program_gen.sv",
        "verif/env/corev-dv/cva6_ecall_instr_stream.sv",
        "verif/env/corev-dv/cva6_illegal_instr.sv",
        "verif/env/corev-dv/cva6_instr_base_test.sv",
        "verif/env/corev-dv/cva6_instr_gen_config.sv",
        "verif/env/corev-dv/cva6_instr_gen_tb_top.sv",
        "verif/env/corev-dv/cva6_instr_hazard_test.sv",
        "verif/env/corev-dv/cva6_instr_sequence.sv",
        "verif/env/corev-dv/cva6_instr_test_pkg.sv",
        "verif/env/corev-dv/cva6_load_store_instr_lib.sv",
        "verif/env/corev-dv/cva6_reg_hazard_stream.sv",
        "verif/env/corev-dv/cva6_signature_pkg.sv",
        "verif/env/corev-dv/cva6_unsupported_instr.sv",
        "verif/env/corev-dv/custom/cvxif_custom_instr.sv",
        "verif/env/corev-dv/custom/riscv_custom_instr_enum.sv",
        "verif/env/corev-dv/custom/riscv_zcb_instr.sv",
        "verif/env/corev-dv/custom/riscv_zcmp_instr.sv",
        "verif/env/corev-dv/custom/riscv_zicond_instr.sv",
        "verif/env/corev-dv/custom/rv32x_instr.sv",
        "verif/env/corev-dv/custom/rv32zcb_instr.sv",
        "verif/env/corev-dv/custom/rv32zcmp_instr.sv",
        "verif/env/corev-dv/custom/rv32zicond_instr.sv",
        "verif/env/corev-dv/custom/rv64zcb_instr.sv",
        "verif/env/corev-dv/target/rv32imac/riscv_core_setting.sv",
        "verif/env/corev-dv/target/rv32imcb/riscv_core_setting.sv",
        "verif/env/corev-dv/target/rv64gc/riscv_core_setting.sv",
        "verif/env/corev-dv/target/rv64imafdc/riscv_core_setting.sv",
        "verif/env/uvme/uvma_cva6_core_cntrl_agent.sv",
        "verif/env/uvme/uvma_cva6_core_cntrl_cntxt.sv",
        "verif/env/uvme/uvma_cva6_core_cntrl_drv.sv",
        "verif/env/uvme/uvme_cva6_cfg.sv",
        "verif/env/uvme/uvme_cva6_cntxt.sv",
        "verif/env/uvme/uvme_cva6_constants.sv",
        "verif/env/uvme/uvme_cva6_core_cntrl_if.sv",
        "verif/env/uvme/uvme_cva6_env.sv",
        "verif/env/uvme/uvme_cva6_macros.sv",
        "verif/env/uvme/uvme_cva6_pkg.sv",
        "verif/env/uvme/uvme_cva6_prd.sv",
        "verif/env/uvme/uvme_cva6_sb.sv",
        "verif/env/uvme/uvme_cva6_tdefs.sv",
        "verif/env/uvme/uvme_cva6_vsqr.sv",
        "verif/env/uvme/uvml_mem_vp.sv",
        "verif/env/uvme/cov/uvme_axi_covg.sv",
        "verif/env/uvme/cov/uvme_axi_ext_covg.sv",
        "verif/env/uvme/cov/uvme_cva6_config_covg.sv",
        "verif/env/uvme/cov/uvme_cva6_cov_model.sv",
        "verif/env/uvme/cov/uvme_cvxif_covg.sv",
        "verif/env/uvme/cov/uvme_exception_covg.sv",
        "verif/env/uvme/cov/uvme_illegal_instr_covg.sv",
        "verif/env/uvme/cov/uvme_interrupt_covg.sv",
        "verif/env/uvme/cov/uvme_isa_covg.sv",
        "verif/env/uvme/cvxif_vseq/uvme_cvxif_base_vseq.sv",
        "verif/env/uvme/cvxif_vseq/uvme_cvxif_vseq.sv",
        "verif/env/uvme/reg/cva6_csr_reg_adapter.sv",
        "verif/env/uvme/reg/cva6_csr_reg_block.sv",
        "verif/env/uvme/reg/cva6_csr_reg_file.sv",
        "verif/env/uvme/reg/cva6_csr_reg_predictor.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_agent.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_cfg.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_cntxt.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_constants.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_drv.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_if.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_macros.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_mon.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_pkg.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_sqr.sv",
        "verif/env/uvme/uvma_interrupt/uvma_interrupt_tdefs.sv",
        "verif/env/uvme/uvma_interrupt/cov/uvma_interrupt_cov_model.sv",
        "verif/env/uvme/uvma_interrupt/seq/uvma_interrupt_base_seq.sv",
        "verif/env/uvme/uvma_interrupt/seq/uvma_interrupt_seq.sv",
        "verif/env/uvme/uvma_interrupt/seq/uvma_interrupt_seq_item.sv",
        "verif/env/uvme/vseq/uvme_axi_fw_preload_seq.sv",
        "verif/env/uvme/vseq/uvme_cva6_base_vseq.sv",
        "verif/env/uvme/vseq/uvme_cva6_reset_vseq.sv",
        "verif/env/uvme/vseq/uvme_cva6_vseq_lib.sv",
        "verif/sim/dv/src/riscv_amo_instr_lib.sv",
        "verif/sim/dv/src/riscv_asm_program_gen.sv",
        "verif/sim/dv/src/riscv_callstack_gen.sv",
        "verif/sim/dv/src/riscv_data_page_gen.sv",
        "verif/sim/dv/src/riscv_debug_rom_gen.sv",
        "verif/sim/dv/src/riscv_directed_instr_lib.sv",
        "verif/sim/dv/src/riscv_illegal_instr.sv",
        "verif/sim/dv/src/riscv_instr_cover_group.sv",
        "verif/sim/dv/src/riscv_instr_gen_config.sv",
        "verif/sim/dv/src/riscv_instr_pkg.sv",
        "verif/sim/dv/src/riscv_instr_sequence.sv",
        "verif/sim/dv/src/riscv_instr_stream.sv",
        "verif/sim/dv/src/riscv_load_store_instr_lib.sv",
        "verif/sim/dv/src/riscv_loop_instr.sv",
        "verif/sim/dv/src/riscv_page_table.sv",
        "verif/sim/dv/src/riscv_page_table_entry.sv",
        "verif/sim/dv/src/riscv_page_table_exception_cfg.sv",
        "verif/sim/dv/src/riscv_page_table_list.sv",
        "verif/sim/dv/src/riscv_pmp_cfg.sv",
        "verif/sim/dv/src/riscv_privil_reg.sv",
        "verif/sim/dv/src/riscv_privileged_common_seq.sv",
        "verif/sim/dv/src/riscv_pseudo_instr.sv",
        "verif/sim/dv/src/riscv_reg.sv",
        "verif/sim/dv/src/riscv_signature_pkg.sv",
        "verif/sim/dv/src/riscv_vector_cfg.sv",
        "verif/sim/dv/src/isa/riscv_amo_instr.sv",
        "verif/sim/dv/src/isa/riscv_b_instr.sv",
        "verif/sim/dv/src/isa/riscv_compressed_instr.sv",
        "verif/sim/dv/src/isa/riscv_csr_instr.sv",
        "verif/sim/dv/src/isa/riscv_floating_point_instr.sv",
        "verif/sim/dv/src/isa/riscv_instr.sv",
        "verif/sim/dv/src/isa/riscv_vector_instr.sv",
        "verif/sim/dv/src/isa/riscv_zba_instr.sv",
        "verif/sim/dv/src/isa/riscv_zbb_instr.sv",
        "verif/sim/dv/src/isa/riscv_zbc_instr.sv",
        "verif/sim/dv/src/isa/riscv_zbs_instr.sv",
        "verif/sim/dv/src/isa/rv128c_instr.sv",
        "verif/sim/dv/src/isa/rv32a_instr.sv",
        "verif/sim/dv/src/isa/rv32b_instr.sv",
        "verif/sim/dv/src/isa/rv32c_instr.sv",
        "verif/sim/dv/src/isa/rv32d_instr.sv",
        "verif/sim/dv/src/isa/rv32dc_instr.sv",
        "verif/sim/dv/src/isa/rv32f_instr.sv",
        "verif/sim/dv/src/isa/rv32fc_instr.sv",
        "verif/sim/dv/src/isa/rv32i_instr.sv",
        "verif/sim/dv/src/isa/rv32m_instr.sv",
        "verif/sim/dv/src/isa/rv32v_instr.sv",
        "verif/sim/dv/src/isa/rv32zba_instr.sv",
        "verif/sim/dv/src/isa/rv32zbb_instr.sv",
        "verif/sim/dv/src/isa/rv32zbc_instr.sv",
        "verif/sim/dv/src/isa/rv32zbs_instr.sv",
        "verif/sim/dv/src/isa/rv64a_instr.sv",
        "verif/sim/dv/src/isa/rv64b_instr.sv",
        "verif/sim/dv/src/isa/rv64c_instr.sv",
        "verif/sim/dv/src/isa/rv64d_instr.sv",
        "verif/sim/dv/src/isa/rv64f_instr.sv",
        "verif/sim/dv/src/isa/rv64i_instr.sv",
        "verif/sim/dv/src/isa/rv64m_instr.sv",
        "verif/sim/dv/src/isa/rv64zba_instr.sv",
        "verif/sim/dv/src/isa/rv64zbb_instr.sv",
        "verif/sim/dv/src/isa/custom/riscv_custom_instr.sv",
        "verif/sim/dv/src/isa/custom/riscv_custom_instr_enum.sv",
        "verif/sim/dv/src/isa/custom/rv32x_instr.sv",
        "verif/sim/dv/src/isa/custom/rv64x_instr.sv",
        "verif/sim/dv/target/ml/riscv_core_setting.sv",
        "verif/sim/dv/target/multi_harts/riscv_core_setting.sv",
        "verif/sim/dv/target/rv32i/riscv_core_setting.sv",
        "verif/sim/dv/target/rv32imafdc/riscv_core_setting.sv",
        "verif/sim/dv/target/rv32imc/riscv_core_setting.sv",
        "verif/sim/dv/target/rv32imc_sv32/riscv_core_setting.sv",
        "verif/sim/dv/target/rv32imcb/riscv_core_setting.sv",
        "verif/sim/dv/target/rv64gc/riscv_core_setting.sv",
        "verif/sim/dv/target/rv64gcv/riscv_core_setting.sv",
        "verif/sim/dv/target/rv64imafdc/riscv_core_setting.sv",
        "verif/sim/dv/target/rv64imc/riscv_core_setting.sv",
        "verif/sim/dv/target/rv64imcb/riscv_core_setting.sv",
        "verif/sim/dv/test/riscv_instr_base_test.sv",
        "verif/sim/dv/test/riscv_instr_cov_test.sv",
        "verif/sim/dv/test/riscv_instr_gen_tb_top.sv",
        "verif/sim/dv/test/riscv_instr_test.sv",
        "verif/sim/dv/test/riscv_instr_test_lib.sv",
        "verif/sim/dv/test/riscv_instr_test_pkg.sv",
        "verif/tb/core/uvma_core_cntrl_pkg.sv",
        "verif/tb/core/uvma_cva6pkg_utils.sv",
        "verif/tb/core/uvma_cva6pkg_utils_pkg.sv",
        "verif/tb/core/uvma_rvfi_pkg.sv",
        "verif/tb/core/uvmc_rvfi_reference_model_pkg.sv",
        "verif/tb/core/uvmc_rvfi_scoreboard_pkg.sv",
        "verif/tb/core/tb_components/axi_master_connect.sv",
        "verif/tb/uvmt/cva6_tb_wrapper.sv",
        "verif/tb/uvmt/uvmt_axi_assert.sv",
        "verif/tb/uvmt/uvmt_axi_switch_intf.sv",
        "verif/tb/uvmt/uvmt_cva6_axi_assert.sv",
        "verif/tb/uvmt/uvmt_cva6_constants.sv",
        "verif/tb/uvmt/uvmt_cva6_dut_wrap.sv",
        "verif/tb/uvmt/uvmt_cva6_macros.sv",
        "verif/tb/uvmt/uvmt_cva6_pkg.sv",
        "verif/tb/uvmt/uvmt_cva6_tb.sv",
        "verif/tb/uvmt/uvmt_cva6_tb_ifs.sv",
        "verif/tb/uvmt/uvmt_cva6_tdefs.sv",
        "verif/tb/uvmt/uvmt_default_inputs_intf.sv",
        "verif/tests/uvmt/base-tests/uvmt_cva6_base_test.sv",
        "verif/tests/uvmt/base-tests/uvmt_cva6_test_cfg.sv",
        "verif/tests/uvmt/compliance-tests/uvmt_cva6_firmware_test.sv",
        "verif/tests/uvmt/vseq/uvmt_cva6_vseq_lib.sv"
    ],
    "files": [
        "corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter.v",
        "corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v",
        "corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v",
        "common/local/util/find_first_one.sv",
        "common/local/util/hpdcache_sram_1rw.sv",
        "common/local/util/hpdcache_sram_wbyteenable_1rw.sv",
        "common/local/util/instr_tracer.sv",
        "common/local/util/sram.sv",
        "common/local/util/sram_cache.sv",
        "common/local/util/tc_sram_fpga_wrapper.sv",
        "common/local/util/tc_sram_wrapper.sv",
        "common/local/util/tc_sram_wrapper_cache_techno.sv",
        "core/acc_dispatcher.sv",
        "core/alu.sv",
        "core/amo_buffer.sv",
        "core/ariane_regfile.sv",
        "core/ariane_regfile_ff.sv",
        "core/ariane_regfile_fpga.sv",
        "core/axi_shim.sv",
        "core/branch_unit.sv",
        "core/commit_stage.sv",
        "core/compressed_decoder.sv",
        "core/controller.sv",
        "core/csr_buffer.sv",
        "core/csr_regfile.sv",
        "core/cva6.sv",
        "core/cva6_accel_first_pass_decoder_stub.sv",
        "core/cva6_fifo_v3.sv",
        "core/cva6_rvfi.sv",
        "core/cva6_rvfi_probes.sv",
        "core/cvxif_compressed_if_driver.sv",
        "core/cvxif_fu.sv",
        "core/cvxif_issue_register_commit_if_driver.sv",
        "core/decoder.sv",
        "core/ex_stage.sv",
        "core/fpu_wrap.sv",
        "core/id_stage.sv",
        "core/instr_realign.sv",
        "core/issue_read_operands.sv",
        "core/issue_stage.sv",
        "core/load_store_unit.sv",
        "core/load_unit.sv",
        "core/lsu_bypass.sv",
        "core/macro_decoder.sv",
        "core/mult.sv",
        "core/multiplier.sv",
        "core/perf_counters.sv",
        "core/scoreboard.sv",
        "core/serdiv.sv",
        "core/store_buffer.sv",
        "core/store_unit.sv",
        "core/zcmt_decoder.sv",
        "core/cache_subsystem/amo_alu.sv",
        "core/cache_subsystem/axi_adapter.sv",
        "core/cache_subsystem/cache_ctrl.sv",
        "core/cache_subsystem/cva6_hpdcache_if_adapter.sv",
        "core/cache_subsystem/cva6_hpdcache_subsystem.sv",
        "core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv",
        "core/cache_subsystem/cva6_hpdcache_wrapper.sv",
        "core/cache_subsystem/cva6_icache.sv",
        "core/cache_subsystem/cva6_icache_axi_wrapper.sv",
        "core/cache_subsystem/miss_handler.sv",
        "core/cache_subsystem/std_cache_subsystem.sv",
        "core/cache_subsystem/std_nbdcache.sv",
        "core/cache_subsystem/tag_cmp.sv",
        "core/cache_subsystem/wt_axi_adapter.sv",
        "core/cache_subsystem/wt_cache_subsystem.sv",
        "core/cache_subsystem/wt_dcache.sv",
        "core/cache_subsystem/wt_dcache_ctrl.sv",
        "core/cache_subsystem/wt_dcache_mem.sv",
        "core/cache_subsystem/wt_dcache_missunit.sv",
        "core/cache_subsystem/wt_dcache_wbuffer.sv",
        "core/cache_subsystem/wt_l15_adapter.sv",
        "core/cache_subsystem/hpdcache/rtl/lint/hpdcache_lint.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_flush.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_plru.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_random.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_resize.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_decoder.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg_initialized.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/macros/blackbox/hpdcache_sram_1rw.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/macros/blackbox/hpdcache_sram_wbyteenable_1rw.sv",
        "core/cache_subsystem/hpdcache/rtl/src/common/macros/blackbox/hpdcache_sram_wmask_1rw.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv",
        "core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv",
        "core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv",
        "core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_l15_req_arbiter.sv",
        "core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_l15_resp_demux.sv",
        "core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv",
        "core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv",
        "core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv",
        "core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv",
        "core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv",
        "core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv",
        "core/cva6_mmu/cva6_mmu.sv",
        "core/cva6_mmu/cva6_ptw.sv",
        "core/cva6_mmu/cva6_shared_tlb.sv",
        "core/cva6_mmu/cva6_tlb.sv",
        "core/cvfpu/src/fpnew_cast_multi.sv",
        "core/cvfpu/src/fpnew_classifier.sv",
        "core/cvfpu/src/fpnew_divsqrt_multi.sv",
        "core/cvfpu/src/fpnew_fma.sv",
        "core/cvfpu/src/fpnew_fma_multi.sv",
        "core/cvfpu/src/fpnew_noncomp.sv",
        "core/cvfpu/src/fpnew_opgroup_block.sv",
        "core/cvfpu/src/fpnew_opgroup_fmt_slice.sv",
        "core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv",
        "core/cvfpu/src/fpnew_pkg.sv",
        "core/cvfpu/src/fpnew_rounding.sv",
        "core/cvfpu/src/fpnew_top.sv",
        "core/cvfpu/src/common_cells/formal/counter_properties.sv",
        "core/cvfpu/src/common_cells/formal/fall_through_register_properties.sv",
        "core/cvfpu/src/common_cells/formal/fifo_v3_properties.sv",
        "core/cvfpu/src/common_cells/src/addr_decode.sv",
        "core/cvfpu/src/common_cells/src/binary_to_gray.sv",
        "core/cvfpu/src/common_cells/src/cb_filter.sv",
        "core/cvfpu/src/common_cells/src/cb_filter_pkg.sv",
        "core/cvfpu/src/common_cells/src/cdc_2phase.sv",
        "core/cvfpu/src/common_cells/src/cdc_fifo_2phase.sv",
        "core/cvfpu/src/common_cells/src/cdc_fifo_gray.sv",
        "core/cvfpu/src/common_cells/src/cf_math_pkg.sv",
        "core/cvfpu/src/common_cells/src/clk_div.sv",
        "core/cvfpu/src/common_cells/src/counter.sv",
        "core/cvfpu/src/common_cells/src/delta_counter.sv",
        "core/cvfpu/src/common_cells/src/ecc_decode.sv",
        "core/cvfpu/src/common_cells/src/ecc_encode.sv",
        "core/cvfpu/src/common_cells/src/ecc_pkg.sv",
        "core/cvfpu/src/common_cells/src/edge_detect.sv",
        "core/cvfpu/src/common_cells/src/edge_propagator.sv",
        "core/cvfpu/src/common_cells/src/edge_propagator_rx.sv",
        "core/cvfpu/src/common_cells/src/edge_propagator_tx.sv",
        "core/cvfpu/src/common_cells/src/exp_backoff.sv",
        "core/cvfpu/src/common_cells/src/fall_through_register.sv",
        "core/cvfpu/src/common_cells/src/fifo_v3.sv",
        "core/cvfpu/src/common_cells/src/gray_to_binary.sv",
        "core/cvfpu/src/common_cells/src/id_queue.sv",
        "core/cvfpu/src/common_cells/src/isochronous_spill_register.sv",
        "core/cvfpu/src/common_cells/src/lfsr.sv",
        "core/cvfpu/src/common_cells/src/lfsr_16bit.sv",
        "core/cvfpu/src/common_cells/src/lfsr_8bit.sv",
        "core/cvfpu/src/common_cells/src/lzc.sv",
        "core/cvfpu/src/common_cells/src/max_counter.sv",
        "core/cvfpu/src/common_cells/src/mv_filter.sv",
        "core/cvfpu/src/common_cells/src/onehot_to_bin.sv",
        "core/cvfpu/src/common_cells/src/plru_tree.sv",
        "core/cvfpu/src/common_cells/src/popcount.sv",
        "core/cvfpu/src/common_cells/src/rr_arb_tree.sv",
        "core/cvfpu/src/common_cells/src/rstgen.sv",
        "core/cvfpu/src/common_cells/src/rstgen_bypass.sv",
        "core/cvfpu/src/common_cells/src/serial_deglitch.sv",
        "core/cvfpu/src/common_cells/src/shift_reg.sv",
        "core/cvfpu/src/common_cells/src/spill_register.sv",
        "core/cvfpu/src/common_cells/src/stream_arbiter.sv",
        "core/cvfpu/src/common_cells/src/stream_arbiter_flushable.sv",
        "core/cvfpu/src/common_cells/src/stream_delay.sv",
        "core/cvfpu/src/common_cells/src/stream_demux.sv",
        "core/cvfpu/src/common_cells/src/stream_fifo.sv",
        "core/cvfpu/src/common_cells/src/stream_filter.sv",
        "core/cvfpu/src/common_cells/src/stream_fork.sv",
        "core/cvfpu/src/common_cells/src/stream_fork_dynamic.sv",
        "core/cvfpu/src/common_cells/src/stream_intf.sv",
        "core/cvfpu/src/common_cells/src/stream_join.sv",
        "core/cvfpu/src/common_cells/src/stream_mux.sv",
        "core/cvfpu/src/common_cells/src/stream_omega_net.sv",
        "core/cvfpu/src/common_cells/src/stream_register.sv",
        "core/cvfpu/src/common_cells/src/stream_to_mem.sv",
        "core/cvfpu/src/common_cells/src/stream_xbar.sv",
        "core/cvfpu/src/common_cells/src/sub_per_hash.sv",
        "core/cvfpu/src/common_cells/src/sync.sv",
        "core/cvfpu/src/common_cells/src/sync_wedge.sv",
        "core/cvfpu/src/common_cells/src/unread.sv",
        "core/cvfpu/src/common_cells/src/deprecated/clock_divider.sv",
        "core/cvfpu/src/common_cells/src/deprecated/clock_divider_counter.sv",
        "core/cvfpu/src/common_cells/src/deprecated/fifo_v1.sv",
        "core/cvfpu/src/common_cells/src/deprecated/fifo_v2.sv",
        "core/cvfpu/src/common_cells/src/deprecated/find_first_one.sv",
        "core/cvfpu/src/common_cells/src/deprecated/generic_LFSR_8bit.sv",
        "core/cvfpu/src/common_cells/src/deprecated/generic_fifo.sv",
        "core/cvfpu/src/common_cells/src/deprecated/generic_fifo_adv.sv",
        "core/cvfpu/src/common_cells/src/deprecated/prioarbiter.sv",
        "core/cvfpu/src/common_cells/src/deprecated/pulp_sync.sv",
        "core/cvfpu/src/common_cells/src/deprecated/pulp_sync_wedge.sv",
        "core/cvfpu/src/common_cells/src/deprecated/rrarbiter.sv",
        "core/cvfpu/src/common_cells/src/deprecated/sram.sv",
        "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv",
        "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv",
        "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv",
        "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv",
        "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv",
        "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv",
        "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv",
        "core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv",
        "core/cvxif_example/compressed_instr_decoder.sv",
        "core/cvxif_example/copro_alu.sv",
        "core/cvxif_example/cvxif_example_coprocessor.sv",
        "core/cvxif_example/instr_decoder.sv",
        "core/cvxif_example/include/cvxif_instr_pkg.sv",
        "core/frontend/bht.sv",
        "core/frontend/bht2lvl.sv",
        "core/frontend/frontend.sv",
        "core/frontend/instr_queue.sv",
        "core/frontend/instr_scan.sv",
        "core/frontend/ras.sv",
        "core/include/ariane_pkg.sv",
        "core/include/build_config_pkg.sv",
        "core/include/config_pkg.sv",
        "core/include/cv32a60x_config_pkg.sv",
        "core/include/cv32a65x_config_pkg.sv",
        "core/include/cv32a6_embedded_config_pkg_deprecated.sv",
        "core/include/cv32a6_ima_sv32_fpga_config_pkg.sv",
        "core/include/cv32a6_imac_sv0_config_pkg.sv",
        "core/include/cv32a6_imac_sv32_config_pkg.sv",
        "core/include/cv32a6_imafc_sv32_config_pkg.sv",
        "core/include/cv64a60ax_config_pkg.sv",
        "core/include/cv64a6_imadfcv_sv39_polara_config_pkg.sv",
        "core/include/cv64a6_imafdc_sv39_config_pkg.sv",
        "core/include/cv64a6_imafdc_sv39_hpdcache_config_pkg.sv",
        "core/include/cv64a6_imafdc_sv39_hpdcache_wb_config_pkg.sv",
        "core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv",
        "core/include/cv64a6_imafdc_sv39_wb_config_pkg.sv",
        "core/include/cv64a6_imafdch_sv39_config_pkg.sv",
        "core/include/cv64a6_imafdch_sv39_wb_config_pkg.sv",
        "core/include/cv64a6_imafdcv_sv39_config_pkg.sv",
        "core/include/cv64a6_mmu_config_pkg.sv",
        "core/include/instr_tracer_pkg.sv",
        "core/include/riscv_pkg.sv",
        "core/include/std_cache_pkg.sv",
        "core/include/wt_cache_pkg.sv",
        "core/pmp/include/riscv.sv",
        "core/pmp/src/pmp.sv",
        "core/pmp/src/pmp_data_if.sv",
        "core/pmp/src/pmp_entry.sv",
        "corev_apu/altera/src/cva6_altera.sv",
        "corev_apu/altera/src/cva6_altera_peripherals.sv",
        "corev_apu/altera/src/dmi_vjtag.sv",
        "corev_apu/altera/src/dmi_vjtag_tap.sv",
        "corev_apu/axi_mem_if/src/axi2mem.sv",
        "corev_apu/axi_mem_if/src/deprecated/axi_mem_if.sv",
        "corev_apu/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv",
        "corev_apu/axi_mem_if/src/deprecated/axi_mem_if_wrap.sv",
        "corev_apu/bootrom/bootrom.sv",
        "corev_apu/clint/axi_lite_interface.sv",
        "corev_apu/clint/clint.sv",
        "corev_apu/fpga/src/ariane_peripherals_xilinx.sv",
        "corev_apu/fpga/src/ariane_xilinx.sv",
        "corev_apu/fpga/src/fan_ctrl.sv",
        "corev_apu/fpga/src/apb/src/apb_cdc.sv",
        "corev_apu/fpga/src/apb/src/apb_demux.sv",
        "corev_apu/fpga/src/apb/src/apb_err_slv.sv",
        "corev_apu/fpga/src/apb/src/apb_intf.sv",
        "corev_apu/fpga/src/apb/src/apb_pkg.sv",
        "corev_apu/fpga/src/apb/src/apb_regs.sv",
        "corev_apu/fpga/src/apb_node/src/apb_node.sv",
        "corev_apu/fpga/src/apb_node/src/apb_node_wrap.sv",
        "corev_apu/fpga/src/apb_timer/apb_timer.sv",
        "corev_apu/fpga/src/apb_timer/timer.sv",
        "corev_apu/fpga/src/apb_uart/src/apb_uart.sv",
        "corev_apu/fpga/src/apb_uart/src/apb_uart_wrap.sv",
        "corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv",
        "corev_apu/fpga/src/apb_uart/src/slib_clock_div.sv",
        "corev_apu/fpga/src/apb_uart/src/slib_counter.sv",
        "corev_apu/fpga/src/apb_uart/src/slib_edge_detect.sv",
        "corev_apu/fpga/src/apb_uart/src/slib_fifo.sv",
        "corev_apu/fpga/src/apb_uart/src/slib_input_filter.sv",
        "corev_apu/fpga/src/apb_uart/src/slib_input_sync.sv",
        "corev_apu/fpga/src/apb_uart/src/slib_mv_filter.sv",
        "corev_apu/fpga/src/apb_uart/src/uart_baudgen.sv",
        "corev_apu/fpga/src/apb_uart/src/uart_interrupt.sv",
        "corev_apu/fpga/src/apb_uart/src/uart_receiver.sv",
        "corev_apu/fpga/src/apb_uart/src/uart_transmitter.sv",
        "corev_apu/fpga/src/ariane-ethernet/axis_gmii_rx.sv",
        "corev_apu/fpga/src/ariane-ethernet/axis_gmii_tx.sv",
        "corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv",
        "corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv",
        "corev_apu/fpga/src/ariane-ethernet/eth_mac_1g.sv",
        "corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv",
        "corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv",
        "corev_apu/fpga/src/ariane-ethernet/framing_top.sv",
        "corev_apu/fpga/src/ariane-ethernet/iddr.sv",
        "corev_apu/fpga/src/ariane-ethernet/oddr.sv",
        "corev_apu/fpga/src/ariane-ethernet/rgmii_core.sv",
        "corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv",
        "corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv",
        "corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv",
        "corev_apu/fpga/src/ariane-ethernet/ssio_ddr_in.sv",
        "corev_apu/fpga/src/axi2apb/src/axi2apb.sv",
        "corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv",
        "corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv",
        "corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv",
        "corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv",
        "corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv",
        "corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv",
        "corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv",
        "corev_apu/fpga/src/axi_slice/src/axi_slice.sv",
        "corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv",
        "corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv",
        "corev_apu/fpga/src/gpio/src/gpio.sv",
        "corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv",
        "corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv",
        "corev_apu/fpga/src/gpio/src/gpio_input_stage.sv",
        "corev_apu/fpga/src/gpio/src/gpio_input_stage_no_clk_gates.sv",
        "corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv",
        "corev_apu/fpga/src/gpio/src/gpio_reg_top.sv",
        "corev_apu/openpiton/ariane_verilog_wrap.sv",
        "corev_apu/openpiton/riscv_peripherals.sv",
        "corev_apu/register_interface/src/apb_to_reg.sv",
        "corev_apu/register_interface/src/axi_lite_to_reg.sv",
        "corev_apu/register_interface/src/axi_to_reg.sv",
        "corev_apu/register_interface/src/periph_to_reg.sv",
        "corev_apu/register_interface/src/reg_cdc.sv",
        "corev_apu/register_interface/src/reg_demux.sv",
        "corev_apu/register_interface/src/reg_intf.sv",
        "corev_apu/register_interface/src/reg_mux.sv",
        "corev_apu/register_interface/src/reg_to_mem.sv",
        "corev_apu/register_interface/src/reg_uniform.sv",
        "corev_apu/register_interface/vendor/lowrisc_opentitan/src/prim_subreg.sv",
        "corev_apu/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv",
        "corev_apu/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv",
        "corev_apu/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv",
        "corev_apu/riscv-dbg/debug_rom/debug_rom.sv",
        "corev_apu/riscv-dbg/debug_rom/debug_rom_one_scratch.sv",
        "corev_apu/riscv-dbg/src/dm_csrs.sv",
        "corev_apu/riscv-dbg/src/dm_mem.sv",
        "corev_apu/riscv-dbg/src/dm_obi_top.sv",
        "corev_apu/riscv-dbg/src/dm_pkg.sv",
        "corev_apu/riscv-dbg/src/dm_sba.sv",
        "corev_apu/riscv-dbg/src/dm_top.sv",
        "corev_apu/riscv-dbg/src/dmi_cdc.sv",
        "corev_apu/riscv-dbg/src/dmi_jtag.sv",
        "corev_apu/riscv-dbg/src/dmi_jtag_tap.sv",
        "corev_apu/riscv-dbg/sva/dm_csrs_sva.sv",
        "corev_apu/riscv-dbg/sva/dm_sba_sva.sv",
        "corev_apu/riscv-dbg/sva/dm_top_sva.sv",
        "corev_apu/rv_plic/rtl/plic_regmap.sv",
        "corev_apu/rv_plic/rtl/plic_top.sv",
        "corev_apu/rv_plic/rtl/prim_subreg.sv",
        "corev_apu/rv_plic/rtl/prim_subreg_ext.sv",
        "corev_apu/rv_plic/rtl/rv_plic.sv",
        "corev_apu/rv_plic/rtl/rv_plic_gateway.sv",
        "corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv",
        "corev_apu/rv_plic/rtl/rv_plic_reg_top.sv",
        "corev_apu/rv_plic/rtl/rv_plic_target.sv",
        "corev_apu/rv_plic/rtl/tlul_pkg.sv",
        "corev_apu/rv_plic/rtl/top_pkg.sv",
        "corev_apu/src/ariane.sv",
        "corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv",
        "corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv",
        "corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv",
        "corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv",
        "corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv",
        "corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv",
        "pd/synth/hpdcache_sram_1rw_00000006_0000001c_00000040.sv",
        "pd/synth/hpdcache_sram_wbyteenable_1rw_00000007_00000040_00000080.sv",
        "pd/synth/tc_sram_wrapper_256_64_00000008_00000001_00000001_none_0.sv",
        "vendor/pulp-platform/axi/src/axi_atop_filter.sv",
        "vendor/pulp-platform/axi/src/axi_burst_splitter.sv",
        "vendor/pulp-platform/axi/src/axi_cdc.sv",
        "vendor/pulp-platform/axi/src/axi_cdc_dst.sv",
        "vendor/pulp-platform/axi/src/axi_cdc_src.sv",
        "vendor/pulp-platform/axi/src/axi_cut.sv",
        "vendor/pulp-platform/axi/src/axi_delayer.sv",
        "vendor/pulp-platform/axi/src/axi_demux.sv",
        "vendor/pulp-platform/axi/src/axi_dw_converter.sv",
        "vendor/pulp-platform/axi/src/axi_dw_downsizer.sv",
        "vendor/pulp-platform/axi/src/axi_dw_upsizer.sv",
        "vendor/pulp-platform/axi/src/axi_err_slv.sv",
        "vendor/pulp-platform/axi/src/axi_id_prepend.sv",
        "vendor/pulp-platform/axi/src/axi_id_remap.sv",
        "vendor/pulp-platform/axi/src/axi_id_serialize.sv",
        "vendor/pulp-platform/axi/src/axi_intf.sv",
        "vendor/pulp-platform/axi/src/axi_isolate.sv",
        "vendor/pulp-platform/axi/src/axi_iw_converter.sv",
        "vendor/pulp-platform/axi/src/axi_join.sv",
        "vendor/pulp-platform/axi/src/axi_lite_demux.sv",
        "vendor/pulp-platform/axi/src/axi_lite_join.sv",
        "vendor/pulp-platform/axi/src/axi_lite_mailbox.sv",
        "vendor/pulp-platform/axi/src/axi_lite_mux.sv",
        "vendor/pulp-platform/axi/src/axi_lite_regs.sv",
        "vendor/pulp-platform/axi/src/axi_lite_to_apb.sv",
        "vendor/pulp-platform/axi/src/axi_lite_to_axi.sv",
        "vendor/pulp-platform/axi/src/axi_lite_xbar.sv",
        "vendor/pulp-platform/axi/src/axi_modify_address.sv",
        "vendor/pulp-platform/axi/src/axi_multicut.sv",
        "vendor/pulp-platform/axi/src/axi_mux.sv",
        "vendor/pulp-platform/axi/src/axi_pkg.sv",
        "vendor/pulp-platform/axi/src/axi_serializer.sv",
        "vendor/pulp-platform/axi/src/axi_sim_mem.sv",
        "vendor/pulp-platform/axi/src/axi_to_axi_lite.sv",
        "vendor/pulp-platform/axi/src/axi_xbar.sv",
        "vendor/pulp-platform/common_cells/src/addr_decode.sv",
        "vendor/pulp-platform/common_cells/src/binary_to_gray.sv",
        "vendor/pulp-platform/common_cells/src/cb_filter.sv",
        "vendor/pulp-platform/common_cells/src/cb_filter_pkg.sv",
        "vendor/pulp-platform/common_cells/src/cc_onehot.sv",
        "vendor/pulp-platform/common_cells/src/cdc_2phase.sv",
        "vendor/pulp-platform/common_cells/src/cdc_fifo_2phase.sv",
        "vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv",
        "vendor/pulp-platform/common_cells/src/cf_math_pkg.sv",
        "vendor/pulp-platform/common_cells/src/clk_div.sv",
        "vendor/pulp-platform/common_cells/src/counter.sv",
        "vendor/pulp-platform/common_cells/src/delta_counter.sv",
        "vendor/pulp-platform/common_cells/src/ecc_decode.sv",
        "vendor/pulp-platform/common_cells/src/ecc_encode.sv",
        "vendor/pulp-platform/common_cells/src/ecc_pkg.sv",
        "vendor/pulp-platform/common_cells/src/edge_detect.sv",
        "vendor/pulp-platform/common_cells/src/edge_propagator.sv",
        "vendor/pulp-platform/common_cells/src/edge_propagator_rx.sv",
        "vendor/pulp-platform/common_cells/src/edge_propagator_tx.sv",
        "vendor/pulp-platform/common_cells/src/exp_backoff.sv",
        "vendor/pulp-platform/common_cells/src/fall_through_register.sv",
        "vendor/pulp-platform/common_cells/src/fifo_v3.sv",
        "vendor/pulp-platform/common_cells/src/gray_to_binary.sv",
        "vendor/pulp-platform/common_cells/src/id_queue.sv",
        "vendor/pulp-platform/common_cells/src/isochronous_4phase_handshake.sv",
        "vendor/pulp-platform/common_cells/src/isochronous_spill_register.sv",
        "vendor/pulp-platform/common_cells/src/lfsr.sv",
        "vendor/pulp-platform/common_cells/src/lfsr_16bit.sv",
        "vendor/pulp-platform/common_cells/src/lfsr_8bit.sv",
        "vendor/pulp-platform/common_cells/src/lzc.sv",
        "vendor/pulp-platform/common_cells/src/max_counter.sv",
        "vendor/pulp-platform/common_cells/src/mv_filter.sv",
        "vendor/pulp-platform/common_cells/src/onehot_to_bin.sv",
        "vendor/pulp-platform/common_cells/src/plru_tree.sv",
        "vendor/pulp-platform/common_cells/src/popcount.sv",
        "vendor/pulp-platform/common_cells/src/rr_arb_tree.sv",
        "vendor/pulp-platform/common_cells/src/rstgen.sv",
        "vendor/pulp-platform/common_cells/src/rstgen_bypass.sv",
        "vendor/pulp-platform/common_cells/src/serial_deglitch.sv",
        "vendor/pulp-platform/common_cells/src/shift_reg.sv",
        "vendor/pulp-platform/common_cells/src/spill_register.sv",
        "vendor/pulp-platform/common_cells/src/spill_register_flushable.sv",
        "vendor/pulp-platform/common_cells/src/stream_arbiter.sv",
        "vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv",
        "vendor/pulp-platform/common_cells/src/stream_delay.sv",
        "vendor/pulp-platform/common_cells/src/stream_demux.sv",
        "vendor/pulp-platform/common_cells/src/stream_fifo.sv",
        "vendor/pulp-platform/common_cells/src/stream_filter.sv",
        "vendor/pulp-platform/common_cells/src/stream_fork.sv",
        "vendor/pulp-platform/common_cells/src/stream_fork_dynamic.sv",
        "vendor/pulp-platform/common_cells/src/stream_intf.sv",
        "vendor/pulp-platform/common_cells/src/stream_join.sv",
        "vendor/pulp-platform/common_cells/src/stream_mux.sv",
        "vendor/pulp-platform/common_cells/src/stream_omega_net.sv",
        "vendor/pulp-platform/common_cells/src/stream_register.sv",
        "vendor/pulp-platform/common_cells/src/stream_to_mem.sv",
        "vendor/pulp-platform/common_cells/src/stream_xbar.sv",
        "vendor/pulp-platform/common_cells/src/sub_per_hash.sv",
        "vendor/pulp-platform/common_cells/src/sync.sv",
        "vendor/pulp-platform/common_cells/src/sync_wedge.sv",
        "vendor/pulp-platform/common_cells/src/unread.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/clock_divider.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/clock_divider_counter.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/generic_LFSR_8bit.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/generic_fifo.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/generic_fifo_adv.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/prioarbiter.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/pulp_sync.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/pulp_sync_wedge.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv",
        "vendor/pulp-platform/common_cells/src/deprecated/sram.sv",
        "vendor/pulp-platform/fpga-support/behav/common/include/assertions.sv",
        "vendor/pulp-platform/fpga-support/behav/common/modules/ClkRstGen.sv",
        "vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv",
        "vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv",
        "vendor/pulp-platform/fpga-support/rtl/AxiBramLogger.sv",
        "vendor/pulp-platform/fpga-support/rtl/AxiToAxiLitePc.sv",
        "vendor/pulp-platform/fpga-support/rtl/BramDwc.sv",
        "vendor/pulp-platform/fpga-support/rtl/BramLogger.sv",
        "vendor/pulp-platform/fpga-support/rtl/BramPort.sv",
        "vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv",
        "vendor/pulp-platform/fpga-support/rtl/SyncDpRam_ind_r_w.sv",
        "vendor/pulp-platform/fpga-support/rtl/SyncSpRam.sv",
        "vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx32.sv",
        "vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv",
        "vendor/pulp-platform/fpga-support/rtl/SyncThreePortRam.sv",
        "vendor/pulp-platform/fpga-support/rtl/SyncTpRam.sv",
        "vendor/pulp-platform/fpga-support/rtl/TdpBramArray.sv",
        "vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramDwc.sv",
        "vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramPort.sv",
        "vendor/pulp-platform/fpga-support/synth/BramDwc/src/Top.sv",
        "vendor/pulp-platform/tech_cells_generic/src/tc_pwr.sv",
        "vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv",
        "vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_pwr_cells.sv",
        "vendor/pulp-platform/tech_cells_generic/src/deprecated/generic_memory.sv",
        "vendor/pulp-platform/tech_cells_generic/src/deprecated/generic_rom.sv",
        "vendor/pulp-platform/tech_cells_generic/src/deprecated/pad_functional.sv",
        "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_buffer.sv",
        "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv",
        "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv",
        "vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_pwr_cells.sv",
        "vendor/pulp-platform/tech_cells_generic/src/fpga/pad_functional_xilinx.sv",
        "vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv",
        "vendor/pulp-platform/tech_cells_generic/src/fpga/tc_sram_xilinx.sv",
        "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv",
        "vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_clock_div.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_counter.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_edge_detect.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_sync.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_mv_filter.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_baudgen.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_interrupt.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_receiver.vhd",
        "corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_transmitter.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/openhwgroup/cva6",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}