verilog xil_defaultlib --include "../../../../zybo_petalinux_vga.srcs/sources_1/bd/block_design/ipshared/a10f/hdl" --include "../../../../zybo_petalinux_vga.srcs/sources_1/bd/block_design/ipshared/ec67/hdl" --include "../../../../zybo_petalinux_vga.srcs/sources_1/bd/block_design/ipshared/02c8/hdl/verilog" --include "../../../../zybo_petalinux_vga.srcs/sources_1/bd/block_design/ipshared/b193/hdl" \
"../../../bd/block_design/ipshared/bcf5/hdl/mmcme2_drp.v" \
"../../../bd/block_design/ip/block_design_axi_dispctrl_0_0/sim/block_design_axi_dispctrl_0_0.v" \
"../../../bd/block_design/ip/block_design_processing_system7_0_0/sim/block_design_processing_system7_0_0.v" \
"../../../bd/block_design/ip/block_design_xlconstant_0_0/sim/block_design_xlconstant_0_0.v" \
"../../../bd/block_design/ip/block_design_xbar_0/sim/block_design_xbar_0.v" \
"../../../bd/block_design/ip/block_design_auto_pc_1/sim/block_design_auto_pc_1.v" \
"../../../bd/block_design/ip/block_design_m01_regslice_0/sim/block_design_m01_regslice_0.v" \
"../../../bd/block_design/ip/block_design_m00_regslice_0/sim/block_design_m00_regslice_0.v" \
"../../../bd/block_design/ip/block_design_auto_pc_0/sim/block_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
