// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module aes_aes_main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        state_address0,
        state_ce0,
        state_we0,
        state_d0,
        state_q0,
        state_address1,
        state_ce1,
        state_we1,
        state_d1,
        state_q1,
        expandedKey_address0,
        expandedKey_ce0,
        expandedKey_q0,
        nbrRounds,
        grp_galois_multiplication_fu_560_p_din1,
        grp_galois_multiplication_fu_560_p_din2,
        grp_galois_multiplication_fu_560_p_dout0,
        grp_galois_multiplication_fu_560_p_ready,
        grp_galois_multiplication_fu_565_p_din1,
        grp_galois_multiplication_fu_565_p_din2,
        grp_galois_multiplication_fu_565_p_dout0,
        grp_galois_multiplication_fu_565_p_ready,
        grp_galois_multiplication_fu_570_p_din1,
        grp_galois_multiplication_fu_570_p_din2,
        grp_galois_multiplication_fu_570_p_dout0,
        grp_galois_multiplication_fu_570_p_ready
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] state_address0;
output   state_ce0;
output   state_we0;
output  [7:0] state_d0;
input  [7:0] state_q0;
output  [3:0] state_address1;
output   state_ce1;
output   state_we1;
output  [7:0] state_d1;
input  [7:0] state_q1;
output  [7:0] expandedKey_address0;
output   expandedKey_ce0;
input  [7:0] expandedKey_q0;
input  [3:0] nbrRounds;
output  [7:0] grp_galois_multiplication_fu_560_p_din1;
output  [3:0] grp_galois_multiplication_fu_560_p_din2;
input  [7:0] grp_galois_multiplication_fu_560_p_dout0;
input   grp_galois_multiplication_fu_560_p_ready;
output  [7:0] grp_galois_multiplication_fu_565_p_din1;
output  [3:0] grp_galois_multiplication_fu_565_p_din2;
input  [7:0] grp_galois_multiplication_fu_565_p_dout0;
input   grp_galois_multiplication_fu_565_p_ready;
output  [7:0] grp_galois_multiplication_fu_570_p_din1;
output  [3:0] grp_galois_multiplication_fu_570_p_din2;
input  [7:0] grp_galois_multiplication_fu_570_p_dout0;
input   grp_galois_multiplication_fu_570_p_ready;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] state_address0;
reg state_ce0;
reg state_we0;
reg[7:0] state_d0;
reg[3:0] state_address1;
reg state_ce1;
reg state_we1;
reg[7:0] state_d1;
reg[7:0] expandedKey_address0;
reg expandedKey_ce0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state4;
reg   [3:0] i_reg_506;
wire    ap_CS_fsm_state5;
wire   [3:0] zext_ln398_1_fu_311_p1;
reg   [3:0] zext_ln398_1_reg_521;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln398_1_fu_321_p2;
reg   [2:0] add_ln398_1_reg_529;
wire   [7:0] zext_ln401_fu_339_p1;
reg   [7:0] zext_ln401_reg_534;
wire   [0:0] icmp_ln398_fu_315_p2;
wire   [2:0] add_ln401_fu_359_p2;
reg   [2:0] add_ln401_reg_542;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln401_fu_353_p2;
wire   [3:0] add_ln402_2_fu_396_p2;
reg   [3:0] add_ln402_2_reg_552;
wire   [2:0] i_12_fu_414_p2;
reg   [2:0] i_12_reg_563;
wire    ap_CS_fsm_state11;
wire   [3:0] shl_ln1_fu_424_p3;
reg   [3:0] shl_ln1_reg_568;
wire   [0:0] icmp_ln285_fu_408_p2;
reg   [3:0] state_addr_reg_574;
wire   [0:0] icmp_ln296_fu_437_p2;
reg   [0:0] icmp_ln296_reg_579;
reg   [3:0] state_addr_6_reg_583;
reg   [3:0] state_addr_7_reg_588;
wire    ap_CS_fsm_state12;
reg   [3:0] state_addr_8_reg_593;
reg   [7:0] state_load_reg_598;
reg   [7:0] state_load_5_reg_603;
wire    ap_CS_fsm_state13;
wire   [1:0] add_ln296_fu_483_p2;
wire    ap_CS_fsm_state14;
reg   [3:0] roundKey_address0;
reg    roundKey_ce0;
reg    roundKey_we0;
reg   [7:0] roundKey_d0;
wire   [7:0] roundKey_q0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_idle;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready;
wire   [7:0] grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_address0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_ce0;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_address0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_ce0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0;
wire   [7:0] grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_d0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_idle;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_ready;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_we0;
wire   [7:0] grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_d0;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address1;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce1;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_ce0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_done;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_idle;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready;
wire   [7:0] grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_address0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_ce0;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_address0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_ce0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0;
wire   [7:0] grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_d0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start;
wire    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_done;
wire    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_idle;
wire    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0;
wire   [7:0] grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_d0;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1;
wire    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce1;
wire    grp_aes_round_fu_277_ap_start;
wire    grp_aes_round_fu_277_ap_done;
wire    grp_aes_round_fu_277_ap_idle;
wire    grp_aes_round_fu_277_ap_ready;
wire   [3:0] grp_aes_round_fu_277_state_address0;
wire    grp_aes_round_fu_277_state_ce0;
wire    grp_aes_round_fu_277_state_we0;
wire   [7:0] grp_aes_round_fu_277_state_d0;
wire   [3:0] grp_aes_round_fu_277_state_address1;
wire    grp_aes_round_fu_277_state_ce1;
wire    grp_aes_round_fu_277_state_we1;
wire   [7:0] grp_aes_round_fu_277_state_d1;
wire   [3:0] grp_aes_round_fu_277_roundKey_address0;
wire    grp_aes_round_fu_277_roundKey_ce0;
wire   [7:0] grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din1;
wire   [3:0] grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din2;
wire   [7:0] grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din1;
wire   [3:0] grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din2;
wire   [7:0] grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din1;
wire   [3:0] grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din2;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_idle;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_ready;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_we0;
wire   [7:0] grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_d0;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address1;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce1;
wire   [3:0] grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0;
wire    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_ce0;
reg   [2:0] i_8_reg_165;
wire   [0:0] icmp_ln415_fu_301_p2;
reg   [2:0] j_reg_176;
wire    ap_CS_fsm_state8;
reg   [1:0] i_11_reg_187;
wire   [0:0] icmp_ln296_2_fu_478_p2;
reg   [7:0] empty_48_reg_198;
reg   [7:0] empty_49_reg_209;
reg   [7:0] empty_50_reg_221;
reg   [7:0] tmp_reg_233;
reg    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg;
reg    grp_aes_round_fu_277_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln402_fu_379_p1;
wire   [63:0] zext_ln402_2_fu_401_p1;
wire   [63:0] zext_ln287_fu_432_p1;
wire   [63:0] zext_ln300_fu_449_p1;
wire   [63:0] add_ptr_i_sum743_cast_fu_459_p1;
wire   [63:0] add_ptr_i_sum764_cast_fu_469_p1;
reg   [3:0] i_7_fu_80;
wire   [3:0] add_ln415_fu_343_p2;
reg   [2:0] i_9_fu_88;
wire    ap_CS_fsm_state15;
wire   [1:0] empty_45_fu_327_p1;
wire   [3:0] tmp_s_fu_331_p3;
wire   [7:0] tmp1_fu_365_p4;
wire   [7:0] add_ln402_fu_374_p2;
wire   [1:0] trunc_ln402_fu_384_p1;
wire   [3:0] shl_ln402_1_fu_388_p3;
wire   [1:0] trunc_ln287_fu_420_p1;
wire   [3:0] or_ln300_fu_443_p2;
wire   [3:0] add_ptr_i_sum743_fu_454_p2;
wire   [3:0] add_ptr_i_sum764_fu_464_p2;
wire   [2:0] zext_ln296_fu_474_p1;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg = 1'b0;
#0 grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg = 1'b0;
#0 grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg = 1'b0;
#0 grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg = 1'b0;
#0 grp_aes_round_fu_277_ap_start_reg = 1'b0;
#0 grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg = 1'b0;
end

aes_aes_main_roundKey_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
roundKey_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(roundKey_address0),
    .ce0(roundKey_ce0),
    .we0(roundKey_we0),
    .d0(roundKey_d0),
    .q0(roundKey_q0)
);

aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start),
    .ap_done(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done),
    .ap_idle(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_idle),
    .ap_ready(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready),
    .expandedKey_address0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_address0),
    .expandedKey_ce0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_ce0),
    .expandedKey_q0(expandedKey_q0),
    .roundKey_address0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_address0),
    .roundKey_ce0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_ce0),
    .roundKey_we0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0),
    .roundKey_d0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_d0)
);

aes_aes_main_Pipeline_VITIS_LOOP_308_1 grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start),
    .ap_done(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done),
    .ap_idle(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_idle),
    .ap_ready(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_ready),
    .state_address0(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address0),
    .state_ce0(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce0),
    .state_we0(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_we0),
    .state_d0(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_d0),
    .state_address1(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address1),
    .state_ce1(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce1),
    .state_q1(state_q1),
    .roundKey_address0(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0),
    .roundKey_ce0(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_ce0),
    .roundKey_q0(roundKey_q0)
);

aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start),
    .ap_done(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_done),
    .ap_idle(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_idle),
    .ap_ready(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready),
    .nbrRounds(nbrRounds),
    .expandedKey_address0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_address0),
    .expandedKey_ce0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_ce0),
    .expandedKey_q0(expandedKey_q0),
    .roundKey_address0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_address0),
    .roundKey_ce0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_ce0),
    .roundKey_we0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0),
    .roundKey_d0(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_d0)
);

aes_aes_main_Pipeline_VITIS_LOOP_276_1 grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start),
    .ap_done(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_done),
    .ap_idle(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_idle),
    .ap_ready(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready),
    .state_address0(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address0),
    .state_ce0(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce0),
    .state_we0(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0),
    .state_d0(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_d0),
    .state_address1(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1),
    .state_ce1(grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce1),
    .state_q1(state_q1)
);

aes_aes_round grp_aes_round_fu_277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_round_fu_277_ap_start),
    .ap_done(grp_aes_round_fu_277_ap_done),
    .ap_idle(grp_aes_round_fu_277_ap_idle),
    .ap_ready(grp_aes_round_fu_277_ap_ready),
    .state_address0(grp_aes_round_fu_277_state_address0),
    .state_ce0(grp_aes_round_fu_277_state_ce0),
    .state_we0(grp_aes_round_fu_277_state_we0),
    .state_d0(grp_aes_round_fu_277_state_d0),
    .state_q0(state_q0),
    .state_address1(grp_aes_round_fu_277_state_address1),
    .state_ce1(grp_aes_round_fu_277_state_ce1),
    .state_we1(grp_aes_round_fu_277_state_we1),
    .state_d1(grp_aes_round_fu_277_state_d1),
    .state_q1(state_q1),
    .roundKey_address0(grp_aes_round_fu_277_roundKey_address0),
    .roundKey_ce0(grp_aes_round_fu_277_roundKey_ce0),
    .roundKey_q0(roundKey_q0),
    .grp_galois_multiplication_fu_626_p_din1(grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din1),
    .grp_galois_multiplication_fu_626_p_din2(grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din2),
    .grp_galois_multiplication_fu_626_p_dout0(grp_galois_multiplication_fu_560_p_dout0),
    .grp_galois_multiplication_fu_626_p_ready(grp_galois_multiplication_fu_560_p_ready),
    .grp_galois_multiplication_fu_631_p_din1(grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din1),
    .grp_galois_multiplication_fu_631_p_din2(grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din2),
    .grp_galois_multiplication_fu_631_p_dout0(grp_galois_multiplication_fu_565_p_dout0),
    .grp_galois_multiplication_fu_631_p_ready(grp_galois_multiplication_fu_565_p_ready),
    .grp_galois_multiplication_fu_636_p_din1(grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din1),
    .grp_galois_multiplication_fu_636_p_din2(grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din2),
    .grp_galois_multiplication_fu_636_p_dout0(grp_galois_multiplication_fu_570_p_dout0),
    .grp_galois_multiplication_fu_636_p_ready(grp_galois_multiplication_fu_570_p_ready)
);

aes_aes_main_Pipeline_VITIS_LOOP_308_12 grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start),
    .ap_done(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done),
    .ap_idle(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_idle),
    .ap_ready(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_ready),
    .state_address0(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address0),
    .state_ce0(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce0),
    .state_we0(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_we0),
    .state_d0(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_d0),
    .state_address1(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address1),
    .state_ce1(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce1),
    .state_q1(state_q1),
    .roundKey_address0(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0),
    .roundKey_ce0(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_ce0),
    .roundKey_q0(roundKey_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln415_fu_301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg <= 1'b1;
        end else if ((grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready == 1'b1)) begin
            grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln285_fu_408_p2 == 1'd1))) begin
            grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_ready == 1'b1)) begin
            grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg <= 1'b1;
        end else if ((grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_ready == 1'b1)) begin
            grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln415_fu_301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg <= 1'b1;
        end else if ((grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready == 1'b1)) begin
            grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg <= 1'b1;
        end else if ((grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready == 1'b1)) begin
            grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_round_fu_277_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln398_fu_315_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_aes_round_fu_277_ap_start_reg <= 1'b1;
        end else if ((grp_aes_round_fu_277_ap_ready == 1'b1)) begin
            grp_aes_round_fu_277_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_48_reg_198 <= state_q0;
    end else if (((icmp_ln296_2_fu_478_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        empty_48_reg_198 <= tmp_reg_233;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_49_reg_209 <= state_q1;
    end else if (((icmp_ln296_2_fu_478_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        empty_49_reg_209 <= empty_48_reg_198;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_50_reg_221 <= state_load_5_reg_603;
    end else if (((icmp_ln296_2_fu_478_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        empty_50_reg_221 <= empty_49_reg_209;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_11_reg_187 <= 2'd0;
    end else if (((icmp_ln296_2_fu_478_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        i_11_reg_187 <= add_ln296_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_7_fu_80 <= 4'd1;
    end else if (((icmp_ln398_fu_315_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_7_fu_80 <= add_ln415_fu_343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_301_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_8_reg_165 <= 3'd0;
    end else if (((icmp_ln401_fu_353_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i_8_reg_165 <= add_ln398_1_reg_529;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_9_fu_88 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        i_9_fu_88 <= i_12_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln398_fu_315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        j_reg_176 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j_reg_176 <= add_ln401_reg_542;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_reg_233 <= state_load_reg_598;
    end else if (((icmp_ln296_2_fu_478_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        tmp_reg_233 <= empty_50_reg_221;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln398_1_reg_529 <= add_ln398_1_fu_321_p2;
        zext_ln398_1_reg_521[2 : 0] <= zext_ln398_1_fu_311_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln401_reg_542 <= add_ln401_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln401_fu_353_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        add_ln402_2_reg_552 <= add_ln402_2_fu_396_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_12_reg_563 <= i_12_fu_414_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_reg_506 <= i_7_fu_80;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln285_fu_408_p2 == 1'd0))) begin
        icmp_ln296_reg_579 <= icmp_ln296_fu_437_p2;
        shl_ln1_reg_568[3 : 2] <= shl_ln1_fu_424_p3[3 : 2];
        state_addr_reg_574[3 : 2] <= zext_ln287_fu_432_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln296_fu_437_p2 == 1'd0) & (icmp_ln285_fu_408_p2 == 1'd0))) begin
        state_addr_6_reg_583[3 : 2] <= zext_ln300_fu_449_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        state_addr_7_reg_588[3 : 2] <= add_ptr_i_sum743_cast_fu_459_p1[3 : 2];
        state_addr_8_reg_593[3 : 2] <= add_ptr_i_sum764_cast_fu_469_p1[3 : 2];
        state_load_5_reg_603 <= state_q0;
        state_load_reg_598 <= state_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln398_fu_315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        zext_ln401_reg_534[3 : 2] <= zext_ln401_fu_339_p1[3 : 2];
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_aes_round_fu_277_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        expandedKey_address0 = zext_ln402_fu_379_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        expandedKey_address0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        expandedKey_address0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_address0;
    end else begin
        expandedKey_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        expandedKey_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        expandedKey_ce0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        expandedKey_ce0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_ce0;
    end else begin
        expandedKey_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        roundKey_address0 = zext_ln402_2_fu_401_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        roundKey_address0 = grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        roundKey_address0 = grp_aes_round_fu_277_roundKey_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        roundKey_address0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        roundKey_address0 = grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        roundKey_address0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_address0;
    end else begin
        roundKey_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        roundKey_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        roundKey_ce0 = grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        roundKey_ce0 = grp_aes_round_fu_277_roundKey_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        roundKey_ce0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        roundKey_ce0 = grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        roundKey_ce0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_ce0;
    end else begin
        roundKey_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        roundKey_d0 = expandedKey_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        roundKey_d0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        roundKey_d0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_d0;
    end else begin
        roundKey_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        roundKey_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        roundKey_we0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        roundKey_we0 = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0;
    end else begin
        roundKey_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        state_address0 = state_addr_8_reg_593;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        state_address0 = state_addr_6_reg_583;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_address0 = add_ptr_i_sum764_cast_fu_469_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln296_fu_437_p2 == 1'd0) & (icmp_ln285_fu_408_p2 == 1'd0))) begin
        state_address0 = zext_ln300_fu_449_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        state_address0 = grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_address0 = grp_aes_round_fu_277_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_address0 = grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_address0 = grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address0;
    end else begin
        state_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        state_address1 = state_addr_7_reg_588;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        state_address1 = state_addr_reg_574;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_address1 = add_ptr_i_sum743_cast_fu_459_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln296_fu_437_p2 == 1'd0) & (icmp_ln285_fu_408_p2 == 1'd0))) begin
        state_address1 = zext_ln287_fu_432_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        state_address1 = grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_address1 = grp_aes_round_fu_277_state_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_address1 = grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_address1 = grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address1;
    end else begin
        state_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln296_fu_437_p2 == 1'd0) & (icmp_ln285_fu_408_p2 == 1'd0)))) begin
        state_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        state_ce0 = grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_ce0 = grp_aes_round_fu_277_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_ce0 = grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_ce0 = grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce0;
    end else begin
        state_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln296_fu_437_p2 == 1'd0) & (icmp_ln285_fu_408_p2 == 1'd0)))) begin
        state_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        state_ce1 = grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_ce1 = grp_aes_round_fu_277_state_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_ce1 = grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_ce1 = grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce1;
    end else begin
        state_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        state_d0 = empty_48_reg_198;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        state_d0 = empty_50_reg_221;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        state_d0 = grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_d0 = grp_aes_round_fu_277_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_d0 = grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_d0 = grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_d0;
    end else begin
        state_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        state_d1 = empty_49_reg_209;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        state_d1 = tmp_reg_233;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_d1 = grp_aes_round_fu_277_state_d1;
    end else begin
        state_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln296_2_fu_478_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == ap_CS_fsm_state15) & (icmp_ln296_reg_579 == 1'd0)))) begin
        state_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        state_we0 = grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_we0 = grp_aes_round_fu_277_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_we0 = grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_we0 = grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_we0;
    end else begin
        state_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln296_2_fu_478_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == ap_CS_fsm_state15) & (icmp_ln296_reg_579 == 1'd0)))) begin
        state_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_we1 = grp_aes_round_fu_277_state_we1;
    end else begin
        state_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln415_fu_301_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln398_fu_315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln401_fu_353_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_aes_round_fu_277_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln296_fu_437_p2 == 1'd1) & (icmp_ln285_fu_408_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln296_fu_437_p2 == 1'd0) & (icmp_ln285_fu_408_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln296_2_fu_478_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln296_fu_483_p2 = (i_11_reg_187 + 2'd1);

assign add_ln398_1_fu_321_p2 = (i_8_reg_165 + 3'd1);

assign add_ln401_fu_359_p2 = (j_reg_176 + 3'd1);

assign add_ln402_2_fu_396_p2 = (shl_ln402_1_fu_388_p3 + zext_ln398_1_reg_521);

assign add_ln402_fu_374_p2 = (tmp1_fu_365_p4 + zext_ln401_reg_534);

assign add_ln415_fu_343_p2 = (i_7_fu_80 + 4'd1);

assign add_ptr_i_sum743_cast_fu_459_p1 = add_ptr_i_sum743_fu_454_p2;

assign add_ptr_i_sum743_fu_454_p2 = (shl_ln1_reg_568 | 4'd2);

assign add_ptr_i_sum764_cast_fu_469_p1 = add_ptr_i_sum764_fu_464_p2;

assign add_ptr_i_sum764_fu_464_p2 = (shl_ln1_reg_568 | 4'd3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_done == 1'b0) | (grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_done == 1'b0));
end

assign empty_45_fu_327_p1 = i_8_reg_165[1:0];

assign grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start = grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg;

assign grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start = grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg;

assign grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start = grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg;

assign grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg;

assign grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start = grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg;

assign grp_aes_round_fu_277_ap_start = grp_aes_round_fu_277_ap_start_reg;

assign grp_galois_multiplication_fu_560_p_din1 = grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din1;

assign grp_galois_multiplication_fu_560_p_din2 = grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din2;

assign grp_galois_multiplication_fu_565_p_din1 = grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din1;

assign grp_galois_multiplication_fu_565_p_din2 = grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din2;

assign grp_galois_multiplication_fu_570_p_din1 = grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din1;

assign grp_galois_multiplication_fu_570_p_din2 = grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din2;

assign i_12_fu_414_p2 = (i_9_fu_88 + 3'd1);

assign icmp_ln285_fu_408_p2 = ((i_9_fu_88 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln296_2_fu_478_p2 = ((zext_ln296_fu_474_p1 == i_9_fu_88) ? 1'b1 : 1'b0);

assign icmp_ln296_fu_437_p2 = ((trunc_ln287_fu_420_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln398_fu_315_p2 = ((i_8_reg_165 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln401_fu_353_p2 = ((j_reg_176 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln415_fu_301_p2 = ((i_7_fu_80 < nbrRounds) ? 1'b1 : 1'b0);

assign or_ln300_fu_443_p2 = (shl_ln1_fu_424_p3 | 4'd1);

assign shl_ln1_fu_424_p3 = {{trunc_ln287_fu_420_p1}, {2'd0}};

assign shl_ln402_1_fu_388_p3 = {{trunc_ln402_fu_384_p1}, {2'd0}};

assign tmp1_fu_365_p4 = {{{i_reg_506}, {1'd0}}, {j_reg_176}};

assign tmp_s_fu_331_p3 = {{empty_45_fu_327_p1}, {2'd0}};

assign trunc_ln287_fu_420_p1 = i_9_fu_88[1:0];

assign trunc_ln402_fu_384_p1 = j_reg_176[1:0];

assign zext_ln287_fu_432_p1 = shl_ln1_fu_424_p3;

assign zext_ln296_fu_474_p1 = i_11_reg_187;

assign zext_ln300_fu_449_p1 = or_ln300_fu_443_p2;

assign zext_ln398_1_fu_311_p1 = i_8_reg_165;

assign zext_ln401_fu_339_p1 = tmp_s_fu_331_p3;

assign zext_ln402_2_fu_401_p1 = add_ln402_2_reg_552;

assign zext_ln402_fu_379_p1 = add_ln402_fu_374_p2;

always @ (posedge ap_clk) begin
    zext_ln398_1_reg_521[3] <= 1'b0;
    zext_ln401_reg_534[1:0] <= 2'b00;
    zext_ln401_reg_534[7:4] <= 4'b0000;
    shl_ln1_reg_568[1:0] <= 2'b00;
    state_addr_reg_574[1:0] <= 2'b00;
    state_addr_6_reg_583[1:0] <= 2'b01;
    state_addr_7_reg_588[1:0] <= 2'b10;
    state_addr_8_reg_593[1:0] <= 2'b11;
end

endmodule //aes_aes_main
