Running: D:\Xilinxxx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Tai lieu dai hoc/HK2 23 - 24/Vi_mach/verilog/DFF/testbech_isim_beh.exe -prj E:/Tai lieu dai hoc/HK2 23 - 24/Vi_mach/verilog/DFF/testbech_beh.prj work.testbech work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Tai lieu dai hoc/HK2 23 - 24/Vi_mach/verilog/DFF/Top.v" into library work
Analyzing Verilog file "E:/Tai lieu dai hoc/HK2 23 - 24/Vi_mach/verilog/DFF/testbench.v" into library work
Analyzing Verilog file "D:/Xilinxxx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Top
Compiling module testbech
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/Tai lieu dai hoc/HK2 23 - 24/Vi_mach/verilog/DFF/testbech_isim_beh.exe
Fuse Memory Usage: 27724 KB
Fuse CPU Usage: 421 ms
