Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4320d204dea74f17a03d5a282c420768 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RatCPUSim_behav xil_defaultlib.RatCPUSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register(WIDTH=10)
Compiling module xil_defaultlib.Mux4(WIDTH=10)
Compiling module xil_defaultlib.ProgRom
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Mux4(WIDTH=8)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux2(WIDTH=8)
Compiling module xil_defaultlib.Flag
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Ram(ADDR_SIZE=8,DATA_SIZE=10)
Compiling module xil_defaultlib.Mux2(WIDTH=10)
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux2(WIDTH=1)
Compiling module xil_defaultlib.RatCPU
Compiling module xil_defaultlib.RatCPUSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot RatCPUSim_behav
