// Seed: 2359785937
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    output supply0 id_3
);
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd0
) (
    output tri0  id_0,
    output tri1  id_1,
    input  uwire id_2
    , id_11,
    input  wire  id_3,
    input  tri0  id_4,
    input  tri0  _id_5,
    output uwire id_6,
    output tri1  id_7,
    output wand  id_8,
    input  tri0  id_9
);
  assign id_7 = id_9;
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_9,
      id_8
  );
  assign modCall_1.id_2 = 0;
  logic [-1 : 1  |  1  *  id_5] id_14;
  ;
  logic [7:0] id_15;
  assign id_15[-1] = -1;
  specify
    (id_16 => id_17) = 1;
  endspecify
endmodule
