{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 16:05:47 2024 " "Info: Processing started: Tue Jan 02 16:05:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HOUR -c HOUR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HOUR -c HOUR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK3 " "Info: Assuming node \"CLK3\" is an undefined clock" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN3 " "Info: Assuming node \"EN3\" is an undefined clock" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CLK " "Info: Detected gated clock \"CLK\" as buffer" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK3 register register COUNT_GE\[0\] COUNT_SHI\[1\]~DUPLICATE 500.0 MHz Internal " "Info: Clock \"CLK3\" Internal fmax is restricted to 500.0 MHz between source register \"COUNT_GE\[0\]\" and destination register \"COUNT_SHI\[1\]~DUPLICATE\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.553 ns + Longest register register " "Info: + Longest register to register delay is 1.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT_GE\[0\] 1 REG LCFF_X25_Y2_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT_GE[0] } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.545 ns) 0.821 ns Add1~2 2 COMB LCCOMB_X25_Y2_N16 2 " "Info: 2: + IC(0.276 ns) + CELL(0.545 ns) = 0.821 ns; Loc. = LCCOMB_X25_Y2_N16; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { COUNT_GE[0] Add1~2 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.946 ns Add1~5 3 COMB LCCOMB_X25_Y2_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.946 ns; Loc. = LCCOMB_X25_Y2_N18; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~2 Add1~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.053 ns) 1.398 ns COUNT_SHI~0DUPLICATE 4 COMB LCCOMB_X25_Y2_N2 1 " "Info: 4: + IC(0.399 ns) + CELL(0.053 ns) = 1.398 ns; Loc. = LCCOMB_X25_Y2_N2; Fanout = 1; COMB Node = 'COUNT_SHI~0DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { Add1~5 COUNT_SHI~0DUPLICATE } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.553 ns COUNT_SHI\[1\]~DUPLICATE 5 REG LCFF_X25_Y2_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.553 ns; Loc. = LCFF_X25_Y2_N3; Fanout = 2; REG Node = 'COUNT_SHI\[1\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { COUNT_SHI~0DUPLICATE COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.878 ns ( 56.54 % ) " "Info: Total cell delay = 0.878 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 43.46 % ) " "Info: Total interconnect delay = 0.675 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { COUNT_GE[0] Add1~2 Add1~5 COUNT_SHI~0DUPLICATE COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.553 ns" { COUNT_GE[0] {} Add1~2 {} Add1~5 {} COUNT_SHI~0DUPLICATE {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.276ns 0.000ns 0.399ns 0.000ns } { 0.000ns 0.545ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK3 destination 5.480 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK3\" to destination register is 5.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CLK3 1 CLK PIN_L2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 1; CLK Node = 'CLK3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK3 } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.053 ns) 1.907 ns CLK 2 COMB LCCOMB_X38_Y18_N4 1 " "Info: 2: + IC(0.990 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { CLK3 CLK } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 4.184 ns CLK~clkctrl 3 COMB CLKCTRL_G2 10 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.184 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 5.480 ns COUNT_SHI\[1\]~DUPLICATE 4 REG LCFF_X25_Y2_N3 2 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.480 ns; Loc. = LCFF_X25_Y2_N3; Fanout = 2; REG Node = 'COUNT_SHI\[1\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { CLK~clkctrl COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 28.01 % ) " "Info: Total cell delay = 1.535 ns ( 28.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.945 ns ( 71.99 % ) " "Info: Total interconnect delay = 3.945 ns ( 71.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { CLK3 CLK CLK~clkctrl COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { CLK3 {} CLK3~combout {} CLK {} CLK~clkctrl {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.000ns 0.990ns 2.277ns 0.678ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK3 source 5.480 ns - Longest register " "Info: - Longest clock path from clock \"CLK3\" to source register is 5.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CLK3 1 CLK PIN_L2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 1; CLK Node = 'CLK3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK3 } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.053 ns) 1.907 ns CLK 2 COMB LCCOMB_X38_Y18_N4 1 " "Info: 2: + IC(0.990 ns) + CELL(0.053 ns) = 1.907 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { CLK3 CLK } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 4.184 ns CLK~clkctrl 3 COMB CLKCTRL_G2 10 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.184 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 5.480 ns COUNT_GE\[0\] 4 REG LCFF_X25_Y2_N7 10 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.480 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 28.01 % ) " "Info: Total cell delay = 1.535 ns ( 28.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.945 ns ( 71.99 % ) " "Info: Total interconnect delay = 3.945 ns ( 71.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { CLK3 CLK CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { CLK3 {} CLK3~combout {} CLK {} CLK~clkctrl {} COUNT_GE[0] {} } { 0.000ns 0.000ns 0.990ns 2.277ns 0.678ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { CLK3 CLK CLK~clkctrl COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { CLK3 {} CLK3~combout {} CLK {} CLK~clkctrl {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.000ns 0.990ns 2.277ns 0.678ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { CLK3 CLK CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { CLK3 {} CLK3~combout {} CLK {} CLK~clkctrl {} COUNT_GE[0] {} } { 0.000ns 0.000ns 0.990ns 2.277ns 0.678ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { COUNT_GE[0] Add1~2 Add1~5 COUNT_SHI~0DUPLICATE COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.553 ns" { COUNT_GE[0] {} Add1~2 {} Add1~5 {} COUNT_SHI~0DUPLICATE {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.276ns 0.000ns 0.399ns 0.000ns } { 0.000ns 0.545ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { CLK3 CLK CLK~clkctrl COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { CLK3 {} CLK3~combout {} CLK {} CLK~clkctrl {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.000ns 0.990ns 2.277ns 0.678ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { CLK3 CLK CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { CLK3 {} CLK3~combout {} CLK {} CLK~clkctrl {} COUNT_GE[0] {} } { 0.000ns 0.000ns 0.990ns 2.277ns 0.678ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { COUNT_SHI[1]~DUPLICATE {} } {  } {  } "" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "EN3 register register COUNT_GE\[0\] COUNT_SHI\[1\]~DUPLICATE 500.0 MHz Internal " "Info: Clock \"EN3\" Internal fmax is restricted to 500.0 MHz between source register \"COUNT_GE\[0\]\" and destination register \"COUNT_SHI\[1\]~DUPLICATE\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.553 ns + Longest register register " "Info: + Longest register to register delay is 1.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT_GE\[0\] 1 REG LCFF_X25_Y2_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT_GE[0] } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.545 ns) 0.821 ns Add1~2 2 COMB LCCOMB_X25_Y2_N16 2 " "Info: 2: + IC(0.276 ns) + CELL(0.545 ns) = 0.821 ns; Loc. = LCCOMB_X25_Y2_N16; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { COUNT_GE[0] Add1~2 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.946 ns Add1~5 3 COMB LCCOMB_X25_Y2_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.946 ns; Loc. = LCCOMB_X25_Y2_N18; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~2 Add1~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.053 ns) 1.398 ns COUNT_SHI~0DUPLICATE 4 COMB LCCOMB_X25_Y2_N2 1 " "Info: 4: + IC(0.399 ns) + CELL(0.053 ns) = 1.398 ns; Loc. = LCCOMB_X25_Y2_N2; Fanout = 1; COMB Node = 'COUNT_SHI~0DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { Add1~5 COUNT_SHI~0DUPLICATE } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.553 ns COUNT_SHI\[1\]~DUPLICATE 5 REG LCFF_X25_Y2_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.553 ns; Loc. = LCFF_X25_Y2_N3; Fanout = 2; REG Node = 'COUNT_SHI\[1\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { COUNT_SHI~0DUPLICATE COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.878 ns ( 56.54 % ) " "Info: Total cell delay = 0.878 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 43.46 % ) " "Info: Total interconnect delay = 0.675 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { COUNT_GE[0] Add1~2 Add1~5 COUNT_SHI~0DUPLICATE COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.553 ns" { COUNT_GE[0] {} Add1~2 {} Add1~5 {} COUNT_SHI~0DUPLICATE {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.276ns 0.000ns 0.399ns 0.000ns } { 0.000ns 0.545ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN3 destination 5.680 ns + Shortest register " "Info: + Shortest clock path from clock \"EN3\" to destination register is 5.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns EN3 1 CLK PIN_D3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D3; Fanout = 1; CLK Node = 'EN3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN3 } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.154 ns) 2.107 ns CLK 2 COMB LCCOMB_X38_Y18_N4 1 " "Info: 2: + IC(1.096 ns) + CELL(0.154 ns) = 2.107 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { EN3 CLK } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 4.384 ns CLK~clkctrl 3 COMB CLKCTRL_G2 10 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.384 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 5.680 ns COUNT_SHI\[1\]~DUPLICATE 4 REG LCFF_X25_Y2_N3 2 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.680 ns; Loc. = LCFF_X25_Y2_N3; Fanout = 2; REG Node = 'COUNT_SHI\[1\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { CLK~clkctrl COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 28.68 % ) " "Info: Total cell delay = 1.629 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.051 ns ( 71.32 % ) " "Info: Total interconnect delay = 4.051 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.680 ns" { EN3 CLK CLK~clkctrl COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.680 ns" { EN3 {} EN3~combout {} CLK {} CLK~clkctrl {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.000ns 1.096ns 2.277ns 0.678ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN3 source 5.680 ns - Longest register " "Info: - Longest clock path from clock \"EN3\" to source register is 5.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns EN3 1 CLK PIN_D3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D3; Fanout = 1; CLK Node = 'EN3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN3 } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.154 ns) 2.107 ns CLK 2 COMB LCCOMB_X38_Y18_N4 1 " "Info: 2: + IC(1.096 ns) + CELL(0.154 ns) = 2.107 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { EN3 CLK } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 4.384 ns CLK~clkctrl 3 COMB CLKCTRL_G2 10 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.384 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 5.680 ns COUNT_GE\[0\] 4 REG LCFF_X25_Y2_N7 10 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.680 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 28.68 % ) " "Info: Total cell delay = 1.629 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.051 ns ( 71.32 % ) " "Info: Total interconnect delay = 4.051 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.680 ns" { EN3 CLK CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.680 ns" { EN3 {} EN3~combout {} CLK {} CLK~clkctrl {} COUNT_GE[0] {} } { 0.000ns 0.000ns 1.096ns 2.277ns 0.678ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.680 ns" { EN3 CLK CLK~clkctrl COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.680 ns" { EN3 {} EN3~combout {} CLK {} CLK~clkctrl {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.000ns 1.096ns 2.277ns 0.678ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.680 ns" { EN3 CLK CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.680 ns" { EN3 {} EN3~combout {} CLK {} CLK~clkctrl {} COUNT_GE[0] {} } { 0.000ns 0.000ns 1.096ns 2.277ns 0.678ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { COUNT_GE[0] Add1~2 Add1~5 COUNT_SHI~0DUPLICATE COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.553 ns" { COUNT_GE[0] {} Add1~2 {} Add1~5 {} COUNT_SHI~0DUPLICATE {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.276ns 0.000ns 0.399ns 0.000ns } { 0.000ns 0.545ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.680 ns" { EN3 CLK CLK~clkctrl COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.680 ns" { EN3 {} EN3~combout {} CLK {} CLK~clkctrl {} COUNT_SHI[1]~DUPLICATE {} } { 0.000ns 0.000ns 1.096ns 2.277ns 0.678ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.680 ns" { EN3 CLK CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.680 ns" { EN3 {} EN3~combout {} CLK {} CLK~clkctrl {} COUNT_GE[0] {} } { 0.000ns 0.000ns 1.096ns 2.277ns 0.678ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT_SHI[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { COUNT_SHI[1]~DUPLICATE {} } {  } {  } "" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "EN3 QF\[0\] COUNT_GE\[0\] 10.775 ns register " "Info: tco from clock \"EN3\" to destination pin \"QF\[0\]\" through register \"COUNT_GE\[0\]\" is 10.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN3 source 5.680 ns + Longest register " "Info: + Longest clock path from clock \"EN3\" to source register is 5.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns EN3 1 CLK PIN_D3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D3; Fanout = 1; CLK Node = 'EN3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN3 } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.154 ns) 2.107 ns CLK 2 COMB LCCOMB_X38_Y18_N4 1 " "Info: 2: + IC(1.096 ns) + CELL(0.154 ns) = 2.107 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 1; COMB Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { EN3 CLK } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 4.384 ns CLK~clkctrl 3 COMB CLKCTRL_G2 10 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 4.384 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 5.680 ns COUNT_GE\[0\] 4 REG LCFF_X25_Y2_N7 10 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.680 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 28.68 % ) " "Info: Total cell delay = 1.629 ns ( 28.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.051 ns ( 71.32 % ) " "Info: Total interconnect delay = 4.051 ns ( 71.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.680 ns" { EN3 CLK CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.680 ns" { EN3 {} EN3~combout {} CLK {} CLK~clkctrl {} COUNT_GE[0] {} } { 0.000ns 0.000ns 1.096ns 2.277ns 0.678ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.001 ns + Longest register pin " "Info: + Longest register to pin delay is 5.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT_GE\[0\] 1 REG LCFF_X25_Y2_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N7; Fanout = 10; REG Node = 'COUNT_GE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT_GE[0] } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.897 ns) + CELL(2.104 ns) 5.001 ns QF\[0\] 2 PIN PIN_L16 0 " "Info: 2: + IC(2.897 ns) + CELL(2.104 ns) = 5.001 ns; Loc. = PIN_L16; Fanout = 0; PIN Node = 'QF\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { COUNT_GE[0] QF[0] } "NODE_NAME" } } { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/HOUR/HOUR.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 42.07 % ) " "Info: Total cell delay = 2.104 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.897 ns ( 57.93 % ) " "Info: Total interconnect delay = 2.897 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { COUNT_GE[0] QF[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.001 ns" { COUNT_GE[0] {} QF[0] {} } { 0.000ns 2.897ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.680 ns" { EN3 CLK CLK~clkctrl COUNT_GE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.680 ns" { EN3 {} EN3~combout {} CLK {} CLK~clkctrl {} COUNT_GE[0] {} } { 0.000ns 0.000ns 1.096ns 2.277ns 0.678ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { COUNT_GE[0] QF[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.001 ns" { COUNT_GE[0] {} QF[0] {} } { 0.000ns 2.897ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 16:05:48 2024 " "Info: Processing ended: Tue Jan 02 16:05:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
