Release 7.1.03i par H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

PC-STUDENT::  Fri Apr 07 10:20:37 2006

par -w -intstyle ise -ol std -t 1 hd_gen_module_map.ncd hd_gen_module.ncd
hd_gen_module.pcf 


Constraints file: hd_gen_module.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "hd_gen_module" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  3 out of 16     18%
   Number of External DIFFMs           2 out of 276     1%
      Number of LOCed DIFFMs           2 out of 2     100%

   Number of External DIFFSs           2 out of 276     1%
      Number of LOCed DIFFSs           2 out of 2     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            37 out of 556     6%
      Number of LOCed IOBs            27 out of 37     72%

   Number of MULT18X18s                6 out of 88      6%
   Number of SLICEs                 2536 out of 9280   27%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

WARNING:Par:276 - The signal cs2_i_IBUF has no load
WARNING:Par:276 - The signal cs3_i_IBUF has no load
WARNING:Par:276 - The signal cs4_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9949a3) REAL time: 19 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 19 secs 

Phase 3.2
......
.............


Phase 3.2 (Checksum:98b3d7) REAL time: 33 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 33 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 35 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 35 secs 

Phase 7.8
..................................................
....................
Phase 7.8 (Checksum:11d1a15) REAL time: 51 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 51 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 1 mins 1 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 1 mins 1 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 1 mins 4 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 1 mins 4 secs 

Writing design to file hd_gen_module.ncd


Total REAL time to Placer completion: 1 mins 10 secs 
Total CPU time to Placer completion: 1 mins 8 secs 

Starting Router

Phase 1: 18737 unrouted;       REAL time: 1 mins 23 secs 

Phase 2: 16947 unrouted;       REAL time: 1 mins 25 secs 

Phase 3: 3466 unrouted;       REAL time: 1 mins 30 secs 

Phase 4: 3466 unrouted; (231458)      REAL time: 1 mins 31 secs 

Phase 5: 4022 unrouted; (56064)      REAL time: 1 mins 47 secs 

Phase 6: 4075 unrouted; (49431)      REAL time: 1 mins 49 secs 

Phase 7: 0 unrouted; (63650)      REAL time: 2 mins 12 secs 

Phase 8: 0 unrouted; (63650)      REAL time: 2 mins 18 secs 

Phase 9: 0 unrouted; (63031)      REAL time: 2 mins 22 secs 


Total REAL time to Router completion: 2 mins 22 secs 
Total CPU time to Router completion: 2 mins 20 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|HD_Gen_Channel_1/var |              |      |      |            |             |
|                _clk |     BUFGMUX3P| No   | 1246 |  0.852     |  1.994      |
+---------------------+--------------+------+------+------------+-------------+
|                clk2 |     BUFGMUX2S| No   |  285 |  0.297     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
|                clk1 |     BUFGMUX4S| No   |   54 |  0.179     |  1.329      |
+---------------------+--------------+------+------+------------+-------------+
|            brefclk2 |         Local|      |    3 |  0.000     |  0.234      |
+---------------------+--------------+------+------+------------+-------------+
|             brefclk |         Local|      |    3 |  0.000     |  0.232      |
+---------------------+--------------+------+------+------------+-------------+


   The Delay Summary Report


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.059
   The MAXIMUM PIN DELAY IS:                               7.654
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   5.156

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 8.00  d >= 8.00
   ---------   ---------   ---------   ---------   ---------   ---------
        9712        6193        2119         350          84           0

Timing Score: 63031

INFO:Par:62 - Your design did not meet timing.  The following are some
   suggestions to assist you to meet timing in your design.
   

   Review the timing report using Timing Analyzer (In ISE select "Post-Place
   & Route Static Timing Report").  Go to the failing constraint(s) and select
   the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Increase the PAR Effort Level setting to "high"

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven Packing and
Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Visit the Xilinx technical support web at http://support.xilinx.com and go
   to either "Troubleshoot->Tech Tips->Timing & Constraints" or
   " TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_ | N/A        | N/A        | N/A  
  p_i" 150 MHz HIGH 50% INPUT_JITTER 1      |            |            |      
      ns                                    |            |            |      
--------------------------------------------------------------------------------
  TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_ | 6.666ns    | 4.897ns    | 1    
  n_i" 150 MHz HIGH 50% INPUT_JITTER 1      |            |            |      
      ns                                    |            |            |      
--------------------------------------------------------------------------------
  TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk | N/A        | N/A        | N/A  
  2_p_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------
* TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk | 6.666ns    | 7.905ns    | 5    
  2_n_i" 150 MHz HIGH 50% INPUT_JITTER      |            |            |      
      1 ns                                  |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 41 secs 
Total CPU time to PAR completion: 2 mins 29 secs 

Peak Memory Usage:  232 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 99 errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 1

Writing design to file hd_gen_module.ncd



PAR done!
