<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64MathLogOp.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="AMD64MathLog10Op.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MathPowOp.java.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64MathLogOp.java</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, 2019, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2016, Intel Corporation. All rights reserved.
  4  * Intel Math Library (LIBM) Source Code
  5  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  6  *
  7  * This code is free software; you can redistribute it and/or modify it
  8  * under the terms of the GNU General Public License version 2 only, as
  9  * published by the Free Software Foundation.
 10  *
 11  * This code is distributed in the hope that it will be useful, but WITHOUT
 12  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 13  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 14  * version 2 for more details (a copy is included in the LICENSE file that
 15  * accompanied this code).
 16  *
 17  * You should have received a copy of the GNU General Public License version
 18  * 2 along with this work; if not, write to the Free Software Foundation,
 19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 20  *
 21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 22  * or visit www.oracle.com if you need additional information or have any
</pre>
<hr />
<pre>
 29 import static jdk.vm.ci.amd64.AMD64.r11;
 30 import static jdk.vm.ci.amd64.AMD64.r8;
 31 import static jdk.vm.ci.amd64.AMD64.rax;
 32 import static jdk.vm.ci.amd64.AMD64.rcx;
 33 import static jdk.vm.ci.amd64.AMD64.rdx;
 34 import static jdk.vm.ci.amd64.AMD64.rsp;
 35 import static jdk.vm.ci.amd64.AMD64.xmm0;
 36 import static jdk.vm.ci.amd64.AMD64.xmm1;
 37 import static jdk.vm.ci.amd64.AMD64.xmm2;
 38 import static jdk.vm.ci.amd64.AMD64.xmm3;
 39 import static jdk.vm.ci.amd64.AMD64.xmm4;
 40 import static jdk.vm.ci.amd64.AMD64.xmm5;
 41 import static jdk.vm.ci.amd64.AMD64.xmm6;
 42 import static jdk.vm.ci.amd64.AMD64.xmm7;
 43 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.pointerConstant;
 44 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.recordExternalAddress;
 45 
 46 import org.graalvm.compiler.asm.Label;
 47 import org.graalvm.compiler.asm.amd64.AMD64Address;
 48 import org.graalvm.compiler.asm.amd64.AMD64Assembler;

 49 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
 50 import org.graalvm.compiler.lir.LIRInstructionClass;
 51 import org.graalvm.compiler.lir.asm.ArrayDataPointerConstant;
 52 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 53 
 54 import jdk.vm.ci.amd64.AMD64;
 55 
 56 /**
 57  * &lt;pre&gt;
 58  *                     ALGORITHM DESCRIPTION - LOG()
 59  *                     ---------------------
 60  *
 61  *    x=2^k * mx, mx in [1,2)
 62  *
 63  *    Get B~1/mx based on the output of rcpss instruction (B0)
 64  *    B = int((B0*2^7+0.5))/2^7
 65  *
 66  *    Reduced argument: r=B*mx-1.0 (computed accurately in high and low parts)
 67  *
 68  *    Result:  k*log(2) - log(B) + p(r) if |x-1| &gt;= small value (2^-6)  and
</pre>
<hr />
<pre>
239         masm.movq(rax, 0x3ff0000000000000L);
240         masm.movdq(xmm2, rax);
241         masm.movq(rdx, 0x77f0000000000000L);
242         masm.movdq(xmm3, rdx);
243         masm.movl(rcx, 32768);
244         masm.movdl(xmm4, rcx);
245         masm.movq(r8, 0xffffe00000000000L);
246         masm.movdq(xmm5, r8);
247         masm.movdqu(xmm1, xmm0);
248         masm.pextrw(rax, xmm0, 3);
249         masm.por(xmm0, xmm2);
250         masm.movl(rcx, 16352);
251         masm.psrlq(xmm0, 27);
252         masm.leaq(r11, recordExternalAddress(crb, lTbl));
253         masm.psrld(xmm0, 2);
254         masm.rcpps(xmm0, xmm0);
255         masm.psllq(xmm1, 12);
256         masm.pshufd(xmm6, xmm5, 228);
257         masm.psrlq(xmm1, 12);
258         masm.subl(rax, 16);
<span class="line-modified">259         masm.cmpl(rax, 32736);</span>
<span class="line-removed">260         masm.jcc(AMD64Assembler.ConditionFlag.AboveEqual, block0);</span>
261 
262         masm.bind(block1);
263         masm.paddd(xmm0, xmm4);
264         masm.por(xmm1, xmm3);
265         masm.movdl(rdx, xmm0);
266         masm.psllq(xmm0, 29);
267         masm.pand(xmm5, xmm1);
268         masm.pand(xmm0, xmm6);
269         masm.subsd(xmm1, xmm5);
270         masm.mulpd(xmm5, xmm0);
271         masm.andl(rax, 32752);
272         masm.subl(rax, rcx);
273         masm.cvtsi2sdl(xmm7, rax);
274         masm.mulsd(xmm1, xmm0);
275         masm.movq(xmm6, recordExternalAddress(crb, log2));             // 0xfefa3800, 0x3fa62e42
276         masm.movdqu(xmm3, recordExternalAddress(crb, coeff));          // 0x92492492, 0x3fc24924,
277                                                                        // 0x00000000, 0xbfd00000
278         masm.subsd(xmm5, xmm2);
279         masm.andl(rdx, 16711680);
280         masm.shrl(rdx, 12);
</pre>
<hr />
<pre>
307         masm.mulpd(xmm3, xmm5);
308         masm.subsd(xmm6, xmm0);
309         masm.mulsd(xmm4, xmm1);
310         masm.pshufd(xmm2, xmm0, 238);
311         masm.addsd(xmm1, xmm6);
312         masm.mulsd(xmm5, xmm5);
313         masm.addsd(xmm7, xmm2);
314         masm.addpd(xmm4, xmm3);
315         masm.addsd(xmm1, xmm7);
316         masm.mulpd(xmm4, xmm5);
317         masm.addsd(xmm1, xmm4);
318         masm.pshufd(xmm5, xmm4, 238);
319         masm.addsd(xmm1, xmm5);
320         masm.addsd(xmm0, xmm1);
321         masm.jmp(block9);
322 
323         masm.bind(block0);
324         masm.movq(xmm0, new AMD64Address(rsp, 0));
325         masm.movq(xmm1, new AMD64Address(rsp, 0));
326         masm.addl(rax, 16);
<span class="line-modified">327         masm.cmpl(rax, 32768);</span>
<span class="line-modified">328         masm.jcc(AMD64Assembler.ConditionFlag.AboveEqual, block2);</span>
<span class="line-removed">329         masm.cmpl(rax, 16);</span>
<span class="line-removed">330         masm.jcc(AMD64Assembler.ConditionFlag.Below, block3);</span>
331 
332         masm.bind(block4);
333         masm.addsd(xmm0, xmm0);
334         masm.jmp(block9);
335 
336         masm.bind(block5);
337         masm.jcc(AMD64Assembler.ConditionFlag.Above, block4);
<span class="line-modified">338         masm.cmpl(rdx, 0);</span>
<span class="line-removed">339         masm.jcc(AMD64Assembler.ConditionFlag.Above, block4);</span>
340         masm.jmp(block6);
341 
342         masm.bind(block3);
343         masm.xorpd(xmm1, xmm1);
344         masm.addsd(xmm1, xmm0);
345         masm.movdl(rdx, xmm1);
346         masm.psrlq(xmm1, 32);
347         masm.movdl(rcx, xmm1);
348         masm.orl(rdx, rcx);
<span class="line-modified">349         masm.cmpl(rdx, 0);</span>
<span class="line-removed">350         masm.jcc(AMD64Assembler.ConditionFlag.Equal, block7);</span>
351         masm.xorpd(xmm1, xmm1);
352         masm.movl(rax, 18416);
353         masm.pinsrw(xmm1, rax, 3);
354         masm.mulsd(xmm0, xmm1);
355         masm.movdqu(xmm1, xmm0);
356         masm.pextrw(rax, xmm0, 3);
357         masm.por(xmm0, xmm2);
358         masm.psrlq(xmm0, 27);
359         masm.movl(rcx, 18416);
360         masm.psrld(xmm0, 2);
361         masm.rcpps(xmm0, xmm0);
362         masm.psllq(xmm1, 12);
363         masm.pshufd(xmm6, xmm5, 228);
364         masm.psrlq(xmm1, 12);
365         masm.jmp(block1);
366 
367         masm.bind(block2);
368         masm.movdl(rdx, xmm1);
369         masm.psrlq(xmm1, 32);
370         masm.movdl(rcx, xmm1);
371         masm.addl(rcx, rcx);
<span class="line-modified">372         masm.cmpl(rcx, -2097152);</span>
<span class="line-removed">373         masm.jcc(AMD64Assembler.ConditionFlag.AboveEqual, block5);</span>
374         masm.orl(rdx, rcx);
<span class="line-modified">375         masm.cmpl(rdx, 0);</span>
<span class="line-removed">376         masm.jcc(AMD64Assembler.ConditionFlag.Equal, block7);</span>
377 
378         masm.bind(block6);
379         masm.xorpd(xmm1, xmm1);
380         masm.xorpd(xmm0, xmm0);
381         masm.movl(rax, 32752);
382         masm.pinsrw(xmm1, rax, 3);
383         masm.mulsd(xmm0, xmm1);
384         masm.movl(new AMD64Address(rsp, 16), 3);
385         masm.jmp(block8);
386         masm.bind(block7);
387         masm.xorpd(xmm1, xmm1);
388         masm.xorpd(xmm0, xmm0);
389         masm.movl(rax, 49136);
390         masm.pinsrw(xmm0, rax, 3);
391         masm.divsd(xmm0, xmm1);
392         masm.movl(new AMD64Address(rsp, 16), 2);
393 
394         masm.bind(block8);
395         masm.movq(new AMD64Address(rsp, 8), xmm0);
396 
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2016, Intel Corporation. All rights reserved.
  4  * Intel Math Library (LIBM) Source Code
  5  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  6  *
  7  * This code is free software; you can redistribute it and/or modify it
  8  * under the terms of the GNU General Public License version 2 only, as
  9  * published by the Free Software Foundation.
 10  *
 11  * This code is distributed in the hope that it will be useful, but WITHOUT
 12  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 13  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 14  * version 2 for more details (a copy is included in the LICENSE file that
 15  * accompanied this code).
 16  *
 17  * You should have received a copy of the GNU General Public License version
 18  * 2 along with this work; if not, write to the Free Software Foundation,
 19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 20  *
 21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 22  * or visit www.oracle.com if you need additional information or have any
</pre>
<hr />
<pre>
 29 import static jdk.vm.ci.amd64.AMD64.r11;
 30 import static jdk.vm.ci.amd64.AMD64.r8;
 31 import static jdk.vm.ci.amd64.AMD64.rax;
 32 import static jdk.vm.ci.amd64.AMD64.rcx;
 33 import static jdk.vm.ci.amd64.AMD64.rdx;
 34 import static jdk.vm.ci.amd64.AMD64.rsp;
 35 import static jdk.vm.ci.amd64.AMD64.xmm0;
 36 import static jdk.vm.ci.amd64.AMD64.xmm1;
 37 import static jdk.vm.ci.amd64.AMD64.xmm2;
 38 import static jdk.vm.ci.amd64.AMD64.xmm3;
 39 import static jdk.vm.ci.amd64.AMD64.xmm4;
 40 import static jdk.vm.ci.amd64.AMD64.xmm5;
 41 import static jdk.vm.ci.amd64.AMD64.xmm6;
 42 import static jdk.vm.ci.amd64.AMD64.xmm7;
 43 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.pointerConstant;
 44 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.recordExternalAddress;
 45 
 46 import org.graalvm.compiler.asm.Label;
 47 import org.graalvm.compiler.asm.amd64.AMD64Address;
 48 import org.graalvm.compiler.asm.amd64.AMD64Assembler;
<span class="line-added"> 49 import org.graalvm.compiler.asm.amd64.AMD64Assembler.ConditionFlag;</span>
 50 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
 51 import org.graalvm.compiler.lir.LIRInstructionClass;
 52 import org.graalvm.compiler.lir.asm.ArrayDataPointerConstant;
 53 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 54 
 55 import jdk.vm.ci.amd64.AMD64;
 56 
 57 /**
 58  * &lt;pre&gt;
 59  *                     ALGORITHM DESCRIPTION - LOG()
 60  *                     ---------------------
 61  *
 62  *    x=2^k * mx, mx in [1,2)
 63  *
 64  *    Get B~1/mx based on the output of rcpss instruction (B0)
 65  *    B = int((B0*2^7+0.5))/2^7
 66  *
 67  *    Reduced argument: r=B*mx-1.0 (computed accurately in high and low parts)
 68  *
 69  *    Result:  k*log(2) - log(B) + p(r) if |x-1| &gt;= small value (2^-6)  and
</pre>
<hr />
<pre>
240         masm.movq(rax, 0x3ff0000000000000L);
241         masm.movdq(xmm2, rax);
242         masm.movq(rdx, 0x77f0000000000000L);
243         masm.movdq(xmm3, rdx);
244         masm.movl(rcx, 32768);
245         masm.movdl(xmm4, rcx);
246         masm.movq(r8, 0xffffe00000000000L);
247         masm.movdq(xmm5, r8);
248         masm.movdqu(xmm1, xmm0);
249         masm.pextrw(rax, xmm0, 3);
250         masm.por(xmm0, xmm2);
251         masm.movl(rcx, 16352);
252         masm.psrlq(xmm0, 27);
253         masm.leaq(r11, recordExternalAddress(crb, lTbl));
254         masm.psrld(xmm0, 2);
255         masm.rcpps(xmm0, xmm0);
256         masm.psllq(xmm1, 12);
257         masm.pshufd(xmm6, xmm5, 228);
258         masm.psrlq(xmm1, 12);
259         masm.subl(rax, 16);
<span class="line-modified">260         masm.cmplAndJcc(rax, 32736, ConditionFlag.AboveEqual, block0, false);</span>

261 
262         masm.bind(block1);
263         masm.paddd(xmm0, xmm4);
264         masm.por(xmm1, xmm3);
265         masm.movdl(rdx, xmm0);
266         masm.psllq(xmm0, 29);
267         masm.pand(xmm5, xmm1);
268         masm.pand(xmm0, xmm6);
269         masm.subsd(xmm1, xmm5);
270         masm.mulpd(xmm5, xmm0);
271         masm.andl(rax, 32752);
272         masm.subl(rax, rcx);
273         masm.cvtsi2sdl(xmm7, rax);
274         masm.mulsd(xmm1, xmm0);
275         masm.movq(xmm6, recordExternalAddress(crb, log2));             // 0xfefa3800, 0x3fa62e42
276         masm.movdqu(xmm3, recordExternalAddress(crb, coeff));          // 0x92492492, 0x3fc24924,
277                                                                        // 0x00000000, 0xbfd00000
278         masm.subsd(xmm5, xmm2);
279         masm.andl(rdx, 16711680);
280         masm.shrl(rdx, 12);
</pre>
<hr />
<pre>
307         masm.mulpd(xmm3, xmm5);
308         masm.subsd(xmm6, xmm0);
309         masm.mulsd(xmm4, xmm1);
310         masm.pshufd(xmm2, xmm0, 238);
311         masm.addsd(xmm1, xmm6);
312         masm.mulsd(xmm5, xmm5);
313         masm.addsd(xmm7, xmm2);
314         masm.addpd(xmm4, xmm3);
315         masm.addsd(xmm1, xmm7);
316         masm.mulpd(xmm4, xmm5);
317         masm.addsd(xmm1, xmm4);
318         masm.pshufd(xmm5, xmm4, 238);
319         masm.addsd(xmm1, xmm5);
320         masm.addsd(xmm0, xmm1);
321         masm.jmp(block9);
322 
323         masm.bind(block0);
324         masm.movq(xmm0, new AMD64Address(rsp, 0));
325         masm.movq(xmm1, new AMD64Address(rsp, 0));
326         masm.addl(rax, 16);
<span class="line-modified">327         masm.cmplAndJcc(rax, 32768, ConditionFlag.AboveEqual, block2, false);</span>
<span class="line-modified">328         masm.cmplAndJcc(rax, 16, ConditionFlag.Below, block3, false);</span>


329 
330         masm.bind(block4);
331         masm.addsd(xmm0, xmm0);
332         masm.jmp(block9);
333 
334         masm.bind(block5);
335         masm.jcc(AMD64Assembler.ConditionFlag.Above, block4);
<span class="line-modified">336         masm.cmplAndJcc(rdx, 0, ConditionFlag.Above, block4, false);</span>

337         masm.jmp(block6);
338 
339         masm.bind(block3);
340         masm.xorpd(xmm1, xmm1);
341         masm.addsd(xmm1, xmm0);
342         masm.movdl(rdx, xmm1);
343         masm.psrlq(xmm1, 32);
344         masm.movdl(rcx, xmm1);
345         masm.orl(rdx, rcx);
<span class="line-modified">346         masm.cmplAndJcc(rdx, 0, ConditionFlag.Equal, block7, false);</span>

347         masm.xorpd(xmm1, xmm1);
348         masm.movl(rax, 18416);
349         masm.pinsrw(xmm1, rax, 3);
350         masm.mulsd(xmm0, xmm1);
351         masm.movdqu(xmm1, xmm0);
352         masm.pextrw(rax, xmm0, 3);
353         masm.por(xmm0, xmm2);
354         masm.psrlq(xmm0, 27);
355         masm.movl(rcx, 18416);
356         masm.psrld(xmm0, 2);
357         masm.rcpps(xmm0, xmm0);
358         masm.psllq(xmm1, 12);
359         masm.pshufd(xmm6, xmm5, 228);
360         masm.psrlq(xmm1, 12);
361         masm.jmp(block1);
362 
363         masm.bind(block2);
364         masm.movdl(rdx, xmm1);
365         masm.psrlq(xmm1, 32);
366         masm.movdl(rcx, xmm1);
367         masm.addl(rcx, rcx);
<span class="line-modified">368         masm.cmplAndJcc(rcx, -2097152, ConditionFlag.AboveEqual, block5, false);</span>

369         masm.orl(rdx, rcx);
<span class="line-modified">370         masm.cmplAndJcc(rdx, 0, ConditionFlag.Equal, block7, false);</span>

371 
372         masm.bind(block6);
373         masm.xorpd(xmm1, xmm1);
374         masm.xorpd(xmm0, xmm0);
375         masm.movl(rax, 32752);
376         masm.pinsrw(xmm1, rax, 3);
377         masm.mulsd(xmm0, xmm1);
378         masm.movl(new AMD64Address(rsp, 16), 3);
379         masm.jmp(block8);
380         masm.bind(block7);
381         masm.xorpd(xmm1, xmm1);
382         masm.xorpd(xmm0, xmm0);
383         masm.movl(rax, 49136);
384         masm.pinsrw(xmm0, rax, 3);
385         masm.divsd(xmm0, xmm1);
386         masm.movl(new AMD64Address(rsp, 16), 2);
387 
388         masm.bind(block8);
389         masm.movq(new AMD64Address(rsp, 8), xmm0);
390 
</pre>
</td>
</tr>
</table>
<center><a href="AMD64MathLog10Op.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MathPowOp.java.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>