$date
	Mon Dec 08 03:24:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CoastalFSM_tb $end
$var wire 1 ! O_Kritis $end
$var wire 1 " O_Investigasi $end
$var reg 1 # C_Total $end
$var reg 1 $ X $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module UUT $end
$var wire 1 # C_Total $end
$var wire 1 $ X $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 " O_Investigasi $end
$var reg 1 ! O_Kritis $end
$var reg 2 ' current_state [1:0] $end
$var reg 2 ( next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
1&
0%
0$
0#
0"
0!
$end
#5000
1%
#10000
0%
#15000
1%
#20000
0%
0&
#25000
1%
#30000
b1 (
0%
1$
#35000
1"
b1 '
1%
#40000
0%
#45000
1%
#50000
0%
#55000
1%
#60000
0%
#65000
1%
#70000
0%
#75000
1%
#80000
b0 (
0%
0$
#85000
0"
b0 '
1%
#90000
0%
#95000
1%
#100000
0%
#105000
1%
#110000
0%
#115000
1%
#120000
0%
#125000
1%
#130000
b10 (
0%
1#
1$
#135000
1"
1!
b10 '
1%
#140000
0%
#145000
1%
#150000
0%
#155000
1%
#160000
0%
#165000
1%
#170000
0%
#175000
1%
#180000
b1 (
0%
0#
#185000
1"
0!
b1 '
1%
#190000
0%
#195000
1%
#200000
0%
#205000
1%
#210000
0%
#215000
1%
#220000
0%
#225000
1%
#230000
b10 (
0%
1#
#235000
1!
1"
b10 '
1%
#240000
0%
#245000
1%
#250000
0%
#255000
1%
#260000
0%
#265000
1%
#270000
0%
#275000
1%
#280000
b0 (
0%
0#
0$
#285000
0"
0!
b0 '
1%
#290000
0%
#295000
1%
#300000
0%
#305000
1%
#310000
0%
#315000
1%
#320000
0%
#325000
1%
#330000
0%
#335000
1%
#340000
0%
#345000
1%
#350000
0%
#355000
1%
#360000
0%
#365000
1%
#370000
0%
#375000
1%
#380000
0%
