

================================================================
== Vivado HLS Report for 'load5'
================================================================
* Date:           Tue Apr 14 07:39:16 2020

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        dataflow_stalls_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- load_epoch  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond_i_i_i)
	9  / (!exitcond_i_i_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
* FSM state operations: 

 <State 1>: 3.65ns
ST_1: data_count_read (18)  [1/1] 0.00ns
entry:10  %data_count_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_count)

ST_1: from_offset_read (19)  [1/1] 0.00ns
entry:11  %from_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %from_offset)

ST_1: from_offset1_i_i (25)  [1/1] 0.00ns
entry:17  %from_offset1_i_i = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %from_offset_read, i32 3, i32 63)

ST_1: tmp_4_i_i (26)  [1/1] 0.00ns
entry:18  %tmp_4_i_i = zext i61 %from_offset1_i_i to i64

ST_1: from_addr (27)  [1/1] 0.00ns
entry:19  %from_addr = getelementptr i64* %from, i64 %tmp_4_i_i

ST_1: from_addr_i_i_rd_req (33)  [7/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 2>: 3.65ns
ST_2: from_addr_i_i_rd_req (33)  [6/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 3>: 3.65ns
ST_3: from_addr_i_i_rd_req (33)  [5/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 4>: 3.65ns
ST_4: from_addr_i_i_rd_req (33)  [4/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 5>: 3.65ns
ST_5: from_addr_i_i_rd_req (33)  [3/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 6>: 3.65ns
ST_6: from_addr_i_i_rd_req (33)  [2/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)


 <State 7>: 3.65ns
ST_7: StgValue_23 (8)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i64* %to_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)

ST_7: StgValue_24 (9)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %to_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)

ST_7: StgValue_25 (10)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_26 (11)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_27 (12)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_28 (13)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_29 (14)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)

ST_7: StgValue_30 (15)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)

ST_7: StgValue_31 (16)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i64* %output_ddr0_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str102, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str129, [1 x i8]* @p_str149)

ST_7: output_ddr0_read (17)  [1/1] 0.00ns
entry:9  %output_ddr0_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_ddr0)

ST_7: StgValue_33 (20)  [1/1] 1.15ns
entry:12  call void @_ssdm_op_Write.ap_fifo.i64P(i64* %output_ddr0_out, i64 %output_ddr0_read)

ST_7: StgValue_34 (21)  [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i64* %to_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)

ST_7: StgValue_35 (22)  [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_36 (23)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_37 (24)  [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)

ST_7: StgValue_38 (28)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(i64* %to_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19)

ST_7: StgValue_39 (29)  [1/1] 0.00ns
entry:21  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: StgValue_40 (30)  [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)

ST_7: StgValue_41 (31)  [1/1] 1.15ns
entry:23  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %data_count_out, i32 %data_count_read)

ST_7: StgValue_42 (32)  [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(i64* %from, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str10, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_7: from_addr_i_i_rd_req (33)  [1/7] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
entry:25  %from_addr_i_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %from_addr, i32 %data_count_read)

ST_7: StgValue_44 (34)  [1/1] 0.85ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
entry:26  br label %0


 <State 8>: 1.51ns
ST_8: i_i_i_i (36)  [1/1] 0.00ns
:0  %i_i_i_i = phi i32 [ 0, %entry ], [ %i, %1 ]

ST_8: exitcond_i_i_i (37)  [1/1] 1.26ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:1  %exitcond_i_i_i = icmp eq i32 %i_i_i_i, %data_count_read

ST_8: i (38)  [1/1] 1.51ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:2  %i = add i32 %i_i_i_i, 1

ST_8: StgValue_48 (39)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:3  br i1 %exitcond_i_i_i, label %.exit, label %1


 <State 9>: 3.65ns
ST_9: tmp (44)  [1/1] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
:3  %tmp = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %from_addr)


 <State 10>: 1.15ns
ST_10: StgValue_50 (41)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_10: tmp_6_i_i_i (42)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:1  %tmp_6_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)

ST_10: StgValue_52 (43)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:43
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_53 (45)  [1/1] 1.15ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:44
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %to_V, i64 %tmp)

ST_10: empty (46)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:45
:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_6_i_i_i)

ST_10: StgValue_55 (47)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:42
:6  br label %0


 <State 11>: 0.00ns
ST_11: StgValue_56 (49)  [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ to_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ from]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ from_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_count_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_ddr0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ddr0_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_count_read      (read           ) [ 001111111110]
from_offset_read     (read           ) [ 000000000000]
from_offset1_i_i     (partselect     ) [ 000000000000]
tmp_4_i_i            (zext           ) [ 000000000000]
from_addr            (getelementptr  ) [ 001111111110]
StgValue_23          (specinterface  ) [ 000000000000]
StgValue_24          (specinterface  ) [ 000000000000]
StgValue_25          (specinterface  ) [ 000000000000]
StgValue_26          (specinterface  ) [ 000000000000]
StgValue_27          (specinterface  ) [ 000000000000]
StgValue_28          (specinterface  ) [ 000000000000]
StgValue_29          (specinterface  ) [ 000000000000]
StgValue_30          (specinterface  ) [ 000000000000]
StgValue_31          (specinterface  ) [ 000000000000]
output_ddr0_read     (read           ) [ 000000000000]
StgValue_33          (write          ) [ 000000000000]
StgValue_34          (specinterface  ) [ 000000000000]
StgValue_35          (specinterface  ) [ 000000000000]
StgValue_36          (specinterface  ) [ 000000000000]
StgValue_37          (specinterface  ) [ 000000000000]
StgValue_38          (specinterface  ) [ 000000000000]
StgValue_39          (specinterface  ) [ 000000000000]
StgValue_40          (specinterface  ) [ 000000000000]
StgValue_41          (write          ) [ 000000000000]
StgValue_42          (specinterface  ) [ 000000000000]
from_addr_i_i_rd_req (readreq        ) [ 000000000000]
StgValue_44          (br             ) [ 000000011110]
i_i_i_i              (phi            ) [ 000000001000]
exitcond_i_i_i       (icmp           ) [ 000000001110]
i                    (add            ) [ 000000011110]
StgValue_48          (br             ) [ 000000000000]
tmp                  (read           ) [ 000000001010]
StgValue_50          (specloopname   ) [ 000000000000]
tmp_6_i_i_i          (specregionbegin) [ 000000000000]
StgValue_52          (specpipeline   ) [ 000000000000]
StgValue_53          (write          ) [ 000000000000]
empty                (specregionend  ) [ 000000000000]
StgValue_55          (br             ) [ 000000011110]
StgValue_56          (ret            ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="to_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="from">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="from_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_count_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_count_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_ddr0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ddr0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ddr0_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ddr0_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="data_count_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_count_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="from_offset_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="from_offset_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="from_addr_i_i_rd_req/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="output_ddr0_read_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ddr0_read/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="StgValue_33_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="64" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="StgValue_41_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="6"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="8"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="StgValue_53_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="0"/>
<pin id="152" dir="0" index="2" bw="64" slack="1"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/10 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_i_i_i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_i_i_i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i_i/8 "/>
</bind>
</comp>

<comp id="167" class="1004" name="from_offset1_i_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="61" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="0" index="3" bw="7" slack="0"/>
<pin id="172" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="from_offset1_i_i/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_4_i_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="61" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_i/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="from_addr_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="61" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="from_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond_i_i_i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="7"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i_i/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="199" class="1005" name="data_count_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_count_read "/>
</bind>
</comp>

<comp id="206" class="1005" name="from_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="from_addr "/>
</bind>
</comp>

<comp id="212" class="1005" name="exitcond_i_i_i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i_i "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="104" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="82" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="123" pin="2"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="84" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="88" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="100" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="110" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="180"><net_src comp="167" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="192"><net_src comp="160" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="160" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="86" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="104" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="209"><net_src comp="181" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="215"><net_src comp="188" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="193" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="224"><net_src comp="144" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="149" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: to_V | {10 }
	Port: data_count_out | {7 }
	Port: output_ddr0_out | {7 }
 - Input state : 
	Port: load5 : from | {1 2 3 4 5 6 7 9 }
	Port: load5 : from_offset | {1 }
	Port: load5 : data_count | {1 }
	Port: load5 : output_ddr0 | {7 }
  - Chain level:
	State 1
		tmp_4_i_i : 1
		from_addr : 2
		from_addr_i_i_rd_req : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond_i_i_i : 1
		i : 1
		StgValue_48 : 2
	State 9
	State 10
		empty : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |           i_fu_193           |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |     exitcond_i_i_i_fu_188    |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |  data_count_read_read_fu_104 |    0    |    0    |
|   read   | from_offset_read_read_fu_110 |    0    |    0    |
|          | output_ddr0_read_read_fu_123 |    0    |    0    |
|          |        tmp_read_fu_144       |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_116      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   StgValue_33_write_fu_129   |    0    |    0    |
|   write  |   StgValue_41_write_fu_137   |    0    |    0    |
|          |   StgValue_53_write_fu_149   |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|    from_offset1_i_i_fu_167   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       tmp_4_i_i_fu_177       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    57   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|data_count_read_reg_199|   32   |
| exitcond_i_i_i_reg_212|    1   |
|   from_addr_reg_206   |   64   |
|    i_i_i_i_reg_156    |   32   |
|       i_reg_216       |   32   |
|      tmp_reg_221      |   64   |
+-----------------------+--------+
|         Total         |   225  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_116 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_116 |  p2  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   192  ||   1.7   ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   225  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   225  |   75   |
+-----------+--------+--------+--------+
