use work.complex_pkg.all;

entity complex32_sub is
port (
	a, b: in complex32;
	o   : out complex32);
end entity;

architecture rtl of complex32_sub is
begin
	o <= a - b;
end architecture rtl;