/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DelSig_1 */
.set ADC_DelSig_1_Bypass_P03__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set ADC_DelSig_1_Bypass_P03__0__MASK, 0x08
.set ADC_DelSig_1_Bypass_P03__0__PC, CYREG_PRT0_PC3
.set ADC_DelSig_1_Bypass_P03__0__PORT, 0
.set ADC_DelSig_1_Bypass_P03__0__SHIFT, 3
.set ADC_DelSig_1_Bypass_P03__AG, CYREG_PRT0_AG
.set ADC_DelSig_1_Bypass_P03__AMUX, CYREG_PRT0_AMUX
.set ADC_DelSig_1_Bypass_P03__BIE, CYREG_PRT0_BIE
.set ADC_DelSig_1_Bypass_P03__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_DelSig_1_Bypass_P03__BYP, CYREG_PRT0_BYP
.set ADC_DelSig_1_Bypass_P03__CTL, CYREG_PRT0_CTL
.set ADC_DelSig_1_Bypass_P03__DM0, CYREG_PRT0_DM0
.set ADC_DelSig_1_Bypass_P03__DM1, CYREG_PRT0_DM1
.set ADC_DelSig_1_Bypass_P03__DM2, CYREG_PRT0_DM2
.set ADC_DelSig_1_Bypass_P03__DR, CYREG_PRT0_DR
.set ADC_DelSig_1_Bypass_P03__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_DelSig_1_Bypass_P03__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_DelSig_1_Bypass_P03__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_DelSig_1_Bypass_P03__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_DelSig_1_Bypass_P03__MASK, 0x08
.set ADC_DelSig_1_Bypass_P03__PORT, 0
.set ADC_DelSig_1_Bypass_P03__PRT, CYREG_PRT0_PRT
.set ADC_DelSig_1_Bypass_P03__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_DelSig_1_Bypass_P03__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_DelSig_1_Bypass_P03__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_DelSig_1_Bypass_P03__PS, CYREG_PRT0_PS
.set ADC_DelSig_1_Bypass_P03__SHIFT, 3
.set ADC_DelSig_1_Bypass_P03__SLW, CYREG_PRT0_SLW
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x01
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x02

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_1_Bypass__0__MASK, 0x04
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 2
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x04
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 2
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x07
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x80
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x80

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x05
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x20
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x20
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04
.set Clock_3__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set Clock_3__CFG3_PHASE_DLY_MASK, 0x0F
.set Clock_3__INDEX, 0x00
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Clock_3__PM_ACT_MSK, 0x01
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Clock_3__PM_STBY_MSK, 0x01

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP3_CLK
.set Comp_1_ctComp__CMP_MASK, 0x08
.set Comp_1_ctComp__CMP_NUMBER, 3
.set Comp_1_ctComp__CR, CYREG_CMP3_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT3_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x08
.set Comp_1_ctComp__LUT__MSK_SHIFT, 3
.set Comp_1_ctComp__LUT__MX, CYREG_LUT3_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x08
.set Comp_1_ctComp__LUT__SR_SHIFT, 3
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x08
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x08
.set Comp_1_ctComp__SW0, CYREG_CMP3_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP3_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP3_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP3_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP3_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP3_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x08
.set Comp_1_ctComp__WRK_SHIFT, 3

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_2_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0x03
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* DMA_RX */
.set DMA_RX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_RX__DRQ_NUMBER, 0
.set DMA_RX__NUMBEROF_TDS, 0
.set DMA_RX__PRIORITY, 2
.set DMA_RX__TERMIN_EN, 0
.set DMA_RX__TERMIN_SEL, 0
.set DMA_RX__TERMOUT0_EN, 0
.set DMA_RX__TERMOUT0_SEL, 0
.set DMA_RX__TERMOUT1_EN, 0
.set DMA_RX__TERMOUT1_SEL, 0
.set DMA_RX_1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_RX_1__DRQ_NUMBER, 1
.set DMA_RX_1__NUMBEROF_TDS, 0
.set DMA_RX_1__PRIORITY, 2
.set DMA_RX_1__TERMIN_EN, 0
.set DMA_RX_1__TERMIN_SEL, 0
.set DMA_RX_1__TERMOUT0_EN, 0
.set DMA_RX_1__TERMOUT0_SEL, 0
.set DMA_RX_1__TERMOUT1_EN, 0
.set DMA_RX_1__TERMOUT1_SEL, 0

/* DMA_TX */
.set DMA_TX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_TX__DRQ_NUMBER, 2
.set DMA_TX__NUMBEROF_TDS, 0
.set DMA_TX__PRIORITY, 2
.set DMA_TX__TERMIN_EN, 0
.set DMA_TX__TERMIN_SEL, 0
.set DMA_TX__TERMOUT0_EN, 0
.set DMA_TX__TERMOUT0_SEL, 0
.set DMA_TX__TERMOUT1_EN, 0
.set DMA_TX__TERMOUT1_SEL, 0
.set DMA_TX_1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_TX_1__DRQ_NUMBER, 3
.set DMA_TX_1__NUMBEROF_TDS, 0
.set DMA_TX_1__PRIORITY, 2
.set DMA_TX_1__TERMIN_EN, 0
.set DMA_TX_1__TERMIN_SEL, 0
.set DMA_TX_1__TERMOUT0_EN, 0
.set DMA_TX_1__TERMOUT0_SEL, 0
.set DMA_TX_1__TERMOUT1_EN, 0
.set DMA_TX_1__TERMOUT1_SEL, 0

/* EnableBattery */
.set EnableBattery_Sync_ctrl_reg__0__MASK, 0x01
.set EnableBattery_Sync_ctrl_reg__0__POS, 0
.set EnableBattery_Sync_ctrl_reg__1__MASK, 0x02
.set EnableBattery_Sync_ctrl_reg__1__POS, 1
.set EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set EnableBattery_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set EnableBattery_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set EnableBattery_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set EnableBattery_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set EnableBattery_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set EnableBattery_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set EnableBattery_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set EnableBattery_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set EnableBattery_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set EnableBattery_Sync_ctrl_reg__MASK, 0x03
.set EnableBattery_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set EnableBattery_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set EnableBattery_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* I2C_1 */
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B1_UDB08_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B1_UDB08_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B1_UDB08_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B1_UDB08_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B1_UDB08_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B1_UDB08_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set I2C_1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set I2C_1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set I2C_1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set I2C_1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2C_1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_1_bI2C_UDB_StsReg__0__POS, 0
.set I2C_1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_StsReg__1__POS, 1
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set I2C_1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_StsReg__2__POS, 2
.set I2C_1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_1_bI2C_UDB_StsReg__3__POS, 3
.set I2C_1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_StsReg__4__POS, 4
.set I2C_1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_StsReg__5__POS, 5
.set I2C_1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_1_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB00_MSK
.set I2C_1_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2C_1_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB00_ST
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB00_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x02
.set I2C_1_I2C_IRQ__INTC_NUMBER, 1
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set I2C_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set I2C_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set I2C_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_1_IntClock__INDEX, 0x03
.set I2C_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_1_IntClock__PM_ACT_MSK, 0x08
.set I2C_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_1_IntClock__PM_STBY_MSK, 0x08

/* I2C_2 */
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB09_A0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB09_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB09_D0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB09_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB09_F0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB09_F1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set I2C_2_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set I2C_2_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set I2C_2_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set I2C_2_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set I2C_2_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set I2C_2_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set I2C_2_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set I2C_2_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_2_bI2C_UDB_StsReg__0__POS, 0
.set I2C_2_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_2_bI2C_UDB_StsReg__1__POS, 1
.set I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set I2C_2_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_2_bI2C_UDB_StsReg__2__POS, 2
.set I2C_2_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_2_bI2C_UDB_StsReg__3__POS, 3
.set I2C_2_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_2_bI2C_UDB_StsReg__4__POS, 4
.set I2C_2_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_2_bI2C_UDB_StsReg__5__POS, 5
.set I2C_2_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_2_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB10_MSK
.set I2C_2_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set I2C_2_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB10_ST
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB13_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set I2C_2_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_2_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_2_I2C_IRQ__INTC_MASK, 0x04
.set I2C_2_I2C_IRQ__INTC_NUMBER, 2
.set I2C_2_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_2_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set I2C_2_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_2_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_2_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set I2C_2_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set I2C_2_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set I2C_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_2_IntClock__INDEX, 0x04
.set I2C_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_2_IntClock__PM_ACT_MSK, 0x10
.set I2C_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_2_IntClock__PM_STBY_MSK, 0x10

/* INT_1 */
.set INT_1__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set INT_1__0__MASK, 0x04
.set INT_1__0__PC, CYREG_PRT2_PC2
.set INT_1__0__PORT, 2
.set INT_1__0__SHIFT, 2
.set INT_1__AG, CYREG_PRT2_AG
.set INT_1__AMUX, CYREG_PRT2_AMUX
.set INT_1__BIE, CYREG_PRT2_BIE
.set INT_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set INT_1__BYP, CYREG_PRT2_BYP
.set INT_1__CTL, CYREG_PRT2_CTL
.set INT_1__DM0, CYREG_PRT2_DM0
.set INT_1__DM1, CYREG_PRT2_DM1
.set INT_1__DM2, CYREG_PRT2_DM2
.set INT_1__DR, CYREG_PRT2_DR
.set INT_1__INP_DIS, CYREG_PRT2_INP_DIS
.set INT_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set INT_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set INT_1__LCD_EN, CYREG_PRT2_LCD_EN
.set INT_1__MASK, 0x04
.set INT_1__PORT, 2
.set INT_1__PRT, CYREG_PRT2_PRT
.set INT_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set INT_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set INT_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set INT_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set INT_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set INT_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set INT_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set INT_1__PS, CYREG_PRT2_PS
.set INT_1__SHIFT, 2
.set INT_1__SLW, CYREG_PRT2_SLW

/* INT_2 */
.set INT_2__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set INT_2__0__MASK, 0x80
.set INT_2__0__PC, CYREG_PRT1_PC7
.set INT_2__0__PORT, 1
.set INT_2__0__SHIFT, 7
.set INT_2__AG, CYREG_PRT1_AG
.set INT_2__AMUX, CYREG_PRT1_AMUX
.set INT_2__BIE, CYREG_PRT1_BIE
.set INT_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set INT_2__BYP, CYREG_PRT1_BYP
.set INT_2__CTL, CYREG_PRT1_CTL
.set INT_2__DM0, CYREG_PRT1_DM0
.set INT_2__DM1, CYREG_PRT1_DM1
.set INT_2__DM2, CYREG_PRT1_DM2
.set INT_2__DR, CYREG_PRT1_DR
.set INT_2__INP_DIS, CYREG_PRT1_INP_DIS
.set INT_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set INT_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set INT_2__LCD_EN, CYREG_PRT1_LCD_EN
.set INT_2__MASK, 0x80
.set INT_2__PORT, 1
.set INT_2__PRT, CYREG_PRT1_PRT
.set INT_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set INT_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set INT_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set INT_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set INT_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set INT_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set INT_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set INT_2__PS, CYREG_PRT1_PS
.set INT_2__SHIFT, 7
.set INT_2__SLW, CYREG_PRT1_SLW

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set MISO_1__0__MASK, 0x40
.set MISO_1__0__PC, CYREG_PRT3_PC6
.set MISO_1__0__PORT, 3
.set MISO_1__0__SHIFT, 6
.set MISO_1__AG, CYREG_PRT3_AG
.set MISO_1__AMUX, CYREG_PRT3_AMUX
.set MISO_1__BIE, CYREG_PRT3_BIE
.set MISO_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MISO_1__BYP, CYREG_PRT3_BYP
.set MISO_1__CTL, CYREG_PRT3_CTL
.set MISO_1__DM0, CYREG_PRT3_DM0
.set MISO_1__DM1, CYREG_PRT3_DM1
.set MISO_1__DM2, CYREG_PRT3_DM2
.set MISO_1__DR, CYREG_PRT3_DR
.set MISO_1__INP_DIS, CYREG_PRT3_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT3_LCD_EN
.set MISO_1__MASK, 0x40
.set MISO_1__PORT, 3
.set MISO_1__PRT, CYREG_PRT3_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MISO_1__PS, CYREG_PRT3_PS
.set MISO_1__SHIFT, 6
.set MISO_1__SLW, CYREG_PRT3_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set MOSI_1__0__MASK, 0x20
.set MOSI_1__0__PC, CYREG_PRT3_PC5
.set MOSI_1__0__PORT, 3
.set MOSI_1__0__SHIFT, 5
.set MOSI_1__AG, CYREG_PRT3_AG
.set MOSI_1__AMUX, CYREG_PRT3_AMUX
.set MOSI_1__BIE, CYREG_PRT3_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT3_BYP
.set MOSI_1__CTL, CYREG_PRT3_CTL
.set MOSI_1__DM0, CYREG_PRT3_DM0
.set MOSI_1__DM1, CYREG_PRT3_DM1
.set MOSI_1__DM2, CYREG_PRT3_DM2
.set MOSI_1__DR, CYREG_PRT3_DR
.set MOSI_1__INP_DIS, CYREG_PRT3_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MOSI_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MOSI_1__LCD_EN, CYREG_PRT3_LCD_EN
.set MOSI_1__MASK, 0x20
.set MOSI_1__PORT, 3
.set MOSI_1__PRT, CYREG_PRT3_PRT
.set MOSI_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT3_PS
.set MOSI_1__SHIFT, 5
.set MOSI_1__SLW, CYREG_PRT3_SLW

/* PWM_1 */
.set PWM_1_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_1_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_1_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_1_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_1_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_1_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_1_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_1_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_1_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_1_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_1_PWMHW__PM_ACT_MSK, 0x01
.set PWM_1_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_1_PWMHW__PM_STBY_MSK, 0x01
.set PWM_1_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_1_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_1_PWMHW__SR0, CYREG_TMR0_SR0

/* PWM_2 */
.set PWM_2_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_2_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_2_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_2_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_2_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_2_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_2_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_2_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_2_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_2_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_2_PWMHW__PM_ACT_MSK, 0x02
.set PWM_2_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_2_PWMHW__PM_STBY_MSK, 0x02
.set PWM_2_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_2_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_2_PWMHW__SR0, CYREG_TMR1_SR0

/* PWM_ControlReg */
.set PWM_ControlReg_Sync_ctrl_reg__0__MASK, 0x01
.set PWM_ControlReg_Sync_ctrl_reg__0__POS, 0
.set PWM_ControlReg_Sync_ctrl_reg__1__MASK, 0x02
.set PWM_ControlReg_Sync_ctrl_reg__1__POS, 1
.set PWM_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_ControlReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PWM_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_ControlReg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PWM_ControlReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_ControlReg_Sync_ctrl_reg__MASK, 0x03
.set PWM_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_ControlReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* RESET */
.set RESET__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set RESET__0__MASK, 0x80
.set RESET__0__PC, CYREG_PRT3_PC7
.set RESET__0__PORT, 3
.set RESET__0__SHIFT, 7
.set RESET__AG, CYREG_PRT3_AG
.set RESET__AMUX, CYREG_PRT3_AMUX
.set RESET__BIE, CYREG_PRT3_BIE
.set RESET__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RESET__BYP, CYREG_PRT3_BYP
.set RESET__CTL, CYREG_PRT3_CTL
.set RESET__DM0, CYREG_PRT3_DM0
.set RESET__DM1, CYREG_PRT3_DM1
.set RESET__DM2, CYREG_PRT3_DM2
.set RESET__DR, CYREG_PRT3_DR
.set RESET__INP_DIS, CYREG_PRT3_INP_DIS
.set RESET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RESET__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RESET__LCD_EN, CYREG_PRT3_LCD_EN
.set RESET__MASK, 0x80
.set RESET__PORT, 3
.set RESET__PRT, CYREG_PRT3_PRT
.set RESET__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RESET__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RESET__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RESET__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RESET__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RESET__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RESET__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RESET__PS, CYREG_PRT3_PS
.set RESET__SHIFT, 7
.set RESET__SLW, CYREG_PRT3_SLW

/* RPi_SPIS_BSPIS */
.set RPi_SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set RPi_SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set RPi_SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set RPi_SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set RPi_SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set RPi_SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set RPi_SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set RPi_SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set RPi_SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set RPi_SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set RPi_SPIS_BSPIS_BitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set RPi_SPIS_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set RPi_SPIS_BSPIS_BitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set RPi_SPIS_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set RPi_SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set RPi_SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set RPi_SPIS_BSPIS_BitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set RPi_SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set RPi_SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set RPi_SPIS_BSPIS_BitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set RPi_SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set RPi_SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set RPi_SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set RPi_SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set RPi_SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set RPi_SPIS_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set RPi_SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set RPi_SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set RPi_SPIS_BSPIS_RxStsReg__3__MASK, 0x08
.set RPi_SPIS_BSPIS_RxStsReg__3__POS, 3
.set RPi_SPIS_BSPIS_RxStsReg__4__MASK, 0x10
.set RPi_SPIS_BSPIS_RxStsReg__4__POS, 4
.set RPi_SPIS_BSPIS_RxStsReg__5__MASK, 0x20
.set RPi_SPIS_BSPIS_RxStsReg__5__POS, 5
.set RPi_SPIS_BSPIS_RxStsReg__6__MASK, 0x40
.set RPi_SPIS_BSPIS_RxStsReg__6__POS, 6
.set RPi_SPIS_BSPIS_RxStsReg__MASK, 0x78
.set RPi_SPIS_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set RPi_SPIS_BSPIS_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set RPi_SPIS_BSPIS_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set RPi_SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set RPi_SPIS_BSPIS_RxStsReg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set RPi_SPIS_BSPIS_RxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set RPi_SPIS_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set RPi_SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set RPi_SPIS_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set RPi_SPIS_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set RPi_SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set RPi_SPIS_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set RPi_SPIS_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set RPi_SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set RPi_SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set RPi_SPIS_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set RPi_SPIS_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set RPi_SPIS_BSPIS_TxStsReg__0__MASK, 0x01
.set RPi_SPIS_BSPIS_TxStsReg__0__POS, 0
.set RPi_SPIS_BSPIS_TxStsReg__1__MASK, 0x02
.set RPi_SPIS_BSPIS_TxStsReg__1__POS, 1
.set RPi_SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set RPi_SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set RPi_SPIS_BSPIS_TxStsReg__2__MASK, 0x04
.set RPi_SPIS_BSPIS_TxStsReg__2__POS, 2
.set RPi_SPIS_BSPIS_TxStsReg__6__MASK, 0x40
.set RPi_SPIS_BSPIS_TxStsReg__6__POS, 6
.set RPi_SPIS_BSPIS_TxStsReg__MASK, 0x47
.set RPi_SPIS_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set RPi_SPIS_BSPIS_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set RPi_SPIS_BSPIS_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set RPi_SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set RPi_SPIS_BSPIS_TxStsReg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set RPi_SPIS_BSPIS_TxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set RPi_SPIS_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB07_ST

/* RPi_SPIS_RxInternalInterrupt */
.set RPi_SPIS_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RPi_SPIS_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RPi_SPIS_RxInternalInterrupt__INTC_MASK, 0x08
.set RPi_SPIS_RxInternalInterrupt__INTC_NUMBER, 3
.set RPi_SPIS_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set RPi_SPIS_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set RPi_SPIS_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RPi_SPIS_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Rpi_miso */
.set Rpi_miso__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Rpi_miso__0__MASK, 0x10
.set Rpi_miso__0__PC, CYREG_PRT2_PC4
.set Rpi_miso__0__PORT, 2
.set Rpi_miso__0__SHIFT, 4
.set Rpi_miso__AG, CYREG_PRT2_AG
.set Rpi_miso__AMUX, CYREG_PRT2_AMUX
.set Rpi_miso__BIE, CYREG_PRT2_BIE
.set Rpi_miso__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rpi_miso__BYP, CYREG_PRT2_BYP
.set Rpi_miso__CTL, CYREG_PRT2_CTL
.set Rpi_miso__DM0, CYREG_PRT2_DM0
.set Rpi_miso__DM1, CYREG_PRT2_DM1
.set Rpi_miso__DM2, CYREG_PRT2_DM2
.set Rpi_miso__DR, CYREG_PRT2_DR
.set Rpi_miso__INP_DIS, CYREG_PRT2_INP_DIS
.set Rpi_miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rpi_miso__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rpi_miso__LCD_EN, CYREG_PRT2_LCD_EN
.set Rpi_miso__MASK, 0x10
.set Rpi_miso__PORT, 2
.set Rpi_miso__PRT, CYREG_PRT2_PRT
.set Rpi_miso__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rpi_miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rpi_miso__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rpi_miso__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rpi_miso__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rpi_miso__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rpi_miso__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rpi_miso__PS, CYREG_PRT2_PS
.set Rpi_miso__SHIFT, 4
.set Rpi_miso__SLW, CYREG_PRT2_SLW

/* Rpi_mosi */
.set Rpi_mosi__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Rpi_mosi__0__MASK, 0x08
.set Rpi_mosi__0__PC, CYREG_PRT2_PC3
.set Rpi_mosi__0__PORT, 2
.set Rpi_mosi__0__SHIFT, 3
.set Rpi_mosi__AG, CYREG_PRT2_AG
.set Rpi_mosi__AMUX, CYREG_PRT2_AMUX
.set Rpi_mosi__BIE, CYREG_PRT2_BIE
.set Rpi_mosi__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rpi_mosi__BYP, CYREG_PRT2_BYP
.set Rpi_mosi__CTL, CYREG_PRT2_CTL
.set Rpi_mosi__DM0, CYREG_PRT2_DM0
.set Rpi_mosi__DM1, CYREG_PRT2_DM1
.set Rpi_mosi__DM2, CYREG_PRT2_DM2
.set Rpi_mosi__DR, CYREG_PRT2_DR
.set Rpi_mosi__INP_DIS, CYREG_PRT2_INP_DIS
.set Rpi_mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rpi_mosi__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rpi_mosi__LCD_EN, CYREG_PRT2_LCD_EN
.set Rpi_mosi__MASK, 0x08
.set Rpi_mosi__PORT, 2
.set Rpi_mosi__PRT, CYREG_PRT2_PRT
.set Rpi_mosi__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rpi_mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rpi_mosi__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rpi_mosi__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rpi_mosi__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rpi_mosi__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rpi_mosi__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rpi_mosi__PS, CYREG_PRT2_PS
.set Rpi_mosi__SHIFT, 3
.set Rpi_mosi__SLW, CYREG_PRT2_SLW

/* Rpi_sclk */
.set Rpi_sclk__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Rpi_sclk__0__MASK, 0x20
.set Rpi_sclk__0__PC, CYREG_PRT2_PC5
.set Rpi_sclk__0__PORT, 2
.set Rpi_sclk__0__SHIFT, 5
.set Rpi_sclk__AG, CYREG_PRT2_AG
.set Rpi_sclk__AMUX, CYREG_PRT2_AMUX
.set Rpi_sclk__BIE, CYREG_PRT2_BIE
.set Rpi_sclk__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rpi_sclk__BYP, CYREG_PRT2_BYP
.set Rpi_sclk__CTL, CYREG_PRT2_CTL
.set Rpi_sclk__DM0, CYREG_PRT2_DM0
.set Rpi_sclk__DM1, CYREG_PRT2_DM1
.set Rpi_sclk__DM2, CYREG_PRT2_DM2
.set Rpi_sclk__DR, CYREG_PRT2_DR
.set Rpi_sclk__INP_DIS, CYREG_PRT2_INP_DIS
.set Rpi_sclk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rpi_sclk__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rpi_sclk__LCD_EN, CYREG_PRT2_LCD_EN
.set Rpi_sclk__MASK, 0x20
.set Rpi_sclk__PORT, 2
.set Rpi_sclk__PRT, CYREG_PRT2_PRT
.set Rpi_sclk__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rpi_sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rpi_sclk__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rpi_sclk__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rpi_sclk__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rpi_sclk__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rpi_sclk__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rpi_sclk__PS, CYREG_PRT2_PS
.set Rpi_sclk__SHIFT, 5
.set Rpi_sclk__SLW, CYREG_PRT2_SLW

/* Rpi_ss */
.set Rpi_ss__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Rpi_ss__0__MASK, 0x40
.set Rpi_ss__0__PC, CYREG_PRT2_PC6
.set Rpi_ss__0__PORT, 2
.set Rpi_ss__0__SHIFT, 6
.set Rpi_ss__AG, CYREG_PRT2_AG
.set Rpi_ss__AMUX, CYREG_PRT2_AMUX
.set Rpi_ss__BIE, CYREG_PRT2_BIE
.set Rpi_ss__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rpi_ss__BYP, CYREG_PRT2_BYP
.set Rpi_ss__CTL, CYREG_PRT2_CTL
.set Rpi_ss__DM0, CYREG_PRT2_DM0
.set Rpi_ss__DM1, CYREG_PRT2_DM1
.set Rpi_ss__DM2, CYREG_PRT2_DM2
.set Rpi_ss__DR, CYREG_PRT2_DR
.set Rpi_ss__INP_DIS, CYREG_PRT2_INP_DIS
.set Rpi_ss__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rpi_ss__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rpi_ss__LCD_EN, CYREG_PRT2_LCD_EN
.set Rpi_ss__MASK, 0x40
.set Rpi_ss__PORT, 2
.set Rpi_ss__PRT, CYREG_PRT2_PRT
.set Rpi_ss__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rpi_ss__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rpi_ss__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rpi_ss__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rpi_ss__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rpi_ss__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rpi_ss__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rpi_ss__PS, CYREG_PRT2_PS
.set Rpi_ss__SHIFT, 6
.set Rpi_ss__SLW, CYREG_PRT2_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set SCLK_1__0__MASK, 0x10
.set SCLK_1__0__PC, CYREG_PRT3_PC4
.set SCLK_1__0__PORT, 3
.set SCLK_1__0__SHIFT, 4
.set SCLK_1__AG, CYREG_PRT3_AG
.set SCLK_1__AMUX, CYREG_PRT3_AMUX
.set SCLK_1__BIE, CYREG_PRT3_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT3_BYP
.set SCLK_1__CTL, CYREG_PRT3_CTL
.set SCLK_1__DM0, CYREG_PRT3_DM0
.set SCLK_1__DM1, CYREG_PRT3_DM1
.set SCLK_1__DM2, CYREG_PRT3_DM2
.set SCLK_1__DR, CYREG_PRT3_DR
.set SCLK_1__INP_DIS, CYREG_PRT3_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCLK_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCLK_1__LCD_EN, CYREG_PRT3_LCD_EN
.set SCLK_1__MASK, 0x10
.set SCLK_1__PORT, 3
.set SCLK_1__PRT, CYREG_PRT3_PRT
.set SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT3_PS
.set SCLK_1__SHIFT, 4
.set SCLK_1__SLW, CYREG_PRT3_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set SCL_1__0__MASK, 0x02
.set SCL_1__0__PC, CYREG_PRT2_PC1
.set SCL_1__0__PORT, 2
.set SCL_1__0__SHIFT, 1
.set SCL_1__AG, CYREG_PRT2_AG
.set SCL_1__AMUX, CYREG_PRT2_AMUX
.set SCL_1__BIE, CYREG_PRT2_BIE
.set SCL_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCL_1__BYP, CYREG_PRT2_BYP
.set SCL_1__CTL, CYREG_PRT2_CTL
.set SCL_1__DM0, CYREG_PRT2_DM0
.set SCL_1__DM1, CYREG_PRT2_DM1
.set SCL_1__DM2, CYREG_PRT2_DM2
.set SCL_1__DR, CYREG_PRT2_DR
.set SCL_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCL_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SCL_1__MASK, 0x02
.set SCL_1__PORT, 2
.set SCL_1__PRT, CYREG_PRT2_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCL_1__PS, CYREG_PRT2_PS
.set SCL_1__SHIFT, 1
.set SCL_1__SLW, CYREG_PRT2_SLW

/* SCL_2 */
.set SCL_2__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set SCL_2__0__MASK, 0x01
.set SCL_2__0__PC, CYREG_PRT3_PC0
.set SCL_2__0__PORT, 3
.set SCL_2__0__SHIFT, 0
.set SCL_2__AG, CYREG_PRT3_AG
.set SCL_2__AMUX, CYREG_PRT3_AMUX
.set SCL_2__BIE, CYREG_PRT3_BIE
.set SCL_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCL_2__BYP, CYREG_PRT3_BYP
.set SCL_2__CTL, CYREG_PRT3_CTL
.set SCL_2__DM0, CYREG_PRT3_DM0
.set SCL_2__DM1, CYREG_PRT3_DM1
.set SCL_2__DM2, CYREG_PRT3_DM2
.set SCL_2__DR, CYREG_PRT3_DR
.set SCL_2__INP_DIS, CYREG_PRT3_INP_DIS
.set SCL_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCL_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCL_2__LCD_EN, CYREG_PRT3_LCD_EN
.set SCL_2__MASK, 0x01
.set SCL_2__PORT, 3
.set SCL_2__PRT, CYREG_PRT3_PRT
.set SCL_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCL_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCL_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCL_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCL_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCL_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCL_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCL_2__PS, CYREG_PRT3_PS
.set SCL_2__SHIFT, 0
.set SCL_2__SLW, CYREG_PRT3_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set SDA_1__0__MASK, 0x01
.set SDA_1__0__PC, CYREG_PRT2_PC0
.set SDA_1__0__PORT, 2
.set SDA_1__0__SHIFT, 0
.set SDA_1__AG, CYREG_PRT2_AG
.set SDA_1__AMUX, CYREG_PRT2_AMUX
.set SDA_1__BIE, CYREG_PRT2_BIE
.set SDA_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SDA_1__BYP, CYREG_PRT2_BYP
.set SDA_1__CTL, CYREG_PRT2_CTL
.set SDA_1__DM0, CYREG_PRT2_DM0
.set SDA_1__DM1, CYREG_PRT2_DM1
.set SDA_1__DM2, CYREG_PRT2_DM2
.set SDA_1__DR, CYREG_PRT2_DR
.set SDA_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SDA_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SDA_1__MASK, 0x01
.set SDA_1__PORT, 2
.set SDA_1__PRT, CYREG_PRT2_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SDA_1__PS, CYREG_PRT2_PS
.set SDA_1__SHIFT, 0
.set SDA_1__SLW, CYREG_PRT2_SLW

/* SDA_2 */
.set SDA_2__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SDA_2__0__MASK, 0x08
.set SDA_2__0__PC, CYREG_PRT3_PC3
.set SDA_2__0__PORT, 3
.set SDA_2__0__SHIFT, 3
.set SDA_2__AG, CYREG_PRT3_AG
.set SDA_2__AMUX, CYREG_PRT3_AMUX
.set SDA_2__BIE, CYREG_PRT3_BIE
.set SDA_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SDA_2__BYP, CYREG_PRT3_BYP
.set SDA_2__CTL, CYREG_PRT3_CTL
.set SDA_2__DM0, CYREG_PRT3_DM0
.set SDA_2__DM1, CYREG_PRT3_DM1
.set SDA_2__DM2, CYREG_PRT3_DM2
.set SDA_2__DR, CYREG_PRT3_DR
.set SDA_2__INP_DIS, CYREG_PRT3_INP_DIS
.set SDA_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SDA_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SDA_2__LCD_EN, CYREG_PRT3_LCD_EN
.set SDA_2__MASK, 0x08
.set SDA_2__PORT, 3
.set SDA_2__PRT, CYREG_PRT3_PRT
.set SDA_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SDA_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SDA_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SDA_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SDA_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SDA_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SDA_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SDA_2__PS, CYREG_PRT3_PS
.set SDA_2__SHIFT, 3
.set SDA_2__SLW, CYREG_PRT3_SLW

/* SPIM_1_BSPIM */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB11_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB04_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB04_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB04_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB04_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB04_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB04_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB04_ST

/* SPIM_1_IntClock */
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x06
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x40
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x40

/* SPIM_1_Mux */
.set SPIM_1_Mux_Sync_ctrl_reg__0__MASK, 0x01
.set SPIM_1_Mux_Sync_ctrl_reg__0__POS, 0
.set SPIM_1_Mux_Sync_ctrl_reg__1__MASK, 0x02
.set SPIM_1_Mux_Sync_ctrl_reg__1__POS, 1
.set SPIM_1_Mux_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_1_Mux_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_Mux_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_Mux_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_Mux_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_Mux_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_Mux_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_Mux_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_Mux_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_Mux_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_1_Mux_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set SPIM_1_Mux_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_Mux_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set SPIM_1_Mux_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_Mux_Sync_ctrl_reg__MASK, 0x03
.set SPIM_1_Mux_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_Mux_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_Mux_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB02_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB02_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB02_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB02_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB02_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB02_F1
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB02_ST

/* SPIM_Mux */
.set SPIM_Mux_Sync_ctrl_reg__0__MASK, 0x01
.set SPIM_Mux_Sync_ctrl_reg__0__POS, 0
.set SPIM_Mux_Sync_ctrl_reg__1__MASK, 0x02
.set SPIM_Mux_Sync_ctrl_reg__1__POS, 1
.set SPIM_Mux_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIM_Mux_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set SPIM_Mux_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set SPIM_Mux_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set SPIM_Mux_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set SPIM_Mux_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set SPIM_Mux_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set SPIM_Mux_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set SPIM_Mux_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set SPIM_Mux_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIM_Mux_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set SPIM_Mux_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set SPIM_Mux_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set SPIM_Mux_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set SPIM_Mux_Sync_ctrl_reg__MASK, 0x03
.set SPIM_Mux_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPIM_Mux_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPIM_Mux_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* Slush_I2C_interrupts */
.set Slush_I2C_interrupts_sts_intr_sts_reg__0__MASK, 0x01
.set Slush_I2C_interrupts_sts_intr_sts_reg__0__POS, 0
.set Slush_I2C_interrupts_sts_intr_sts_reg__1__MASK, 0x02
.set Slush_I2C_interrupts_sts_intr_sts_reg__1__POS, 1
.set Slush_I2C_interrupts_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Slush_I2C_interrupts_sts_intr_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set Slush_I2C_interrupts_sts_intr_sts_reg__MASK, 0x03
.set Slush_I2C_interrupts_sts_intr_sts_reg__MASK_REG, CYREG_B1_UDB10_MSK
.set Slush_I2C_interrupts_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Slush_I2C_interrupts_sts_intr_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_REG, CYREG_B1_UDB10_ST

/* Slush_Interrupts */
.set Slush_Interrupts_Sync_ctrl_reg__0__MASK, 0x01
.set Slush_Interrupts_Sync_ctrl_reg__0__POS, 0
.set Slush_Interrupts_Sync_ctrl_reg__1__MASK, 0x02
.set Slush_Interrupts_Sync_ctrl_reg__1__POS, 1
.set Slush_Interrupts_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Slush_Interrupts_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Slush_Interrupts_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Slush_Interrupts_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Slush_Interrupts_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Slush_Interrupts_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Slush_Interrupts_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Slush_Interrupts_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Slush_Interrupts_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Slush_Interrupts_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Slush_Interrupts_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Slush_Interrupts_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Slush_Interrupts_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Slush_Interrupts_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Slush_Interrupts_Sync_ctrl_reg__MASK, 0x03
.set Slush_Interrupts_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Slush_Interrupts_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Slush_Interrupts_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Status_Reg_1 */
.set Status_Reg_1_sts_intr_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_intr_sts_reg__0__POS, 0
.set Status_Reg_1_sts_intr_sts_reg__1__MASK, 0x02
.set Status_Reg_1_sts_intr_sts_reg__1__POS, 1
.set Status_Reg_1_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Status_Reg_1_sts_intr_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Status_Reg_1_sts_intr_sts_reg__MASK, 0x03
.set Status_Reg_1_sts_intr_sts_reg__MASK_REG, CYREG_B1_UDB09_MSK
.set Status_Reg_1_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Status_Reg_1_sts_intr_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Status_Reg_1_sts_intr_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Status_Reg_1_sts_intr_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Status_Reg_1_sts_intr_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Status_Reg_1_sts_intr_sts_reg__STATUS_REG, CYREG_B1_UDB09_ST

/* Supply_monitor */
.set Supply_monitor__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Supply_monitor__0__MASK, 0x02
.set Supply_monitor__0__PC, CYREG_PRT3_PC1
.set Supply_monitor__0__PORT, 3
.set Supply_monitor__0__SHIFT, 1
.set Supply_monitor__AG, CYREG_PRT3_AG
.set Supply_monitor__AMUX, CYREG_PRT3_AMUX
.set Supply_monitor__BIE, CYREG_PRT3_BIE
.set Supply_monitor__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Supply_monitor__BYP, CYREG_PRT3_BYP
.set Supply_monitor__CTL, CYREG_PRT3_CTL
.set Supply_monitor__DM0, CYREG_PRT3_DM0
.set Supply_monitor__DM1, CYREG_PRT3_DM1
.set Supply_monitor__DM2, CYREG_PRT3_DM2
.set Supply_monitor__DR, CYREG_PRT3_DR
.set Supply_monitor__INP_DIS, CYREG_PRT3_INP_DIS
.set Supply_monitor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Supply_monitor__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Supply_monitor__LCD_EN, CYREG_PRT3_LCD_EN
.set Supply_monitor__MASK, 0x02
.set Supply_monitor__PORT, 3
.set Supply_monitor__PRT, CYREG_PRT3_PRT
.set Supply_monitor__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Supply_monitor__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Supply_monitor__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Supply_monitor__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Supply_monitor__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Supply_monitor__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Supply_monitor__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Supply_monitor__PS, CYREG_PRT3_PS
.set Supply_monitor__SHIFT, 1
.set Supply_monitor__SLW, CYREG_PRT3_SLW

/* Timer_1 */
.set Timer_1_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR2_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR2_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x04
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x04
.set Timer_1_TimerHW__RT0, CYREG_TMR2_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR2_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR2_SR0

/* cs_1a */
.set cs_1a__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set cs_1a__0__MASK, 0x04
.set cs_1a__0__PC, CYREG_PRT12_PC2
.set cs_1a__0__PORT, 12
.set cs_1a__0__SHIFT, 2
.set cs_1a__AG, CYREG_PRT12_AG
.set cs_1a__BIE, CYREG_PRT12_BIE
.set cs_1a__BIT_MASK, CYREG_PRT12_BIT_MASK
.set cs_1a__BYP, CYREG_PRT12_BYP
.set cs_1a__DM0, CYREG_PRT12_DM0
.set cs_1a__DM1, CYREG_PRT12_DM1
.set cs_1a__DM2, CYREG_PRT12_DM2
.set cs_1a__DR, CYREG_PRT12_DR
.set cs_1a__INP_DIS, CYREG_PRT12_INP_DIS
.set cs_1a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set cs_1a__MASK, 0x04
.set cs_1a__PORT, 12
.set cs_1a__PRT, CYREG_PRT12_PRT
.set cs_1a__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set cs_1a__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set cs_1a__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set cs_1a__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set cs_1a__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set cs_1a__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set cs_1a__PS, CYREG_PRT12_PS
.set cs_1a__SHIFT, 2
.set cs_1a__SIO_CFG, CYREG_PRT12_SIO_CFG
.set cs_1a__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set cs_1a__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set cs_1a__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set cs_1a__SLW, CYREG_PRT12_SLW

/* cs_1b */
.set cs_1b__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set cs_1b__0__MASK, 0x02
.set cs_1b__0__PC, CYREG_PRT12_PC1
.set cs_1b__0__PORT, 12
.set cs_1b__0__SHIFT, 1
.set cs_1b__AG, CYREG_PRT12_AG
.set cs_1b__BIE, CYREG_PRT12_BIE
.set cs_1b__BIT_MASK, CYREG_PRT12_BIT_MASK
.set cs_1b__BYP, CYREG_PRT12_BYP
.set cs_1b__DM0, CYREG_PRT12_DM0
.set cs_1b__DM1, CYREG_PRT12_DM1
.set cs_1b__DM2, CYREG_PRT12_DM2
.set cs_1b__DR, CYREG_PRT12_DR
.set cs_1b__INP_DIS, CYREG_PRT12_INP_DIS
.set cs_1b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set cs_1b__MASK, 0x02
.set cs_1b__PORT, 12
.set cs_1b__PRT, CYREG_PRT12_PRT
.set cs_1b__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set cs_1b__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set cs_1b__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set cs_1b__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set cs_1b__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set cs_1b__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set cs_1b__PS, CYREG_PRT12_PS
.set cs_1b__SHIFT, 1
.set cs_1b__SIO_CFG, CYREG_PRT12_SIO_CFG
.set cs_1b__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set cs_1b__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set cs_1b__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set cs_1b__SLW, CYREG_PRT12_SLW

/* cs_1c */
.set cs_1c__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set cs_1c__0__MASK, 0x01
.set cs_1c__0__PC, CYREG_PRT12_PC0
.set cs_1c__0__PORT, 12
.set cs_1c__0__SHIFT, 0
.set cs_1c__AG, CYREG_PRT12_AG
.set cs_1c__BIE, CYREG_PRT12_BIE
.set cs_1c__BIT_MASK, CYREG_PRT12_BIT_MASK
.set cs_1c__BYP, CYREG_PRT12_BYP
.set cs_1c__DM0, CYREG_PRT12_DM0
.set cs_1c__DM1, CYREG_PRT12_DM1
.set cs_1c__DM2, CYREG_PRT12_DM2
.set cs_1c__DR, CYREG_PRT12_DR
.set cs_1c__INP_DIS, CYREG_PRT12_INP_DIS
.set cs_1c__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set cs_1c__MASK, 0x01
.set cs_1c__PORT, 12
.set cs_1c__PRT, CYREG_PRT12_PRT
.set cs_1c__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set cs_1c__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set cs_1c__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set cs_1c__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set cs_1c__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set cs_1c__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set cs_1c__PS, CYREG_PRT12_PS
.set cs_1c__SHIFT, 0
.set cs_1c__SIO_CFG, CYREG_PRT12_SIO_CFG
.set cs_1c__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set cs_1c__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set cs_1c__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set cs_1c__SLW, CYREG_PRT12_SLW

/* cs_1d */
.set cs_1d__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set cs_1d__0__MASK, 0x04
.set cs_1d__0__PC, CYREG_PRT1_PC2
.set cs_1d__0__PORT, 1
.set cs_1d__0__SHIFT, 2
.set cs_1d__AG, CYREG_PRT1_AG
.set cs_1d__AMUX, CYREG_PRT1_AMUX
.set cs_1d__BIE, CYREG_PRT1_BIE
.set cs_1d__BIT_MASK, CYREG_PRT1_BIT_MASK
.set cs_1d__BYP, CYREG_PRT1_BYP
.set cs_1d__CTL, CYREG_PRT1_CTL
.set cs_1d__DM0, CYREG_PRT1_DM0
.set cs_1d__DM1, CYREG_PRT1_DM1
.set cs_1d__DM2, CYREG_PRT1_DM2
.set cs_1d__DR, CYREG_PRT1_DR
.set cs_1d__INP_DIS, CYREG_PRT1_INP_DIS
.set cs_1d__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set cs_1d__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set cs_1d__LCD_EN, CYREG_PRT1_LCD_EN
.set cs_1d__MASK, 0x04
.set cs_1d__PORT, 1
.set cs_1d__PRT, CYREG_PRT1_PRT
.set cs_1d__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set cs_1d__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set cs_1d__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set cs_1d__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set cs_1d__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set cs_1d__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set cs_1d__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set cs_1d__PS, CYREG_PRT1_PS
.set cs_1d__SHIFT, 2
.set cs_1d__SLW, CYREG_PRT1_SLW

/* cs_a */
.set cs_a__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set cs_a__0__MASK, 0x80
.set cs_a__0__PC, CYREG_PRT0_PC7
.set cs_a__0__PORT, 0
.set cs_a__0__SHIFT, 7
.set cs_a__AG, CYREG_PRT0_AG
.set cs_a__AMUX, CYREG_PRT0_AMUX
.set cs_a__BIE, CYREG_PRT0_BIE
.set cs_a__BIT_MASK, CYREG_PRT0_BIT_MASK
.set cs_a__BYP, CYREG_PRT0_BYP
.set cs_a__CTL, CYREG_PRT0_CTL
.set cs_a__DM0, CYREG_PRT0_DM0
.set cs_a__DM1, CYREG_PRT0_DM1
.set cs_a__DM2, CYREG_PRT0_DM2
.set cs_a__DR, CYREG_PRT0_DR
.set cs_a__INP_DIS, CYREG_PRT0_INP_DIS
.set cs_a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set cs_a__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set cs_a__LCD_EN, CYREG_PRT0_LCD_EN
.set cs_a__MASK, 0x80
.set cs_a__PORT, 0
.set cs_a__PRT, CYREG_PRT0_PRT
.set cs_a__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set cs_a__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set cs_a__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set cs_a__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set cs_a__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set cs_a__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set cs_a__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set cs_a__PS, CYREG_PRT0_PS
.set cs_a__SHIFT, 7
.set cs_a__SLW, CYREG_PRT0_SLW

/* cs_b */
.set cs_b__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set cs_b__0__MASK, 0x40
.set cs_b__0__PC, CYREG_PRT0_PC6
.set cs_b__0__PORT, 0
.set cs_b__0__SHIFT, 6
.set cs_b__AG, CYREG_PRT0_AG
.set cs_b__AMUX, CYREG_PRT0_AMUX
.set cs_b__BIE, CYREG_PRT0_BIE
.set cs_b__BIT_MASK, CYREG_PRT0_BIT_MASK
.set cs_b__BYP, CYREG_PRT0_BYP
.set cs_b__CTL, CYREG_PRT0_CTL
.set cs_b__DM0, CYREG_PRT0_DM0
.set cs_b__DM1, CYREG_PRT0_DM1
.set cs_b__DM2, CYREG_PRT0_DM2
.set cs_b__DR, CYREG_PRT0_DR
.set cs_b__INP_DIS, CYREG_PRT0_INP_DIS
.set cs_b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set cs_b__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set cs_b__LCD_EN, CYREG_PRT0_LCD_EN
.set cs_b__MASK, 0x40
.set cs_b__PORT, 0
.set cs_b__PRT, CYREG_PRT0_PRT
.set cs_b__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set cs_b__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set cs_b__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set cs_b__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set cs_b__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set cs_b__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set cs_b__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set cs_b__PS, CYREG_PRT0_PS
.set cs_b__SHIFT, 6
.set cs_b__SLW, CYREG_PRT0_SLW

/* cs_c */
.set cs_c__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set cs_c__0__MASK, 0x20
.set cs_c__0__PC, CYREG_PRT0_PC5
.set cs_c__0__PORT, 0
.set cs_c__0__SHIFT, 5
.set cs_c__AG, CYREG_PRT0_AG
.set cs_c__AMUX, CYREG_PRT0_AMUX
.set cs_c__BIE, CYREG_PRT0_BIE
.set cs_c__BIT_MASK, CYREG_PRT0_BIT_MASK
.set cs_c__BYP, CYREG_PRT0_BYP
.set cs_c__CTL, CYREG_PRT0_CTL
.set cs_c__DM0, CYREG_PRT0_DM0
.set cs_c__DM1, CYREG_PRT0_DM1
.set cs_c__DM2, CYREG_PRT0_DM2
.set cs_c__DR, CYREG_PRT0_DR
.set cs_c__INP_DIS, CYREG_PRT0_INP_DIS
.set cs_c__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set cs_c__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set cs_c__LCD_EN, CYREG_PRT0_LCD_EN
.set cs_c__MASK, 0x20
.set cs_c__PORT, 0
.set cs_c__PRT, CYREG_PRT0_PRT
.set cs_c__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set cs_c__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set cs_c__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set cs_c__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set cs_c__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set cs_c__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set cs_c__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set cs_c__PS, CYREG_PRT0_PS
.set cs_c__SHIFT, 5
.set cs_c__SLW, CYREG_PRT0_SLW

/* cs_d */
.set cs_d__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set cs_d__0__MASK, 0x10
.set cs_d__0__PC, CYREG_PRT0_PC4
.set cs_d__0__PORT, 0
.set cs_d__0__SHIFT, 4
.set cs_d__AG, CYREG_PRT0_AG
.set cs_d__AMUX, CYREG_PRT0_AMUX
.set cs_d__BIE, CYREG_PRT0_BIE
.set cs_d__BIT_MASK, CYREG_PRT0_BIT_MASK
.set cs_d__BYP, CYREG_PRT0_BYP
.set cs_d__CTL, CYREG_PRT0_CTL
.set cs_d__DM0, CYREG_PRT0_DM0
.set cs_d__DM1, CYREG_PRT0_DM1
.set cs_d__DM2, CYREG_PRT0_DM2
.set cs_d__DR, CYREG_PRT0_DR
.set cs_d__INP_DIS, CYREG_PRT0_INP_DIS
.set cs_d__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set cs_d__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set cs_d__LCD_EN, CYREG_PRT0_LCD_EN
.set cs_d__MASK, 0x10
.set cs_d__PORT, 0
.set cs_d__PRT, CYREG_PRT0_PRT
.set cs_d__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set cs_d__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set cs_d__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set cs_d__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set cs_d__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set cs_d__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set cs_d__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set cs_d__PS, CYREG_PRT0_PS
.set cs_d__SHIFT, 4
.set cs_d__SLW, CYREG_PRT0_SLW

/* delta_sig_in */
.set delta_sig_in__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set delta_sig_in__0__MASK, 0x04
.set delta_sig_in__0__PC, CYREG_PRT3_PC2
.set delta_sig_in__0__PORT, 3
.set delta_sig_in__0__SHIFT, 2
.set delta_sig_in__AG, CYREG_PRT3_AG
.set delta_sig_in__AMUX, CYREG_PRT3_AMUX
.set delta_sig_in__BIE, CYREG_PRT3_BIE
.set delta_sig_in__BIT_MASK, CYREG_PRT3_BIT_MASK
.set delta_sig_in__BYP, CYREG_PRT3_BYP
.set delta_sig_in__CTL, CYREG_PRT3_CTL
.set delta_sig_in__DM0, CYREG_PRT3_DM0
.set delta_sig_in__DM1, CYREG_PRT3_DM1
.set delta_sig_in__DM2, CYREG_PRT3_DM2
.set delta_sig_in__DR, CYREG_PRT3_DR
.set delta_sig_in__INP_DIS, CYREG_PRT3_INP_DIS
.set delta_sig_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set delta_sig_in__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set delta_sig_in__LCD_EN, CYREG_PRT3_LCD_EN
.set delta_sig_in__MASK, 0x04
.set delta_sig_in__PORT, 3
.set delta_sig_in__PRT, CYREG_PRT3_PRT
.set delta_sig_in__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set delta_sig_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set delta_sig_in__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set delta_sig_in__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set delta_sig_in__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set delta_sig_in__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set delta_sig_in__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set delta_sig_in__PS, CYREG_PRT3_PS
.set delta_sig_in__SHIFT, 2
.set delta_sig_in__SLW, CYREG_PRT3_SLW

/* en_level_shift */
.set en_level_shift__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set en_level_shift__0__MASK, 0x80
.set en_level_shift__0__PC, CYREG_PRT12_PC7
.set en_level_shift__0__PORT, 12
.set en_level_shift__0__SHIFT, 7
.set en_level_shift__AG, CYREG_PRT12_AG
.set en_level_shift__BIE, CYREG_PRT12_BIE
.set en_level_shift__BIT_MASK, CYREG_PRT12_BIT_MASK
.set en_level_shift__BYP, CYREG_PRT12_BYP
.set en_level_shift__DM0, CYREG_PRT12_DM0
.set en_level_shift__DM1, CYREG_PRT12_DM1
.set en_level_shift__DM2, CYREG_PRT12_DM2
.set en_level_shift__DR, CYREG_PRT12_DR
.set en_level_shift__INP_DIS, CYREG_PRT12_INP_DIS
.set en_level_shift__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set en_level_shift__MASK, 0x80
.set en_level_shift__PORT, 12
.set en_level_shift__PRT, CYREG_PRT12_PRT
.set en_level_shift__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set en_level_shift__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set en_level_shift__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set en_level_shift__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set en_level_shift__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set en_level_shift__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set en_level_shift__PS, CYREG_PRT12_PS
.set en_level_shift__SHIFT, 7
.set en_level_shift__SIO_CFG, CYREG_PRT12_SIO_CFG
.set en_level_shift__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set en_level_shift__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set en_level_shift__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set en_level_shift__SLW, CYREG_PRT12_SLW

/* enable_battery */
.set enable_battery__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set enable_battery__0__MASK, 0x80
.set enable_battery__0__PC, CYREG_PRT2_PC7
.set enable_battery__0__PORT, 2
.set enable_battery__0__SHIFT, 7
.set enable_battery__AG, CYREG_PRT2_AG
.set enable_battery__AMUX, CYREG_PRT2_AMUX
.set enable_battery__BIE, CYREG_PRT2_BIE
.set enable_battery__BIT_MASK, CYREG_PRT2_BIT_MASK
.set enable_battery__BYP, CYREG_PRT2_BYP
.set enable_battery__CTL, CYREG_PRT2_CTL
.set enable_battery__DM0, CYREG_PRT2_DM0
.set enable_battery__DM1, CYREG_PRT2_DM1
.set enable_battery__DM2, CYREG_PRT2_DM2
.set enable_battery__DR, CYREG_PRT2_DR
.set enable_battery__INP_DIS, CYREG_PRT2_INP_DIS
.set enable_battery__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set enable_battery__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set enable_battery__LCD_EN, CYREG_PRT2_LCD_EN
.set enable_battery__MASK, 0x80
.set enable_battery__PORT, 2
.set enable_battery__PRT, CYREG_PRT2_PRT
.set enable_battery__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set enable_battery__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set enable_battery__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set enable_battery__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set enable_battery__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set enable_battery__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set enable_battery__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set enable_battery__PS, CYREG_PRT2_PS
.set enable_battery__SHIFT, 7
.set enable_battery__SLW, CYREG_PRT2_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x10
.set isr_1__INTC_NUMBER, 4
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_2__INTC_MASK, 0x20
.set isr_2__INTC_NUMBER, 5
.set isr_2__INTC_PRIOR_NUM, 7
.set isr_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_3 */
.set isr_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_3__INTC_MASK, 0x80000
.set isr_3__INTC_NUMBER, 19
.set isr_3__INTC_PRIOR_NUM, 7
.set isr_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set isr_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_4 */
.set isr_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_4__INTC_MASK, 0x40
.set isr_4__INTC_NUMBER, 6
.set isr_4__INTC_PRIOR_NUM, 7
.set isr_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_5 */
.set isr_5__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_5__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_5__INTC_MASK, 0x80
.set isr_5__INTC_NUMBER, 7
.set isr_5__INTC_PRIOR_NUM, 7
.set isr_5__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_5__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_5__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_6 */
.set isr_6__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_6__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_6__INTC_MASK, 0x100
.set isr_6__INTC_NUMBER, 8
.set isr_6__INTC_PRIOR_NUM, 7
.set isr_6__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_6__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_6__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_7 */
.set isr_7__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_7__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_7__INTC_MASK, 0x200
.set isr_7__INTC_NUMBER, 9
.set isr_7__INTC_PRIOR_NUM, 7
.set isr_7__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_7__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_7__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* miso */
.set miso__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set miso__0__MASK, 0x02
.set miso__0__PC, CYREG_PRT0_PC1
.set miso__0__PORT, 0
.set miso__0__SHIFT, 1
.set miso__AG, CYREG_PRT0_AG
.set miso__AMUX, CYREG_PRT0_AMUX
.set miso__BIE, CYREG_PRT0_BIE
.set miso__BIT_MASK, CYREG_PRT0_BIT_MASK
.set miso__BYP, CYREG_PRT0_BYP
.set miso__CTL, CYREG_PRT0_CTL
.set miso__DM0, CYREG_PRT0_DM0
.set miso__DM1, CYREG_PRT0_DM1
.set miso__DM2, CYREG_PRT0_DM2
.set miso__DR, CYREG_PRT0_DR
.set miso__INP_DIS, CYREG_PRT0_INP_DIS
.set miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set miso__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set miso__LCD_EN, CYREG_PRT0_LCD_EN
.set miso__MASK, 0x02
.set miso__PORT, 0
.set miso__PRT, CYREG_PRT0_PRT
.set miso__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set miso__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set miso__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set miso__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set miso__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set miso__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set miso__PS, CYREG_PRT0_PS
.set miso__SHIFT, 1
.set miso__SLW, CYREG_PRT0_SLW

/* mosi */
.set mosi__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set mosi__0__MASK, 0x01
.set mosi__0__PC, CYREG_PRT0_PC0
.set mosi__0__PORT, 0
.set mosi__0__SHIFT, 0
.set mosi__AG, CYREG_PRT0_AG
.set mosi__AMUX, CYREG_PRT0_AMUX
.set mosi__BIE, CYREG_PRT0_BIE
.set mosi__BIT_MASK, CYREG_PRT0_BIT_MASK
.set mosi__BYP, CYREG_PRT0_BYP
.set mosi__CTL, CYREG_PRT0_CTL
.set mosi__DM0, CYREG_PRT0_DM0
.set mosi__DM1, CYREG_PRT0_DM1
.set mosi__DM2, CYREG_PRT0_DM2
.set mosi__DR, CYREG_PRT0_DR
.set mosi__INP_DIS, CYREG_PRT0_INP_DIS
.set mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set mosi__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set mosi__LCD_EN, CYREG_PRT0_LCD_EN
.set mosi__MASK, 0x01
.set mosi__PORT, 0
.set mosi__PRT, CYREG_PRT0_PRT
.set mosi__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set mosi__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set mosi__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set mosi__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set mosi__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set mosi__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set mosi__PS, CYREG_PRT0_PS
.set mosi__SHIFT, 0
.set mosi__SLW, CYREG_PRT0_SLW

/* pwm_a */
.set pwm_a__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set pwm_a__0__MASK, 0x10
.set pwm_a__0__PC, CYREG_PRT1_PC4
.set pwm_a__0__PORT, 1
.set pwm_a__0__SHIFT, 4
.set pwm_a__AG, CYREG_PRT1_AG
.set pwm_a__AMUX, CYREG_PRT1_AMUX
.set pwm_a__BIE, CYREG_PRT1_BIE
.set pwm_a__BIT_MASK, CYREG_PRT1_BIT_MASK
.set pwm_a__BYP, CYREG_PRT1_BYP
.set pwm_a__CTL, CYREG_PRT1_CTL
.set pwm_a__DM0, CYREG_PRT1_DM0
.set pwm_a__DM1, CYREG_PRT1_DM1
.set pwm_a__DM2, CYREG_PRT1_DM2
.set pwm_a__DR, CYREG_PRT1_DR
.set pwm_a__INP_DIS, CYREG_PRT1_INP_DIS
.set pwm_a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set pwm_a__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set pwm_a__LCD_EN, CYREG_PRT1_LCD_EN
.set pwm_a__MASK, 0x10
.set pwm_a__PORT, 1
.set pwm_a__PRT, CYREG_PRT1_PRT
.set pwm_a__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set pwm_a__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set pwm_a__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set pwm_a__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set pwm_a__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set pwm_a__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set pwm_a__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set pwm_a__PS, CYREG_PRT1_PS
.set pwm_a__SHIFT, 4
.set pwm_a__SLW, CYREG_PRT1_SLW

/* pwm_b */
.set pwm_b__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set pwm_b__0__MASK, 0x20
.set pwm_b__0__PC, CYREG_PRT1_PC5
.set pwm_b__0__PORT, 1
.set pwm_b__0__SHIFT, 5
.set pwm_b__AG, CYREG_PRT1_AG
.set pwm_b__AMUX, CYREG_PRT1_AMUX
.set pwm_b__BIE, CYREG_PRT1_BIE
.set pwm_b__BIT_MASK, CYREG_PRT1_BIT_MASK
.set pwm_b__BYP, CYREG_PRT1_BYP
.set pwm_b__CTL, CYREG_PRT1_CTL
.set pwm_b__DM0, CYREG_PRT1_DM0
.set pwm_b__DM1, CYREG_PRT1_DM1
.set pwm_b__DM2, CYREG_PRT1_DM2
.set pwm_b__DR, CYREG_PRT1_DR
.set pwm_b__INP_DIS, CYREG_PRT1_INP_DIS
.set pwm_b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set pwm_b__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set pwm_b__LCD_EN, CYREG_PRT1_LCD_EN
.set pwm_b__MASK, 0x20
.set pwm_b__PORT, 1
.set pwm_b__PRT, CYREG_PRT1_PRT
.set pwm_b__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set pwm_b__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set pwm_b__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set pwm_b__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set pwm_b__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set pwm_b__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set pwm_b__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set pwm_b__PS, CYREG_PRT1_PS
.set pwm_b__SHIFT, 5
.set pwm_b__SLW, CYREG_PRT1_SLW

/* rpi_inta */
.set rpi_inta__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set rpi_inta__0__MASK, 0x10
.set rpi_inta__0__PC, CYREG_PRT12_PC4
.set rpi_inta__0__PORT, 12
.set rpi_inta__0__SHIFT, 4
.set rpi_inta__AG, CYREG_PRT12_AG
.set rpi_inta__BIE, CYREG_PRT12_BIE
.set rpi_inta__BIT_MASK, CYREG_PRT12_BIT_MASK
.set rpi_inta__BYP, CYREG_PRT12_BYP
.set rpi_inta__DM0, CYREG_PRT12_DM0
.set rpi_inta__DM1, CYREG_PRT12_DM1
.set rpi_inta__DM2, CYREG_PRT12_DM2
.set rpi_inta__DR, CYREG_PRT12_DR
.set rpi_inta__INP_DIS, CYREG_PRT12_INP_DIS
.set rpi_inta__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set rpi_inta__MASK, 0x10
.set rpi_inta__PORT, 12
.set rpi_inta__PRT, CYREG_PRT12_PRT
.set rpi_inta__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set rpi_inta__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set rpi_inta__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set rpi_inta__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set rpi_inta__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set rpi_inta__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set rpi_inta__PS, CYREG_PRT12_PS
.set rpi_inta__SHIFT, 4
.set rpi_inta__SIO_CFG, CYREG_PRT12_SIO_CFG
.set rpi_inta__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set rpi_inta__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set rpi_inta__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set rpi_inta__SLW, CYREG_PRT12_SLW

/* rpi_intb */
.set rpi_intb__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set rpi_intb__0__MASK, 0x08
.set rpi_intb__0__PC, CYREG_PRT12_PC3
.set rpi_intb__0__PORT, 12
.set rpi_intb__0__SHIFT, 3
.set rpi_intb__AG, CYREG_PRT12_AG
.set rpi_intb__BIE, CYREG_PRT12_BIE
.set rpi_intb__BIT_MASK, CYREG_PRT12_BIT_MASK
.set rpi_intb__BYP, CYREG_PRT12_BYP
.set rpi_intb__DM0, CYREG_PRT12_DM0
.set rpi_intb__DM1, CYREG_PRT12_DM1
.set rpi_intb__DM2, CYREG_PRT12_DM2
.set rpi_intb__DR, CYREG_PRT12_DR
.set rpi_intb__INP_DIS, CYREG_PRT12_INP_DIS
.set rpi_intb__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set rpi_intb__MASK, 0x08
.set rpi_intb__PORT, 12
.set rpi_intb__PRT, CYREG_PRT12_PRT
.set rpi_intb__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set rpi_intb__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set rpi_intb__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set rpi_intb__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set rpi_intb__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set rpi_intb__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set rpi_intb__PS, CYREG_PRT12_PS
.set rpi_intb__SHIFT, 3
.set rpi_intb__SIO_CFG, CYREG_PRT12_SIO_CFG
.set rpi_intb__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set rpi_intb__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set rpi_intb__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set rpi_intb__SLW, CYREG_PRT12_SLW

/* sar_in1 */
.set sar_in1__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set sar_in1__0__MASK, 0x01
.set sar_in1__0__PC, CYREG_IO_PC_PRT15_PC0
.set sar_in1__0__PORT, 15
.set sar_in1__0__SHIFT, 0
.set sar_in1__AG, CYREG_PRT15_AG
.set sar_in1__AMUX, CYREG_PRT15_AMUX
.set sar_in1__BIE, CYREG_PRT15_BIE
.set sar_in1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set sar_in1__BYP, CYREG_PRT15_BYP
.set sar_in1__CTL, CYREG_PRT15_CTL
.set sar_in1__DM0, CYREG_PRT15_DM0
.set sar_in1__DM1, CYREG_PRT15_DM1
.set sar_in1__DM2, CYREG_PRT15_DM2
.set sar_in1__DR, CYREG_PRT15_DR
.set sar_in1__INP_DIS, CYREG_PRT15_INP_DIS
.set sar_in1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set sar_in1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set sar_in1__LCD_EN, CYREG_PRT15_LCD_EN
.set sar_in1__MASK, 0x01
.set sar_in1__PORT, 15
.set sar_in1__PRT, CYREG_PRT15_PRT
.set sar_in1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set sar_in1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set sar_in1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set sar_in1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set sar_in1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set sar_in1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set sar_in1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set sar_in1__PS, CYREG_PRT15_PS
.set sar_in1__SHIFT, 0
.set sar_in1__SLW, CYREG_PRT15_SLW

/* sar_in2 */
.set sar_in2__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set sar_in2__0__MASK, 0x04
.set sar_in2__0__PC, CYREG_IO_PC_PRT15_PC2
.set sar_in2__0__PORT, 15
.set sar_in2__0__SHIFT, 2
.set sar_in2__AG, CYREG_PRT15_AG
.set sar_in2__AMUX, CYREG_PRT15_AMUX
.set sar_in2__BIE, CYREG_PRT15_BIE
.set sar_in2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set sar_in2__BYP, CYREG_PRT15_BYP
.set sar_in2__CTL, CYREG_PRT15_CTL
.set sar_in2__DM0, CYREG_PRT15_DM0
.set sar_in2__DM1, CYREG_PRT15_DM1
.set sar_in2__DM2, CYREG_PRT15_DM2
.set sar_in2__DR, CYREG_PRT15_DR
.set sar_in2__INP_DIS, CYREG_PRT15_INP_DIS
.set sar_in2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set sar_in2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set sar_in2__LCD_EN, CYREG_PRT15_LCD_EN
.set sar_in2__MASK, 0x04
.set sar_in2__PORT, 15
.set sar_in2__PRT, CYREG_PRT15_PRT
.set sar_in2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set sar_in2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set sar_in2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set sar_in2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set sar_in2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set sar_in2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set sar_in2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set sar_in2__PS, CYREG_PRT15_PS
.set sar_in2__SHIFT, 2
.set sar_in2__SLW, CYREG_PRT15_SLW

/* sar_in3 */
.set sar_in3__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set sar_in3__0__MASK, 0x08
.set sar_in3__0__PC, CYREG_IO_PC_PRT15_PC3
.set sar_in3__0__PORT, 15
.set sar_in3__0__SHIFT, 3
.set sar_in3__AG, CYREG_PRT15_AG
.set sar_in3__AMUX, CYREG_PRT15_AMUX
.set sar_in3__BIE, CYREG_PRT15_BIE
.set sar_in3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set sar_in3__BYP, CYREG_PRT15_BYP
.set sar_in3__CTL, CYREG_PRT15_CTL
.set sar_in3__DM0, CYREG_PRT15_DM0
.set sar_in3__DM1, CYREG_PRT15_DM1
.set sar_in3__DM2, CYREG_PRT15_DM2
.set sar_in3__DR, CYREG_PRT15_DR
.set sar_in3__INP_DIS, CYREG_PRT15_INP_DIS
.set sar_in3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set sar_in3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set sar_in3__LCD_EN, CYREG_PRT15_LCD_EN
.set sar_in3__MASK, 0x08
.set sar_in3__PORT, 15
.set sar_in3__PRT, CYREG_PRT15_PRT
.set sar_in3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set sar_in3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set sar_in3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set sar_in3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set sar_in3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set sar_in3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set sar_in3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set sar_in3__PS, CYREG_PRT15_PS
.set sar_in3__SHIFT, 3
.set sar_in3__SLW, CYREG_PRT15_SLW

/* sar_in4 */
.set sar_in4__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set sar_in4__0__MASK, 0x10
.set sar_in4__0__PC, CYREG_IO_PC_PRT15_PC4
.set sar_in4__0__PORT, 15
.set sar_in4__0__SHIFT, 4
.set sar_in4__AG, CYREG_PRT15_AG
.set sar_in4__AMUX, CYREG_PRT15_AMUX
.set sar_in4__BIE, CYREG_PRT15_BIE
.set sar_in4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set sar_in4__BYP, CYREG_PRT15_BYP
.set sar_in4__CTL, CYREG_PRT15_CTL
.set sar_in4__DM0, CYREG_PRT15_DM0
.set sar_in4__DM1, CYREG_PRT15_DM1
.set sar_in4__DM2, CYREG_PRT15_DM2
.set sar_in4__DR, CYREG_PRT15_DR
.set sar_in4__INP_DIS, CYREG_PRT15_INP_DIS
.set sar_in4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set sar_in4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set sar_in4__LCD_EN, CYREG_PRT15_LCD_EN
.set sar_in4__MASK, 0x10
.set sar_in4__PORT, 15
.set sar_in4__PRT, CYREG_PRT15_PRT
.set sar_in4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set sar_in4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set sar_in4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set sar_in4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set sar_in4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set sar_in4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set sar_in4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set sar_in4__PS, CYREG_PRT15_PS
.set sar_in4__SHIFT, 4
.set sar_in4__SLW, CYREG_PRT15_SLW

/* sclk */
.set sclk__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set sclk__0__MASK, 0x20
.set sclk__0__PC, CYREG_IO_PC_PRT15_PC5
.set sclk__0__PORT, 15
.set sclk__0__SHIFT, 5
.set sclk__AG, CYREG_PRT15_AG
.set sclk__AMUX, CYREG_PRT15_AMUX
.set sclk__BIE, CYREG_PRT15_BIE
.set sclk__BIT_MASK, CYREG_PRT15_BIT_MASK
.set sclk__BYP, CYREG_PRT15_BYP
.set sclk__CTL, CYREG_PRT15_CTL
.set sclk__DM0, CYREG_PRT15_DM0
.set sclk__DM1, CYREG_PRT15_DM1
.set sclk__DM2, CYREG_PRT15_DM2
.set sclk__DR, CYREG_PRT15_DR
.set sclk__INP_DIS, CYREG_PRT15_INP_DIS
.set sclk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set sclk__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set sclk__LCD_EN, CYREG_PRT15_LCD_EN
.set sclk__MASK, 0x20
.set sclk__PORT, 15
.set sclk__PRT, CYREG_PRT15_PRT
.set sclk__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set sclk__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set sclk__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set sclk__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set sclk__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set sclk__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set sclk__PS, CYREG_PRT15_PS
.set sclk__SHIFT, 5
.set sclk__SLW, CYREG_PRT15_SLW

/* slush_inta */
.set slush_inta__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set slush_inta__0__MASK, 0x40
.set slush_inta__0__PC, CYREG_PRT12_PC6
.set slush_inta__0__PORT, 12
.set slush_inta__0__SHIFT, 6
.set slush_inta__AG, CYREG_PRT12_AG
.set slush_inta__BIE, CYREG_PRT12_BIE
.set slush_inta__BIT_MASK, CYREG_PRT12_BIT_MASK
.set slush_inta__BYP, CYREG_PRT12_BYP
.set slush_inta__DM0, CYREG_PRT12_DM0
.set slush_inta__DM1, CYREG_PRT12_DM1
.set slush_inta__DM2, CYREG_PRT12_DM2
.set slush_inta__DR, CYREG_PRT12_DR
.set slush_inta__INP_DIS, CYREG_PRT12_INP_DIS
.set slush_inta__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set slush_inta__MASK, 0x40
.set slush_inta__PORT, 12
.set slush_inta__PRT, CYREG_PRT12_PRT
.set slush_inta__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set slush_inta__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set slush_inta__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set slush_inta__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set slush_inta__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set slush_inta__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set slush_inta__PS, CYREG_PRT12_PS
.set slush_inta__SHIFT, 6
.set slush_inta__SIO_CFG, CYREG_PRT12_SIO_CFG
.set slush_inta__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set slush_inta__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set slush_inta__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set slush_inta__SLW, CYREG_PRT12_SLW

/* slush_intb */
.set slush_intb__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set slush_intb__0__MASK, 0x20
.set slush_intb__0__PC, CYREG_PRT12_PC5
.set slush_intb__0__PORT, 12
.set slush_intb__0__SHIFT, 5
.set slush_intb__AG, CYREG_PRT12_AG
.set slush_intb__BIE, CYREG_PRT12_BIE
.set slush_intb__BIT_MASK, CYREG_PRT12_BIT_MASK
.set slush_intb__BYP, CYREG_PRT12_BYP
.set slush_intb__DM0, CYREG_PRT12_DM0
.set slush_intb__DM1, CYREG_PRT12_DM1
.set slush_intb__DM2, CYREG_PRT12_DM2
.set slush_intb__DR, CYREG_PRT12_DR
.set slush_intb__INP_DIS, CYREG_PRT12_INP_DIS
.set slush_intb__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set slush_intb__MASK, 0x20
.set slush_intb__PORT, 12
.set slush_intb__PRT, CYREG_PRT12_PRT
.set slush_intb__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set slush_intb__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set slush_intb__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set slush_intb__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set slush_intb__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set slush_intb__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set slush_intb__PS, CYREG_PRT12_PS
.set slush_intb__SHIFT, 5
.set slush_intb__SIO_CFG, CYREG_PRT12_SIO_CFG
.set slush_intb__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set slush_intb__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set slush_intb__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set slush_intb__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000002BF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
