<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="user_clk_pll/CLKIN1" logResource="user_clk_pll/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="user_clk_g"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="user_clk_pll/CLKIN1" logResource="user_clk_pll/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="user_clk_g"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN" slack="8.451" period="10.000" constraintValue="10.000" deviceLimit="1.549" freqLimit="645.578" physResource="user_clk_pll/CLKIN1" logResource="user_clk_pll/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="user_clk_g"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>6894</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>690</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.184</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1 (SLICE_X68Y45.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.816</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1</twDest><twTotPathDel>6.036</twTotPathDel><twClkSkew dest = "0.470" src = "0.481">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.234</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out&lt;1&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>4.830</twRouteDel><twTotDel>6.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.974</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1</twDest><twTotPathDel>5.891</twTotPathDel><twClkSkew dest = "0.470" src = "0.468">-0.002</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.234</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out&lt;1&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>4.685</twRouteDel><twTotDel>5.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.058</twSlack><twSrc BELType="FF">count_r_20</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1</twDest><twTotPathDel>5.792</twTotPathDel><twClkSkew dest = "0.470" src = "0.483">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_20</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>count_r&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.234</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out&lt;1&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>4.586</twRouteDel><twTotDel>5.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2 (SLICE_X68Y45.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.822</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2</twDest><twTotPathDel>6.030</twTotPathDel><twClkSkew dest = "0.470" src = "0.481">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.234</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out&lt;1&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>4.830</twRouteDel><twTotDel>6.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.980</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2</twDest><twTotPathDel>5.885</twTotPathDel><twClkSkew dest = "0.470" src = "0.468">-0.002</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.234</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out&lt;1&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>4.685</twRouteDel><twTotDel>5.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.064</twSlack><twSrc BELType="FF">count_r_20</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2</twDest><twTotPathDel>5.786</twTotPathDel><twClkSkew dest = "0.470" src = "0.483">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_20</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>count_r&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.234</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out&lt;1&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>4.586</twRouteDel><twTotDel>5.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11 (SLICE_X42Y80.A1), 41 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.981</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11</twDest><twTotPathDel>5.779</twTotPathDel><twClkSkew dest = "1.215" src = "1.318">0.103</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>5.000</twRouteDel><twTotDel>5.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.139</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11</twDest><twTotPathDel>5.634</twTotPathDel><twClkSkew dest = "1.215" src = "1.305">0.090</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>4.855</twRouteDel><twTotDel>5.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.223</twSlack><twSrc BELType="FF">count_r_20</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11</twDest><twTotPathDel>5.535</twTotPathDel><twClkSkew dest = "1.215" src = "1.320">0.105</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_20</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>count_r&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>4.756</twRouteDel><twTotDel>5.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12 (SLICE_X42Y80.B1), 41 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.986</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12</twDest><twTotPathDel>5.774</twTotPathDel><twClkSkew dest = "1.215" src = "1.318">0.103</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12</twBEL></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>4.994</twRouteDel><twTotDel>5.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.144</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12</twDest><twTotPathDel>5.629</twTotPathDel><twClkSkew dest = "1.215" src = "1.305">0.090</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12</twBEL></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>4.849</twRouteDel><twTotDel>5.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.228</twSlack><twSrc BELType="FF">count_r_20</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12</twDest><twTotPathDel>5.530</twTotPathDel><twClkSkew dest = "1.215" src = "1.320">0.105</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_20</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>count_r&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;14&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12</twBEL></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>4.750</twRouteDel><twTotDel>5.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0 (SLICE_X67Y45.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.991</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0</twDest><twTotPathDel>5.857</twTotPathDel><twClkSkew dest = "0.466" src = "0.481">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out&lt;0&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>4.651</twRouteDel><twTotDel>5.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.132</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0</twDest><twTotPathDel>5.729</twTotPathDel><twClkSkew dest = "0.466" src = "0.468">0.002</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out&lt;0&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>4.523</twRouteDel><twTotDel>5.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.223</twSlack><twSrc BELType="FF">count_r_10</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0</twDest><twTotPathDel>5.633</twTotPathDel><twClkSkew dest = "0.466" src = "0.473">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_10</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;11&gt;</twComp><twBEL>count_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>count_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.092</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out&lt;0&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_0</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>4.427</twRouteDel><twTotDel>5.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19 (SLICE_X43Y80.A1), 41 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.993</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twDest><twTotPathDel>5.742</twTotPathDel><twClkSkew dest = "1.190" src = "1.318">0.128</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>4.963</twRouteDel><twTotDel>5.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.151</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twDest><twTotPathDel>5.597</twTotPathDel><twClkSkew dest = "1.190" src = "1.305">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>4.818</twRouteDel><twTotDel>5.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.235</twSlack><twSrc BELType="FF">count_r_20</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twDest><twTotPathDel>5.498</twTotPathDel><twClkSkew dest = "1.190" src = "1.320">0.130</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_20</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>count_r&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>4.719</twRouteDel><twTotDel>5.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20 (SLICE_X43Y80.B1), 41 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.994</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20</twDest><twTotPathDel>5.741</twTotPathDel><twClkSkew dest = "1.190" src = "1.318">0.128</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20</twBEL></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>4.961</twRouteDel><twTotDel>5.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.152</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20</twDest><twTotPathDel>5.596</twTotPathDel><twClkSkew dest = "1.190" src = "1.305">0.115</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20</twBEL></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>4.816</twRouteDel><twTotDel>5.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.236</twSlack><twSrc BELType="FF">count_r_20</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20</twDest><twTotPathDel>5.497</twTotPathDel><twClkSkew dest = "1.190" src = "1.320">0.130</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_20</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;23&gt;</twComp><twBEL>count_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>count_r&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/_or0000</twComp><twBEL>rst2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20</twBEL></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>4.717</twRouteDel><twTotDel>5.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2 (SLICE_X71Y44.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.039</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2</twDest><twTotPathDel>5.819</twTotPathDel><twClkSkew dest = "0.476" src = "0.481">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y44.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>4.613</twRouteDel><twTotDel>5.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.180</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2</twDest><twTotPathDel>5.691</twTotPathDel><twClkSkew dest = "0.476" src = "0.468">-0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y44.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>4.485</twRouteDel><twTotDel>5.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.271</twSlack><twSrc BELType="FF">count_r_10</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2</twDest><twTotPathDel>5.595</twTotPathDel><twClkSkew dest = "0.476" src = "0.473">-0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_10</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;11&gt;</twComp><twBEL>count_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>count_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y44.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_2</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>4.389</twRouteDel><twTotDel>5.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (SLICE_X71Y44.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.041</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twDest><twTotPathDel>5.817</twTotPathDel><twClkSkew dest = "0.476" src = "0.481">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y44.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>4.613</twRouteDel><twTotDel>5.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.182</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twDest><twTotPathDel>5.689</twTotPathDel><twClkSkew dest = "0.476" src = "0.468">-0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y44.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>4.485</twRouteDel><twTotDel>5.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.273</twSlack><twSrc BELType="FF">count_r_10</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twDest><twTotPathDel>5.593</twTotPathDel><twClkSkew dest = "0.476" src = "0.473">-0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_10</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;11&gt;</twComp><twBEL>count_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>count_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y44.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out&lt;2&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>4.389</twRouteDel><twTotDel>5.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0 (SLICE_X63Y43.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.180</twSlack><twSrc BELType="FF">count_r_18</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twDest><twTotPathDel>5.663</twTotPathDel><twClkSkew dest = "0.461" src = "0.481">0.020</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_18</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;19&gt;</twComp><twBEL>count_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>count_r&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1128</twComp><twBEL>rst1128</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>rst1128</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out&lt;0&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>4.459</twRouteDel><twTotDel>5.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.321</twSlack><twSrc BELType="FF">count_r_6</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twDest><twTotPathDel>5.535</twTotPathDel><twClkSkew dest = "0.461" src = "0.468">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_6</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;7&gt;</twComp><twBEL>count_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>count_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out&lt;0&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>4.331</twRouteDel><twTotDel>5.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.412</twSlack><twSrc BELType="FF">count_r_10</twSrc><twDest BELType="FF">dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twDest><twTotPathDel>5.439</twTotPathDel><twClkSkew dest = "0.461" src = "0.473">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.264" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.137</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>count_r_10</twSrc><twDest BELType='FF'>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X56Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>count_r&lt;11&gt;</twComp><twBEL>count_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>count_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>rst1184</twComp><twBEL>rst1184</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>rst1184</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dvi/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out&lt;1&gt;</twComp><twBEL>rst2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y43.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out&lt;0&gt;</twComp><twBEL>dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>4.235</twRouteDel><twTotDel>5.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30 (SLICE_X43Y79.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.375</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30</twDest><twTotPathDel>0.471</twTotPathDel><twClkSkew dest = "1.286" src = "1.190">-0.096</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X43Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;30&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27 (SLICE_X43Y79.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.387</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew dest = "1.286" src = "1.190">-0.096</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X43Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;22&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;30&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35 (SLICE_X40Y79.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew dest = "0.546" src = "0.507">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X43Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;30&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5 (SLICE_X42Y65.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.SprReg/Out_0</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew dest = "0.559" src = "0.491">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.SprReg/Out_0</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X45Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.SprReg/Out&lt;0&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.SprReg/Out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.SprReg/Out&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y65.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out&lt;5&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7 (SLICE_X42Y73.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_39</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7</twDest><twTotPathDel>0.507</twTotPathDel><twClkSkew dest = "0.556" src = "0.498">-0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_39</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X41Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;39&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;39&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;10&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CControl/InLatch/Value/Out_13 (SLICE_X35Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37</twSrc><twDest BELType="FF">dvi/DVIInit/I2CControl/InLatch/Value/Out_13</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "0.551" src = "0.508">-0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CControl/InLatch/Value/Out_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X36Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out&lt;39&gt;</twComp><twBEL>dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out&lt;37&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>dvi/DVIInit/I2CControl/InLatch/Value/Out&lt;15&gt;</twComp><twBEL>dvi/DVIInit/I2CControl/InLatch/Value/Out_13</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CControl/InLatch/Value/Out_8 (SLICE_X35Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.455</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_32</twSrc><twDest BELType="FF">dvi/DVIInit/I2CControl/InLatch/Value/Out_8</twDest><twTotPathDel>0.502</twTotPathDel><twClkSkew dest = "0.559" src = "0.512">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_32</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CControl/InLatch/Value/Out_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X36Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out&lt;34&gt;</twComp><twBEL>dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>dvi/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out&lt;32&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>dvi/DVIInit/I2CControl/InLatch/Value/Out&lt;11&gt;</twComp><twBEL>dvi/DVIInit/I2CControl/InLatch/Value/Out_8</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9 (SLICE_X42Y73.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.455</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_1</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9</twDest><twTotPathDel>0.510</twTotPathDel><twClkSkew dest = "0.556" src = "0.501">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_1</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X39Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y73.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;10&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10 (SLICE_X42Y73.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.455</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_2</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10</twDest><twTotPathDel>0.510</twTotPathDel><twClkSkew dest = "0.556" src = "0.501">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_2</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X39Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y73.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;10&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3 (SLICE_X42Y79.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twSrc><twDest BELType="FF">dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twTotPathDel>0.522</twTotPathDel><twClkSkew dest = "0.572" src = "0.508">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twSrc><twDest BELType='FF'>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twSrcClk><twPathDel><twSite>SLICE_X40Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;38&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;35&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out&lt;6&gt;</twComp><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3_rstpot</twBEL><twBEL>dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">cpu_clk_g</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_2_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[2].ODDR/SR" locationPin="OLOGIC_X2Y70.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_3_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[3].ODDR/SR" locationPin="OLOGIC_X2Y71.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="DVI_D_4_OBUF/SR" logResource="dvi/DVIData/VideoBuf/bit[4].ODDR/SR" locationPin="OLOGIC_X2Y72.SR" clockNet="dvi/DVIData/VideoBuf_not0000"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="95"><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="3.092" errors="0" errorRollup="0" items="0" itemsRollup="6894"/><twConstRollup name="TS_cpu_clk" fullName="TS_cpu_clk = PERIOD TIMEGRP &quot;cpu_clk&quot; TS_USER_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="6.184" actualRollup="N/A" errors="0" errorRollup="0" items="6894" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="96">0</twUnmetConstCnt><twDataSheet anchorID="97" twNameLen="15"><twClk2SUList anchorID="98" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>6.184</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="99"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>6894</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>968</twConnCnt></twConstCov><twStats anchorID="100"><twMinPer>6.184</twMinPer><twFootnote number="1" /><twMaxFreq>161.708</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Apr 21 20:25:58 2013 </twTimestamp></twFoot><twClientInfo anchorID="101"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 610 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
