
10. Printing statistics.

=== multiplier32bit_24 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_25_25                        1
     NR_25_7                         1
     NR_7_25                         1
     NR_7_7                          1
     customAdder32_0                 1
     customAdder57_24                1

   Area for cell type \NR_25_25 is unknown!
   Area for cell type \NR_7_7 is unknown!
   Area for cell type \NR_25_7 is unknown!
   Area for cell type \NR_7_25 is unknown!
   Area for cell type \customAdder57_24 is unknown!
   Area for cell type \customAdder32_0 is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder57_24 ===

   Number of wires:                  3
   Number of wire bits:            148
   Number of public wires:           3
   Number of public wire bits:     148
   Number of ports:                  3
   Number of port bits:            148
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder57bit      1

   Area for cell type \unsignedBrentKungAdder57bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_25 ===

   Number of wires:                418
   Number of wire bits:            479
   Number of public wires:         418
   Number of public wire bits:     479
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                296
     AndGate                       175
     FullAdder                     114
     HalfAdder                       6
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_25_7 ===

   Number of wires:                418
   Number of wire bits:            479
   Number of public wires:         418
   Number of public wire bits:     479
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                296
     AndGate                       175
     FullAdder                     114
     HalfAdder                       6
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_7 ===

   Number of wires:                112
   Number of wire bits:            137
   Number of public wires:         112
   Number of public wire bits:     137
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     AndGate                        49
     FullAdder                      24
     HalfAdder                       6
     unsignedBrentKungAdder12bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== NR_25_25 ===

   Number of wires:               1702
   Number of wire bits:           1799
   Number of public wires:        1702
   Number of public wire bits:    1799
   Number of ports:                  3
   Number of port bits:            100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1178
     AndGate                       625
     FullAdder                     528
     HalfAdder                      24
     unsignedBrentKungAdder48bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder48bit is unknown!

=== unsignedBrentKungAdder57bit ===

   Number of wires:                305
   Number of wire bits:            474
   Number of public wires:         305
   Number of public wire bits:     474
   Number of ports:                  3
   Number of port bits:            172
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                217
     BitwisePG                      57
     BlackCell                      48
     GrayCell                       56
     XorGate                        56

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder12bit ===

   Number of wires:                 63
   Number of wire bits:             97
   Number of public wires:          63
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     BitwisePG                      12
     BlackCell                       7
     GrayCell                       11
     XorGate                        11

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder48bit ===

   Number of wires:                255
   Number of wire bits:            397
   Number of public wires:         255
   Number of public wire bits:     397
   Number of ports:                  3
   Number of port bits:            145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                183
     BitwisePG                      48
     BlackCell                      41
     GrayCell                       47
     XorGate                        47

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== design hierarchy ===

   multiplier32bit_24                1
     NR_25_25                        1
       AndGate                     625
       FullAdder                   528
       HalfAdder                    24
       unsignedBrentKungAdder48bit      1
         BitwisePG                  48
         BlackCell                  41
         GrayCell                   47
         XorGate                    47
     NR_25_7                         1
       AndGate                     175
       FullAdder                   114
       HalfAdder                     6
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_7_25                         1
       AndGate                     175
       FullAdder                   114
       HalfAdder                     6
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_7_7                          1
       AndGate                      49
       FullAdder                    24
       HalfAdder                     6
       unsignedBrentKungAdder12bit      1
         BitwisePG                  12
         BlackCell                   7
         GrayCell                   11
         XorGate                    11
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder57_24                1
       unsignedBrentKungAdder57bit      1
         BitwisePG                  57
         BlackCell                  48
         GrayCell                   56
         XorGate                    56

   Number of wires:              15962
   Number of wire bits:          17526
   Number of public wires:       15962
   Number of public wire bits:   17526
   Number of ports:              10635
   Number of port bits:          11858
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5384
     AND2x2_ASAP7_75t_R           1441
     AO21x1_ASAP7_75t_R            369
     MAJx2_ASAP7_75t_R             780
     NAND3xp33_ASAP7_75t_R         780
     NOR3xp33_ASAP7_75t_R          780
     OAI21xp33_ASAP7_75t_R         780
     XOR2xp5_ASAP7_75t_R           454

   Chip area for top module '\multiplier32bit_24': 490.850280
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.34e-04   2.93e-04   3.93e-07   5.28e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.34e-04   2.93e-04   3.93e-07   5.28e-04 100.0%
                          44.4%      55.6%       0.1%
Startpoint: B[7] (input port clocked by clk)
Endpoint: P[62] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
  80.80   80.80 v B[7] (in)
  58.54  139.35 v M1/uut11/_0_/Y (AND2x2_ASAP7_75t_R)
  34.30  173.64 v M1/uut784/_2_/Y (MAJx2_ASAP7_75t_R)
  34.15  207.79 ^ M1/uut784/_5_/Y (OAI21xp33_ASAP7_75t_R)
  40.90  248.69 ^ M1/uut911/_2_/Y (MAJx2_ASAP7_75t_R)
  26.69  275.39 v M1/uut911/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.68  314.06 v M1/uut1019/_2_/Y (MAJx2_ASAP7_75t_R)
  30.26  344.32 v M1/uut1096/_2_/Y (MAJx2_ASAP7_75t_R)
  32.32  376.64 ^ M1/uut1096/_5_/Y (OAI21xp33_ASAP7_75t_R)
  34.88  411.53 ^ M1/uut1141/_2_/Y (MAJx2_ASAP7_75t_R)
  22.18  433.70 v M1/uut1141/_5_/Y (OAI21xp33_ASAP7_75t_R)
  30.67  464.37 v M1/uut1177/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.64  495.01 v M1/uut1177/uut53/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.39  525.40 v M1/uut1177/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.10  550.49 v M1/uut1177/uut113/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46  578.95 v M1/uut1177/uut54/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.94  605.89 v M1/uut1177/uut114/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60  631.48 v M1/uut1177/uut55/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.08  655.56 v M1/uut1177/uut115/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.40  684.96 v M1/uut1177/uut56/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.89  712.85 v M1/uut1177/uut116/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.61  738.45 v M1/uut1177/uut57/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.08  764.54 v M1/uut1177/uut76/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.81  788.35 v M1/uut1177/uut86/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.34  809.69 v M1/uut1177/uut91/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.93  842.62 v M1/uut1177/uut93/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.40  875.02 v M1/uut1177/uut100/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.42  902.44 v M1/uut1177/uut110/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  926.38 v M1/uut1177/uut131/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.34  948.72 ^ M1/uut1177/uut174/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.21  987.93 ^ adder2/adder_module/uut47/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55 1014.48 ^ adder2/adder_module/uut80/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17 1034.65 ^ adder2/adder_module/uut96/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.93 1054.57 ^ adder2/adder_module/uut104/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.71 1073.29 ^ adder2/adder_module/uut108/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37 1101.65 ^ adder2/adder_module/uut110/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.05 1129.70 ^ adder2/adder_module/uut119/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17 1153.87 ^ adder2/adder_module/uut132/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78 1174.65 ^ adder2/adder_module/uut159/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31 1212.96 ^ adder2/adder_module/uut215/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1212.96 ^ P[62] (out)
        1212.96   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1212.96   data arrival time
---------------------------------------------------------
        8787.04   slack (MET)


