<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PDAltmode Middleware Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDAltmode Middleware Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__pdaltmode__intel__macros.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Macros<div class="ingroups"><a class="el" href="group__group__pdaltmode__intel.html">Intel</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0cf2835d3f5e931a8b9afbb1b693ef76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga0cf2835d3f5e931a8b9afbb1b693ef76">CY_PDALTMODE_RIDGE_STATUS_OCP_MASK</a>&#160;&#160;&#160;(0x08u)</td></tr>
<tr class="memdesc:ga0cf2835d3f5e931a8b9afbb1b693ef76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over-Current status bit in the status register.  <a href="#ga0cf2835d3f5e931a8b9afbb1b693ef76">More...</a><br /></td></tr>
<tr class="separator:ga0cf2835d3f5e931a8b9afbb1b693ef76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e19bc7b7e6c1f795c54bf6b0bb93a1"><td class="memItemLeft" align="right" valign="top"><a id="gaa5e19bc7b7e6c1f795c54bf6b0bb93a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gaa5e19bc7b7e6c1f795c54bf6b0bb93a1">CY_PDALTMODE_RIDGE_GR_MUX_VDM_DELAY_TIMER_PERIOD</a>&#160;&#160;&#160;(10u)</td></tr>
<tr class="memdesc:gaa5e19bc7b7e6c1f795c54bf6b0bb93a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Goshen Ridge MUX Delay Timer Period. <br /></td></tr>
<tr class="separator:gaa5e19bc7b7e6c1f795c54bf6b0bb93a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2b465c5b583b9c176baf33fcb11db0"><td class="memItemLeft" align="right" valign="top"><a id="gaaa2b465c5b583b9c176baf33fcb11db0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gaaa2b465c5b583b9c176baf33fcb11db0">CY_PDALTMODE_TBT_INTEL_VID</a>&#160;&#160;&#160;(0x8087u)</td></tr>
<tr class="memdesc:gaaa2b465c5b583b9c176baf33fcb11db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel (Thunderbolt 3) SVID. <br /></td></tr>
<tr class="separator:gaaa2b465c5b583b9c176baf33fcb11db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835fc7953c034574959890ffa44fb189"><td class="memItemLeft" align="right" valign="top"><a id="ga835fc7953c034574959890ffa44fb189"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga835fc7953c034574959890ffa44fb189">CY_PDALTMODE_TBT_ALT_MODE_ID</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga835fc7953c034574959890ffa44fb189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique ID assigned to Thunderbolt mode in the CCGx SDK. <br /></td></tr>
<tr class="separator:ga835fc7953c034574959890ffa44fb189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc8073ad3083749c08c3c0e1b8c4b5d"><td class="memItemLeft" align="right" valign="top"><a id="ga4dc8073ad3083749c08c3c0e1b8c4b5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga4dc8073ad3083749c08c3c0e1b8c4b5d">CY_PDALTMODE_TBT_VPRO_ALT_MODE_ID</a>&#160;&#160;&#160;(2u)</td></tr>
<tr class="memdesc:ga4dc8073ad3083749c08c3c0e1b8c4b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique ID assigned to Vpro mode in the CCGx SDK. <br /></td></tr>
<tr class="separator:ga4dc8073ad3083749c08c3c0e1b8c4b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bdc2f17340cfd34e1445f89998c360e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga8bdc2f17340cfd34e1445f89998c360e">CY_PDALTMODE_TBT_VDO_IDX</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="memdesc:ga8bdc2f17340cfd34e1445f89998c360e"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; Maximum number of VDOs Thunderbolt-3 uses for the alt mode flow  <a href="#ga8bdc2f17340cfd34e1445f89998c360e">More...</a><br /></td></tr>
<tr class="separator:ga8bdc2f17340cfd34e1445f89998c360e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac794e171d78cef920537cbdade6c80df"><td class="memItemLeft" align="right" valign="top"><a id="gac794e171d78cef920537cbdade6c80df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gac794e171d78cef920537cbdade6c80df">CY_PDALTMODE_TBT_MODE_VPRO_AVAIL</a>&#160;&#160;&#160;(0x04000000u)</td></tr>
<tr class="memdesc:gac794e171d78cef920537cbdade6c80df"><td class="mdescLeft">&#160;</td><td class="mdescRight">VPro available bit in TBT Mode VDO. <br /></td></tr>
<tr class="separator:gac794e171d78cef920537cbdade6c80df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5674e8c7ddc0d754c21e77dc5edfc66e"><td class="memItemLeft" align="right" valign="top"><a id="ga5674e8c7ddc0d754c21e77dc5edfc66e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga5674e8c7ddc0d754c21e77dc5edfc66e">CY_PDALTMODE_TBT_MODE_VPRO_DOCK_HOST</a>&#160;&#160;&#160;(0x04000000u)</td></tr>
<tr class="memdesc:ga5674e8c7ddc0d754c21e77dc5edfc66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vpro_Dock_and_Host bit in TBT Enter Mode VDO. <br /></td></tr>
<tr class="separator:ga5674e8c7ddc0d754c21e77dc5edfc66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437eb786f8a301812d38d071b78de51b"><td class="memItemLeft" align="right" valign="top"><a id="ga437eb786f8a301812d38d071b78de51b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga437eb786f8a301812d38d071b78de51b">CY_PDALTMODE_TBT_GET_VPRO_AVAILABLE_STAT</a>(status)&#160;&#160;&#160;((status &amp; <a class="el" href="group__group__pdaltmode__intel__macros.html#gac794e171d78cef920537cbdade6c80df">CY_PDALTMODE_TBT_MODE_VPRO_AVAIL</a>) != 0U)</td></tr>
<tr class="memdesc:ga437eb786f8a301812d38d071b78de51b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get VPro Available bit from Discover Mode response VDO. <br /></td></tr>
<tr class="separator:ga437eb786f8a301812d38d071b78de51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f79b2a87bbdd37ceeeb7d96afe26ec"><td class="memItemLeft" align="right" valign="top"><a id="ga90f79b2a87bbdd37ceeeb7d96afe26ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga90f79b2a87bbdd37ceeeb7d96afe26ec">CY_PDALTMODE_TBT_GET_LEGACY_TBT_ADAPTER</a>(status)&#160;&#160;&#160;((status &gt;&gt; 16U) &amp; 0x1U)</td></tr>
<tr class="memdesc:ga90f79b2a87bbdd37ceeeb7d96afe26ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get legacy adapter status from Discovery Mode response VDO. <br /></td></tr>
<tr class="separator:ga90f79b2a87bbdd37ceeeb7d96afe26ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ff7cf5113a579162a8b278963665a4"><td class="memItemLeft" align="right" valign="top"><a id="gab1ff7cf5113a579162a8b278963665a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gab1ff7cf5113a579162a8b278963665a4">CY_PDALTMODE_TBT_EXIT</a>(status)&#160;&#160;&#160;((status &gt;&gt; 4U) &amp; 0x1U)</td></tr>
<tr class="memdesc:gab1ff7cf5113a579162a8b278963665a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get Exit status from Attention VDO. <br /></td></tr>
<tr class="separator:gab1ff7cf5113a579162a8b278963665a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4ffdb5c0bf719b747111be5e95eb94"><td class="memItemLeft" align="right" valign="top"><a id="ga5a4ffdb5c0bf719b747111be5e95eb94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga5a4ffdb5c0bf719b747111be5e95eb94">CY_PDALTMODE_TBT_BB_STATUS</a>(status)&#160;&#160;&#160;((status &gt;&gt; 3U) &amp; 0x1U)</td></tr>
<tr class="memdesc:ga5a4ffdb5c0bf719b747111be5e95eb94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get BB status from Attention VDO. <br /></td></tr>
<tr class="separator:ga5a4ffdb5c0bf719b747111be5e95eb94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c54dd41551e21b2ecc84bed5d0bc53"><td class="memItemLeft" align="right" valign="top"><a id="ga81c54dd41551e21b2ecc84bed5d0bc53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga81c54dd41551e21b2ecc84bed5d0bc53">CY_PDALTMODE_TBT_USB2_ENABLE</a>(status)&#160;&#160;&#160;((status &gt;&gt; 2U) &amp; 0x1U)</td></tr>
<tr class="memdesc:ga81c54dd41551e21b2ecc84bed5d0bc53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get USB enable status from Attention VDO. <br /></td></tr>
<tr class="separator:ga81c54dd41551e21b2ecc84bed5d0bc53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769fdee9379d0d7b7c7ce826af3c5032"><td class="memItemLeft" align="right" valign="top"><a id="ga769fdee9379d0d7b7c7ce826af3c5032"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga769fdee9379d0d7b7c7ce826af3c5032">CY_PDALTMODE_RIDGESLAVE_SCB_INDEX</a>&#160;&#160;&#160;(0x01u)</td></tr>
<tr class="memdesc:ga769fdee9379d0d7b7c7ce826af3c5032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default SCB index used for the Ridge/SoC Slave interface. <br /></td></tr>
<tr class="separator:ga769fdee9379d0d7b7c7ce826af3c5032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d841457e11474b6e0486e5eadcc3a8"><td class="memItemLeft" align="right" valign="top"><a id="ga38d841457e11474b6e0486e5eadcc3a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga38d841457e11474b6e0486e5eadcc3a8">CY_PDALTMODE_RIDGESLAVE_SCB_CLOCK_FREQ</a>&#160;&#160;&#160;(I2C_SCB_CLOCK_FREQ_1_MHZ)</td></tr>
<tr class="memdesc:ga38d841457e11474b6e0486e5eadcc3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum I2C clock frequency used on the Ridge/SoC slave interface. <br /></td></tr>
<tr class="separator:ga38d841457e11474b6e0486e5eadcc3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff144f81dce2d94cc89ee31d940562c"><td class="memItemLeft" align="right" valign="top"><a id="gaaff144f81dce2d94cc89ee31d940562c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gaaff144f81dce2d94cc89ee31d940562c">CY_PDALTMODE_RIDGESLAVE_MIN_WRITE_SIZE</a>&#160;&#160;&#160;(2u)</td></tr>
<tr class="memdesc:gaaff144f81dce2d94cc89ee31d940562c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum slave write size: Corresponds to slave address + register address. <br /></td></tr>
<tr class="separator:gaaff144f81dce2d94cc89ee31d940562c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e97166c89391ac670cc7e42fe0ef51"><td class="memItemLeft" align="right" valign="top"><a id="ga28e97166c89391ac670cc7e42fe0ef51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga28e97166c89391ac670cc7e42fe0ef51">CY_PDALTMODE_RIDGESLAVE_MAX_WRITE_SIZE</a>&#160;&#160;&#160;(16u)</td></tr>
<tr class="memdesc:ga28e97166c89391ac670cc7e42fe0ef51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum slave write size: We should never get writes longer than 16 bytes. <br /></td></tr>
<tr class="separator:ga28e97166c89391ac670cc7e42fe0ef51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa293f52b6b5ef9a5b7d25c4a0f485af2"><td class="memItemLeft" align="right" valign="top"><a id="gaa293f52b6b5ef9a5b7d25c4a0f485af2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gaa293f52b6b5ef9a5b7d25c4a0f485af2">CY_PDALTMODE_RIDGESLAVE_MAX_READ_SIZE</a>&#160;&#160;&#160;(20u)</td></tr>
<tr class="memdesc:gaa293f52b6b5ef9a5b7d25c4a0f485af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum slave read size. <br /></td></tr>
<tr class="separator:gaa293f52b6b5ef9a5b7d25c4a0f485af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf0bd5f774b6e6284220f65a9b35227"><td class="memItemLeft" align="right" valign="top"><a id="gacbf0bd5f774b6e6284220f65a9b35227"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gacbf0bd5f774b6e6284220f65a9b35227">CY_PDALTMODE_RIDGESLAVE_READ_BUFFER_SIZE</a>&#160;&#160;&#160;(4u)</td></tr>
<tr class="memdesc:gacbf0bd5f774b6e6284220f65a9b35227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ridge slave buffer read size. <br /></td></tr>
<tr class="separator:gacbf0bd5f774b6e6284220f65a9b35227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c4a14260b64d2eef4c1fd4abbf2e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga83c4a14260b64d2eef4c1fd4abbf2e62">CY_PDALTMODE_RIDGESLAVE_ADDR_P0</a>&#160;&#160;&#160;(0x38u)</td></tr>
<tr class="memdesc:ga83c4a14260b64d2eef4c1fd4abbf2e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address associated with USB PD port number 0.  <a href="#ga83c4a14260b64d2eef4c1fd4abbf2e62">More...</a><br /></td></tr>
<tr class="separator:ga83c4a14260b64d2eef4c1fd4abbf2e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261b3ef6134adb24dd0fa4a19d66f9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga261b3ef6134adb24dd0fa4a19d66f9b9">CY_PDALTMODE_RIDGESLAVE_ADDR_P1</a>&#160;&#160;&#160;(0x3Fu)</td></tr>
<tr class="memdesc:ga261b3ef6134adb24dd0fa4a19d66f9b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address associated with USB PD port number 1.  <a href="#ga261b3ef6134adb24dd0fa4a19d66f9b9">More...</a><br /></td></tr>
<tr class="separator:ga261b3ef6134adb24dd0fa4a19d66f9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87ba8bf4314b379242be1cbe558329e"><td class="memItemLeft" align="right" valign="top"><a id="gaa87ba8bf4314b379242be1cbe558329e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gaa87ba8bf4314b379242be1cbe558329e">CY_PDALTMODE_RIDGESLAVE_ADDR_MASK</a>&#160;&#160;&#160;(0xF0u)</td></tr>
<tr class="memdesc:gaa87ba8bf4314b379242be1cbe558329e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C slave address mask to be applied on the incoming slave address. <br /></td></tr>
<tr class="separator:gaa87ba8bf4314b379242be1cbe558329e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2cef6d7790332c186ba272de7a5af5"><td class="memItemLeft" align="right" valign="top"><a id="gaeb2cef6d7790332c186ba272de7a5af5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gaeb2cef6d7790332c186ba272de7a5af5">CY_PDALTMODE_RIDGESLAVE_RIDGE_CMD_CCG_RESET</a>&#160;&#160;&#160;(0x02u)</td></tr>
<tr class="memdesc:gaeb2cef6d7790332c186ba272de7a5af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alpine/Titan Ridge command value that requests a CCG device reset. <br /></td></tr>
<tr class="separator:gaeb2cef6d7790332c186ba272de7a5af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6dfadefd0086e4de5ea93853222b276"><td class="memItemLeft" align="right" valign="top"><a id="gad6dfadefd0086e4de5ea93853222b276"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#gad6dfadefd0086e4de5ea93853222b276">CY_PDALTMODE_RIDGESLAVE_RIDGE_CMD_INT_CLEAR</a>&#160;&#160;&#160;(0x04u)</td></tr>
<tr class="memdesc:gad6dfadefd0086e4de5ea93853222b276"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alpine/Titan Ridge command value to clear the interrupt from CCG. <br /></td></tr>
<tr class="separator:gad6dfadefd0086e4de5ea93853222b276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579db95d54ca8067c140b1f11b16b331"><td class="memItemLeft" align="right" valign="top"><a id="ga579db95d54ca8067c140b1f11b16b331"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__pdaltmode__intel__macros.html#ga579db95d54ca8067c140b1f11b16b331">CY_PDALTMODE_RIDGESLAVE_RIDGE_IRQ_ACK</a>&#160;&#160;&#160;(0x2000u)</td></tr>
<tr class="memdesc:ga579db95d54ca8067c140b1f11b16b331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alpine/Titan Ridge command IRQ ACK PD Controller to Titan Ridge. <br /></td></tr>
<tr class="separator:ga579db95d54ca8067c140b1f11b16b331"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga0cf2835d3f5e931a8b9afbb1b693ef76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf2835d3f5e931a8b9afbb1b693ef76">&#9670;&nbsp;</a></span>CY_PDALTMODE_RIDGE_STATUS_OCP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_PDALTMODE_RIDGE_STATUS_OCP_MASK&#160;&#160;&#160;(0x08u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Over-Current status bit in the status register. </p>

</div>
</div>
<a id="ga8bdc2f17340cfd34e1445f89998c360e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bdc2f17340cfd34e1445f89998c360e">&#9670;&nbsp;</a></span>CY_PDALTMODE_TBT_VDO_IDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_PDALTMODE_TBT_VDO_IDX&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; Maximum number of VDOs Thunderbolt-3 uses for the alt mode flow </p>
<p>Index of VDO used for Thunderbolt </p>

</div>
</div>
<a id="ga83c4a14260b64d2eef4c1fd4abbf2e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83c4a14260b64d2eef4c1fd4abbf2e62">&#9670;&nbsp;</a></span>CY_PDALTMODE_RIDGESLAVE_ADDR_P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_PDALTMODE_RIDGESLAVE_ADDR_P0&#160;&#160;&#160;(0x38u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave address associated with USB PD port number 0. </p>
<p>This is defined by Intel </p>

</div>
</div>
<a id="ga261b3ef6134adb24dd0fa4a19d66f9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga261b3ef6134adb24dd0fa4a19d66f9b9">&#9670;&nbsp;</a></span>CY_PDALTMODE_RIDGESLAVE_ADDR_P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CY_PDALTMODE_RIDGESLAVE_ADDR_P1&#160;&#160;&#160;(0x3Fu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave address associated with USB PD port number 1. </p>
<p>This is defined by Intel </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PDAltmode Middleware Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
