INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/017_Register4bit/SRlatch.srcs/sources_1/new/Dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/017_Register4bit/SRlatch.srcs/sources_1/new/Register4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/017_Register4bit/SRlatch.srcs/sources_1/new/SRlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/017_Register4bit/SRlatch.srcs/sim_1/new/Register4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/017_Register4bit/SRlatch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
