// Seed: 2277527006
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  assign module_1.id_6 = 0;
  inout wire id_2;
  output wire id_1;
  logic id_5 = id_3;
endmodule
module module_1 #(
    parameter id_0  = 32'd26,
    parameter id_18 = 32'd14
) (
    output uwire _id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input supply0 id_5,
    output wire id_6,
    input supply0 id_7,
    input supply0 id_8,
    output wor id_9,
    input supply0 id_10
    , id_17,
    output supply0 id_11,
    output wor id_12,
    input supply0 id_13,
    input wand id_14,
    input wand id_15
);
  wire _id_18;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
  assign id_9 = id_7;
  assign id_4 = -1;
  assign id_2 = ~id_8;
  logic [id_18 : id_0] id_20;
  ;
endmodule
