/*
 * Radio 20707 table definition
 *
 * Copyright 2019 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *
 * $Id$
 */

#include <wlc_cfg.h>
#include <typedefs.h>

#include "wlc_phy_int.h"
#include "wlc_phytbl_20707.h"
#include "wlc_radioreg_20707.h"
#include "phy_ac_rxgcrs.h"

/* 20707 register dumping and initialization tables */
#if (defined(BCMDBG) && defined(DBG_PHY_IOV)) || defined(BCMDBG_PHYDUMP)

const radio_20xx_dumpregs_t dumpregs_20707_rev0[] = {
	{ RF0_20707_REV_ID(0)},
	{ RF0_20707_DEV_ID(0)},
	{ RF0_20707_READOVERRIDES(0)},
	{ RF0_20707_CORE_INFO(0)},
	{ RF0_20707_CONFIG_CORE01(0)},
	{ RF0_20707_CONFIG_CORE23(0)},
	{ RF0_20707_CONFIG_CORE45(0)},
	{ RF0_20707_CONFIG_CORE67(0)},
	{ RF0_20707_CONFIG_INFO_PLL(0)},
	{ RF0_20707_CONFIG_RXDIV0(0)},
	{ RF0_20707_CONFIG_RXDIV1(0)},
	{ RF0_20707_CONFIG_RXDIV2(0)},
	{ RF0_20707_CONFIG_RXDIV3(0)},
	{ RF0_20707_LPF_NOTCH_REG1(0)},
	{ RF0_20707_LPF_NOTCH_REG2(0)},
	{ RF0_20707_LPF_NOTCH_REG5(0)},
	{ RF0_20707_LPF_NOTCH_REG3(0)},
	{ RF0_20707_LPF_NOTCH_REG4(0)},
	{ RF0_20707_LPF_NOTCH_REG6(0)},
	{ RF0_20707_LPF_NOTCH_OVR1(0)},
	{ RF0_20707_RX_TOP_REG2(0)},
	{ RF0_20707_RX_TOP_REG3(0)},
	{ RF0_20707_RX_TOP_REG1(0)},
	{ RF0_20707_TX5G_TSSI_REG0(0)},
	{ RF0_20707_TX2G_CFG1_OVR(0)},
	{ RF0_20707_TX2G_IPA_REG1(0)},
	{ RF0_20707_LOGEN_CORE_REG5(0)},
	{ RF0_20707_TX5G_MIX_REG0(0)},
	{ RF0_20707_RXADC_CFG10(0)},
	{ RF0_20707_LPF_NOTCH_LUT1(0)},
	{ RF0_20707_LPF_NOTCH_LUT4(0)},
	{ RF0_20707_LPF_NOTCH_LUT7(0)},
	{ RF0_20707_LPF_NOTCH_LUT10(0)},
	{ RF0_20707_LPF_NOTCH_LUT2(0)},
	{ RF0_20707_LPF_NOTCH_LUT5(0)},
	{ RF0_20707_LPF_NOTCH_LUT8(0)},
	{ RF0_20707_LPF_NOTCH_LUT11(0)},
	{ RF0_20707_LPF_NOTCH_LUT3(0)},
	{ RF0_20707_LPF_NOTCH_LUT6(0)},
	{ RF0_20707_LPF_NOTCH_LUT9(0)},
	{ RF0_20707_TX2G_IPA_REG0(0)},
	{ RF0_20707_TX2G_GPAIO(0)},
	{ RF0_20707_TX2G_IPA_CFG_OVR(0)},
	{ RF0_20707_LPF_NOTCH_LUT12(0)},
	{ RF0_20707_LPF_NOTCH_CONTROL2(0)},
	{ RF0_20707_TX2G_MIX_REG4(0)},
	{ RF0_20707_TX5G_CFG1_OVR(0)},
	{ RF0_20707_TX2G_IPA_REG2(0)},
	{ RF0_20707_TX2G_PAD_REG0(0)},
	{ RF0_20707_TX2G_TSSI_REG0(0)},
	{ RF0_20707_TX2G_CFG_OVR(0)},
	{ RF0_20707_TX5G_CFG_OVR(0)},
	{ RF0_20707_TX5G_IPA_REG0(0)},
	{ RF0_20707_TX5G_IPA_CFG_OVR(0)},
	{ RF0_20707_TX2G_IPA_GC_REG(0)},
	{ RF0_20707_TX5G_IPA_GC_REG(0)},
	{ RF0_20707_TX5G_IPA_REG1(0)},
	{ RF0_20707_TX5G_IPA_REG2(0)},
	{ RF0_20707_TX5G_GPAIO(0)},
	{ RF0_20707_LPF_REG1(0)},
	{ RF0_20707_LPF_REG2(0)},
	{ RF0_20707_LPF_REG3(0)},
	{ RF0_20707_LPF_REG4(0)},
	{ RF0_20707_TX5G_PAD_REG0(0)},
	{ RF0_20707_LPF_REG6(0)},
	{ RF0_20707_LPF_REG7(0)},
	{ RF0_20707_LPF_REG8(0)},
	{ RF0_20707_LPF_REG9(0)},
	{ RF0_20707_LPF_REG10(0)},
	{ RF0_20707_LPF_REG11(0)},
	{ RF0_20707_LPF_REG12(0)},
	{ RF0_20707_LPF_GMULT_BQ2(0)},
	{ RF0_20707_LPF_GMULT_RC(0)},
	{ RF0_20707_LPF_GMULT_RC_BW(0)},
	{ RF0_20707_LPF_OVR1(0)},
	{ RF0_20707_LPF_OVR2(0)},
	{ RF0_20707_AUXPGA_CFG1(0)},
	{ RF0_20707_AUXPGA_VMID(0)},
	{ RF0_20707_AUXPGA_OVR1(0)},
	{ RF0_20707_TESTBUF_CFG1(0)},
	{ RF0_20707_TESTBUF_OVR1(0)},
	{ RF0_20707_PMU_CFG1(0)},
	{ RF0_20707_PMU_OP1(0)},
	{ RF0_20707_PMU_CFG2(0)},
	{ RF0_20707_PMU_CFG3(0)},
	{ RF0_20707_PMU_CFG4(0)},
	{ RF0_20707_LDO1P65_STAT(0)},
	{ RF0_20707_PMU_OVR1(0)},
	{ RF0_20707_IQCAL_CFG1(0)},
	{ RF0_20707_IQCAL_CFG2(0)},
	{ RF0_20707_IQCAL_CFG3(0)},
	{ RF0_20707_IQCAL_IDAC(0)},
	{ RF0_20707_IQCAL_GAIN_RFB(0)},
	{ RF0_20707_IQCAL_GAIN_RIN(0)},
	{ RF0_20707_IQCAL_CFG4(0)},
	{ RF0_20707_IQCAL_CFG5(0)},
	{ RF0_20707_IQCAL_CFG6(0)},
	{ RF0_20707_IQCAL_OVR1(0)},
	{ RF0_20707_TX5G_MIX_REG1(0)},
	{ RF0_20707_TX5G_MIX_REG2(0)},
	{ RF0_20707_TX5G_MIX_REG3(0)},
	{ RF0_20707_TX5G_MIX_REG4(0)},
	{ RF0_20707_TX5G_PAD_REG1(0)},
	{ RF0_20707_TX5G_PAD_REG3(0)},
	{ RF0_20707_RX2G_REG4(0)},
	{ RF0_20707_TX5G_PAD_GC_REG(0)},
	{ RF0_20707_RX2G_CFG1_OVR(0)},
	{ RF0_20707_TX5G_MIX_GC_REG(0)},
	{ RF0_20707_RX5G_REG1(0)},
	{ RF0_20707_RX5G_REG2(0)},
	{ RF0_20707_RX5G_WRSSI0(0)},
	{ RF0_20707_RX5G_WRSSI1(0)},
	{ RF0_20707_RX5G_REG4(0)},
	{ RF0_20707_RX5G_REG5(0)},
	{ RF0_20707_RX5G_REG6(0)},
	{ RF0_20707_RX5G_WRSSI(0)},
	{ RF0_20707_RXDB_CFG1_OVR(0)},
	{ RF0_20707_TX5G_PAD_REG2(0)},
	{ RF0_20707_TIA_REG1(0)},
	{ RF0_20707_TIA_REG2(0)},
	{ RF0_20707_TIA_REG3(0)},
	{ RF0_20707_TIA_REG4(0)},
	{ RF0_20707_TIA_REG5(0)},
	{ RF0_20707_TIA_REG6(0)},
	{ RF0_20707_TIA_REG7(0)},
	{ RF0_20707_TIA_REG8(0)},
	{ RF0_20707_TIA_DCDAC_REG1(0)},
	{ RF0_20707_TIA_DCDAC_REG2(0)},
	{ RF0_20707_TIA_NBRSSI_REG1(0)},
	{ RF0_20707_TIA_NBRSSI_REG2(0)},
	{ RF0_20707_TIA_NBRSSI_REG3(0)},
	{ RF0_20707_TIA_GMULT_BQ1(0)},
	{ RF0_20707_TIA_CFG1_OVR(0)},
	{ RF0_20707_TX5G_BIAS_REG1(0)},
	{ RF0_20707_AFEDIV_CFG1_OVR(0)},
	{ RF0_20707_TX5G_BIAS_REG0(0)},
	{ RF0_20707_TX2G_TSSI_REG1(0)},
	{ RF0_20707_TX5G_TSSI_REG1(0)},
	{ RF0_20707_TX5G_IPA_REG3(0)},
	{ RF0_20707_LOGEN_DIV2_SETB_CORE0(0)},
	{ RF0_20707_OVR_LOGEN_DIV2_SETB_CORE0(0)},
	{ RF0_20707_LOGEN_DIV2_SETB_REG0(0)},
	{ RF0_20707_LOGEN_REG3(0)},
	{ RF0_20707_AFEDIV_REG2(0)},
	{ RF0_20707_AFEDIV_REG1(0)},
	{ RF0_20707_AFEBIAS_REG0(0)},
	{ RF0_20707_AFEBIAS_REG1(0)},
	{ RF0_20707_TXDAC_REG0(0)},
	{ RF0_20707_TXDAC_REG1(0)},
	{ RF0_20707_TXDAC_REG2(0)},
	{ RF0_20707_RXADC_CFG0(0)},
	{ RF0_20707_RXADC_CFG1(0)},
	{ RF0_20707_RXADC_CFG2(0)},
	{ RF0_20707_RXADC_CFG3(0)},
	{ RF0_20707_RXADC_CFG5(0)},
	{ RF0_20707_RXADC_CFG6(0)},
	{ RF0_20707_RXADC_CFG8(0)},
	{ RF0_20707_RXADC_CFG9(0)},
	{ RF0_20707_RXADC_REG0(0)},
	{ RF0_20707_RXADC_REG1(0)},
	{ RF0_20707_RXADC_REG2(0)},
	{ RF0_20707_RXADC_REG3(0)},
	{ RF0_20707_RXADC_REG4(0)},
	{ RF0_20707_RXADC_REG5(0)},
	{ RF0_20707_RXADC_CAL_STATUS(0)},
	{ RF0_20707_AFE_CFG1_OVR1(0)},
	{ RF0_20707_AFE_CFG1_OVR2(0)},
	{ RF0_20707_SPARE_CFG0(0)},
	{ RF0_20707_SPARE_CFG1(0)},
	{ RF0_20707_SPARE_CFG2(0)},
	{ RF0_20707_SPARE_CFG3(0)},
	{ RF0_20707_SPARE_CFG4(0)},
	{ RF0_20707_SPARE_CFG5(0)},
	{ RF0_20707_SPARE_CFG6(0)},
	{ RF0_20707_SPARE_CFG7(0)},
	{ RF0_20707_SPARE_CFG8(0)},
	{ RF0_20707_SPARE_CFG9(0)},
	{ RF0_20707_SPARE_CFG10(0)},
	{ RF0_20707_SPARE_CFG11(0)},
	{ RF0_20707_SPARE_CFG12(0)},
	{ RF0_20707_GPAIO_SEL2(0)},
	{ RF0_20707_GPAIO_SEL0(0)},
	{ RF0_20707_TEMPSENSE_OVR1(0)},
	{ RF0_20707_TEMPSENSE_CFG(0)},
	{ RF0_20707_SPARE_CFG13(0)},
	{ RF0_20707_BG_REG13(0)},
	{ RF0_20707_BG_REG14(0)},
	{ RF0_20707_TX2G_PAD_REG1(0)},
	{ RF0_20707_TX2G_MIX_REG2(0)},
	{ RF0_20707_TX2G_PAD_REG2(0)},
	{ RF0_20707_TX2G_PAD_REG3(0)},
	{ RF0_20707_RXADC_CAP1_STAT(0)},
	{ RF0_20707_LOGEN_CORE_REG4(0)},
	{ RF0_20707_RXADC_CONV_STAT_I(0)},
	{ RF0_20707_TX2G_MISC_CFG3(0)},
	{ RF0_20707_LPF_REG13(0)},
	{ RF0_20707_TIA_REG9(0)},
	{ RF0_20707_TX5G_MISC_CFG5(0)},
	{ RF0_20707_TX5G_MISC_CFG3(0)},
	{ RF0_20707_TX5G_MISC_CFG4(0)},
	{ RF0_20707_RXADC_CAP0_STAT(0)},
	{ RF0_20707_TX2G_PAD_GC_REG(0)},
	{ RF0_20707_RXADC_CAP2_STAT(0)},
	{ RF0_20707_TX2G_BIAS_REG0(0)},
	{ RF0_20707_TX2G_MIX_REG1(0)},
	{ RF0_20707_TX2G_MIX_REG0(0)},
	{ RF0_20707_TX2G_MIX_REG3(0)},
	{ RF0_20707_TX5G_MISC_CFG6(0)},
	{ RF0_20707_TX2G_MISC_CFG2(0)},
	{ RF0_20707_TX5G_MISC_CFG2(0)},
	{ RF0_20707_TX2G_MISC_CFG4(0)},
	{ RF0_20707_TX2G_MISC_CFG5(0)},
	{ RF0_20707_TX2G_MISC_CFG6(0)},
	{ RF0_20707_LOGEN_CORE_REG0(0)},
	{ RF0_20707_LOGEN_CORE_REG1(0)},
	{ RF0_20707_LOGEN_CORE_REG2(0)},
	{ RF0_20707_LOGEN_CORE_REG3(0)},
	{ RF0_20707_AFEDIV_REG0(0)},
	{ RF0_20707_LOGEN_CORE_OVR0(0)},
	{ RF0_20707_RXADC_CONV_STAT_Q(0)},
	{ RF0_20707_BG_OVR2(0)},
	{ RF0_20707_TX2G_MIX_GC_REG(0)},
	{ RF0_20707_TXDAC_REG3(0)},
	{ RF0_20707_TX2G_BIAS_REG1(0)},
	{ RF1_20707_REV_ID(0)},
	{ RF1_20707_DEV_ID(0)},
	{ RF1_20707_READOVERRIDES(0)},
	{ RF1_20707_CORE_INFO(0)},
	{ RF1_20707_CONFIG_CORE01(0)},
	{ RF1_20707_CONFIG_CORE23(0)},
	{ RF1_20707_CONFIG_CORE45(0)},
	{ RF1_20707_CONFIG_CORE67(0)},
	{ RF1_20707_CONFIG_INFO_PLL(0)},
	{ RF1_20707_CONFIG_RXDIV0(0)},
	{ RF1_20707_CONFIG_RXDIV1(0)},
	{ RF1_20707_CONFIG_RXDIV2(0)},
	{ RF1_20707_CONFIG_RXDIV3(0)},
	{ RF1_20707_LPF_NOTCH_REG1(0)},
	{ RF1_20707_LPF_NOTCH_REG2(0)},
	{ RF1_20707_LPF_NOTCH_REG5(0)},
	{ RF1_20707_LPF_NOTCH_REG3(0)},
	{ RF1_20707_LPF_NOTCH_REG4(0)},
	{ RF1_20707_LPF_NOTCH_REG6(0)},
	{ RF1_20707_LPF_NOTCH_OVR1(0)},
	{ RF1_20707_RX_TOP_REG2(0)},
	{ RF1_20707_RX_TOP_REG3(0)},
	{ RF1_20707_RX_TOP_REG1(0)},
	{ RF1_20707_TX5G_TSSI_REG0(0)},
	{ RF1_20707_TX2G_CFG1_OVR(0)},
	{ RF1_20707_TX2G_IPA_REG1(0)},
	{ RF1_20707_LOGEN_CORE_REG5(0)},
	{ RF1_20707_TX5G_MIX_REG0(0)},
	{ RF1_20707_RXADC_CFG10(0)},
	{ RF1_20707_LPF_NOTCH_LUT1(0)},
	{ RF1_20707_LPF_NOTCH_LUT4(0)},
	{ RF1_20707_LPF_NOTCH_LUT7(0)},
	{ RF1_20707_LPF_NOTCH_LUT10(0)},
	{ RF1_20707_LPF_NOTCH_LUT2(0)},
	{ RF1_20707_LPF_NOTCH_LUT5(0)},
	{ RF1_20707_LPF_NOTCH_LUT8(0)},
	{ RF1_20707_LPF_NOTCH_LUT11(0)},
	{ RF1_20707_LPF_NOTCH_LUT3(0)},
	{ RF1_20707_LPF_NOTCH_LUT6(0)},
	{ RF1_20707_LPF_NOTCH_LUT9(0)},
	{ RF1_20707_TX2G_IPA_REG0(0)},
	{ RF1_20707_TX2G_GPAIO(0)},
	{ RF1_20707_TX2G_IPA_CFG_OVR(0)},
	{ RF1_20707_LPF_NOTCH_LUT12(0)},
	{ RF1_20707_LPF_NOTCH_CONTROL2(0)},
	{ RF1_20707_TX2G_MIX_REG4(0)},
	{ RF1_20707_TX5G_CFG1_OVR(0)},
	{ RF1_20707_TX2G_IPA_REG2(0)},
	{ RF1_20707_TX2G_PAD_REG0(0)},
	{ RF1_20707_GPAIO_SEL9(0)},
	{ RF1_20707_LDO1P8_STAT(0)},
	{ RF1_20707_TX2G_TSSI_REG0(0)},
	{ RF1_20707_TX2G_CFG_OVR(0)},
	{ RF1_20707_TX5G_CFG_OVR(0)},
	{ RF1_20707_TX5G_IPA_REG0(0)},
	{ RF1_20707_TX5G_IPA_CFG_OVR(0)},
	{ RF1_20707_TX2G_IPA_GC_REG(0)},
	{ RF1_20707_TX5G_IPA_GC_REG(0)},
	{ RF1_20707_TX5G_IPA_REG1(0)},
	{ RF1_20707_TX5G_IPA_REG2(0)},
	{ RF1_20707_TX5G_GPAIO(0)},
	{ RF1_20707_LPF_REG1(0)},
	{ RF1_20707_LPF_REG2(0)},
	{ RF1_20707_LPF_REG3(0)},
	{ RF1_20707_LPF_REG4(0)},
	{ RF1_20707_TX5G_PAD_REG0(0)},
	{ RF1_20707_LPF_REG6(0)},
	{ RF1_20707_LPF_REG7(0)},
	{ RF1_20707_LPF_REG8(0)},
	{ RF1_20707_LPF_REG9(0)},
	{ RF1_20707_LPF_REG10(0)},
	{ RF1_20707_LPF_REG11(0)},
	{ RF1_20707_LPF_REG12(0)},
	{ RF1_20707_LPF_GMULT_BQ2(0)},
	{ RF1_20707_LPF_GMULT_RC(0)},
	{ RF1_20707_LPF_GMULT_RC_BW(0)},
	{ RF1_20707_LPF_OVR1(0)},
	{ RF1_20707_LPF_OVR2(0)},
	{ RF1_20707_AUXPGA_CFG1(0)},
	{ RF1_20707_AUXPGA_VMID(0)},
	{ RF1_20707_AUXPGA_OVR1(0)},
	{ RF1_20707_TESTBUF_CFG1(0)},
	{ RF1_20707_TESTBUF_OVR1(0)},
	{ RF1_20707_PMU_CFG1(0)},
	{ RF1_20707_PMU_OP1(0)},
	{ RF1_20707_PMU_CFG2(0)},
	{ RF1_20707_PMU_CFG3(0)},
	{ RF1_20707_PMU_CFG4(0)},
	{ RF1_20707_LDO1P65_STAT(0)},
	{ RF1_20707_PMU_OVR1(0)},
	{ RF1_20707_IQCAL_CFG1(0)},
	{ RF1_20707_IQCAL_CFG2(0)},
	{ RF1_20707_IQCAL_CFG3(0)},
	{ RF1_20707_IQCAL_IDAC(0)},
	{ RF1_20707_IQCAL_GAIN_RFB(0)},
	{ RF1_20707_IQCAL_GAIN_RIN(0)},
	{ RF1_20707_IQCAL_CFG4(0)},
	{ RF1_20707_IQCAL_CFG5(0)},
	{ RF1_20707_IQCAL_CFG6(0)},
	{ RF1_20707_IQCAL_OVR1(0)},
	{ RF1_20707_TX5G_MIX_REG1(0)},
	{ RF1_20707_TX5G_MIX_REG2(0)},
	{ RF1_20707_TX5G_MIX_REG3(0)},
	{ RF1_20707_TX5G_MIX_REG4(0)},
	{ RF1_20707_TX5G_PAD_REG1(0)},
	{ RF1_20707_TX5G_PAD_REG3(0)},
	{ RF1_20707_RX2G_REG4(0)},
	{ RF1_20707_TX5G_PAD_GC_REG(0)},
	{ RF1_20707_RX2G_CFG1_OVR(0)},
	{ RF1_20707_TX5G_MIX_GC_REG(0)},
	{ RF1_20707_RX5G_REG1(0)},
	{ RF1_20707_RX5G_REG2(0)},
	{ RF1_20707_RX5G_WRSSI0(0)},
	{ RF1_20707_RX5G_WRSSI1(0)},
	{ RF1_20707_RX5G_REG4(0)},
	{ RF1_20707_RX5G_REG5(0)},
	{ RF1_20707_RX5G_REG6(0)},
	{ RF1_20707_RX5G_WRSSI(0)},
	{ RF1_20707_RXDB_CFG1_OVR(0)},
	{ RF1_20707_TX5G_PAD_REG2(0)},
	{ RF1_20707_TIA_REG1(0)},
	{ RF1_20707_TIA_REG2(0)},
	{ RF1_20707_TIA_REG3(0)},
	{ RF1_20707_TIA_REG4(0)},
	{ RF1_20707_TIA_REG5(0)},
	{ RF1_20707_TIA_REG6(0)},
	{ RF1_20707_TIA_REG7(0)},
	{ RF1_20707_TIA_REG8(0)},
	{ RF1_20707_TIA_DCDAC_REG1(0)},
	{ RF1_20707_TIA_DCDAC_REG2(0)},
	{ RF1_20707_TIA_NBRSSI_REG1(0)},
	{ RF1_20707_TIA_NBRSSI_REG2(0)},
	{ RF1_20707_TIA_NBRSSI_REG3(0)},
	{ RF1_20707_TIA_GMULT_BQ1(0)},
	{ RF1_20707_TIA_CFG1_OVR(0)},
	{ RF1_20707_TX5G_BIAS_REG1(0)},
	{ RF1_20707_AFEDIV_CFG1_OVR(0)},
	{ RF1_20707_WLLDO1P8_OVR(0)},
	{ RF1_20707_TX5G_BIAS_REG0(0)},
	{ RF1_20707_TX2G_TSSI_REG1(0)},
	{ RF1_20707_TX5G_TSSI_REG1(0)},
	{ RF1_20707_TX5G_IPA_REG3(0)},
	{ RF1_20707_LOGEN_DIV2_SETB_CORE12(0)},
	{ RF1_20707_LOGEN_DIV2_SETB_REG0(0)},
	{ RF1_20707_LOGEN_REG3(0)},
	{ RF1_20707_AFEDIV_REG2(0)},
	{ RF1_20707_AFEDIV_REG1(0)},
	{ RF1_20707_AFEBIAS_REG0(0)},
	{ RF1_20707_AFEBIAS_REG1(0)},
	{ RF1_20707_TXDAC_REG0(0)},
	{ RF1_20707_TXDAC_REG1(0)},
	{ RF1_20707_TXDAC_REG2(0)},
	{ RF1_20707_RXADC_CFG0(0)},
	{ RF1_20707_RXADC_CFG1(0)},
	{ RF1_20707_RXADC_CFG2(0)},
	{ RF1_20707_RXADC_CFG3(0)},
	{ RF1_20707_RXADC_CFG5(0)},
	{ RF1_20707_RXADC_CFG6(0)},
	{ RF1_20707_RXADC_CFG8(0)},
	{ RF1_20707_RXADC_CFG9(0)},
	{ RF1_20707_RXADC_REG0(0)},
	{ RF1_20707_RXADC_REG1(0)},
	{ RF1_20707_RXADC_REG2(0)},
	{ RF1_20707_RXADC_REG3(0)},
	{ RF1_20707_RXADC_REG4(0)},
	{ RF1_20707_RXADC_REG5(0)},
	{ RF1_20707_RXADC_CAL_STATUS(0)},
	{ RF1_20707_AFE_CFG1_OVR1(0)},
	{ RF1_20707_AFE_CFG1_OVR2(0)},
	{ RF1_20707_SPARE_CFG0(0)},
	{ RF1_20707_SPARE_CFG1(0)},
	{ RF1_20707_SPARE_CFG2(0)},
	{ RF1_20707_SPARE_CFG3(0)},
	{ RF1_20707_SPARE_CFG4(0)},
	{ RF1_20707_SPARE_CFG5(0)},
	{ RF1_20707_SPARE_CFG6(0)},
	{ RF1_20707_SPARE_CFG7(0)},
	{ RF1_20707_SPARE_CFG8(0)},
	{ RF1_20707_SPARE_CFG9(0)},
	{ RF1_20707_SPARE_CFG10(0)},
	{ RF1_20707_SPARE_CFG11(0)},
	{ RF1_20707_SPARE_CFG12(0)},
	{ RF1_20707_GPAIO_SEL2(0)},
	{ RF1_20707_GPAIO_SEL0(0)},
	{ RF1_20707_TEMPSENSE_OVR1(0)},
	{ RF1_20707_TEMPSENSE_CFG(0)},
	{ RF1_20707_RCCAL_CFG2(0)},
	{ RF1_20707_RCCAL_CFG3(0)},
	{ RF1_20707_RCCAL_CFG0(0)},
	{ RF1_20707_RCCAL_CFG1(0)},
	{ RF1_20707_RCCAL_CFG6(0)},
	{ RF1_20707_RCCAL_CFG4(0)},
	{ RF1_20707_RCCAL_CFG5(0)},
	{ RF1_20707_SPARE_CFG13(0)},
	{ RF1_20707_BG_REG13(0)},
	{ RF1_20707_BG_REG14(0)},
	{ RF1_20707_TX2G_PAD_REG1(0)},
	{ RF1_20707_TX2G_MIX_REG2(0)},
	{ RF1_20707_TX2G_PAD_REG2(0)},
	{ RF1_20707_TX2G_PAD_REG3(0)},
	{ RF1_20707_RXADC_CAP1_STAT(0)},
	{ RF1_20707_LOGEN_CORE_REG4(0)},
	{ RF1_20707_RCCAL_CFG7(0)},
	{ RF1_20707_RXADC_CONV_STAT_I(0)},
	{ RF1_20707_TX2G_MISC_CFG3(0)},
	{ RF1_20707_LPF_REG13(0)},
	{ RF1_20707_TIA_REG9(0)},
	{ RF1_20707_TX5G_MISC_CFG5(0)},
	{ RF1_20707_TX5G_MISC_CFG3(0)},
	{ RF1_20707_TX5G_MISC_CFG4(0)},
	{ RF1_20707_RXADC_CAP0_STAT(0)},
	{ RF1_20707_TX2G_PAD_GC_REG(0)},
	{ RF1_20707_RXADC_CAP2_STAT(0)},
	{ RF1_20707_TX2G_BIAS_REG0(0)},
	{ RF1_20707_TX2G_MIX_REG1(0)},
	{ RF1_20707_TX2G_MIX_REG0(0)},
	{ RF1_20707_TX2G_MIX_REG3(0)},
	{ RF1_20707_TX5G_MISC_CFG6(0)},
	{ RF1_20707_GPAIO_SEL8(0)},
	{ RF1_20707_TX2G_MISC_CFG2(0)},
	{ RF1_20707_TX5G_MISC_CFG2(0)},
	{ RF1_20707_TX2G_MISC_CFG4(0)},
	{ RF1_20707_TX2G_MISC_CFG5(0)},
	{ RF1_20707_TX2G_MISC_CFG6(0)},
	{ RF1_20707_LOGEN_CORE_REG0(0)},
	{ RF1_20707_LOGEN_CORE_REG1(0)},
	{ RF1_20707_LOGEN_CORE_REG2(0)},
	{ RF1_20707_LOGEN_CORE_REG3(0)},
	{ RF1_20707_AFEDIV_REG0(0)},
	{ RF1_20707_LOGEN_CORE_OVR0(0)},
	{ RF1_20707_RXADC_CONV_STAT_Q(0)},
	{ RF1_20707_BG_OVR2(0)},
	{ RF1_20707_TX2G_MIX_GC_REG(0)},
	{ RF1_20707_TXDAC_REG3(0)},
	{ RF1_20707_TX2G_BIAS_REG1(0)},
	{ RF1_20707_RCCAL_OVR0(0)},
	{ RF2_20707_REV_ID(0)},
	{ RF2_20707_DEV_ID(0)},
	{ RF2_20707_READOVERRIDES(0)},
	{ RF2_20707_CORE_INFO(0)},
	{ RF2_20707_CONFIG_CORE01(0)},
	{ RF2_20707_CONFIG_CORE23(0)},
	{ RF2_20707_CONFIG_CORE45(0)},
	{ RF2_20707_CONFIG_CORE67(0)},
	{ RF2_20707_CONFIG_INFO_PLL(0)},
	{ RF2_20707_CONFIG_RXDIV0(0)},
	{ RF2_20707_CONFIG_RXDIV1(0)},
	{ RF2_20707_CONFIG_RXDIV2(0)},
	{ RF2_20707_CONFIG_RXDIV3(0)},
	{ RF2_20707_LPF_NOTCH_REG1(0)},
	{ RF2_20707_LPF_NOTCH_REG2(0)},
	{ RF2_20707_LPF_NOTCH_REG5(0)},
	{ RF2_20707_LPF_NOTCH_REG3(0)},
	{ RF2_20707_LPF_NOTCH_REG4(0)},
	{ RF2_20707_LPF_NOTCH_REG6(0)},
	{ RF2_20707_LPF_NOTCH_OVR1(0)},
	{ RF2_20707_RX_TOP_REG2(0)},
	{ RF2_20707_RX_TOP_REG3(0)},
	{ RF2_20707_RX_TOP_REG1(0)},
	{ RF2_20707_TX5G_TSSI_REG0(0)},
	{ RF2_20707_TX2G_CFG1_OVR(0)},
	{ RF2_20707_TX2G_IPA_REG1(0)},
	{ RF2_20707_LOGEN_CORE_REG5(0)},
	{ RF2_20707_TX5G_MIX_REG0(0)},
	{ RF2_20707_RXADC_CFG10(0)},
	{ RF2_20707_LPF_NOTCH_LUT1(0)},
	{ RF2_20707_LPF_NOTCH_LUT4(0)},
	{ RF2_20707_LPF_NOTCH_LUT7(0)},
	{ RF2_20707_LPF_NOTCH_LUT10(0)},
	{ RF2_20707_LPF_NOTCH_LUT2(0)},
	{ RF2_20707_LPF_NOTCH_LUT5(0)},
	{ RF2_20707_LPF_NOTCH_LUT8(0)},
	{ RF2_20707_LPF_NOTCH_LUT11(0)},
	{ RF2_20707_LPF_NOTCH_LUT3(0)},
	{ RF2_20707_LPF_NOTCH_LUT6(0)},
	{ RF2_20707_LPF_NOTCH_LUT9(0)},
	{ RF2_20707_TX2G_IPA_REG0(0)},
	{ RF2_20707_TX2G_GPAIO(0)},
	{ RF2_20707_TX2G_IPA_CFG_OVR(0)},
	{ RF2_20707_LPF_NOTCH_LUT12(0)},
	{ RF2_20707_LPF_NOTCH_CONTROL2(0)},
	{ RF2_20707_TX2G_MIX_REG4(0)},
	{ RF2_20707_TX5G_CFG1_OVR(0)},
	{ RF2_20707_TX2G_IPA_REG2(0)},
	{ RF2_20707_TX2G_PAD_REG0(0)},
	{ RF2_20707_TX2G_TSSI_REG0(0)},
	{ RF2_20707_TX2G_CFG_OVR(0)},
	{ RF2_20707_TX5G_CFG_OVR(0)},
	{ RF2_20707_TX5G_IPA_REG0(0)},
	{ RF2_20707_TX5G_IPA_CFG_OVR(0)},
	{ RF2_20707_TX2G_IPA_GC_REG(0)},
	{ RF2_20707_TX5G_IPA_GC_REG(0)},
	{ RF2_20707_TX5G_IPA_REG1(0)},
	{ RF2_20707_TX5G_IPA_REG2(0)},
	{ RF2_20707_TX5G_GPAIO(0)},
	{ RF2_20707_LPF_REG1(0)},
	{ RF2_20707_LPF_REG2(0)},
	{ RF2_20707_LPF_REG3(0)},
	{ RF2_20707_LPF_REG4(0)},
	{ RF2_20707_TX5G_PAD_REG0(0)},
	{ RF2_20707_LPF_REG6(0)},
	{ RF2_20707_LPF_REG7(0)},
	{ RF2_20707_LPF_REG8(0)},
	{ RF2_20707_LPF_REG9(0)},
	{ RF2_20707_LPF_REG10(0)},
	{ RF2_20707_LPF_REG11(0)},
	{ RF2_20707_LPF_REG12(0)},
	{ RF2_20707_LPF_GMULT_BQ2(0)},
	{ RF2_20707_LPF_GMULT_RC(0)},
	{ RF2_20707_LPF_GMULT_RC_BW(0)},
	{ RF2_20707_LPF_OVR1(0)},
	{ RF2_20707_LPF_OVR2(0)},
	{ RF2_20707_AUXPGA_CFG1(0)},
	{ RF2_20707_AUXPGA_VMID(0)},
	{ RF2_20707_AUXPGA_OVR1(0)},
	{ RF2_20707_TESTBUF_CFG1(0)},
	{ RF2_20707_TESTBUF_OVR1(0)},
	{ RF2_20707_PMU_CFG1(0)},
	{ RF2_20707_PMU_OP1(0)},
	{ RF2_20707_PMU_CFG2(0)},
	{ RF2_20707_PMU_CFG3(0)},
	{ RF2_20707_PMU_CFG4(0)},
	{ RF2_20707_LDO1P65_STAT(0)},
	{ RF2_20707_PMU_OVR1(0)},
	{ RF2_20707_IQCAL_CFG1(0)},
	{ RF2_20707_IQCAL_CFG2(0)},
	{ RF2_20707_IQCAL_CFG3(0)},
	{ RF2_20707_IQCAL_IDAC(0)},
	{ RF2_20707_IQCAL_GAIN_RFB(0)},
	{ RF2_20707_IQCAL_GAIN_RIN(0)},
	{ RF2_20707_IQCAL_CFG4(0)},
	{ RF2_20707_IQCAL_CFG5(0)},
	{ RF2_20707_IQCAL_CFG6(0)},
	{ RF2_20707_IQCAL_OVR1(0)},
	{ RF2_20707_TX5G_MIX_REG1(0)},
	{ RF2_20707_TX5G_MIX_REG2(0)},
	{ RF2_20707_TX5G_MIX_REG3(0)},
	{ RF2_20707_TX5G_MIX_REG4(0)},
	{ RF2_20707_TX5G_PAD_REG1(0)},
	{ RF2_20707_TX5G_PAD_REG3(0)},
	{ RF2_20707_RX2G_REG4(0)},
	{ RF2_20707_TX5G_PAD_GC_REG(0)},
	{ RF2_20707_RX2G_CFG1_OVR(0)},
	{ RF2_20707_TX5G_MIX_GC_REG(0)},
	{ RF2_20707_RX5G_REG1(0)},
	{ RF2_20707_RX5G_REG2(0)},
	{ RF2_20707_RX5G_WRSSI0(0)},
	{ RF2_20707_RX5G_WRSSI1(0)},
	{ RF2_20707_RX5G_REG4(0)},
	{ RF2_20707_RX5G_REG5(0)},
	{ RF2_20707_RX5G_REG6(0)},
	{ RF2_20707_RX5G_WRSSI(0)},
	{ RF2_20707_RXDB_CFG1_OVR(0)},
	{ RF2_20707_TX5G_PAD_REG2(0)},
	{ RF2_20707_TIA_REG1(0)},
	{ RF2_20707_TIA_REG2(0)},
	{ RF2_20707_TIA_REG3(0)},
	{ RF2_20707_TIA_REG4(0)},
	{ RF2_20707_TIA_REG5(0)},
	{ RF2_20707_TIA_REG6(0)},
	{ RF2_20707_TIA_REG7(0)},
	{ RF2_20707_TIA_REG8(0)},
	{ RF2_20707_TIA_DCDAC_REG1(0)},
	{ RF2_20707_TIA_DCDAC_REG2(0)},
	{ RF2_20707_TIA_NBRSSI_REG1(0)},
	{ RF2_20707_TIA_NBRSSI_REG2(0)},
	{ RF2_20707_TIA_NBRSSI_REG3(0)},
	{ RF2_20707_TIA_GMULT_BQ1(0)},
	{ RF2_20707_TIA_CFG1_OVR(0)},
	{ RF2_20707_TX5G_BIAS_REG1(0)},
	{ RF2_20707_AFEDIV_CFG1_OVR(0)},
	{ RF2_20707_TX5G_BIAS_REG0(0)},
	{ RF2_20707_TX2G_TSSI_REG1(0)},
	{ RF2_20707_TX5G_TSSI_REG1(0)},
	{ RF2_20707_TX5G_IPA_REG3(0)},
	{ RF2_20707_LOGEN_DIV2_SETB_CORE12(0)},
	{ RF2_20707_LOGEN_DIV2_SETB_REG0(0)},
	{ RF2_20707_LOGEN_REG3(0)},
	{ RF2_20707_AFEDIV_REG2(0)},
	{ RF2_20707_AFEDIV_REG1(0)},
	{ RF2_20707_AFEBIAS_REG0(0)},
	{ RF2_20707_AFEBIAS_REG1(0)},
	{ RF2_20707_TXDAC_REG0(0)},
	{ RF2_20707_TXDAC_REG1(0)},
	{ RF2_20707_TXDAC_REG2(0)},
	{ RF2_20707_RXADC_CFG0(0)},
	{ RF2_20707_RXADC_CFG1(0)},
	{ RF2_20707_RXADC_CFG2(0)},
	{ RF2_20707_RXADC_CFG3(0)},
	{ RF2_20707_RXADC_CFG5(0)},
	{ RF2_20707_RXADC_CFG6(0)},
	{ RF2_20707_RXADC_CFG8(0)},
	{ RF2_20707_RXADC_CFG9(0)},
	{ RF2_20707_RXADC_REG0(0)},
	{ RF2_20707_RXADC_REG1(0)},
	{ RF2_20707_RXADC_REG2(0)},
	{ RF2_20707_RXADC_REG3(0)},
	{ RF2_20707_RXADC_REG4(0)},
	{ RF2_20707_RXADC_REG5(0)},
	{ RF2_20707_RXADC_CAL_STATUS(0)},
	{ RF2_20707_AFE_CFG1_OVR1(0)},
	{ RF2_20707_AFE_CFG1_OVR2(0)},
	{ RF2_20707_SPARE_CFG0(0)},
	{ RF2_20707_SPARE_CFG1(0)},
	{ RF2_20707_SPARE_CFG2(0)},
	{ RF2_20707_SPARE_CFG3(0)},
	{ RF2_20707_SPARE_CFG4(0)},
	{ RF2_20707_SPARE_CFG5(0)},
	{ RF2_20707_SPARE_CFG6(0)},
	{ RF2_20707_SPARE_CFG7(0)},
	{ RF2_20707_SPARE_CFG8(0)},
	{ RF2_20707_SPARE_CFG9(0)},
	{ RF2_20707_SPARE_CFG10(0)},
	{ RF2_20707_SPARE_CFG11(0)},
	{ RF2_20707_SPARE_CFG12(0)},
	{ RF2_20707_GPAIO_SEL2(0)},
	{ RF2_20707_GPAIO_SEL0(0)},
	{ RF2_20707_TEMPSENSE_OVR1(0)},
	{ RF2_20707_TEMPSENSE_CFG(0)},
	{ RF2_20707_SPARE_CFG13(0)},
	{ RF2_20707_BG_REG13(0)},
	{ RF2_20707_BG_REG14(0)},
	{ RF2_20707_TX2G_PAD_REG1(0)},
	{ RF2_20707_TX2G_MIX_REG2(0)},
	{ RF2_20707_TX2G_PAD_REG2(0)},
	{ RF2_20707_TX2G_PAD_REG3(0)},
	{ RF2_20707_RXADC_CAP1_STAT(0)},
	{ RF2_20707_LOGEN_CORE_REG4(0)},
	{ RF2_20707_RXADC_CONV_STAT_I(0)},
	{ RF2_20707_TX2G_MISC_CFG3(0)},
	{ RF2_20707_LPF_REG13(0)},
	{ RF2_20707_TIA_REG9(0)},
	{ RF2_20707_TX5G_MISC_CFG5(0)},
	{ RF2_20707_TX5G_MISC_CFG3(0)},
	{ RF2_20707_TX5G_MISC_CFG4(0)},
	{ RF2_20707_RXADC_CAP0_STAT(0)},
	{ RF2_20707_TX2G_PAD_GC_REG(0)},
	{ RF2_20707_RXADC_CAP2_STAT(0)},
	{ RF2_20707_TX2G_BIAS_REG0(0)},
	{ RF2_20707_TX2G_MIX_REG1(0)},
	{ RF2_20707_TX2G_MIX_REG0(0)},
	{ RF2_20707_TX2G_MIX_REG3(0)},
	{ RF2_20707_TX5G_MISC_CFG6(0)},
	{ RF2_20707_TX2G_MISC_CFG2(0)},
	{ RF2_20707_TX5G_MISC_CFG2(0)},
	{ RF2_20707_TX2G_MISC_CFG4(0)},
	{ RF2_20707_TX2G_MISC_CFG5(0)},
	{ RF2_20707_TX2G_MISC_CFG6(0)},
	{ RF2_20707_LOGEN_CORE_REG0(0)},
	{ RF2_20707_LOGEN_CORE_REG1(0)},
	{ RF2_20707_LOGEN_CORE_REG2(0)},
	{ RF2_20707_LOGEN_CORE_REG3(0)},
	{ RF2_20707_AFEDIV_REG0(0)},
	{ RF2_20707_LOGEN_CORE_OVR0(0)},
	{ RF2_20707_RXADC_CONV_STAT_Q(0)},
	{ RF2_20707_BG_OVR2(0)},
	{ RF2_20707_TX2G_MIX_GC_REG(0)},
	{ RF2_20707_TXDAC_REG3(0)},
	{ RF2_20707_TX2G_BIAS_REG1(0)},
	{ RFP0_20707_REV_ID(0)},
	{ RFP0_20707_DEV_ID(0)},
	{ RFP0_20707_READOVERRIDES(0)},
	{ RFP0_20707_CORE_INFO(0)},
	{ RFP0_20707_CONFIG_CORE01(0)},
	{ RFP0_20707_CONFIG_CORE23(0)},
	{ RFP0_20707_CONFIG_CORE45(0)},
	{ RFP0_20707_CONFIG_CORE67(0)},
	{ RFP0_20707_CONFIG_INFO_PLL(0)},
	{ RFP0_20707_CONFIG_RXDIV0(0)},
	{ RFP0_20707_CONFIG_RXDIV1(0)},
	{ RFP0_20707_CONFIG_RXDIV2(0)},
	{ RFP0_20707_CONFIG_RXDIV3(0)},
	{ RFP0_20707_XTAL1(0)},
	{ RFP0_20707_XTAL0(0)},
	{ RFP0_20707_XTAL2(0)},
	{ RFP0_20707_XTAL0_OVR(0)},
	{ RFP0_20707_BG_REG12(0)},
	{ RFP0_20707_BG_REG2(0)},
	{ RFP0_20707_BG_REG3(0)},
	{ RFP0_20707_BG_REG6(0)},
	{ RFP0_20707_BG_OVR1(0)},
	{ RFP0_20707_BG_REG7(0)},
	{ RFP0_20707_BG_REG5(0)},
	{ RFP0_20707_PLL_CP1(0)},
	{ RFP0_20707_PLL_CP2(0)},
	{ RFP0_20707_PLL_CP3(0)},
	{ RFP0_20707_PLL_CP4(0)},
	{ RFP0_20707_PLL_CP5(0)},
	{ RFP0_20707_PLL_FRCT1(0)},
	{ RFP0_20707_PLL_FRCT2(0)},
	{ RFP0_20707_PLL_FRCT3(0)},
	{ RFP0_20707_PLL_LF1(0)},
	{ RFP0_20707_PLL_LF2(0)},
	{ RFP0_20707_PLL_LF3(0)},
	{ RFP0_20707_PLL_LF4(0)},
	{ RFP0_20707_PLL_LF5(0)},
	{ RFP0_20707_PLL_LF6(0)},
	{ RFP0_20707_PLL_LF7(0)},
	{ RFP0_20707_PLL_MMD1(0)},
	{ RFP0_20707_PLL_MONITOR1(0)},
	{ RFP0_20707_PLL_CFG1(0)},
	{ RFP0_20707_PLL_CFG2(0)},
	{ RFP0_20707_PLL_CFG3(0)},
	{ RFP0_20707_PLL_CFG4(0)},
	{ RFP0_20707_BG_REG4(0)},
	{ RFP0_20707_PLL_VCO2(0)},
	{ RFP0_20707_PLL_VCO3(0)},
	{ RFP0_20707_PLL_VCO4(0)},
	{ RFP0_20707_PLL_VCO5(0)},
	{ RFP0_20707_PLL_VCO6(0)},
	{ RFP0_20707_PLL_VCO7(0)},
	{ RFP0_20707_PLL_VCO8(0)},
	{ RFP0_20707_PLL_CFGR1(0)},
	{ RFP0_20707_PLL_CFGR2(0)},
	{ RFP0_20707_PLL_HVLDO1(0)},
	{ RFP0_20707_PLL_HVLDO2(0)},
	{ RFP0_20707_PLL_HVLDO3(0)},
	{ RFP0_20707_PLL_HVLDO4(0)},
	{ RFP0_20707_PLL_LVLDO1(0)},
	{ RFP0_20707_BG_REG8(0)},
	{ RFP0_20707_BG_REG1(0)},
	{ RFP0_20707_PLL_OVR1(0)},
	{ RFP0_20707_PLL_STATUS2(0)},
	{ RFP0_20707_PLL_STATUS1(0)},
	{ RFP0_20707_PLL_VCOCAL1(0)},
	{ RFP0_20707_PLL_VCOCAL2(0)},
	{ RFP0_20707_PLL_VCOCAL3(0)},
	{ RFP0_20707_PLL_VCOCAL4(0)},
	{ RFP0_20707_PLL_VCOCAL5(0)},
	{ RFP0_20707_PLL_VCOCAL6(0)},
	{ RFP0_20707_PLL_VCOCAL7(0)},
	{ RFP0_20707_PLL_VCOCAL8(0)},
	{ RFP0_20707_PLL_VCOCAL9(0)},
	{ RFP0_20707_PLL_VCOCAL10(0)},
	{ RFP0_20707_PLL_VCOCAL11(0)},
	{ RFP0_20707_PLL_VCOCAL12(0)},
	{ RFP0_20707_PLL_VCOCAL13(0)},
	{ RFP0_20707_PLL_VCOCAL14(0)},
	{ RFP0_20707_PLL_VCOCAL15(0)},
	{ RFP0_20707_PLL_VCOCAL16(0)},
	{ RFP0_20707_PLL_VCOCAL17(0)},
	{ RFP0_20707_PLL_VCOCAL18(0)},
	{ RFP0_20707_PLL_VCOCAL19(0)},
	{ RFP0_20707_PLL_VCOCAL20(0)},
	{ RFP0_20707_PLL_VCOCAL21(0)},
	{ RFP0_20707_PLL_VCOCAL22(0)},
	{ RFP0_20707_PLL_VCOCAL23(0)},
	{ RFP0_20707_PLL_VCOCAL24(0)},
	{ RFP0_20707_PLL_VCOCAL25(0)},
	{ RFP0_20707_PLL_VCOCAL26(0)},
	{ RFP0_20707_PLL_VCOCAL27(0)},
	{ RFP0_20707_PLL_VCOCAL_OVR1(0)},
	{ RFP0_20707_PLL_XTAL_CNT1(0)},
	{ RFP0_20707_PLL_XTAL_CNT2(0)},
	{ RFP0_20707_PLL_DELTAPLLVAL1(0)},
	{ RFP0_20707_PLL_DELTAPLLVAL2(0)},
	{ RFP0_20707_PLL_TARGET_COUNT0(0)},
	{ RFP0_20707_PLL_TARGET_COUNT1(0)},
	{ RFP0_20707_PLL_TARGET_COUNT2(0)},
	{ RFP0_20707_PLL_TARGET_COUNT3(0)},
	{ RFP0_20707_PLL_NORM_COUNT_L0(0)},
	{ RFP0_20707_PLL_NORM_COUNT_L1(0)},
	{ RFP0_20707_PLL_NORM_COUNT_L2(0)},
	{ RFP0_20707_PLL_NORM_COUNT_L3(0)},
	{ RFP0_20707_PLL_NORM_COUNT_R0(0)},
	{ RFP0_20707_PLL_NORM_COUNT_R1(0)},
	{ RFP0_20707_PLL_NORM_COUNT_R2(0)},
	{ RFP0_20707_PLL_NORM_COUNT_R3(0)},
	{ RFP0_20707_PLL_INIT_CAPA0(0)},
	{ RFP0_20707_PLL_INIT_CAPA1(0)},
	{ RFP0_20707_PLL_INIT_CAPA2(0)},
	{ RFP0_20707_PLL_INIT_CAPA3(0)},
	{ RFP0_20707_PLL_INIT_CAPB0(0)},
	{ RFP0_20707_PLL_INIT_CAPB1(0)},
	{ RFP0_20707_PLL_INIT_CAPB2(0)},
	{ RFP0_20707_PLL_INIT_CAPB3(0)},
	{ RFP0_20707_PLL_ERRTHRES0(0)},
	{ RFP0_20707_PLL_ERRTHRES1(0)},
	{ RFP0_20707_PLL_ERRTHRES2(0)},
	{ RFP0_20707_PLL_ERRTHRES3(0)},
	{ RFP0_20707_PLL_MUXSELECT_LINE(0)},
	{ RFP0_20707_BG_REG9(0)},
	{ RFP0_20707_BG_REG10(0)},
	{ RFP0_20707_RCAL_CFG_NORTH(0)},
	{ RFP0_20707_RCAL_CFG_EAST(0)},
	{ RFP0_20707_GPAIO_SEL4(0)},
	{ RFP0_20707_GPAIO_SEL6(0)},
	{ RFP0_20707_BG_REG11(0)},
	{ RFP0_20707_PLL_REFDOUBLER4(0)},
	{ RFP0_20707_PLL_REFDOUBLER5(0)},
	{ RFP0_20707_PLL_REFDOUBLER6(0)},
	{ RFP0_20707_PLL_REFDOUBLER_OUT1(0)},
	{ RFP0_20707_LOGEN_CORE_REG6(0)},
	{ RFP0_20707_LOGEN_REG2(0)},
	{ RFP0_20707_XTAL3(0)},
	{ RFP0_20707_LOGEN_REG1(0)},
	{ RFP0_20707_LOGEN_REG0(0)},
	{ RFP0_20707_PLL_REFDOUBLER3(0)},
	{ RFP0_20707_PLL_REFDOUBLER2(0)},
	{ RFP0_20707_PLL_REFDOUBLER1(0)},
	{ 0xFFFF,               }
};

#endif // endif

const radio_20xx_prefregs_t prefregs_20707_rev0[] = {
	{ RF0_20707_PMU_CFG1(0),       0x800},
	{ RF0_20707_RX2G_REG4(0),        0x80},
	{ RF1_20707_PMU_CFG1(0),       0x800},
	{ RF1_20707_RX2G_REG4(0),        0x80},
	{ RF2_20707_PMU_CFG1(0),       0x800},
	{ RF2_20707_RX2G_REG4(0),        0x80},
	{ RFP0_20707_PLL_CFG2(0),           0},
	{ 0xFFFF,                           0}
};

CONST chan_info_radio20707_rffe_t chan_tune_20707_rev0[] = {
	{1, 2412, {{ 0xF, 0xE, 0xE, 0xE, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0x0}}},
	{2, 2417, {{ 0xF, 0xE, 0xE, 0xE, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0x0}}},
	{3, 2422, {{ 0xF, 0xE, 0xE, 0xE, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0xC, 0x0}}},
	{4, 2427, {{ 0xF, 0xE, 0xE, 0xE, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xC, 0xC, 0xC, 0x0}}},
	{5, 2432, {{ 0xE, 0xE, 0xE, 0xE, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0x0}}},
	{6, 2437, {{ 0xE, 0xE, 0xE, 0xE, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0x1}}},
	{7, 2442, {{ 0xE, 0xE, 0xE, 0xE, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0x1}}},
	{8, 2447, {{ 0xE, 0xD, 0xD, 0xD, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0x0}}},
	{9, 2452, {{ 0xE, 0xD, 0xD, 0xD, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0x0}}},
	{10, 2457, {{ 0xE, 0xD, 0xD, 0xD, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0xB, 0x0}}},
	{11, 2462, {{ 0xE, 0xD, 0xD, 0xD, 0xA, 0xA, 0xA, 0xB, 0xB, 0xB, 0xA, 0xA, 0xA, 0x0}}},
	{12, 2467, {{ 0xE, 0xD, 0xD, 0xD, 0xA, 0xA, 0xA, 0xB, 0xB, 0xB, 0xA, 0xA, 0xA, 0x0}}},
	{13, 2472, {{ 0xD, 0xD, 0xD, 0xD, 0xA, 0xA, 0xA, 0xB, 0xB, 0xB, 0xA, 0xA, 0xA, 0x1}}},
	{14, 2484, {{ 0xD, 0xD, 0xD, 0xD, 0xA, 0xA, 0xA, 0xB, 0xB, 0xB, 0xA, 0xA, 0xA, 0x0}}},
	{-1, 4915, {{ 0xF, 0xD, 0xD, 0xD, 0x6, 0x6, 0x6, 0x9, 0x9, 0x9, 0xB, 0xB, 0xB, 0x0}}},
	{184, 4920, {{ 0xF, 0xD, 0xD, 0xD, 0x6, 0x6, 0x6, 0x9, 0x9, 0x9, 0xB, 0xB, 0xB, 0x0}}},
	{185, 4925, {{ 0xF, 0xD, 0xD, 0xD, 0x6, 0x6, 0x6, 0x9, 0x9, 0x9, 0xB, 0xB, 0xB, 0x0}}},
	{187, 4935, {{ 0xF, 0xD, 0xD, 0xD, 0x6, 0x6, 0x6, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{188, 4940, {{ 0xF, 0xD, 0xD, 0xD, 0x6, 0x6, 0x6, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{189, 4945, {{ 0xF, 0xD, 0xD, 0xD, 0x5, 0x5, 0x5, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{192, 4960, {{ 0xF, 0xC, 0xC, 0xC, 0x5, 0x5, 0x5, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{196, 4980, {{ 0xF, 0xC, 0xC, 0xC, 0x5, 0x5, 0x5, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{207, 5035, {{ 0xF, 0xC, 0xC, 0xC, 0x5, 0x5, 0x5, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{208, 5040, {{ 0xF, 0xC, 0xC, 0xC, 0x5, 0x5, 0x5, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{209, 5045, {{ 0xF, 0xB, 0xB, 0xB, 0x4, 0x4, 0x4, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{210, 5050, {{ 0xF, 0xB, 0xB, 0xB, 0x4, 0x4, 0x4, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{212, 5060, {{ 0xF, 0xB, 0xB, 0xB, 0x4, 0x4, 0x4, 0x9, 0x9, 0x9, 0xA, 0xA, 0xA, 0x0}}},
	{216, 5080, {{ 0xF, 0xB, 0xB, 0xB, 0x4, 0x4, 0x4, 0x8, 0x8, 0x8, 0x9, 0x9, 0x9, 0x0}}},
	{34, 5170, {{ 0xE, 0xA, 0xA, 0xA, 0x4, 0x4, 0x4, 0x8, 0x8, 0x8, 0x9, 0x9, 0x9, 0x0}}},
	{36, 5180, {{ 0xE, 0xA, 0xA, 0xA, 0x4, 0x4, 0x4, 0x8, 0x8, 0x8, 0x9, 0x9, 0x9, 0x0}}},
	{38, 5190, {{ 0xE, 0xA, 0xA, 0xA, 0x4, 0x4, 0x4, 0x8, 0x8, 0x8, 0x9, 0x9, 0x9, 0x0}}},
	{40, 5200, {{ 0xE, 0xA, 0xA, 0xA, 0x4, 0x4, 0x4, 0x8, 0x8, 0x8, 0x9, 0x9, 0x9, 0x0}}},
	{42, 5210, {{ 0xE, 0xA, 0xA, 0xA, 0x4, 0x4, 0x4, 0x8, 0x8, 0x8, 0x9, 0x9, 0x9, 0x0}}},
	{44, 5220, {{ 0xD, 0xA, 0xA, 0xA, 0x4, 0x4, 0x4, 0x8, 0x8, 0x8, 0x9, 0x9, 0x9, 0x0}}},
	{46, 5230, {{ 0xD, 0x9, 0x9, 0x9, 0x3, 0x3, 0x3, 0x8, 0x8, 0x8, 0x8, 0x8, 0x8, 0x0}}},
	{48, 5240, {{ 0xD, 0x9, 0x9, 0x9, 0x3, 0x3, 0x3, 0x8, 0x8, 0x8, 0x8, 0x8, 0x8, 0x0}}},
	{50, 5250, {{ 0xD, 0x9, 0x9, 0x9, 0x3, 0x3, 0x3, 0x8, 0x8, 0x8, 0x8, 0x8, 0x8, 0x0}}},
	{52, 5260, {{ 0xD, 0x9, 0x9, 0x9, 0x3, 0x3, 0x3, 0x8, 0x8, 0x8, 0x8, 0x8, 0x8, 0x0}}},
	{54, 5270, {{ 0xD, 0x9, 0x9, 0x9, 0x3, 0x3, 0x3, 0x7, 0x7, 0x7, 0x8, 0x8, 0x8, 0x0}}},
	{56, 5280, {{ 0xC, 0x9, 0x9, 0x9, 0x3, 0x3, 0x3, 0x7, 0x7, 0x7, 0x8, 0x8, 0x8, 0x0}}},
	{58, 5290, {{ 0xC, 0x9, 0x9, 0x9, 0x3, 0x3, 0x3, 0x7, 0x7, 0x7, 0x8, 0x8, 0x8, 0x0}}},
	{60, 5300, {{ 0xC, 0x9, 0x9, 0x9, 0x3, 0x3, 0x3, 0x7, 0x7, 0x7, 0x8, 0x8, 0x8, 0x0}}},
	{62, 5310, {{ 0xC, 0x9, 0x9, 0x9, 0x3, 0x3, 0x3, 0x7, 0x7, 0x7, 0x8, 0x8, 0x8, 0x0}}},
	{64, 5320, {{ 0xC, 0x8, 0x8, 0x8, 0x3, 0x3, 0x3, 0x7, 0x7, 0x7, 0x8, 0x8, 0x8, 0x0}}},
	{100, 5500, {{ 0x9, 0x7, 0x7, 0x7, 0x1, 0x1, 0x1, 0x6, 0x6, 0x6, 0x7, 0x7, 0x7, 0x0}}},
	{102, 5510, {{ 0x9, 0x6, 0x6, 0x6, 0x1, 0x1, 0x1, 0x6, 0x6, 0x6, 0x7, 0x7, 0x7, 0x0}}},
	{104, 5520, {{ 0x9, 0x6, 0x6, 0x6, 0x1, 0x1, 0x1, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{106, 5530, {{ 0x9, 0x6, 0x6, 0x6, 0x1, 0x1, 0x1, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{108, 5540, {{ 0x8, 0x6, 0x6, 0x6, 0x1, 0x1, 0x1, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{110, 5550, {{ 0x8, 0x6, 0x6, 0x6, 0x1, 0x1, 0x1, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{112, 5560, {{ 0x8, 0x6, 0x6, 0x6, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{114, 5570, {{ 0x8, 0x6, 0x6, 0x6, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{116, 5580, {{ 0x8, 0x6, 0x6, 0x6, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{118, 5590, {{ 0x8, 0x6, 0x6, 0x6, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{120, 5600, {{ 0x7, 0x5, 0x5, 0x5, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{122, 5610, {{ 0x7, 0x5, 0x5, 0x5, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{124, 5620, {{ 0x7, 0x5, 0x5, 0x5, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{126, 5630, {{ 0x7, 0x5, 0x5, 0x5, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{128, 5640, {{ 0x7, 0x5, 0x5, 0x5, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{130, 5650, {{ 0x7, 0x5, 0x5, 0x5, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0}}},
	{132, 5660, {{ 0x7, 0x5, 0x5, 0x5, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x6, 0x6, 0x6, 0x0}}},
	{134, 5670, {{ 0x6, 0x5, 0x5, 0x5, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{136, 5680, {{ 0x6, 0x5, 0x5, 0x5, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{138, 5690, {{ 0x6, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{140, 5700, {{ 0x6, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{142, 5710, {{ 0x6, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{144, 5720, {{ 0x6, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{145, 5725, {{ 0x6, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{146, 5730, {{ 0x5, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{147, 5735, {{ 0x5, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{148, 5740, {{ 0x5, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{149, 5745, {{ 0x5, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{151, 5755, {{ 0x5, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{153, 5765, {{ 0x5, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{155, 5775, {{ 0x5, 0x4, 0x4, 0x4, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{157, 5785, {{ 0x5, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{159, 5795, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{161, 5805, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x5, 0x5, 0x5, 0x0}}},
	{163, 5815, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x4, 0x4, 0x4, 0x0}}},
	{165, 5825, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x5, 0x5, 0x5, 0x4, 0x4, 0x4, 0x0}}},
	{1000, 5945, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x0}}},
	{1001, 5955, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x0}}},
	{1002, 5965, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x4, 0x4, 0x4, 0x3, 0x3, 0x3, 0x0}}},
	{1003, 5975, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x4, 0x4, 0x4, 0x3, 0x3, 0x3, 0x0}}},
	{1004, 5985, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x4, 0x4, 0x4, 0x3, 0x3, 0x3, 0x0}}},
	{1005, 5995, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x4, 0x4, 0x4, 0x3, 0x3, 0x3, 0x0}}},
	{1006, 6005, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x4, 0x4, 0x4, 0x3, 0x3, 0x3, 0x0}}},
	{1007, 6015, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x4, 0x4, 0x4, 0x3, 0x3, 0x3, 0x0}}},
	{1008, 6025, {{ 0x4, 0x3, 0x3, 0x3, 0x0, 0x0, 0x0, 0x4, 0x4, 0x4, 0x3, 0x3, 0x3, 0x0}}},
	{1009, 6035, {{ 0x4, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x0}}},
	{1010, 6045, {{ 0x4, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x0}}},
	{1011, 6055, {{ 0x4, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x0}}},
	{1012, 6065, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x0}}},
	{1013, 6075, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x0}}},
	{1014, 6085, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x0}}},
	{1015, 6095, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x0}}},
	{1016, 6105, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1017, 6115, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1018, 6125, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1019, 6135, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1020, 6145, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1021, 6155, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1022, 6165, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1023, 6175, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1024, 6185, {{ 0x3, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1025, 6195, {{ 0x3, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1026, 6205, {{ 0x3, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1027, 6215, {{ 0x3, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1028, 6225, {{ 0x3, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x3, 0x3, 0x3, 0x2, 0x2, 0x2, 0x0}}},
	{1029, 6235, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x0}}},
	{1030, 6245, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x0}}},
	{1031, 6255, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1032, 6265, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1033, 6275, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1034, 6285, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1035, 6295, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1036, 6305, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1037, 6315, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1038, 6325, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1039, 6335, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1040, 6345, {{ 0x2, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1041, 6355, {{ 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1042, 6365, {{ 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1043, 6375, {{ 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1044, 6385, {{ 0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1045, 6395, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x1, 0x1, 0x1, 0x0}}},
	{1046, 6405, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x0}}},
	{1047, 6415, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x2, 0x2, 0x0, 0x0, 0x0, 0x0}}},
	{1048, 6425, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1049, 6435, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1050, 6445, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1051, 6455, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1052, 6465, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1053, 6475, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1054, 6485, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1055, 6495, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1056, 6505, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1057, 6515, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1058, 6525, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1059, 6535, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1060, 6545, {{ 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1061, 6555, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1062, 6565, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1063, 6575, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1064, 6585, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1065, 6595, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1066, 6605, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0}}},
	{1067, 6615, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1068, 6625, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1069, 6635, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1070, 6645, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1071, 6655, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1072, 6665, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1073, 6675, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1074, 6685, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1075, 6695, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1076, 6705, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1077, 6715, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1078, 6725, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1079, 6735, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1080, 6745, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1081, 6755, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1082, 6765, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1083, 6775, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1084, 6785, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1085, 6795, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1086, 6805, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1087, 6815, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1088, 6825, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1089, 6835, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1090, 6845, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1091, 6855, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1092, 6865, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1093, 6875, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1094, 6885, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1095, 6895, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1096, 6905, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1097, 6915, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1098, 6925, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1099, 6935, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1100, 6945, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1101, 6955, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1102, 6965, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1103, 6975, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1104, 6985, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1105, 6995, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1106, 7005, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1107, 7015, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1108, 7025, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1109, 7035, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1110, 7045, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1111, 7055, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1112, 7065, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1113, 7075, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1114, 7085, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1115, 7095, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1116, 7105, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1117, 7115, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1118, 7125, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1119, 7135, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1120, 7145, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1121, 7155, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1122, 7165, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1123, 7175, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1124, 7185, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1125, 7195, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
	{1126, 7205, {{ 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}}},
};

const uint16 chan_tune_20707_rev0_length = ARRAYSIZE(chan_tune_20707_rev0);

/* ******     6710 - 2g/iLNA    ****** */
uint8 BCMATTACHDATA(lna1_rout_map_2g_20707rX_ilna)[N_LNA12_GAINS] = { 10, 10, 10, 10, 7, 0, 9};
uint8 BCMATTACHDATA(lna1_gain_map_2g_20707rX_ilna)[N_LNA12_GAINS] = {  4,  5,  6,  7, 7, 7, 6};
int8 BCMATTACHDATA(lna12_gain_tbl_2g_20707rX_ilna)[2][N_LNA12_GAINS] = {
	{ -9, -3,  3, 9, 14, 21}, /* LNA1 Table */
	{ 0, 0, 0, 0}          /* Gm Table */
};
int8 BCMATTACHDATA(lna12_gainbits_tbl_2g_20707rX_ilna)[2][N_LNA12_GAINS] = {
	{0, 1, 2, 3, 4, 5, 6}, /* LNA1 Table */
	{3, 3, 3, 3}           /* Gm Table */
};

/* ******     6710 - 5g/iLNA    ****** */
uint8 BCMATTACHDATA(lna1_rout_map_5g_20707rX_ilna)[N_LNA12_GAINS] = { 10, 9, 8, 7, 9,  0, 11};
uint8 BCMATTACHDATA(lna1_gain_map_5g_20707rX_ilna)[N_LNA12_GAINS] = {  3, 4, 5, 6, 7,  7,  6};
int8 BCMATTACHDATA(lna12_gain_tbl_5g_20707rX_ilna)[2][N_LNA12_GAINS] = {
	{-7, -1,  5,  11, 17, 23}, /* LNA1 Table */
	{0, 0, 0, 0}          /* Gm Table */
};
int8 BCMATTACHDATA(lna12_gainbits_tbl_5g_20707rX_ilna)[2][N_LNA12_GAINS] = {
	{0, 1, 2, 3, 4, 5, 6}, /* LNA1 Table */
	{3, 3, 3, 3}           /* Gm Table */
};

/* ******     6710 - 2g/eLNA    ****** */
uint8 BCMATTACHDATA(lna1_rout_map_2g_20707rX_elna)[N_LNA12_GAINS] = { 10, 10, 10, 10, 10, 10, 9};
uint8 BCMATTACHDATA(lna1_gain_map_2g_20707rX_elna)[N_LNA12_GAINS] = {  3,  4,  5,  6, 7, 7, 6};
int8 BCMATTACHDATA(lna12_gain_tbl_2g_20707rX_elna)[2][N_LNA12_GAINS] = {
	{ -15, -9,  -3, 3, 9, 9}, /* LNA1 Table */
	{ 0, 0, 0, 0}          /* Gm Table */
};
int8 BCMATTACHDATA(lna12_gainbits_tbl_2g_20707rX_elna)[2][N_LNA12_GAINS] = {
	{0, 1, 2, 3, 4, 4, 6}, /* LNA1 Table */
	{3, 3, 3, 3}           /* Gm Table */
};

/* ******     6710 - 5g/eLNA    ****** */
uint8 BCMATTACHDATA(lna1_rout_map_5g_20707rX_elna)[N_LNA12_GAINS] = { 11, 9, 8, 7, 6,  6, 11};
uint8 BCMATTACHDATA(lna1_gain_map_5g_20707rX_elna)[N_LNA12_GAINS] = {  3, 3, 4, 5, 6,  6,  6};
int8 BCMATTACHDATA(lna12_gain_tbl_5g_20707rX_elna)[2][N_LNA12_GAINS] = {
	{-8, -5, 0, 6, 12, 12}, /* LNA1 Table */
	{0, 0, 0, 0}          /* Gm Table */
};
int8 BCMATTACHDATA(lna12_gainbits_tbl_5g_20707rX_elna)[2][N_LNA12_GAINS] = {
	{0, 1, 2, 3, 4, 4, 6}, /* LNA1 Table */
	{3, 3, 3, 3}           /* Gm Table */
};

/* TIA Gain table for 6710
 * Note: last entry is repeated to index 12-15
 * in wlc_phy_rxgainctrl_set_gaintbls_acphy_28nm()
 */
int8 BCMATTACHDATA(tia_gain_tbl_20707rX)[N_TIA_GAINS] =
	{21, 21, 21, 24, 27, 30, 33, 32, 32, 22, 32, 32};

/* TIA GainBits table for 6710
 * Note: last entry is repeated to index 12-15
 * in wlc_phy_rxgainctrl_set_gaintbls_acphy_28nm()
 */
int8 BCMATTACHDATA(tia_gainbits_tbl_20707rX)[N_TIA_GAINS] =
        {2, 2, 2, 3, 4, 5, 6, 15, 15, 15, 15, 15};

/* LPF Gain table for 6710 */
int8 BCMATTACHDATA(biq01_gain_tbl_20707rX)[2][N_BIQ01_GAINS] = {
	{0, 3, 6, 9, 9, 9}, /* BIQ0 is LPF */
	{0, 0, 0, 0, 0, 0}  /* BIQ1 does not exist */
};

/* LPF GainBits table for 6710 */
int8 BCMATTACHDATA(biq01_gainbits_tbl_20707rX)[2][N_BIQ01_GAINS] = {
	{0, 1, 2, 3, 3, 3}, /* BIQ0 is LPF */
	{0, 0, 0, 0, 0, 0}  /* BIQ1 does not exist */
};

/* Gain limit table for 6710
 * Note: last entry is repeated to index 12-15
 * in wlc_phy_rxgainctrl_set_gaintbls_acphy_28nm()
 */
int8 BCMATTACHDATA(gainlimit_tbl_20707rX)[RXGAIN_CONF_ELEMENTS][MAX_RX_GAINS_PER_ELEM] = {
{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0},  	/* LNA1 Table */
{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0},  	/* Gm Table */
{0, 0, 0, 0, 0, 0, 0, 127, 127, 127, 127, 127}, /* TIA Table */
{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0},  	/* LPF Table */
{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0},
};

/* Napping related tables */
uint16 BCMATTACHDATA(nap_lo_th_adj_maj129)[5] = {10, 10, 10, 10, 10};
uint16 BCMATTACHDATA(nap_hi_th_adj_maj129)[5] = {50, 50, 50, 50, 50};
