
                         Lattice Mapping Report File

Design:  soc_gpio2_Top
Family:  LFD2NX
Device:  LFD2NX-40
Package: CABGA256
Performance Grade:  8_High-Performance_1.0V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Thu Jun 26 10:30:13 2025

Design Information
------------------

Command line:   map -pdc
     C:/Users/x-luo/proj/fpga/soc_gpio2/source/impl_1/soc_gpio2_top.pdc -i
     soc_gpio2_impl_1_syn.udb -o soc_gpio2_impl_1_map.udb -mp
     soc_gpio2_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/x-luo/proj/fpga/soc_gpio2/promote.xml

Design Summary
--------------

   Number of registers:        2126 out of 32811 (6%)
      Number of SLICE         registers: 2117 out of 32256 (7%)
      Number of PIO Input     registers:    9 out of   185 (5%)
      Number of PIO Output    registers:    0 out of   185 (0%)
      Number of PIO Tri-State registers:    0 out of   185 (0%)
   Number of LUT4s:            4108 out of 32256 (13%)
      Number used as logic LUT4s:                       3568
      Number used as distributed RAM:                     48 (6 per 16X4 RAM)
      Number used as ripple logic:                       492 (2 per CCU2)
   Number of PIOs used/reserved:   18 out of   185 (10%)
      Number of PIOs reserved:      7 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         11
        Number of PIOs used for single ended IO:        11
        Number of PIO pairs used for differential IO:    0
        Number allocated to regular speed PIOs:    11 out of  111 (10%)
        Number allocated to high speed PIOs:        0 out of   74 (0%)
   Number of Dedicated IO used for ADC/PCIE:    0 out of   12 (0%)
   Number of IDDR/ODDR/TDDR functions used:      0 out of   444 (0%)
   Number of IOs using at least one DDR function: 0 (0 differential)
   Number of Block RAMs:          18 out of 84 (21%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 0 out of 56 (0%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:      0 (1 18x18 = 1 18x18)
         Number of 18x36:      0 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 28 (0%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             0 out of 112 (0%)
      Number of MULT9:               0 out of 112 (0%)
      Number of MULT18:              0 out of 56 (0%)
      Number of MULT18X36:           0 out of 28 (0%)
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               0 out of 28 (0%)
      Number of REG18:               0 out of 112 (0%)

                                    Page 1





Design Summary (cont)
---------------------
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                1 out of 3 (33%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                1 out of 62 (2%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of Oscillator:          1 out of 1 (100%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                1 out of 1 (100%)
   Number of Config LMMI:         0 out of 1 (0%)
   Number of Config MULTIBOOT:    0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of Config WDT:          0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  5
      Net soc_gpio2_inst.pll0_inst_clkop_o_net: 1614 loads, 1614 rising, 0
     falling (Driver: Pin soc_gpio2_inst.pll0_inst.lscc_pll_inst.gen_no_refclk_m
     on.u_PLL.PLL_inst/CLKOP)
      Net soc_gpio2_inst.pll0_inst_clkos_o_net: 411 loads, 411 rising, 0 falling
     (Driver: Pin soc_gpio2_inst.pll0_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL
     .PLL_inst/CLKOS)
      Net secured_signal_1566: 63 loads, 5 rising, 58 falling (Driver: Pin
     secured_comp_1394/JTCK)
      Net secured_signal_1597: 83 loads, 82 rising, 1 falling (Driver: Pin
     secured_comp_1353/CLKO)
      Net soc_gpio2_inst.osc0_inst_hf_clk_out_o_net: 1 loads, 1 rising, 0
     falling (Driver: Pin
     soc_gpio2_inst.osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT)
   Number of Clock Enables:  115
      Net VCC: 2 loads, 0 SLICEs
      Net soc_gpio2_inst.ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_l
     scc_ahbl_bus.u_lscc_ahbl_multiplexor.ahbl_hsel_dec_r_0_sqmuxa: 3 loads, 3
     SLICEs
      Net soc_gpio2_inst.ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_l
     scc_ahbl_bus.u_lscc_ahbl_multiplexor.hready_internal: 1 loads, 1 SLICEs
      Net
     soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o_0_sqmuxa_i:
     32 loads, 32 SLICEs
      Net soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_req_rdy_w: 30
     loads, 30 SLICEs
      Net soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.un2_ns_ahbl_sm_10: 31
     loads, 31 SLICEs
      Net soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.un2_ns_ahbl_sm_5: 32

                                    Page 2





Design Summary (cont)
---------------------
     loads, 32 SLICEs
      Net soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.N_225_i: 32 loads, 32
     SLICEs
      Net soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.ns_apb_sm_0_sqmuxa_1:
     63 loads, 63 SLICEs
      Net soc_gpio2_inst.ahbl2apb0_inst_APB_M0_interconnect_PSELx: 3 loads, 3
     SLICEs
      Net secured_signal_931: 3 loads, 3 SLICEs
      Net secured_signal_1163: 34 loads, 34 SLICEs
      Net secured_signal_1173: 2 loads, 2 SLICEs
      Net secured_signal_1180: 2 loads, 2 SLICEs
      Net secured_signal_1182: 2 loads, 2 SLICEs
      Net secured_signal_1212: 8 loads, 8 SLICEs
      Net secured_signal_1214: 8 loads, 8 SLICEs
      Net secured_signal_1216: 8 loads, 8 SLICEs
      Net secured_signal_1217: 8 loads, 8 SLICEs
      Net secured_signal_1218: 8 loads, 8 SLICEs
      Net secured_signal_1219: 8 loads, 8 SLICEs
      Net secured_signal_1220: 8 loads, 8 SLICEs
      Net secured_signal_1221: 8 loads, 8 SLICEs
      Net secured_signal_1229: 1 loads, 1 SLICEs
      Net secured_signal_1449: 64 loads, 64 SLICEs
      Net secured_signal_1562: 2 loads, 2 SLICEs
      Net secured_signal_1572: 1 loads, 1 SLICEs
      Net secured_signal_1578: 1 loads, 1 SLICEs
      Net secured_signal_1580: 2 loads, 2 SLICEs
      Net secured_signal_1629: 23 loads, 23 SLICEs
      Net secured_signal_1690: 17 loads, 17 SLICEs
      Net secured_signal_1719: 4 loads, 4 SLICEs
      Net secured_signal_1739: 4 loads, 4 SLICEs
      Net secured_signal_1740: 1 loads, 1 SLICEs
      Net secured_signal_1744: 2 loads, 2 SLICEs
      Net secured_signal_1747: 32 loads, 32 SLICEs
      Net secured_signal_1754: 34 loads, 34 SLICEs
      Net secured_signal_1874: 2 loads, 2 SLICEs
      Net secured_signal_1886: 32 loads, 32 SLICEs
      Net secured_signal_1957: 1 loads, 1 SLICEs
      Net secured_signal_1959: 8 loads, 8 SLICEs
      Net secured_signal_1960: 1 loads, 1 SLICEs
      Net secured_signal_1967: 65 loads, 65 SLICEs
      Net secured_signal_2044: 32 loads, 32 SLICEs
      Net secured_signal_2046: 32 loads, 32 SLICEs
      Net secured_signal_2190: 32 loads, 32 SLICEs
      Net secured_signal_2258: 1 loads, 1 SLICEs
      Net secured_signal_2260: 2 loads, 2 SLICEs
      Net secured_signal_2270: 83 loads, 83 SLICEs
      Net secured_signal_2497: 1 loads, 1 SLICEs
      Net soc_gpio2_inst.cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT: 1
     loads, 1 SLICEs
      Net secured_signal_2510: 5 loads, 5 SLICEs
      Net secured_signal_2714: 1 loads, 1 SLICEs
      Net secured_signal_2726: 1 loads, 1 SLICEs
      Net secured_signal_2772: 1 loads, 1 SLICEs
      Net secured_signal_2775: 14 loads, 14 SLICEs
      Net secured_signal_2776: 13 loads, 13 SLICEs
      Net secured_signal_2793: 1 loads, 1 SLICEs
      Net secured_signal_2830: 1 loads, 1 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net secured_signal_2831: 1 loads, 1 SLICEs
      Net secured_signal_2832: 1 loads, 1 SLICEs
      Net secured_signal_2881: 2 loads, 2 SLICEs
      Net secured_signal_2887: 1 loads, 1 SLICEs
      Net secured_signal_2894: 32 loads, 32 SLICEs
      Net secured_signal_3276: 1 loads, 1 SLICEs
      Net secured_signal_3278: 16 loads, 16 SLICEs
      Net secured_signal_3381: 3 loads, 3 SLICEs
      Net secured_signal_3383: 32 loads, 32 SLICEs
      Net secured_signal_3385: 30 loads, 30 SLICEs
      Net secured_signal_3461: 1 loads, 1 SLICEs
      Net secured_signal_3517: 35 loads, 35 SLICEs
      Net secured_signal_3648: 1 loads, 1 SLICEs
      Net secured_signal_4097: 1 loads, 1 SLICEs
      Net secured_signal_4099: 1 loads, 1 SLICEs
      Net secured_signal_4102: 1 loads, 1 SLICEs
      Net secured_signal_4106: 5 loads, 5 SLICEs
      Net secured_signal_4184: 1 loads, 1 SLICEs
      Net secured_signal_4222: 32 loads, 32 SLICEs
      Net secured_signal_4223: 32 loads, 32 SLICEs
      Net secured_signal_4232: 32 loads, 32 SLICEs
      Net secured_signal_4287: 1 loads, 1 SLICEs
      Net secured_signal_4694: 2 loads, 0 SLICEs
      Net secured_signal_5302: 35 loads, 35 SLICEs
      Net secured_signal_5303: 32 loads, 32 SLICEs
      Net secured_signal_5311: 183 loads, 183 SLICEs
      Net secured_signal_5322: 1 loads, 1 SLICEs
      Net soc_gpio2_inst.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_
     type_r_1_sqmuxa: 8 loads, 8 SLICEs
      Net soc_gpio2_inst.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.un1_
     gpio_out_r22_i: 8 loads, 8 SLICEs
      Net soc_gpio2_inst.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_
     enable_r_1_sqmuxa: 8 loads, 8 SLICEs
      Net soc_gpio2_inst.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.dire
     ction_r_1_sqmuxa: 8 loads, 8 SLICEs
      Net soc_gpio2_inst.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_
     method_r_1_sqmuxa: 8 loads, 8 SLICEs
      Net soc_gpio2_inst.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.bus_s
     m_cs[1]: 2 loads, 2 SLICEs
      Net soc_gpio2_inst.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.lmmi_
     offset_nxt_0_sqmuxa: 12 loads, 12 SLICEs
      Net soc_gpio2_inst.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.apb_p
     slverr_nxt_1_sqmuxa_1_i: 1 loads, 1 SLICEs
      Net soc_gpio2_inst.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.apb_p
     slverr_nxt_0_sqmuxa: 8 loads, 8 SLICEs
      Net
     soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.un4_mem_request_o_i_a3_i: 16
     loads, 0 SLICEs
      Net soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.mem1_req_arb_w: 16
     loads, 0 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_intface.ier_1_sqmuxa: 3
     loads, 3 SLICEs
      Net
     soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_intface.thr_nonfifo_0_sqmuxa: 8
     loads, 8 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_intface.lcr_1_sqmuxa: 7
     loads, 7 SLICEs

                                    Page 4





Design Summary (cont)
---------------------
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_intface.divisorce[8]: 8
     loads, 8 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_intface.divisorce[0]: 8
     loads, 8 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_intface.data_8bit26: 8
     loads, 8 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_rxcver.un1_rbr_rd_1: 1
     loads, 1 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_rxcver.hunt_one_RNO_0: 1
     loads, 1 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_rxcver.N_664_i: 1 loads, 1
     SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_rxcver.un1_cs_state_0_sqmux
     a_2_i: 1 loads, 1 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_rxcver.un1_cs_state_3_i: 1
     loads, 1 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_rxcver.N_655_i: 8 loads, 8
     SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_rxcver.un1_lsr_rd: 4 loads,
     4 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_rxcver.N_663_i: 12 loads,
     12 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_txmitt.tx_state[0]: 17
     loads, 17 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_txmitt.un2_counter_eq_1_1:
     9 loads, 9 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_txmitt.un1_thr_wr_1: 1
     loads, 1 SLICEs
      Net soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_txmitt.un1_tsr_empty8: 1
     loads, 1 SLICEs
   Number of LSRs:  15
      Net VCC: 6 loads, 0 SLICEs
      Net soc_gpio2_inst.cpu0_inst_system_resetn_o_net: 764 loads, 723 SLICEs
      Net secured_signal_871: 1 loads, 1 SLICEs
      Net secured_signal_1581: 63 loads, 62 SLICEs
      Net secured_signal_1723: 36 loads, 36 SLICEs
      Net secured_signal_1726: 1 loads, 1 SLICEs
      Net secured_signal_1876: 16 loads, 16 SLICEs
      Net secured_signal_2042: 2 loads, 2 SLICEs
      Net secured_signal_2043: 286 loads, 286 SLICEs
      Net secured_signal_2073: 1 loads, 1 SLICEs
      Net secured_signal_2505: 1 loads, 1 SLICEs
      Net secured_signal_3379: 1 loads, 1 SLICEs
      Net secured_signal_4425: 1 loads, 1 SLICEs
      Net soc_gpio2_inst.apb_reg_inst.un1_pwrite_i: 8 loads, 8 SLICEs
      Net soc_gpio2_inst.pll0_inst.lscc_pll_inst.rstn_i_c_i: 1 loads, 0 SLICEs
   Top 10 highest fanout non-clock nets:
      Net soc_gpio2_inst.cpu0_inst_system_resetn_o_net: 778 loads
      Net secured_signal_2043: 286 loads
      Net secured_signal_5311: 183 loads
      Net secured_signal_2494: 163 loads
      Net secured_signal_2229: 112 loads
      Net VCC: 101 loads
      Net secured_signal_2188: 92 loads
      Net secured_signal_2270: 83 loads
      Net soc_gpio2_inst.apb0_inst_APB_M00_interconnect_PADDR[2]: 79 loads
      Net secured_signal_1143: 77 loads

                                    Page 5










   Number of warnings:  112
   Number of criticals: 2
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <71003020> - map: Top module port 'top_gpio2_o[31]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[30]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[29]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[28]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[27]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[26]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[25]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[24]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[23]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[22]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[21]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[20]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[19]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[18]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[17]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[16]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[15]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[14]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[13]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[12]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[11]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[10]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[9]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[8]' does not connect to
     anything.

                                    Page 6





Design Errors/Criticals/Warnings (cont)
---------------------------------------
WARNING <71003020> - map: Top module port 'top_gpio2_o[7]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[6]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[5]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[4]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'TCK' does not connect to anything.
WARNING <71003020> - map: Top module port 'TMS' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDI' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDO' does not connect to anything.
CRITICAL <52281053> - map:  There is no set_clock_uncertainty constraint on the
     PLL clock output 'CLKOP' of instance
     'soc_gpio2_inst/pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst'.
     Please see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints
     Methodology for further details.
CRITICAL <52281053> - map:  There is no set_clock_uncertainty constraint on the
     PLL clock output 'CLKOS' of instance
     'soc_gpio2_inst/pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst'.
     Please see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints
     Methodology for further details.
WARNING <51011063> - map: IO instance soc_gpio2_inst/cpu0_inst/riscvsmall_inst/s
     ecured_instance_45_4/secured_instance_41_2/secured_instance_36_17/secured_i
     nstance_87_103 is not connected to any port, it is ignored.
WARNING <51011063> - map: IO instance soc_gpio2_inst/cpu0_inst/riscvsmall_inst/s
     ecured_instance_45_4/secured_instance_41_2/secured_instance_36_17/secured_i
     nstance_87_104 is not connected to any port, it is ignored.
WARNING <51011063> - map: IO instance soc_gpio2_inst/cpu0_inst/riscvsmall_inst/s
     ecured_instance_45_4/secured_instance_41_2/secured_instance_36_17/secured_i
     nstance_87_105 is not connected to any port, it is ignored.
WARNING <51011063> - map: IO instance soc_gpio2_inst/cpu0_inst/riscvsmall_inst/s
     ecured_instance_45_4/secured_instance_41_2/secured_instance_36_17/secured_i
     nstance_87_106 is not connected to any port, it is ignored.
INFO <51001287> - map: Replicate register 'soc_gpio2_inst.ahbl2apb0_inst.lscc_ah
     bl2apb_inst.dual_clk.slverr_sync.pls_toggle_reg.ff_inst' as 'soc_gpio2_inst
     .ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.slverr_sync.pls_toggle_reg.ff_i
     nst$r0' for CDC register 'soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.
     dual_clk.slverr_sync.u_pls_toggle_sync.genblk1.genblk1.dout_cc.ff_inst'.
WARNING <71003020> - map: Top module port 'top_gpio2_o[31]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[30]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[29]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[28]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[27]' does not connect to
     anything.

                                    Page 7





Design Errors/Criticals/Warnings (cont)
---------------------------------------
WARNING <71003020> - map: Top module port 'top_gpio2_o[26]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[25]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[24]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[23]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[22]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[21]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[20]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[19]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[18]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[17]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[16]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[15]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[14]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[13]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[12]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[11]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[10]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[9]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[8]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[7]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[6]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[5]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[4]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'TCK' does not connect to anything.
WARNING <71003020> - map: Top module port 'TMS' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDI' does not connect to anything.

                                    Page 8





Design Errors/Criticals/Warnings (cont)
---------------------------------------
WARNING <71003020> - map: Top module port 'TDO' does not connect to anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[31]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[30]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[29]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[28]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[27]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[26]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[25]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[24]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[23]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[22]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[21]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[20]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[19]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[18]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[17]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[16]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[15]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[14]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[13]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[12]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[11]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[10]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[9]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[8]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[7]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[6]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[5]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[4]' does not connect to
     anything.

                                    Page 9





Design Errors/Criticals/Warnings (cont)
---------------------------------------
WARNING <71003020> - map: Top module port 'top_gpio2_o[3]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[2]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[1]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'top_gpio2_o[0]' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'TCK' does not connect to anything.
WARNING <71003020> - map: Top module port 'TMS' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDI' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDO' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[0]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[3]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[2]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[1]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[4]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[7]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[6]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[5]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| txd_o               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rxd_i               | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rstn_i              | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block VCC_0 was optimized away.
Block soc_gpio2_inst/uart0_inst/lscc_uart_inst/u_txmitt/nfifo_fsm.tx_state_RNIN9
     DI3[0] was optimized away.
Block soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0/genblk1.b
     us_sm_cs_RNIPJOT7[1] was optimized away.
Block soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[
     7].genblk1.genblk1.u_BB_data_RNO was optimized away.
Block soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[
     6].genblk1.genblk1.u_BB_data_RNO was optimized away.
Block soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[

                                   Page 10





Removed logic (cont)
--------------------
     5].genblk1.genblk1.u_BB_data_RNO was optimized away.
Block soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[
     4].genblk1.genblk1.u_BB_data_RNO was optimized away.
Block soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[
     3].genblk1.genblk1.u_BB_data_RNO was optimized away.
Block soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[
     2].genblk1.genblk1.u_BB_data_RNO was optimized away.
Block soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[
     1].genblk1.genblk1.u_BB_data_RNO was optimized away.
Block soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[
     0].genblk1.genblk1.u_BB_data_RNO was optimized away.
Block soc_gpio2_inst/cpu0_inst/riscvsmall_inst_SYSTEM_RESETN_RNI41G97 was
     optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            soc_gpio2_inst/pll0_inst/lscc_pl
       l_inst/gen_no_refclk_mon.u_PLL.PLL_inst
  Input Reference Clock:               NODE
       soc_gpio2_inst.osc0_inst_hf_clk_out_o_net
  Output Clock(P):                     NODE
       soc_gpio2_inst.pll0_inst_clkop_o_net
  Output Clock(S):                     NODE
       soc_gpio2_inst.pll0_inst_clkos_o_net
  Output Clock(S2):                             NONE
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE
       soc_gpio2_inst.pll0_inst.lscc_pll_inst.intclkop_w
  Reset Signal:                        NODE
       soc_gpio2_inst.pll0_inst.lscc_pll_inst.rstn_i_c_i
  Standby Signal:                      NODE     txd_o_pad.gnd
  PLL LOCK signal:                     NODE
       soc_gpio2_inst.pll0_inst_lock_o_net
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    13
  B Divider:                                    83
  C Divider:                                    7
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7
  A Post Divider Shift:                         13
  B Post Divider Shift:                         83
  C Post Divider Shift:                         7
  D Post Divider Shift:                         7
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000

                                   Page 11





PLL/DLL Summary (cont)
----------------------
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000
  CLKOS5 Trim Setting:                          0000

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            soc_gpio2_inst/osc0_inst/lscc_os
       c_inst/OSCA.u_OSC.OSCA_inst
  Enable High Frequency SDSC:          NODE     VCC
  High Frequency Output:               NODE
       soc_gpio2_inst.osc0_inst_hf_clk_out_o_net
  Low Frequency Output:                         NONE
  SDC Output:                                   NONE
  High Frequency DIV:                           24

ASIC Components
---------------

Instance Name: secured_comp_1353
         Type: DCC
Instance Name: secured_comp_1394
         Type: CONFIG_JTAG_CORE
Instance Name: secured_comp_5289
         Type: EBR_CORE
Instance Name: secured_comp_5290
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst
         Type: OSC_CORE
Instance Name:
     soc_gpio2_inst/pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[1].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[9].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[11].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim

                                   Page 12





ASIC Components (cont)
----------------------
     .NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[6].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[10].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[8].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[14].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: soc_gpio2_inst/system0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1
     .u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim
     .NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE

Constraint Summary
------------------

   Total number of constraints: 27
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 5 secs
   Total REAL Time: 6 secs
   Peak Memory Usage: 472 MB
Checksum -- map: dd1496fa39fa3f4c3ce2d0d3cfc32525fd832898


                                   Page 13


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
