#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb0dea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xadc320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xae36b0 .functor NOT 1, L_0xb3a5a0, C4<0>, C4<0>, C4<0>;
L_0xb3a380 .functor XOR 2, L_0xb3a240, L_0xb3a2e0, C4<00>, C4<00>;
L_0xb3a490 .functor XOR 2, L_0xb3a380, L_0xb3a3f0, C4<00>, C4<00>;
v0xb369e0_0 .net *"_ivl_10", 1 0, L_0xb3a3f0;  1 drivers
v0xb36ae0_0 .net *"_ivl_12", 1 0, L_0xb3a490;  1 drivers
v0xb36bc0_0 .net *"_ivl_2", 1 0, L_0xb3a1a0;  1 drivers
v0xb36c80_0 .net *"_ivl_4", 1 0, L_0xb3a240;  1 drivers
v0xb36d60_0 .net *"_ivl_6", 1 0, L_0xb3a2e0;  1 drivers
v0xb36e90_0 .net *"_ivl_8", 1 0, L_0xb3a380;  1 drivers
v0xb36f70_0 .net "a", 0 0, v0xb34700_0;  1 drivers
v0xb37010_0 .net "b", 0 0, v0xb347a0_0;  1 drivers
v0xb370b0_0 .net "c", 0 0, v0xb34840_0;  1 drivers
v0xb37150_0 .var "clk", 0 0;
v0xb371f0_0 .net "d", 0 0, v0xb34980_0;  1 drivers
v0xb37290_0 .net "out_pos_dut", 0 0, L_0xb3a010;  1 drivers
v0xb37330_0 .net "out_pos_ref", 0 0, L_0xb38970;  1 drivers
v0xb373d0_0 .net "out_sop_dut", 0 0, L_0xb391f0;  1 drivers
v0xb37470_0 .net "out_sop_ref", 0 0, L_0xb0f3b0;  1 drivers
v0xb37510_0 .var/2u "stats1", 223 0;
v0xb375b0_0 .var/2u "strobe", 0 0;
v0xb37760_0 .net "tb_match", 0 0, L_0xb3a5a0;  1 drivers
v0xb37830_0 .net "tb_mismatch", 0 0, L_0xae36b0;  1 drivers
v0xb378d0_0 .net "wavedrom_enable", 0 0, v0xb34c50_0;  1 drivers
v0xb379a0_0 .net "wavedrom_title", 511 0, v0xb34cf0_0;  1 drivers
L_0xb3a1a0 .concat [ 1 1 0 0], L_0xb38970, L_0xb0f3b0;
L_0xb3a240 .concat [ 1 1 0 0], L_0xb38970, L_0xb0f3b0;
L_0xb3a2e0 .concat [ 1 1 0 0], L_0xb3a010, L_0xb391f0;
L_0xb3a3f0 .concat [ 1 1 0 0], L_0xb38970, L_0xb0f3b0;
L_0xb3a5a0 .cmp/eeq 2, L_0xb3a1a0, L_0xb3a490;
S_0xae03e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xadc320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xae3a90 .functor AND 1, v0xb34840_0, v0xb34980_0, C4<1>, C4<1>;
L_0xae3e70 .functor NOT 1, v0xb34700_0, C4<0>, C4<0>, C4<0>;
L_0xae4250 .functor NOT 1, v0xb347a0_0, C4<0>, C4<0>, C4<0>;
L_0xae44d0 .functor AND 1, L_0xae3e70, L_0xae4250, C4<1>, C4<1>;
L_0xafb450 .functor AND 1, L_0xae44d0, v0xb34840_0, C4<1>, C4<1>;
L_0xb0f3b0 .functor OR 1, L_0xae3a90, L_0xafb450, C4<0>, C4<0>;
L_0xb37df0 .functor NOT 1, v0xb347a0_0, C4<0>, C4<0>, C4<0>;
L_0xb37e60 .functor OR 1, L_0xb37df0, v0xb34980_0, C4<0>, C4<0>;
L_0xb37f70 .functor AND 1, v0xb34840_0, L_0xb37e60, C4<1>, C4<1>;
L_0xb38030 .functor NOT 1, v0xb34700_0, C4<0>, C4<0>, C4<0>;
L_0xb38100 .functor OR 1, L_0xb38030, v0xb347a0_0, C4<0>, C4<0>;
L_0xb38170 .functor AND 1, L_0xb37f70, L_0xb38100, C4<1>, C4<1>;
L_0xb382f0 .functor NOT 1, v0xb347a0_0, C4<0>, C4<0>, C4<0>;
L_0xb38360 .functor OR 1, L_0xb382f0, v0xb34980_0, C4<0>, C4<0>;
L_0xb38280 .functor AND 1, v0xb34840_0, L_0xb38360, C4<1>, C4<1>;
L_0xb384f0 .functor NOT 1, v0xb34700_0, C4<0>, C4<0>, C4<0>;
L_0xb385f0 .functor OR 1, L_0xb384f0, v0xb34980_0, C4<0>, C4<0>;
L_0xb386b0 .functor AND 1, L_0xb38280, L_0xb385f0, C4<1>, C4<1>;
L_0xb38860 .functor XNOR 1, L_0xb38170, L_0xb386b0, C4<0>, C4<0>;
v0xae2fe0_0 .net *"_ivl_0", 0 0, L_0xae3a90;  1 drivers
v0xae33e0_0 .net *"_ivl_12", 0 0, L_0xb37df0;  1 drivers
v0xae37c0_0 .net *"_ivl_14", 0 0, L_0xb37e60;  1 drivers
v0xae3ba0_0 .net *"_ivl_16", 0 0, L_0xb37f70;  1 drivers
v0xae3f80_0 .net *"_ivl_18", 0 0, L_0xb38030;  1 drivers
v0xae4360_0 .net *"_ivl_2", 0 0, L_0xae3e70;  1 drivers
v0xae45e0_0 .net *"_ivl_20", 0 0, L_0xb38100;  1 drivers
v0xb32c70_0 .net *"_ivl_24", 0 0, L_0xb382f0;  1 drivers
v0xb32d50_0 .net *"_ivl_26", 0 0, L_0xb38360;  1 drivers
v0xb32e30_0 .net *"_ivl_28", 0 0, L_0xb38280;  1 drivers
v0xb32f10_0 .net *"_ivl_30", 0 0, L_0xb384f0;  1 drivers
v0xb32ff0_0 .net *"_ivl_32", 0 0, L_0xb385f0;  1 drivers
v0xb330d0_0 .net *"_ivl_36", 0 0, L_0xb38860;  1 drivers
L_0x7fca45e76018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb33190_0 .net *"_ivl_38", 0 0, L_0x7fca45e76018;  1 drivers
v0xb33270_0 .net *"_ivl_4", 0 0, L_0xae4250;  1 drivers
v0xb33350_0 .net *"_ivl_6", 0 0, L_0xae44d0;  1 drivers
v0xb33430_0 .net *"_ivl_8", 0 0, L_0xafb450;  1 drivers
v0xb33510_0 .net "a", 0 0, v0xb34700_0;  alias, 1 drivers
v0xb335d0_0 .net "b", 0 0, v0xb347a0_0;  alias, 1 drivers
v0xb33690_0 .net "c", 0 0, v0xb34840_0;  alias, 1 drivers
v0xb33750_0 .net "d", 0 0, v0xb34980_0;  alias, 1 drivers
v0xb33810_0 .net "out_pos", 0 0, L_0xb38970;  alias, 1 drivers
v0xb338d0_0 .net "out_sop", 0 0, L_0xb0f3b0;  alias, 1 drivers
v0xb33990_0 .net "pos0", 0 0, L_0xb38170;  1 drivers
v0xb33a50_0 .net "pos1", 0 0, L_0xb386b0;  1 drivers
L_0xb38970 .functor MUXZ 1, L_0x7fca45e76018, L_0xb38170, L_0xb38860, C4<>;
S_0xb33bd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xadc320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb34700_0 .var "a", 0 0;
v0xb347a0_0 .var "b", 0 0;
v0xb34840_0 .var "c", 0 0;
v0xb348e0_0 .net "clk", 0 0, v0xb37150_0;  1 drivers
v0xb34980_0 .var "d", 0 0;
v0xb34a70_0 .var/2u "fail", 0 0;
v0xb34b10_0 .var/2u "fail1", 0 0;
v0xb34bb0_0 .net "tb_match", 0 0, L_0xb3a5a0;  alias, 1 drivers
v0xb34c50_0 .var "wavedrom_enable", 0 0;
v0xb34cf0_0 .var "wavedrom_title", 511 0;
E_0xaeef50/0 .event negedge, v0xb348e0_0;
E_0xaeef50/1 .event posedge, v0xb348e0_0;
E_0xaeef50 .event/or E_0xaeef50/0, E_0xaeef50/1;
S_0xb33f00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb33bd0;
 .timescale -12 -12;
v0xb34140_0 .var/2s "i", 31 0;
E_0xaeedf0 .event posedge, v0xb348e0_0;
S_0xb34240 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb33bd0;
 .timescale -12 -12;
v0xb34440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb34520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb33bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb34ed0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xadc320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb38b20 .functor AND 1, v0xb34840_0, v0xb34980_0, C4<1>, C4<1>;
L_0xb39020 .functor AND 1, L_0xb38dd0, L_0xb38e70, C4<1>, C4<1>;
L_0xb39130 .functor AND 1, L_0xb39020, v0xb34840_0, C4<1>, C4<1>;
L_0xb391f0 .functor OR 1, L_0xb38b20, L_0xb39130, C4<0>, C4<0>;
L_0xb393f0 .functor AND 1, L_0xb39350, v0xb34980_0, C4<1>, C4<1>;
L_0xb39690 .functor AND 1, L_0xb394b0, v0xb347a0_0, C4<1>, C4<1>;
L_0xb39790 .functor OR 1, L_0xb393f0, L_0xb39690, C4<0>, C4<0>;
L_0xb398a0 .functor AND 1, v0xb34840_0, L_0xb39790, C4<1>, C4<1>;
L_0xb39a50 .functor AND 1, L_0xb399b0, v0xb34980_0, C4<1>, C4<1>;
L_0xb39bf0 .functor AND 1, v0xb347a0_0, L_0xb39b10, C4<1>, C4<1>;
L_0xb39d10 .functor OR 1, L_0xb39a50, L_0xb39bf0, C4<0>, C4<0>;
L_0xb39dd0 .functor AND 1, v0xb34840_0, L_0xb39d10, C4<1>, C4<1>;
L_0xb39f00 .functor XNOR 1, L_0xb398a0, L_0xb39dd0, C4<0>, C4<0>;
v0xb35090_0 .net *"_ivl_0", 0 0, L_0xb38b20;  1 drivers
v0xb35170_0 .net *"_ivl_13", 0 0, L_0xb39350;  1 drivers
v0xb35230_0 .net *"_ivl_14", 0 0, L_0xb393f0;  1 drivers
v0xb35320_0 .net *"_ivl_17", 0 0, L_0xb394b0;  1 drivers
v0xb353e0_0 .net *"_ivl_18", 0 0, L_0xb39690;  1 drivers
v0xb35510_0 .net *"_ivl_20", 0 0, L_0xb39790;  1 drivers
v0xb355f0_0 .net *"_ivl_25", 0 0, L_0xb399b0;  1 drivers
v0xb356b0_0 .net *"_ivl_26", 0 0, L_0xb39a50;  1 drivers
v0xb35790_0 .net *"_ivl_29", 0 0, L_0xb39b10;  1 drivers
v0xb358e0_0 .net *"_ivl_3", 0 0, L_0xb38dd0;  1 drivers
v0xb359a0_0 .net *"_ivl_30", 0 0, L_0xb39bf0;  1 drivers
v0xb35a80_0 .net *"_ivl_32", 0 0, L_0xb39d10;  1 drivers
v0xb35b60_0 .net *"_ivl_36", 0 0, L_0xb39f00;  1 drivers
L_0x7fca45e76060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb35c20_0 .net *"_ivl_38", 0 0, L_0x7fca45e76060;  1 drivers
v0xb35d00_0 .net *"_ivl_5", 0 0, L_0xb38e70;  1 drivers
v0xb35dc0_0 .net *"_ivl_6", 0 0, L_0xb39020;  1 drivers
v0xb35ea0_0 .net *"_ivl_8", 0 0, L_0xb39130;  1 drivers
v0xb36090_0 .net "a", 0 0, v0xb34700_0;  alias, 1 drivers
v0xb36130_0 .net "b", 0 0, v0xb347a0_0;  alias, 1 drivers
v0xb36220_0 .net "c", 0 0, v0xb34840_0;  alias, 1 drivers
v0xb36310_0 .net "d", 0 0, v0xb34980_0;  alias, 1 drivers
v0xb36400_0 .net "out_pos", 0 0, L_0xb3a010;  alias, 1 drivers
v0xb364c0_0 .net "out_sop", 0 0, L_0xb391f0;  alias, 1 drivers
v0xb36580_0 .net "pos0", 0 0, L_0xb398a0;  1 drivers
v0xb36640_0 .net "pos1", 0 0, L_0xb39dd0;  1 drivers
L_0xb38dd0 .reduce/nor v0xb34700_0;
L_0xb38e70 .reduce/nor v0xb347a0_0;
L_0xb39350 .reduce/nor v0xb347a0_0;
L_0xb394b0 .reduce/nor v0xb34700_0;
L_0xb399b0 .reduce/nor v0xb34700_0;
L_0xb39b10 .reduce/nor v0xb34980_0;
L_0xb3a010 .functor MUXZ 1, L_0x7fca45e76060, L_0xb398a0, L_0xb39f00, C4<>;
S_0xb367c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xadc320;
 .timescale -12 -12;
E_0xad89f0 .event anyedge, v0xb375b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb375b0_0;
    %nor/r;
    %assign/vec4 v0xb375b0_0, 0;
    %wait E_0xad89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb33bd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb34a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb34b10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb33bd0;
T_4 ;
    %wait E_0xaeef50;
    %load/vec4 v0xb34bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb34a70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb33bd0;
T_5 ;
    %wait E_0xaeedf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %wait E_0xaeedf0;
    %load/vec4 v0xb34a70_0;
    %store/vec4 v0xb34b10_0, 0, 1;
    %fork t_1, S_0xb33f00;
    %jmp t_0;
    .scope S_0xb33f00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb34140_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb34140_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xaeedf0;
    %load/vec4 v0xb34140_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb34140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb34140_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb33bd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaeef50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb34980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb34840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb347a0_0, 0;
    %assign/vec4 v0xb34700_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb34a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb34b10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xadc320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb37150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb375b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xadc320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb37150_0;
    %inv;
    %store/vec4 v0xb37150_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xadc320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb348e0_0, v0xb37830_0, v0xb36f70_0, v0xb37010_0, v0xb370b0_0, v0xb371f0_0, v0xb37470_0, v0xb373d0_0, v0xb37330_0, v0xb37290_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xadc320;
T_9 ;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb37510_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xadc320;
T_10 ;
    %wait E_0xaeef50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb37510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb37510_0, 4, 32;
    %load/vec4 v0xb37760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb37510_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb37510_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb37510_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb37470_0;
    %load/vec4 v0xb37470_0;
    %load/vec4 v0xb373d0_0;
    %xor;
    %load/vec4 v0xb37470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb37510_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb37510_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb37330_0;
    %load/vec4 v0xb37330_0;
    %load/vec4 v0xb37290_0;
    %xor;
    %load/vec4 v0xb37330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb37510_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb37510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb37510_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/ece241_2013_q2/iter1/response0/top_module.sv";
