[ ] SoC: alu op with mux of register and immediate instead of cases
[ ] UartTx and UartRx mapped to upper memory,
[ ]   e.g. byte at 0xffff_ffff for UartTx. UartTx writes zero after transmission of a byte.
[ ]   e.g. byte at 0xffff_fffe for UartRx. cpu writes 0 to for UartRx to receive next.
[ ] implement
[ ]     FENCE
[ ]     FENCE.I
[ ]     ECALL
[ ]     EBREAK