#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 31 11:54:19 2019
# Process ID: 15340
# Current directory: C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25696 C:\Users\Julian\Documents\Work\CSE 100\Lab 4\Lab 4\Lab 4.xpr
# Log file: C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/vivado.log
# Journal file: C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 734.961 ; gain = 115.156
update_compile_order -fileset sources_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
open_hw
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
set_property top testTC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1127.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1255.680 ; gain = 439.027
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/synth/func/xsim/testTC_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/synth/func/xsim/testTC_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'testTC' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj testTC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/synth/func/xsim/testTC_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4_3
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4_4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4_5
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_10
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_11
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_12
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_13
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_14
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_15
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_16
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_17
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_18
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_19
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_20
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_6
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_7
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_8
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4_9
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-311] analyzing module countUD3L_1
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-311] analyzing module countUD5L_2
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-311] analyzing module edgeDetector_0
INFO: [VRFC 10-311] analyzing module lab4_clks
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-311] analyzing module toppo
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testTC
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/synth/func/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testTC_func_synth xil_defaultlib.testTC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testTC_func_synth xil_defaultlib.testTC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.edgeDetector
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_17
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_18
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_19
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_20
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_13
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_14
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_15
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_16
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4_3
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_9
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_10
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_11
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_12
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4_4
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_6
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_7
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4_8
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4_5
Compiling module xil_defaultlib.clkcntrl4
Compiling module xil_defaultlib.lab4_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.ringCounter
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD3L_1
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD5L_2
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.edgeDetector_0
Compiling module xil_defaultlib.toppo
Compiling module xil_defaultlib.testTC
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1307.043 ; gain = 17.074
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1323.078 ; gain = 506.426
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_design
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.runs/synth_1

launch_runs synth_1
[Thu Oct 31 11:58:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.runs/synth_1/runme.log
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Julian/Documents/Work/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 12:02:38 2019...
