INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/ALU/ALU.srcs/sim_1/new/ALU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/ALU/ALU.srcs/sim_1/new/ALU_TEST.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/ALU/ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
