// Seed: 3428835561
module module_0 ();
  logic [-1 : -1 'b0] id_1;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd60,
    parameter id_5 = 32'd76,
    parameter id_6 = 32'd68,
    parameter id_8 = 32'd39
) (
    input wand _id_0,
    input tri  id_1
    , id_4,
    input wire id_2
);
  wire _id_5;
  wire _id_6;
  assign id_4[id_6==~id_0] = -1;
  module_0 modCall_1 ();
  integer id_7;
  logic [id_5 : $realtime] _id_8 = id_6, id_9;
  wire [-1 'h0 *  id_8 : id_0] id_10;
  wire id_11;
endmodule
