<stg><name>cnn</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_9, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_weight, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_8, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %kernel_input, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_6, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %voutput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %voutput

]]></Node>
<StgValue><ssdm name="voutput_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %vweight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vweight

]]></Node>
<StgValue><ssdm name="vweight_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %vinput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vinput

]]></Node>
<StgValue><ssdm name="vinput_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %store_ln293 = store i5 0, i5 %i0

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln293 = br void %VITIS_LOOP_308_2

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_308_2:0 %i0_1 = load i5 %i0

]]></Node>
<StgValue><ssdm name="i0_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_308_2:1 %icmp_ln293 = icmp_eq  i5 %i0_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_308_2:2 %i0_2 = add i5 %i0_1, i5 1

]]></Node>
<StgValue><ssdm name="i0_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_308_2:3 %br_ln293 = br i1 %icmp_ln293, void %VITIS_LOOP_308_2.split, void %for.end81

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_308_2.split:0 %trunc_ln293 = trunc i5 %i0_1

]]></Node>
<StgValue><ssdm name="trunc_ln293"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="64" op_28_bw="4">
<![CDATA[
VITIS_LOOP_308_2.split:3 %call_ln300 = call void @load_weight_S0, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_0_3, i32 %weight_0_4, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_1_3, i32 %weight_1_4, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %weight_2_3, i32 %weight_2_4, i32 %weight_3_0, i32 %weight_3_1, i32 %weight_3_2, i32 %weight_3_3, i32 %weight_3_4, i32 %weight_4_0, i32 %weight_4_1, i32 %weight_4_2, i32 %weight_4_3, i32 %weight_4_4, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln293

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="64" op_35_bw="4">
<![CDATA[
VITIS_LOOP_308_2.split:4 %call_ln307 = call void @load_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln293

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0">
<![CDATA[
for.end81:0 %ret_ln357 = ret

]]></Node>
<StgValue><ssdm name="ret_ln357"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_308_2.split:1 %speclooptripcount_ln293 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln293"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_308_2.split:2 %specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln293"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="64" op_28_bw="4">
<![CDATA[
VITIS_LOOP_308_2.split:3 %call_ln300 = call void @load_weight_S0, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_0_3, i32 %weight_0_4, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_1_3, i32 %weight_1_4, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %weight_2_3, i32 %weight_2_4, i32 %weight_3_0, i32 %weight_3_1, i32 %weight_3_2, i32 %weight_3_3, i32 %weight_3_4, i32 %weight_4_0, i32 %weight_4_1, i32 %weight_4_2, i32 %weight_4_3, i32 %weight_4_4, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln293

]]></Node>
<StgValue><ssdm name="call_ln300"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="64" op_35_bw="4">
<![CDATA[
VITIS_LOOP_308_2.split:4 %call_ln307 = call void @load_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln293

]]></Node>
<StgValue><ssdm name="call_ln307"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_308_2.split:5 %br_ln308 = br void %VITIS_LOOP_317_3

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
VITIS_LOOP_317_3:0 %j = phi i9 %add_ln308, void %VITIS_LOOP_317_3.split, i9 0, void %VITIS_LOOP_308_2.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_317_3:1 %icmp_ln308 = icmp_eq  i9 %j, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln308"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_317_3:2 %add_ln308 = add i9 %j, i9 1

]]></Node>
<StgValue><ssdm name="add_ln308"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_317_3:3 %br_ln308 = br i1 %icmp_ln308, void %VITIS_LOOP_317_3.split, void %for.inc79

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_317_3.split:0 %trunc_ln308 = trunc i9 %j

]]></Node>
<StgValue><ssdm name="trunc_ln308"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="128" op_98_bw="64" op_99_bw="8">
<![CDATA[
VITIS_LOOP_317_3.split:3 %call_ln315 = call void @load_input_S0, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_0_5, i32 %input_0_6, i32 %input_0_7, i32 %input_0_8, i32 %input_0_9, i32 %input_0_10, i32 %input_0_11, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_1_5, i32 %input_1_6, i32 %input_1_7, i32 %input_1_8, i32 %input_1_9, i32 %input_1_10, i32 %input_1_11, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_2_5, i32 %input_2_6, i32 %input_2_7, i32 %input_2_8, i32 %input_2_9, i32 %input_2_10, i32 %input_2_11, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_3_5, i32 %input_3_6, i32 %input_3_7, i32 %input_3_8, i32 %input_3_9, i32 %input_3_10, i32 %input_3_11, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i32 %input_4_5, i32 %input_4_6, i32 %input_4_7, i32 %input_4_8, i32 %input_4_9, i32 %input_4_10, i32 %input_4_11, i32 %input_5_0, i32 %input_5_1, i32 %input_5_2, i32 %input_5_3, i32 %input_5_4, i32 %input_5_5, i32 %input_5_6, i32 %input_5_7, i32 %input_5_8, i32 %input_5_9, i32 %input_5_10, i32 %input_5_11, i32 %input_6_0, i32 %input_6_1, i32 %input_6_2, i32 %input_6_3, i32 %input_6_4, i32 %input_6_5, i32 %input_6_6, i32 %input_6_7, i32 %input_6_8, i32 %input_6_9, i32 %input_6_10, i32 %input_6_11, i32 %input_7_0, i32 %input_7_1, i32 %input_7_2, i32 %input_7_3, i32 %input_7_4, i32 %input_7_5, i32 %input_7_6, i32 %input_7_7, i32 %input_7_8, i32 %input_7_9, i32 %input_7_10, i32 %input_7_11, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln308

]]></Node>
<StgValue><ssdm name="call_ln315"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="64" op_35_bw="4" op_36_bw="0" op_37_bw="0">
<![CDATA[
for.inc79:0 %call_ln355 = call void @store_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln293

]]></Node>
<StgValue><ssdm name="call_ln355"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc79:1 %store_ln293 = store i5 %i0_2, i5 %i0

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="128" op_98_bw="64" op_99_bw="8">
<![CDATA[
VITIS_LOOP_317_3.split:3 %call_ln315 = call void @load_input_S0, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_0_5, i32 %input_0_6, i32 %input_0_7, i32 %input_0_8, i32 %input_0_9, i32 %input_0_10, i32 %input_0_11, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_1_5, i32 %input_1_6, i32 %input_1_7, i32 %input_1_8, i32 %input_1_9, i32 %input_1_10, i32 %input_1_11, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_2_5, i32 %input_2_6, i32 %input_2_7, i32 %input_2_8, i32 %input_2_9, i32 %input_2_10, i32 %input_2_11, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_3_5, i32 %input_3_6, i32 %input_3_7, i32 %input_3_8, i32 %input_3_9, i32 %input_3_10, i32 %input_3_11, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i32 %input_4_5, i32 %input_4_6, i32 %input_4_7, i32 %input_4_8, i32 %input_4_9, i32 %input_4_10, i32 %input_4_11, i32 %input_5_0, i32 %input_5_1, i32 %input_5_2, i32 %input_5_3, i32 %input_5_4, i32 %input_5_5, i32 %input_5_6, i32 %input_5_7, i32 %input_5_8, i32 %input_5_9, i32 %input_5_10, i32 %input_5_11, i32 %input_6_0, i32 %input_6_1, i32 %input_6_2, i32 %input_6_3, i32 %input_6_4, i32 %input_6_5, i32 %input_6_6, i32 %input_6_7, i32 %input_6_8, i32 %input_6_9, i32 %input_6_10, i32 %input_6_11, i32 %input_7_0, i32 %input_7_1, i32 %input_7_2, i32 %input_7_3, i32 %input_7_4, i32 %input_7_5, i32 %input_7_6, i32 %input_7_7, i32 %input_7_8, i32 %input_7_9, i32 %input_7_10, i32 %input_7_11, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln308

]]></Node>
<StgValue><ssdm name="call_ln315"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0">
<![CDATA[
VITIS_LOOP_317_3.split:4 %call_ln308 = call void @cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5, i8 %trunc_ln308, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_0_3, i32 %weight_0_4, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_1_3, i32 %weight_1_4, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %weight_2_3, i32 %weight_2_4, i32 %weight_3_0, i32 %weight_3_1, i32 %weight_3_2, i32 %weight_3_3, i32 %weight_3_4, i32 %weight_4_0, i32 %weight_4_1, i32 %weight_4_2, i32 %weight_4_3, i32 %weight_4_4, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i32 %input_0_0, i32 %input_0_4, i32 %input_0_8, i32 %input_1_0, i32 %input_1_4, i32 %input_1_8, i32 %input_2_0, i32 %input_2_4, i32 %input_2_8, i32 %input_3_0, i32 %input_3_4, i32 %input_3_8, i32 %input_4_0, i32 %input_4_4, i32 %input_4_8, i32 %input_5_0, i32 %input_5_4, i32 %input_5_8, i32 %input_6_0, i32 %input_6_4, i32 %input_6_8, i32 %input_7_0, i32 %input_7_4, i32 %input_7_8, i32 %input_0_1, i32 %input_0_5, i32 %input_0_9, i32 %input_1_1, i32 %input_1_5, i32 %input_1_9, i32 %input_2_1, i32 %input_2_5, i32 %input_2_9, i32 %input_3_1, i32 %input_3_5, i32 %input_3_9, i32 %input_4_1, i32 %input_4_5, i32 %input_4_9, i32 %input_5_1, i32 %input_5_5, i32 %input_5_9, i32 %input_6_1, i32 %input_6_5, i32 %input_6_9, i32 %input_7_1, i32 %input_7_5, i32 %input_7_9, i32 %input_0_2, i32 %input_0_6, i32 %input_0_10, i32 %input_1_2, i32 %input_1_6, i32 %input_1_10, i32 %input_2_2, i32 %input_2_6, i32 %input_2_10, i32 %input_3_2, i32 %input_3_6, i32 %input_3_10, i32 %input_4_2, i32 %input_4_6, i32 %input_4_10, i32 %input_5_2, i32 %input_5_6, i32 %input_5_10, i32 %input_6_2, i32 %input_6_6, i32 %input_6_10, i32 %input_7_2, i32 %input_7_6, i32 %input_7_10, i32 %input_0_3, i32 %input_0_7, i32 %input_0_11, i32 %input_1_3, i32 %input_1_7, i32 %input_1_11, i32 %input_2_3, i32 %input_2_7, i32 %input_2_11, i32 %input_3_3, i32 %input_3_7, i32 %input_3_11, i32 %input_4_3, i32 %input_4_7, i32 %input_4_11, i32 %input_5_3, i32 %input_5_7, i32 %input_5_11, i32 %input_6_3, i32 %input_6_7, i32 %input_6_11, i32 %input_7_3, i32 %input_7_7, i32 %input_7_11

]]></Node>
<StgValue><ssdm name="call_ln308"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_317_3.split:1 %speclooptripcount_ln308 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln308"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_317_3.split:2 %specloopname_ln308 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln308"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0">
<![CDATA[
VITIS_LOOP_317_3.split:4 %call_ln308 = call void @cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5, i8 %trunc_ln308, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_0_3, i32 %weight_0_4, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_1_3, i32 %weight_1_4, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %weight_2_3, i32 %weight_2_4, i32 %weight_3_0, i32 %weight_3_1, i32 %weight_3_2, i32 %weight_3_3, i32 %weight_3_4, i32 %weight_4_0, i32 %weight_4_1, i32 %weight_4_2, i32 %weight_4_3, i32 %weight_4_4, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i32 %input_0_0, i32 %input_0_4, i32 %input_0_8, i32 %input_1_0, i32 %input_1_4, i32 %input_1_8, i32 %input_2_0, i32 %input_2_4, i32 %input_2_8, i32 %input_3_0, i32 %input_3_4, i32 %input_3_8, i32 %input_4_0, i32 %input_4_4, i32 %input_4_8, i32 %input_5_0, i32 %input_5_4, i32 %input_5_8, i32 %input_6_0, i32 %input_6_4, i32 %input_6_8, i32 %input_7_0, i32 %input_7_4, i32 %input_7_8, i32 %input_0_1, i32 %input_0_5, i32 %input_0_9, i32 %input_1_1, i32 %input_1_5, i32 %input_1_9, i32 %input_2_1, i32 %input_2_5, i32 %input_2_9, i32 %input_3_1, i32 %input_3_5, i32 %input_3_9, i32 %input_4_1, i32 %input_4_5, i32 %input_4_9, i32 %input_5_1, i32 %input_5_5, i32 %input_5_9, i32 %input_6_1, i32 %input_6_5, i32 %input_6_9, i32 %input_7_1, i32 %input_7_5, i32 %input_7_9, i32 %input_0_2, i32 %input_0_6, i32 %input_0_10, i32 %input_1_2, i32 %input_1_6, i32 %input_1_10, i32 %input_2_2, i32 %input_2_6, i32 %input_2_10, i32 %input_3_2, i32 %input_3_6, i32 %input_3_10, i32 %input_4_2, i32 %input_4_6, i32 %input_4_10, i32 %input_5_2, i32 %input_5_6, i32 %input_5_10, i32 %input_6_2, i32 %input_6_6, i32 %input_6_10, i32 %input_7_2, i32 %input_7_6, i32 %input_7_10, i32 %input_0_3, i32 %input_0_7, i32 %input_0_11, i32 %input_1_3, i32 %input_1_7, i32 %input_1_11, i32 %input_2_3, i32 %input_2_7, i32 %input_2_11, i32 %input_3_3, i32 %input_3_7, i32 %input_3_11, i32 %input_4_3, i32 %input_4_7, i32 %input_4_11, i32 %input_5_3, i32 %input_5_7, i32 %input_5_11, i32 %input_6_3, i32 %input_6_7, i32 %input_6_11, i32 %input_7_3, i32 %input_7_7, i32 %input_7_11

]]></Node>
<StgValue><ssdm name="call_ln308"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_317_3.split:5 %br_ln308 = br void %VITIS_LOOP_317_3

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="64" op_35_bw="4" op_36_bw="0" op_37_bw="0">
<![CDATA[
for.inc79:0 %call_ln355 = call void @store_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln293

]]></Node>
<StgValue><ssdm name="call_ln355"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
for.inc79:2 %br_ln293 = br void %VITIS_LOOP_308_2

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
