// license:BSD-3-Clause
// copyright-holders:Brice Onken

/*
 * Sony CXD8442Q WSC-FIFOQ APbus FIFO and DMA controller
 *
 * The FIFOQ is an APbus DMA controller designed for interfacing some of the simpler and lower speed peripherals
 * to the APbus while providing DMA capabilities. Each FIFO chip can support up to 4 devices. There is no
 * documentation avaliable for these chips (that I have been able to find, anyways), so this implements the bare minimum
 * needed to satisfy the monitor ROM (for booting off of floppy drives) and NEWS-OS (for async serial communication).
 * I'm sure there is a lot of missing or hardware inaccurate functionality here - this was all derived from running stuff
 * and observing the debugger and emulator log files. Additionally, the way this is coded makes it interrupt pretty much whenever
 * data is avaliable. The real hardware probably buffers this more.
 *
 * The NWS-5000X uses two of these chips to drive the following peripherals:
 *  - Floppy disk controller
 *  - Sound
 *  - Asynchronous serial communication
 *  and potentially more.
 *
 * TODO:
 *  - Hardware-accurate behavior of the FIFO - this is a best guess.
 *  - Actual clock rate
 *  - Additional features and registers
 */

#include "emu.h"
#include "cxd8442q.h"
#include "logmacro.h"

DEFINE_DEVICE_TYPE(CXD8442Q, cxd8442q_device, "cxd8442q", "Sony CXD8442Q WSC-FIFOQ")

namespace
{
	// 128KiB used as the FIFO RAM (can be divided up to 4 regions, 1 per channel)
	constexpr int FIFO_MAX_RAM_SIZE = 0x20000;

	// offset from the channel 0 control register to the RAM
	constexpr int FIFO_RAM_OFFSET = 0x80000;

	// DMA update timer rate
	// TODO: figure out the real clock rate for this
	constexpr int DMA_TIMER = 1;

	// offset shift counters for extracting the FIFO channel
	constexpr uint32_t dw_offset_to_channel(offs_t offset)
	{
		// u32 handlers get dword offsets
		return offset >> 14;
	}

	constexpr uint32_t byte_offset_to_channel(offs_t offset)
	{
		// u8 handlers get byte offsets
		return offset >> 16;
	}
}

cxd8442q_device::cxd8442q_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock) :
	device_t(mconfig, CXD8442Q, tag, owner, clock), out_irq(*this),
	fifo_channels{{ *this }, { *this }, { *this }, { *this }}
{
}

void cxd8442q_device::map(address_map &map)
{
	// Each channel has the same structure
	// The devices are mapped at the platform level, so this device only needs to handle the DMA and assorted details
	map(0x00, 0x03).select(0x30000).rw(FUNC(cxd8442q_device::read_fifo_size), FUNC(cxd8442q_device::write_fifo_size));
	map(0x04, 0x07).select(0x30000).rw(FUNC(cxd8442q_device::read_address), FUNC(cxd8442q_device::write_address));
	map(0x0c, 0x0f).select(0x30000).rw(FUNC(cxd8442q_device::read_dma_mode), FUNC(cxd8442q_device::write_dma_mode));
	map(0x18, 0x1b).select(0x30000).rw(FUNC(cxd8442q_device::read_intctrl), FUNC(cxd8442q_device::write_intctrl));
	map(0x1c, 0x1f).select(0x30000).r(FUNC(cxd8442q_device::read_intstat));
	map(0x30, 0x33).select(0x30000).r(FUNC(cxd8442q_device::read_count));
	map(0x34, 0x37).select(0x30000).rw(FUNC(cxd8442q_device::read_fifo_data), FUNC(cxd8442q_device::write_fifo_data));

	// These locations are written to a lot but not emulating them doesn't stop it from working for simple cases
	map(0x20, 0x2f).mirror(0x30000).noprw();
}

void cxd8442q_device::map_fifo_ram(address_map &map)
{
	map(0x0, FIFO_MAX_RAM_SIZE - 1).rw(FUNC(cxd8442q_device::read_fifo_ram), FUNC(cxd8442q_device::write_fifo_ram));
}

uint32_t cxd8442q_device::read_fifo_size(offs_t offset)
{
	return fifo_channels[dw_offset_to_channel(offset)].fifo_size;
}

void cxd8442q_device::write_fifo_size(offs_t offset, uint32_t data)
{
	uint32_t channel = dw_offset_to_channel(offset);
	LOG("FIFO CH%d: Setting fifo_size to 0x%x\n", channel, data);
	fifo_channels[channel].fifo_size = data;
}

uint32_t cxd8442q_device::read_address(offs_t offset)
{
	return fifo_channels[dw_offset_to_channel(offset)].address;
}

void cxd8442q_device::write_address(offs_t offset, uint32_t data)
{
	uint32_t channel = dw_offset_to_channel(offset);
	LOG("FIFO CH%d: Setting address to 0x%x\n", channel, data);
	fifo_channels[channel].address = data;
}

uint32_t cxd8442q_device::read_dma_mode(offs_t offset)
{
	return fifo_channels[dw_offset_to_channel(offset)].dma_mode;
}

void cxd8442q_device::write_dma_mode(offs_t offset, uint32_t data)
{
	uint32_t channel = dw_offset_to_channel(offset);
	LOG("FIFO CH%d: Setting DMA mode to 0x%x (%s)\n", channel, data, machine().describe_context());
	fifo_channels[channel].dma_mode = data;
	if (data & apfifo_channel::DMA_EN)
	{
		fifo_timer->adjust(attotime::zero, 0, attotime::from_usec(DMA_TIMER));
	}
}

uint32_t cxd8442q_device::read_intctrl(offs_t offset)
{
	return fifo_channels[dw_offset_to_channel(offset)].intctrl;
}

void cxd8442q_device::write_intctrl(offs_t offset, uint32_t data)
{
	uint32_t channel = dw_offset_to_channel(offset);
	LOG("FIFO CH%d: Set intctrl = 0x%x (%s)\n", channel, data, machine().describe_context());
	// It isn't 100% clear what the trigger for clearing intstat is
	// but this seems like a reasonable place for it to go, and it works.
	fifo_channels[channel].intstat = 0x0;
	fifo_channels[channel].intctrl = data;
	irq_check();
}

uint32_t cxd8442q_device::read_intstat(offs_t offset)
{
	uint32_t channel = dw_offset_to_channel(offset);
	// There seems to be more in this register, but this is the minimum to get the ESCCF working.
	auto intstat = fifo_channels[channel].intstat;
	auto mask = fifo_channels[channel].intctrl & 0x1;
	return intstat & mask;
}

uint32_t cxd8442q_device::read_count(offs_t offset)
{
	return fifo_channels[dw_offset_to_channel(offset)].count;
}

uint8_t cxd8442q_device::read_fifo_data(offs_t offset)
{
	return fifo_channels[byte_offset_to_channel(offset)].read_data_from_fifo();
}

void cxd8442q_device::write_fifo_data(offs_t offset, uint8_t data)
{
	uint32_t channel = byte_offset_to_channel(offset);
	LOG("FIFO CH%d: Pushing 0x%x\n", channel, data, machine().describe_context());
	fifo_channels[channel].write_data_to_fifo(data);
}

uint32_t cxd8442q_device::read_fifo_ram(offs_t offset)
{
	return fifo_ram[offset];
}

void cxd8442q_device::write_fifo_ram(offs_t offset, uint32_t data, uint32_t mem_mask)
{
	COMBINE_DATA(&fifo_ram[offset]);
}

void cxd8442q_device::device_start()
{
	fifo_ram = std::make_unique<uint32_t[]>(FIFO_MAX_RAM_SIZE);
	fifo_timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(cxd8442q_device::fifo_dma_execute), this));

	save_pointer(NAME(fifo_ram), FIFO_MAX_RAM_SIZE);
	save_item(STRUCT_MEMBER(fifo_channels, fifo_size));
	save_item(STRUCT_MEMBER(fifo_channels, address));
	save_item(STRUCT_MEMBER(fifo_channels, dma_mode));
	save_item(STRUCT_MEMBER(fifo_channels, intctrl));
	save_item(STRUCT_MEMBER(fifo_channels, intstat));
	save_item(STRUCT_MEMBER(fifo_channels, count));
	save_item(STRUCT_MEMBER(fifo_channels, drq));
	save_item(STRUCT_MEMBER(fifo_channels, fifo_w_position));
	save_item(STRUCT_MEMBER(fifo_channels, fifo_r_position));
}

void cxd8442q_device::device_reset()
{
	for (apfifo_channel& channel : fifo_channels)
	{
		channel.reset();
	}
}

TIMER_CALLBACK_MEMBER(cxd8442q_device::fifo_dma_execute)
{
	bool dma_active = false;
	for (apfifo_channel& channel : fifo_channels)
	{
		if (channel.dma_check())
		{
			dma_active = true;
		}
	}

	// If no channels were doing anything, we can terminate this activity for now
	if (!dma_active)
	{
		fifo_timer->adjust(attotime::never);
	}
}

void cxd8442q_device::irq_check()
{
	bool irq_state = false;
	for (apfifo_channel& channel : fifo_channels)
	{
		uint32_t mask = channel.intctrl & 0x1;
		if (channel.intstat & mask)
		{
			irq_state = true;
		}
	}
	out_irq(irq_state);
}

void cxd8442q_device::apfifo_channel::reset()
{
	fifo_size = 0;
	address = 0;
	dma_mode = 0;
	intctrl = 0;
	intstat = 0;
	count = 0;
	drq = false;
}

bool cxd8442q_device::apfifo_channel::dma_check()
{
	if (!(dma_mode & DMA_EN))
	{
		return false;
	}

	// Check DRQ to see if the device is ready to give or receive data
	bool stay_active = false;
	if (drq)
	{
		stay_active = dma_cycle();
	}

	return stay_active;
}

bool cxd8442q_device::apfifo_channel::dma_cycle()
{
	// TODO: Error handling (FIFO overrun, etc) - for now it will send stale data or overwrite fresh data in those cases
	bool stay_active = true;
	if ((dma_mode & (DMA_DIRECTION | DMA_EN)) == DMA_EN)
	{
		// Grab our next chunk of data (might just be a byte, needs more investigation)
		fifo_device.fifo_ram[address + fifo_w_position] = dma_r_callback();
		++count;

		// Increment and check if we need to wrap around
		if (++fifo_w_position > fifo_size)
		{
			fifo_w_position = 0;
		}

		// IRQ since we have data.
		// This is likely not how the real chip works - it probably has some kind of threshold of received bytes to interrupt the CPU less frequently.
		// That said, we can still receive bytes until the CPU shuts us off to read out the data, so there is still speedup here compared to polling.
		intstat = 0x1;
		fifo_device.irq_check();
	}
	else if ((count > 0) && ((dma_mode & (DMA_DIRECTION | DMA_EN)) == (DMA_DIRECTION | DMA_EN)))
	{
		// Move our next chunk of data from memory to the device
		dma_w_callback(fifo_device.fifo_ram[address + fifo_r_position]);
		--count;

		// Decrement and check if we need to wrap around
		if (++fifo_r_position > fifo_size)
		{
			fifo_r_position = 0;
		}

		// Check if we are done
		if (count == 0)
		{
			stay_active = false;
			intstat = 0x1;
			fifo_device.irq_check();
		}
	}

	return stay_active;
}

uint32_t cxd8442q_device::apfifo_channel::read_data_from_fifo()
{
	// read data out of RAM at the current read position (relative to the start address)
	uint32_t value = fifo_device.fifo_ram[address + fifo_r_position];

	// Decrement count, and clear interrupt for this channel if we are out of data
	if (count > 0)
	{
		--count;
		if (!count)
		{
			intstat &= ~0x1;
		}
	}
	fifo_device.irq_check();

	// Increment and check if we need to wrap around
	if (++fifo_r_position > fifo_size)
	{
		fifo_r_position = 0;
	}

	// Based on testing with the 5000X FDC subsystem, the monitor ROM uses `lb` commands in the 4-byte region
	// to read out the value of the 8-bit floppy data register. So, this ensures that the right data shows up
	// regardless of byte offset. Will need more experimentation to see if the FIFO always acts like that
	// or if the FDC is wired to cause this behavior.
	return (value << 24) | (value << 16) | (value << 8) | value;
}

void cxd8442q_device::apfifo_channel::write_data_to_fifo(uint32_t data)
{
	fifo_device.fifo_ram[address + fifo_w_position] = data;
	++count;

	// Increment and check if we need to wrap around
	if (++fifo_w_position > fifo_size)
	{
		fifo_w_position = 0;
	}
}

void cxd8442q_device::apfifo_channel::drq_w(int state)
{
	drq = state != 0;
	fifo_device.fifo_timer->adjust(attotime::zero, 0, attotime::from_usec(DMA_TIMER));
}
