// Seed: 121187348
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wor   id_3,
    input  wire  id_4,
    output wor   id_5,
    input  wand  id_6,
    input  tri   id_7
);
  logic [1 : -1 'h0] id_9 = -1'b0;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd27,
    parameter id_14 = 32'd6,
    parameter id_5  = 32'd86,
    parameter id_6  = 32'd43
) (
    input supply0 id_0,
    input supply0 _id_1,
    input wire id_2,
    output uwire id_3,
    output supply0 id_4,
    input supply0 _id_5,
    input wor _id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wor id_9,
    output supply0 id_10,
    input tri id_11,
    input wand id_12,
    output wand id_13,
    input wor _id_14,
    output tri id_15,
    output tri0 id_16,
    input uwire id_17,
    input supply1 id_18,
    input tri id_19,
    input tri id_20,
    input supply0 id_21,
    output wire id_22
);
  supply0 [id_5  #  (
      .  id_14(  1  ),
      .  id_6 (  -1  ),
      .  id_1 (  -1  +  1  )
) : 1] id_24 = 1;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_4,
      id_0,
      id_2,
      id_4,
      id_2,
      id_9
  );
endmodule
