--- report_check_types -min_period with tight clock ---
PASS: min_period check
--- report_clock_min_period with tight clock ---
fast_clk period_min = 0.00 fmax = inf
fast_clk period_min = 0.11 fmax = 9067.34
fast_clk period_min = 0.00 fmax = inf
PASS: clock_min_period
--- min_period_violations ---
Min period violations: 1
PASS: min_period_violations
--- min_period_check_slack ---
PASS: min_period_check_slack
--- report_min_period_checks ---
PASS: report_min_period_checks
--- max_skew checks ---
PASS: max_skew checks
--- max_skew_violations ---
Max skew violations: 1
PASS: max_skew_violations
--- max_skew_check_slack ---
PASS: max_skew_check_slack
--- Now with normal clock period ---
PASS: checks with normal clock
--- min_pulse_width checks ---
Pin: reg1/CK
Check: sequential_clock_pulse_width

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock fast_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   reg1/CK
           0.00   open edge arrival time

   5.00    5.00   clock fast_clk (fall edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   reg1/CK
   0.00    5.00   clock reconvergence pessimism
           5.00   close edge arrival time
---------------------------------------------------------
           0.05   required pulse width (high)
           5.00   actual pulse width
---------------------------------------------------------
           4.95   slack (MET)


                                     Required  Actual
Pin                                    Width   Width   Slack
------------------------------------------------------------
reg1/CK (high)                          0.05    5.00    4.95 (MET)
reg1/CK (low)                           0.05    5.00    4.95 (MET)

Pin: reg1/CK
Check: sequential_clock_pulse_width

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock fast_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   reg1/CK
           0.00   open edge arrival time

   5.00    5.00   clock fast_clk (fall edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   reg1/CK
   0.00    5.00   clock reconvergence pessimism
           5.00   close edge arrival time
---------------------------------------------------------
           0.05   required pulse width (high)
           5.00   actual pulse width
---------------------------------------------------------
           4.95   slack (MET)

Pin: reg1/CK
Check: sequential_clock_pulse_width

  Delay    Time   Description
---------------------------------------------------------
   5.00    5.00   clock fast_clk (fall edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   reg1/CK
           5.00   open edge arrival time

  10.00   10.00   clock fast_clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   reg1/CK
   0.00   10.00   clock reconvergence pessimism
          10.00   close edge arrival time
---------------------------------------------------------
           0.05   required pulse width (low)
           5.00   actual pulse width
---------------------------------------------------------
           4.95   slack (MET)


PASS: min_pulse_width checks
ALL PASSED
