// Seed: 2877132799
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  always @(*) id_3 <= 1'b0;
  type_6(
      id_1, id_2
  );
  assign id_5 = id_6;
endmodule
