// Seed: 191442701
module module_0 ();
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1
);
  wire id_3;
  struct packed {
    logic id_4;
    logic id_5;
  } id_6;
  module_0 modCall_1 ();
endmodule
module module_2;
  tri1 id_1;
  wire id_2;
  assign id_1 = 1'b0;
  assign {-1, id_1, -1, id_2} = 1;
endmodule
module module_3 (
    input  wor   id_0,
    output tri   id_1,
    input  uwire id_2
);
  module_2 modCall_1 ();
  assign id_1 = 1'b0;
  reg id_4;
  always_comb begin : LABEL_0
    id_4 = id_0;
    id_4 <= "";
  end
  wire id_5;
  wire id_6;
  ;
endmodule
