(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT a) (ADJP (NNP Satisfiability) (NNP Modulo) (NNP Theory) (VBN based)) (NN formulation)) (PP (IN for) (NP (NP (VBG floorplanning)) (PP (IN in) (NP (NNP VLSI) (NNS circuits))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN approach)) (VP (VBZ allows) (S (NP (NP (DT a) (NN number)) (PP (IN of) (NP (JJ fixed) (NNS blocks)))) (VP (TO to) (VP (VB be) (VP (VBN placed) (PP (IN within) (NP (DT a) (JJ layout) (NN region))) (PP (IN without) (S (VP (VP (VBG overlapping)) (CC and) (VP (PP (IN at) (NP (DT the) (JJ same) (NN time))) (VP (VBG minimizing) (NP (NP (DT the) (NN area)) (PP (IN of) (NP (DT the) (NN layout) (NN region)))))))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN approach)) (VP (VBZ is) (VP (VBN extended) (S (VP (TO to) (VP (VB allow) (S (NP (NP (DT a) (NN number)) (PP (IN of) (NP (NP (NP (JJ fixed) (NNS blocks)) (PP (IN with) (NP (NN ability) (S (VP (TO to) (VP (VB rotate))))))) (CC and) (NP (NP (JJ flexible) (NNS blocks)) (PRN (-LRB- -LRB-) (PP (IN with) (NP (JJ variable) (NN width) (CC and) (NN height))) (-RRB- -RRB-)))))) (VP (TO to) (VP (VB be) (VP (VBN placed) (PP (IN within) (NP (DT a) (NN layout))) (PP (IN without) (NP (NN overlap)))))))))))) (. .))
(S (NP (PRP$ Our) (NN target)) (PP (IN in) (NP (DT all) (NNS cases))) (VP (VBZ is) (NP (NP (NN reduction)) (PP (IN in) (NP (NP (NN area)) (VP (VBN occupied) (PP (IN on) (NP (DT a) (NN chip)))))) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (PP (IN of) (NP (NP (JJ vital) (NN importance)) (PP (IN in) (S (VP (VBG obtaining) (NP (DT a) (JJ good) (NN circuit) (NN design)))))))))))) (. .))
(S (NP (NNP Satisfiability) (NNP Modulo) (NNP Theory)) (VP (VBZ combines) (NP (NP (DT the) (NN problem)) (PP (IN of) (NP (NNP Boolean) (NN satisfiability)))) (PP (IN with) (NP (NP (NNS domains)) (PP (JJ such) (IN as) (NP (JJ convex) (NN optimization)))))) (. .))
(S (NP (NNP Satisfiability) (NNP Modulo) (NNP Theory)) (VP (VBZ provides) (NP (NP (DT a) (JJR richer) (NN modeling) (NN language)) (SBAR (IN than) (S (VP (VBZ is) (ADJP (JJ possible)) (PP (IN with) (NP (JJ pure) (NNP Boolean) (NNP SAT) (NN formulas)))))))) (. .))
(S (NP (PRP We)) (VP (VBP have) (VP (VBN conducted) (NP (PRP$ our) (NNS experiments)) (PP (IN on) (NP (NNP MCNC) (CC and) (NNP GSRC) (NN benchmark) (NNS circuits))) (S (VP (TO to) (VP (VB calculate) (NP (NP (NP (DT the) (JJ total) (NN area)) (VP (VBD occupied))) (, ,) (NP (NP (NN amount)) (PP (IN of) (NP (NN deadspace)))) (CC and) (NP (NP (DT the) (JJ total) (NNP CPU) (NN time)) (VP (VBN consumed) (SBAR (IN while) (S (VP (VBG placing) (NP (DT the) (NNS blocks)) (PP (IN without) (S (VP (VBG overlapping))))))))))))))) (. .))
(S (NP (NP (DT The) (NNS results)) (VP (VBD obtained))) (VP (NNS shows) (ADVP (RB clearly)) (SBAR (IN that) (S (NP (NP (DT the) (NN amount)) (PP (IN of) (NP (NP (JJ dead) (NN space)) (CC or) (NP (JJ wasted) (NN space))))) (VP (VBZ is) (VP (VBN reduced) (SBAR (IN if) (S (NP (NN rotation)) (VP (VBZ is) (VP (VBN applied) (PP (TO to) (NP (DT the) (NNS blocks)))))))))))) (. .))
