============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  06:44:57 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-7110 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_decode_opcode_reg[3]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    5200          200     
                                              
             Setup:-    1291                  
       Uncertainty:-     300                  
     Required Time:=    3609                  
      Launch Clock:-     200                  
         Data Path:-   10519                  
             Slack:=   -7110                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  cpu_decode_opcode_reg[3]/CK                  -       -     R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_decode_opcode_reg[3]/Q                   -       CK->Q F     DFFX1          1  34.7   564  2611    2811    (-,-) 
  g10/Y                                        -       A->Y  F     BUFX3          5 234.9   247  1217    4028    (-,-) 
  g20757/Y                                     -       A->Y  R     INVX2          1  82.2   172   432    4461    (-,-) 
  g22885/Y                                     -       B->Y  F     NAND2X3        1  79.6   234   331    4792    (-,-) 
  g77/Y                                        -       A->Y  R     NOR2X3         4 139.4   391   792    5584    (-,-) 
  g20733/Y                                     -       A->Y  F     NAND2X1        1  55.7   332   534    6118    (-,-) 
  g20731/Y                                     -       B->Y  R     NAND2X2        1  81.3   199   520    6638    (-,-) 
  g20823/Y                                     -       A->Y  F     NOR2X3         1  79.0   132   309    6947    (-,-) 
  g92/Y                                        -       B->Y  R     NOR2X3         1  81.7   260   422    7369    (-,-) 
  g90/Y                                        -       A->Y  F     NAND2X3        2 129.2   238   432    7801    (-,-) 
  g89/Y                                        -       A->Y  R     INVX3          2 117.2   163   430    8231    (-,-) 
  g86/Y                                        -       A->Y  F     NOR2X3         1  79.0   124   300    8531    (-,-) 
  g70/Y                                        -       B->Y  R     NOR2X3         1  81.7   257   418    8948    (-,-) 
  g23012/Y                                     -       A->Y  F     NAND2X3        2  86.7   192   358    9306    (-,-) 
  g22874/Y                                     -       B->Y  R     NAND2X2        1  56.9   152   386    9693    (-,-) 
  g57/Y                                        -       B->Y  F     NAND2X2        2  65.2   178   348   10040    (-,-) 
  g51/Y                                        -       A->Y  R     OAI21X1        1  33.0   347   679   10719    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -     R     DFFX1          1     -     -     0   10719    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

