/********************************************************************************************
********************************************************************************************
*                                                                                          *
*  Revision      :  $Id: falcon_api_uc_vars_rdwr_defns.h 1187 2015-10-19 20:35:15Z kirand $ *
*                                                                                          *
*  Description   :  Read/Write macros to Falcon IP's uC RAM's User variables               *
*                                                                                          *
* $Copyright: (c) 2016 Broadcom.
* Broadcom Proprietary and Confidential. All rights reserved.$                                                                    *
*  No portions of this material may be reproduced in any form without                      *
*  the written permission of:                                                              *
*      Broadcom Corporation                                                                *
*      5300 California Avenue                                                              *
*      Irvine, CA  92617                                                                   *
*                                                                                          *
*  All information contained in this document is Broadcom Corporation                      *
*  company private proprietary, and trade secret.                                          *
*                                                                                          *
********************************************************************************************
********************************************************************************************/

/** @file falcon_api_uc_vars_rdwr_defns.h
 * Read/Write macros to Falcon IP's uC RAM's User variables
 */

/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */


#ifndef PHY8806X_TSC_API_UC_VARS_RDWR_DEFNS_H
#define PHY8806X_TSC_API_UC_VARS_RDWR_DEFNS_H

#define __ERR &__err
/************************************/
/*  Serdes IP RAM access functions  */
/************************************/

/* RAM access functions for lane_var_struct variables */
#define rdv_config_word()                                            phy8806x_tsc_rdwl_uc_var(pa, __ERR, 0x0)
#define wrv_config_word(wr_val)                                      phy8806x_tsc_wrwl_uc_var(pa, 0x0, wr_val)
#define rdv_usr_ctrl_retune_after_restart()                          phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x2)
#define wrv_usr_ctrl_retune_after_restart(wr_val)                    phy8806x_tsc_wrbl_uc_var(pa, 0x2, wr_val)
#define rdv_usr_ctrl_clk90_offset_adjust()                           phy8806x_tsc_rdbls_uc_var(pa, __ERR, 0x3)
#define wrv_usr_ctrl_clk90_offset_adjust(wr_val)                     phy8806x_tsc_wrbls_uc_var(pa, 0x3, wr_val)
#define rdv_usr_ctrl_clk90_offset_override()                         phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x4)
#define wrv_usr_ctrl_clk90_offset_override(wr_val)                   phy8806x_tsc_wrbl_uc_var(pa, 0x4, wr_val)
#define rdv_usr_ctrl_lane_event_log_level()                          phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x5)
#define wrv_usr_ctrl_lane_event_log_level(wr_val)                    phy8806x_tsc_wrbl_uc_var(pa, 0x5, wr_val)
#define rdv_usr_ctrl_vertical_threshold_adjust()                     phy8806x_tsc_rdbls_uc_var(pa, __ERR, 0x6)
#define wrv_usr_ctrl_vertical_threshold_adjust(wr_val)               phy8806x_tsc_wrbls_uc_var(pa, 0x6, wr_val)
#define rdv_usr_ctrl_cl93n72_frc_byte()                              phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x7)
#define wrv_usr_ctrl_cl93n72_frc_byte(wr_val)                        phy8806x_tsc_wrbl_uc_var(pa, 0x7, wr_val)
#define rdv_usr_ctrl_disable_startup_functions_word()                phy8806x_tsc_rdwl_uc_var(pa, __ERR, 0x8)
#define wrv_usr_ctrl_disable_startup_functions_word(wr_val)          phy8806x_tsc_wrwl_uc_var(pa, 0x8, wr_val)
#define rdv_usr_ctrl_disable_steady_state_functions_word()           phy8806x_tsc_rdwl_uc_var(pa, __ERR, 0xa)
#define wrv_usr_ctrl_disable_steady_state_functions_word(wr_val)     phy8806x_tsc_wrwl_uc_var(pa, 0xa, wr_val)
#define rdv_usr_ctrl_disable_startup_dfe_functions_byte()            phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0xc)
#define wrv_usr_ctrl_disable_startup_dfe_functions_byte(wr_val)      phy8806x_tsc_wrbl_uc_var(pa, 0xc, wr_val)
#define rdv_usr_ctrl_disable_steady_state_dfe_functions_byte()       phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0xd)
#define wrv_usr_ctrl_disable_steady_state_dfe_functions_byte(wr_val) phy8806x_tsc_wrbl_uc_var(pa, 0xd, wr_val)
#define rdv_usr_sts_restart_counter()                                phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0xe)
#define wrv_usr_sts_restart_counter(wr_val)                          phy8806x_tsc_wrbl_uc_var(pa, 0xe, wr_val)
#define rdv_usr_sts_reset_counter()                                  phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0xf)
#define wrv_usr_sts_reset_counter(wr_val)                            phy8806x_tsc_wrbl_uc_var(pa, 0xf, wr_val)
#define rdv_usr_sts_pmd_lock_counter()                               phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x10)
#define wrv_usr_sts_pmd_lock_counter(wr_val)                         phy8806x_tsc_wrbl_uc_var(pa, 0x10, wr_val)
#define rdv_usr_sts_heye_left()                                      phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x11)
#define wrv_usr_sts_heye_left(wr_val)                                phy8806x_tsc_wrbl_uc_var(pa, 0x11, wr_val)
#define rdv_usr_sts_heye_right()                                     phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x12)
#define wrv_usr_sts_heye_right(wr_val)                               phy8806x_tsc_wrbl_uc_var(pa, 0x12, wr_val)
#define rdv_usr_sts_veye_upper()                                     phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x13)
#define wrv_usr_sts_veye_upper(wr_val)                               phy8806x_tsc_wrbl_uc_var(pa, 0x13, wr_val)
#define rdv_usr_sts_veye_lower()                                     phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x14)
#define wrv_usr_sts_veye_lower(wr_val)                               phy8806x_tsc_wrbl_uc_var(pa, 0x14, wr_val)
#define rdv_usr_sts_micro_stopped()                                  phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x15)
#define wrv_usr_sts_micro_stopped(wr_val)                            phy8806x_tsc_wrbl_uc_var(pa, 0x15, wr_val)
#define rdv_usr_sts_link_time()                                      phy8806x_tsc_rdwl_uc_var(pa, __ERR, 0x16)
#define wrv_usr_sts_link_time(wr_val)                                phy8806x_tsc_wrwl_uc_var(pa, 0x16, wr_val)
#define rdv_usr_diag_status()                                        phy8806x_tsc_rdwl_uc_var(pa, __ERR, 0x18)
#define wrv_usr_diag_status(wr_val)                                  phy8806x_tsc_wrwl_uc_var(pa, 0x18, wr_val)
#define rdv_usr_diag_rd_ptr()                                        phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x1a)
#define wrv_usr_diag_rd_ptr(wr_val)                                  phy8806x_tsc_wrbl_uc_var(pa, 0x1a, wr_val)
#define rdv_usr_diag_mode()                                          phy8806x_tsc_rdbl_uc_var(pa, __ERR, 0x1b)
#define wrv_usr_diag_mode(wr_val)                                    phy8806x_tsc_wrbl_uc_var(pa, 0x1b, wr_val)
#define rdv_usr_main_tap_est()                                       phy8806x_tsc_rdwls_uc_var(pa, __ERR, 0x1c)
#define wrv_usr_main_tap_est(wr_val)                                 phy8806x_tsc_wrwls_uc_var(pa, 0x1c, wr_val)
#define rdv_usr_sts_phase_hoffset()                                  phy8806x_tsc_rdbls_uc_var(pa, __ERR, 0x1e)
#define wrv_usr_sts_phase_hoffset(wr_val)                            phy8806x_tsc_wrbls_uc_var(pa, 0x1e, wr_val)

/* RAM access functions for core_var_struct variables */
#define rdcv_config_word()                                           phy8806x_tsc_rdwc_uc_var(pa, __ERR, 0x0)
#define wrcv_config_word(wr_val)                                     phy8806x_tsc_wrwc_uc_var(pa, 0x0, wr_val)
#define rdcv_temp_frc_val()                                          phy8806x_tsc_rdwc_uc_var(pa, __ERR, 0x2)
#define wrcv_temp_frc_val(wr_val)                                    phy8806x_tsc_wrwc_uc_var(pa, 0x2, wr_val)
#define rdcv_common_ucode_version()                                  phy8806x_tsc_rdwc_uc_var(pa, __ERR, 0x4)
#define wrcv_common_ucode_version(wr_val)                            phy8806x_tsc_wrwc_uc_var(pa, 0x4, wr_val)
#define rdcv_avg_tmon_reg13bit()                                     phy8806x_tsc_rdwc_uc_var(pa, __ERR, 0x6)
#define wrcv_avg_tmon_reg13bit(wr_val)                               phy8806x_tsc_wrwc_uc_var(pa, 0x6, wr_val)
#define rdcv_trace_mem_rd_idx()                                      phy8806x_tsc_rdwc_uc_var(pa, __ERR, 0x8)
#define wrcv_trace_mem_rd_idx(wr_val)                                phy8806x_tsc_wrwc_uc_var(pa, 0x8, wr_val)
#define rdcv_trace_mem_wr_idx()                                      phy8806x_tsc_rdwc_uc_var(pa, __ERR, 0xa)
#define wrcv_trace_mem_wr_idx(wr_val)                                phy8806x_tsc_wrwc_uc_var(pa, 0xa, wr_val)
#define rdcv_temp_idx()                                              phy8806x_tsc_rdbc_uc_var(pa, __ERR, 0xc)
#define wrcv_temp_idx(wr_val)                                        phy8806x_tsc_wrbc_uc_var(pa, 0xc, wr_val)
#define rdcv_usr_ctrl_core_event_log_level()                         phy8806x_tsc_rdbc_uc_var(pa, __ERR, 0xd)
#define wrcv_usr_ctrl_core_event_log_level(wr_val)                   phy8806x_tsc_wrbc_uc_var(pa, 0xd, wr_val)
#define rdcv_common_ucode_minor_version()                            phy8806x_tsc_rdbc_uc_var(pa, __ERR, 0xe)
#define wrcv_common_ucode_minor_version(wr_val)                      phy8806x_tsc_wrbc_uc_var(pa, 0xe, wr_val)
#define rdcv_afe_hardware_version()                                  phy8806x_tsc_rdbc_uc_var(pa, __ERR, 0xf)
#define wrcv_afe_hardware_version(wr_val)                            phy8806x_tsc_wrbc_uc_var(pa, 0xf, wr_val)
#define rdcv_status_byte()                                           phy8806x_tsc_rdbc_uc_var(pa, __ERR, 0x10)
#define wrcv_status_byte(wr_val)                                     phy8806x_tsc_wrbc_uc_var(pa, 0x10, wr_val)
#define rdcv_diag_max_time_control()                                 phy8806x_tsc_rdbc_uc_var(pa, __ERR, 0x11)
#define wrcv_diag_max_time_control(wr_val)                           phy8806x_tsc_wrbc_uc_var(pa, 0x11, wr_val)
#define rdcv_diag_max_err_control()                                  phy8806x_tsc_rdbc_uc_var(pa, __ERR, 0x12)
#define wrcv_diag_max_err_control(wr_val)                            phy8806x_tsc_wrbc_uc_var(pa, 0x12, wr_val)
#define rdcv_misc_ctrl_byte()                                        phy8806x_tsc_rdbc_uc_var(pa, __ERR, 0x13)
#define wrcv_misc_ctrl_byte(wr_val)                                  phy8806x_tsc_wrbc_uc_var(pa, 0x13, wr_val)
#define rdcv_config_pll1_word()                                      phy8806x_tsc_rdwc_uc_var(pa, __ERR, 0x14)
#define wrcv_config_pll1_word(wr_val)                                phy8806x_tsc_wrwc_uc_var(pa, 0x14, wr_val)

#endif
