<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p660" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_660{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_660{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_660{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_660{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_660{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.58px;}
#t6_660{left:96px;bottom:1017px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t7_660{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t8_660{left:96px;bottom:965px;}
#t9_660{left:124px;bottom:965px;letter-spacing:0.17px;}
#ta_660{left:181px;bottom:965px;letter-spacing:0.17px;}
#tb_660{left:214px;bottom:965px;letter-spacing:0.12px;word-spacing:0.19px;}
#tc_660{left:296px;bottom:965px;letter-spacing:0.13px;word-spacing:0.13px;}
#td_660{left:124px;bottom:944px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_660{left:96px;bottom:916px;}
#tf_660{left:124px;bottom:916px;letter-spacing:-0.39px;}
#tg_660{left:167px;bottom:916px;letter-spacing:0.12px;}
#th_660{left:200px;bottom:916px;letter-spacing:0.12px;word-spacing:0.19px;}
#ti_660{left:266px;bottom:916px;letter-spacing:0.13px;word-spacing:0.17px;}
#tj_660{left:124px;bottom:895px;letter-spacing:0.12px;word-spacing:-0.72px;}
#tk_660{left:124px;bottom:873px;letter-spacing:0.13px;word-spacing:1.52px;}
#tl_660{left:124px;bottom:852px;letter-spacing:0.13px;}
#tm_660{left:96px;bottom:824px;}
#tn_660{left:124px;bottom:824px;letter-spacing:0.14px;}
#to_660{left:184px;bottom:824px;letter-spacing:0.12px;}
#tp_660{left:219px;bottom:824px;letter-spacing:0.12px;word-spacing:2.29px;}
#tq_660{left:305px;bottom:824px;letter-spacing:0.14px;word-spacing:2.29px;}
#tr_660{left:124px;bottom:803px;letter-spacing:0.13px;word-spacing:2.78px;}
#ts_660{left:124px;bottom:782px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_660{left:96px;bottom:746px;letter-spacing:0.12px;word-spacing:-0.19px;}
#tu_660{left:177px;bottom:746px;}
#tv_660{left:183px;bottom:746px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tw_660{left:96px;bottom:725px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tx_660{left:96px;bottom:704px;letter-spacing:0.09px;word-spacing:-0.46px;}
#ty_660{left:96px;bottom:682px;letter-spacing:0.09px;word-spacing:-0.43px;}
#tz_660{left:96px;bottom:661px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t10_660{left:96px;bottom:626px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t11_660{left:787px;bottom:626px;}
#t12_660{left:793px;bottom:626px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t13_660{left:96px;bottom:604px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t14_660{left:96px;bottom:583px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t15_660{left:96px;bottom:562px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t16_660{left:96px;bottom:540px;letter-spacing:0.13px;}
#t17_660{left:96px;bottom:504px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t18_660{left:272px;bottom:503px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t19_660{left:96px;bottom:482px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t1a_660{left:96px;bottom:460px;letter-spacing:0.13px;word-spacing:-1.05px;}
#t1b_660{left:96px;bottom:439px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1c_660{left:96px;bottom:417px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1d_660{left:96px;bottom:396px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t1e_660{left:96px;bottom:375px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t1f_660{left:96px;bottom:353px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1g_660{left:96px;bottom:332px;letter-spacing:0.13px;}
#t1h_660{left:96px;bottom:297px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1i_660{left:96px;bottom:275px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1j_660{left:96px;bottom:254px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1k_660{left:96px;bottom:218px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_660{left:289px;bottom:217px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1m_660{left:96px;bottom:195px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1n_660{left:96px;bottom:174px;letter-spacing:0.13px;word-spacing:-0.57px;}
#t1o_660{left:96px;bottom:153px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1p_660{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_660{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_660{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_660{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_660{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_660{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_660{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_660{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_660{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts660" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg660Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg660" style="-webkit-user-select: none;"><object width="935" height="1210" data="660/660.svg" type="image/svg+xml" id="pdf660" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_660" class="t s1_660">205 </span><span id="t2_660" class="t s2_660">Memory System </span>
<span id="t3_660" class="t s1_660">AMD64 Technology </span><span id="t4_660" class="t s1_660">24593—Rev. 3.41—June 2023 </span>
<span id="t5_660" class="t s3_660">The cache is accessed using the physical address of the data or instruction being referenced. To access </span>
<span id="t6_660" class="t s3_660">data within a cache line, the physical address is used to select the set, way, and byte from the cache. </span>
<span id="t7_660" class="t s3_660">This is accomplished by dividing the physical address into the following three fields: </span>
<span id="t8_660" class="t s4_660">• </span><span id="t9_660" class="t s5_660">Index—</span><span id="ta_660" class="t s3_660">The </span><span id="tb_660" class="t s5_660">index field </span><span id="tc_660" class="t s3_660">selects the cache set (row) to be examined for a hit. All cache lines within </span>
<span id="td_660" class="t s3_660">the set (one from each way) are selected by the index field. </span>
<span id="te_660" class="t s4_660">• </span><span id="tf_660" class="t s5_660">Tag—</span><span id="tg_660" class="t s3_660">The </span><span id="th_660" class="t s5_660">tag field </span><span id="ti_660" class="t s3_660">is used to select a specific cache line from the cache set. The physical-address </span>
<span id="tj_660" class="t s3_660">tag field is compared with each cache-line tag in the set. If a match is found, a cache hit is signaled, </span>
<span id="tk_660" class="t s3_660">and the appropriate cache line is selected from the set. If a match is not found, a cache miss is </span>
<span id="tl_660" class="t s3_660">signaled. </span>
<span id="tm_660" class="t s4_660">• </span><span id="tn_660" class="t s5_660">Offset—</span><span id="to_660" class="t s3_660">The </span><span id="tp_660" class="t s5_660">offset field </span><span id="tq_660" class="t s3_660">points to the first byte in the cache line corresponding to the memory </span>
<span id="tr_660" class="t s3_660">reference. The referenced data or instruction value is read from (or written to, in the case of </span>
<span id="ts_660" class="t s3_660">memory writes) the selected cache line starting at the location selected by the offset field. </span>
<span id="tt_660" class="t s3_660">In Figure 7</span><span id="tu_660" class="t s6_660">-</span><span id="tv_660" class="t s3_660">3 on page 204, the physical-address index field is shown selecting Set 2 from the cache. </span>
<span id="tw_660" class="t s3_660">The tag entry for each cache line in the set is compared with the physical-address tag field. The tag </span>
<span id="tx_660" class="t s3_660">entry for Way 1 matches the physical-address tag field, so the cache-line data for Set 2, Way 1 is </span>
<span id="ty_660" class="t s3_660">selected using the n:1 multiplexer. Finally, the physical-address offset field is used to point to the first </span>
<span id="tz_660" class="t s3_660">byte of the referenced data (or instruction) in the selected cache line. </span>
<span id="t10_660" class="t s3_660">Cache lines can contain other information in addition to the data and tags, as shown in Figure 7</span><span id="t11_660" class="t s6_660">-</span><span id="t12_660" class="t s3_660">3 on </span>
<span id="t13_660" class="t s3_660">page 204. MOESI state and the state bits associated with the cache-replacement algorithm are typical </span>
<span id="t14_660" class="t s3_660">pieces of information kept with the cache line. Instruction caches can also contain pre-decode or </span>
<span id="t15_660" class="t s3_660">branch-prediction information. The type of information stored with the cache line is implementation </span>
<span id="t16_660" class="t s3_660">dependent. </span>
<span id="t17_660" class="t s7_660">Self-Modifying Code. </span><span id="t18_660" class="t s3_660">Software that stores into its own pending instruction stream with the intent of </span>
<span id="t19_660" class="t s3_660">then executing the modified instructions is classified as self-modifying code. To support self- </span>
<span id="t1a_660" class="t s3_660">modifying code, AMD64 processors will flush any lines from the instruction cache that such stores hit, </span>
<span id="t1b_660" class="t s3_660">and will additionally check whether an instruction being modified is already in decode or execution </span>
<span id="t1c_660" class="t s3_660">behind the store instruction. If so, it will flush the pipeline and restart instruction fetch to acquire and </span>
<span id="t1d_660" class="t s3_660">re-decode the updated instruction bytes. No special action is needed by software for such updates to be </span>
<span id="t1e_660" class="t s3_660">immediately recognized. As with cache coherency, the check for instructions that are in flight is </span>
<span id="t1f_660" class="t s3_660">performed using physical addresses to avoid aliasing issues that could arise with virtual (linear) </span>
<span id="t1g_660" class="t s3_660">addresses. </span>
<span id="t1h_660" class="t s3_660">When the modified bytes are in cacheable memory, the data cache may retain a copy of the modified </span>
<span id="t1i_660" class="t s3_660">cache line in a shared state, and the instruction cache refill may be satisfied from any suitable place in </span>
<span id="t1j_660" class="t s3_660">the memory hierarchy in a model-dependent manner that maintains cache coherency. </span>
<span id="t1k_660" class="t s7_660">Cross-Modifying Code. </span><span id="t1l_660" class="t s3_660">Software that stores into the active instruction stream of another executing </span>
<span id="t1m_660" class="t s3_660">thread with the intent that the other thread subsequently execute the modified instruction stream is </span>
<span id="t1n_660" class="t s3_660">classified as cross-modifying code. There are two approaches to consider: asynchronous modification </span>
<span id="t1o_660" class="t s3_660">and synchronous modification. </span>
<span id="t1p_660" class="t s8_660">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
