// Seed: 51693624
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_6;
  assign id_6 = 1 == (1 == id_6 || 1);
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  wire id_4
);
  wire id_6;
  assign id_2 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
  assign modCall_1.type_7 = 0;
endmodule
