[dumpfile] "clock_fallback.testbench.vcd"
[savefile] "clock_fallback__testbench.gtkw"
[timestart] 0
[size] 1728 1051
[pos] -1 -1
*-31.754768 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 200
[signals_width] 300
[sst_expanded] 1
[sst_vpaned_height] 300
@28
clock_fallback__testbench.resetn
clock_fallback__testbench.priority_clock
clock_fallback__testbench.fallback_clock
clock_fallback__testbench.clock_out
[pattern_trace] 1
[pattern_trace] 0
