/// Auto-generated register definitions for DPORT
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::espressif::esp32::dport {

// ============================================================================
// DPORT - DPORT Peripheral
// Base Address: 0x3FF00000
// ============================================================================

/// DPORT Register Structure
struct DPORT_Registers {
    /// PRO_BOOT_REMAP_CTRL
    /// Offset: 0x0000
    volatile uint32_t PRO_BOOT_REMAP_CTRL;

    /// APP_BOOT_REMAP_CTRL
    /// Offset: 0x0004
    volatile uint32_t APP_BOOT_REMAP_CTRL;

    /// ACCESS_CHECK
    /// Offset: 0x0008
    volatile uint32_t ACCESS_CHECK;

    /// PRO_DPORT_APB_MASK0
    /// Offset: 0x000C
    volatile uint32_t PRO_DPORT_APB_MASK0;

    /// PRO_DPORT_APB_MASK1
    /// Offset: 0x0010
    volatile uint32_t PRO_DPORT_APB_MASK1;

    /// APP_DPORT_APB_MASK0
    /// Offset: 0x0014
    volatile uint32_t APP_DPORT_APB_MASK0;

    /// APP_DPORT_APB_MASK1
    /// Offset: 0x0018
    volatile uint32_t APP_DPORT_APB_MASK1;

    /// PERI_CLK_EN
    /// Offset: 0x001C
    volatile uint32_t PERI_CLK_EN;

    /// PERI_RST_EN
    /// Offset: 0x0020
    volatile uint32_t PERI_RST_EN;

    /// WIFI_BB_CFG
    /// Offset: 0x0024
    volatile uint32_t WIFI_BB_CFG;

    /// WIFI_BB_CFG_2
    /// Offset: 0x0028
    volatile uint32_t WIFI_BB_CFG_2;

    /// APPCPU_CTRL_A
    /// Offset: 0x002C
    /// Reset value: 0x00000001
    volatile uint32_t APPCPU_CTRL_A;

    /// APPCPU_CTRL_B
    /// Offset: 0x0030
    volatile uint32_t APPCPU_CTRL_B;

    /// APPCPU_CTRL_C
    /// Offset: 0x0034
    volatile uint32_t APPCPU_CTRL_C;

    /// APPCPU_CTRL_D
    /// Offset: 0x0038
    volatile uint32_t APPCPU_CTRL_D;

    /// CPU_PER_CONF
    /// Offset: 0x003C
    volatile uint32_t CPU_PER_CONF;

    /// PRO_CACHE_CTRL
    /// Offset: 0x0040
    /// Reset value: 0x00000010
    volatile uint32_t PRO_CACHE_CTRL;

    /// PRO_CACHE_CTRL1
    /// Offset: 0x0044
    /// Reset value: 0x000008FF
    volatile uint32_t PRO_CACHE_CTRL1;

    /// PRO_CACHE_LOCK_0_ADDR
    /// Offset: 0x0048
    volatile uint32_t PRO_CACHE_LOCK_0_ADDR;

    /// PRO_CACHE_LOCK_1_ADDR
    /// Offset: 0x004C
    volatile uint32_t PRO_CACHE_LOCK_1_ADDR;

    /// PRO_CACHE_LOCK_2_ADDR
    /// Offset: 0x0050
    volatile uint32_t PRO_CACHE_LOCK_2_ADDR;

    /// PRO_CACHE_LOCK_3_ADDR
    /// Offset: 0x0054
    volatile uint32_t PRO_CACHE_LOCK_3_ADDR;

    /// APP_CACHE_CTRL
    /// Offset: 0x0058
    /// Reset value: 0x00000010
    volatile uint32_t APP_CACHE_CTRL;

    /// APP_CACHE_CTRL1
    /// Offset: 0x005C
    /// Reset value: 0x000008FF
    volatile uint32_t APP_CACHE_CTRL1;

    /// APP_CACHE_LOCK_0_ADDR
    /// Offset: 0x0060
    volatile uint32_t APP_CACHE_LOCK_0_ADDR;

    /// APP_CACHE_LOCK_1_ADDR
    /// Offset: 0x0064
    volatile uint32_t APP_CACHE_LOCK_1_ADDR;

    /// APP_CACHE_LOCK_2_ADDR
    /// Offset: 0x0068
    volatile uint32_t APP_CACHE_LOCK_2_ADDR;

    /// APP_CACHE_LOCK_3_ADDR
    /// Offset: 0x006C
    volatile uint32_t APP_CACHE_LOCK_3_ADDR;

    /// TRACEMEM_MUX_MODE
    /// Offset: 0x0070
    volatile uint32_t TRACEMEM_MUX_MODE;

    /// PRO_TRACEMEM_ENA
    /// Offset: 0x0074
    volatile uint32_t PRO_TRACEMEM_ENA;

    /// APP_TRACEMEM_ENA
    /// Offset: 0x0078
    volatile uint32_t APP_TRACEMEM_ENA;

    /// CACHE_MUX_MODE
    /// Offset: 0x007C
    volatile uint32_t CACHE_MUX_MODE;

    /// IMMU_PAGE_MODE
    /// Offset: 0x0080
    volatile uint32_t IMMU_PAGE_MODE;

    /// DMMU_PAGE_MODE
    /// Offset: 0x0084
    volatile uint32_t DMMU_PAGE_MODE;

    /// ROM_MPU_ENA
    /// Offset: 0x0088
    volatile uint32_t ROM_MPU_ENA;

    /// MEM_PD_MASK
    /// Offset: 0x008C
    /// Reset value: 0x00000001
    volatile uint32_t MEM_PD_MASK;

    /// ROM_PD_CTRL
    /// Offset: 0x0090
    volatile uint32_t ROM_PD_CTRL;

    /// ROM_FO_CTRL
    /// Offset: 0x0094
    /// Reset value: 0x00000003
    volatile uint32_t ROM_FO_CTRL;

    /// SRAM_PD_CTRL_0
    /// Offset: 0x0098
    volatile uint32_t SRAM_PD_CTRL_0;

    /// SRAM_PD_CTRL_1
    /// Offset: 0x009C
    volatile uint32_t SRAM_PD_CTRL_1;

    /// SRAM_FO_CTRL_0
    /// Offset: 0x00A0
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t SRAM_FO_CTRL_0;

    /// SRAM_FO_CTRL_1
    /// Offset: 0x00A4
    /// Reset value: 0x00000001
    volatile uint32_t SRAM_FO_CTRL_1;

    /// IRAM_DRAM_AHB_SEL
    /// Offset: 0x00A8
    volatile uint32_t IRAM_DRAM_AHB_SEL;

    /// TAG_FO_CTRL
    /// Offset: 0x00AC
    /// Reset value: 0x00000101
    volatile uint32_t TAG_FO_CTRL;

    /// AHB_LITE_MASK
    /// Offset: 0x00B0
    volatile uint32_t AHB_LITE_MASK;

    /// AHB_MPU_TABLE_0
    /// Offset: 0x00B4
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t AHB_MPU_TABLE_0;

    /// AHB_MPU_TABLE_1
    /// Offset: 0x00B8
    /// Reset value: 0x000001FF
    volatile uint32_t AHB_MPU_TABLE_1;

    /// HOST_INF_SEL
    /// Offset: 0x00BC
    volatile uint32_t HOST_INF_SEL;

    /// PERIP_CLK_EN
    /// Offset: 0x00C0
    /// Reset value: 0xF9C1E06F
    volatile uint32_t PERIP_CLK_EN;

    /// PERIP_RST_EN
    /// Offset: 0x00C4
    volatile uint32_t PERIP_RST_EN;

    /// SLAVE_SPI_CONFIG
    /// Offset: 0x00C8
    volatile uint32_t SLAVE_SPI_CONFIG;

    /// WIFI_CLK_EN
    /// Offset: 0x00CC
    /// Reset value: 0xFFFCE030
    volatile uint32_t WIFI_CLK_EN;

    /// CORE_RST_EN
    /// Offset: 0x00D0
    volatile uint32_t CORE_RST_EN;

    /// BT_LPCK_DIV_INT
    /// Offset: 0x00D4
    /// Reset value: 0x000000FF
    volatile uint32_t BT_LPCK_DIV_INT;

    /// BT_LPCK_DIV_FRAC
    /// Offset: 0x00D8
    /// Reset value: 0x02001001
    volatile uint32_t BT_LPCK_DIV_FRAC;

    /// CPU_INTR_FROM_CPU_0
    /// Offset: 0x00DC
    volatile uint32_t CPU_INTR_FROM_CPU_0;

    /// CPU_INTR_FROM_CPU_1
    /// Offset: 0x00E0
    volatile uint32_t CPU_INTR_FROM_CPU_1;

    /// CPU_INTR_FROM_CPU_2
    /// Offset: 0x00E4
    volatile uint32_t CPU_INTR_FROM_CPU_2;

    /// CPU_INTR_FROM_CPU_3
    /// Offset: 0x00E8
    volatile uint32_t CPU_INTR_FROM_CPU_3;

    /// PRO_INTR_STATUS_0
    /// Offset: 0x00EC
    volatile uint32_t PRO_INTR_STATUS_0;

    /// PRO_INTR_STATUS_1
    /// Offset: 0x00F0
    volatile uint32_t PRO_INTR_STATUS_1;

    /// PRO_INTR_STATUS_2
    /// Offset: 0x00F4
    volatile uint32_t PRO_INTR_STATUS_2;

    /// APP_INTR_STATUS_0
    /// Offset: 0x00F8
    volatile uint32_t APP_INTR_STATUS_0;

    /// APP_INTR_STATUS_1
    /// Offset: 0x00FC
    volatile uint32_t APP_INTR_STATUS_1;

    /// APP_INTR_STATUS_2
    /// Offset: 0x0100
    volatile uint32_t APP_INTR_STATUS_2;

    /// PRO_MAC_INTR_MAP
    /// Offset: 0x0104
    /// Reset value: 0x00000010
    volatile uint32_t PRO_MAC_INTR_MAP;

    /// PRO_MAC_NMI_MAP
    /// Offset: 0x0108
    /// Reset value: 0x00000010
    volatile uint32_t PRO_MAC_NMI_MAP;

    /// PRO_BB_INT_MAP
    /// Offset: 0x010C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_BB_INT_MAP;

    /// PRO_BT_MAC_INT_MAP
    /// Offset: 0x0110
    /// Reset value: 0x00000010
    volatile uint32_t PRO_BT_MAC_INT_MAP;

    /// PRO_BT_BB_INT_MAP
    /// Offset: 0x0114
    /// Reset value: 0x00000010
    volatile uint32_t PRO_BT_BB_INT_MAP;

    /// PRO_BT_BB_NMI_MAP
    /// Offset: 0x0118
    /// Reset value: 0x00000010
    volatile uint32_t PRO_BT_BB_NMI_MAP;

    /// PRO_RWBT_IRQ_MAP
    /// Offset: 0x011C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_RWBT_IRQ_MAP;

    /// PRO_RWBLE_IRQ_MAP
    /// Offset: 0x0120
    /// Reset value: 0x00000010
    volatile uint32_t PRO_RWBLE_IRQ_MAP;

    /// PRO_RWBT_NMI_MAP
    /// Offset: 0x0124
    /// Reset value: 0x00000010
    volatile uint32_t PRO_RWBT_NMI_MAP;

    /// PRO_RWBLE_NMI_MAP
    /// Offset: 0x0128
    /// Reset value: 0x00000010
    volatile uint32_t PRO_RWBLE_NMI_MAP;

    /// PRO_SLC0_INTR_MAP
    /// Offset: 0x012C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SLC0_INTR_MAP;

    /// PRO_SLC1_INTR_MAP
    /// Offset: 0x0130
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SLC1_INTR_MAP;

    /// PRO_UHCI0_INTR_MAP
    /// Offset: 0x0134
    /// Reset value: 0x00000010
    volatile uint32_t PRO_UHCI0_INTR_MAP;

    /// PRO_UHCI1_INTR_MAP
    /// Offset: 0x0138
    /// Reset value: 0x00000010
    volatile uint32_t PRO_UHCI1_INTR_MAP;

    /// PRO_TG_T0_LEVEL_INT_MAP
    /// Offset: 0x013C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG_T0_LEVEL_INT_MAP;

    /// PRO_TG_T1_LEVEL_INT_MAP
    /// Offset: 0x0140
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG_T1_LEVEL_INT_MAP;

    /// PRO_TG_WDT_LEVEL_INT_MAP
    /// Offset: 0x0144
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG_WDT_LEVEL_INT_MAP;

    /// PRO_TG_LACT_LEVEL_INT_MAP
    /// Offset: 0x0148
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG_LACT_LEVEL_INT_MAP;

    /// PRO_TG1_T0_LEVEL_INT_MAP
    /// Offset: 0x014C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG1_T0_LEVEL_INT_MAP;

    /// PRO_TG1_T1_LEVEL_INT_MAP
    /// Offset: 0x0150
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG1_T1_LEVEL_INT_MAP;

    /// PRO_TG1_WDT_LEVEL_INT_MAP
    /// Offset: 0x0154
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG1_WDT_LEVEL_INT_MAP;

    /// PRO_TG1_LACT_LEVEL_INT_MAP
    /// Offset: 0x0158
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG1_LACT_LEVEL_INT_MAP;

    /// PRO_GPIO_INTERRUPT_MAP
    /// Offset: 0x015C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_GPIO_INTERRUPT_MAP;

    /// PRO_GPIO_INTERRUPT_NMI_MAP
    /// Offset: 0x0160
    /// Reset value: 0x00000010
    volatile uint32_t PRO_GPIO_INTERRUPT_NMI_MAP;

    /// PRO_CPU_INTR_FROM_CPU_0_MAP
    /// Offset: 0x0164
    /// Reset value: 0x00000010
    volatile uint32_t PRO_CPU_INTR_FROM_CPU_0_MAP;

    /// PRO_CPU_INTR_FROM_CPU_1_MAP
    /// Offset: 0x0168
    /// Reset value: 0x00000010
    volatile uint32_t PRO_CPU_INTR_FROM_CPU_1_MAP;

    /// PRO_CPU_INTR_FROM_CPU_2_MAP
    /// Offset: 0x016C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_CPU_INTR_FROM_CPU_2_MAP;

    /// PRO_CPU_INTR_FROM_CPU_3_MAP
    /// Offset: 0x0170
    /// Reset value: 0x00000010
    volatile uint32_t PRO_CPU_INTR_FROM_CPU_3_MAP;

    /// PRO_SPI_INTR_0_MAP
    /// Offset: 0x0174
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SPI_INTR_0_MAP;

    /// PRO_SPI_INTR_1_MAP
    /// Offset: 0x0178
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SPI_INTR_1_MAP;

    /// PRO_SPI_INTR_2_MAP
    /// Offset: 0x017C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SPI_INTR_2_MAP;

    /// PRO_SPI_INTR_3_MAP
    /// Offset: 0x0180
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SPI_INTR_3_MAP;

    /// PRO_I2S0_INT_MAP
    /// Offset: 0x0184
    /// Reset value: 0x00000010
    volatile uint32_t PRO_I2S0_INT_MAP;

    /// PRO_I2S1_INT_MAP
    /// Offset: 0x0188
    /// Reset value: 0x00000010
    volatile uint32_t PRO_I2S1_INT_MAP;

    /// PRO_UART_INTR_MAP
    /// Offset: 0x018C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_UART_INTR_MAP;

    /// PRO_UART1_INTR_MAP
    /// Offset: 0x0190
    /// Reset value: 0x00000010
    volatile uint32_t PRO_UART1_INTR_MAP;

    /// PRO_UART2_INTR_MAP
    /// Offset: 0x0194
    /// Reset value: 0x00000010
    volatile uint32_t PRO_UART2_INTR_MAP;

    /// PRO_SDIO_HOST_INTERRUPT_MAP
    /// Offset: 0x0198
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SDIO_HOST_INTERRUPT_MAP;

    /// PRO_EMAC_INT_MAP
    /// Offset: 0x019C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_EMAC_INT_MAP;

    /// PRO_PWM0_INTR_MAP
    /// Offset: 0x01A0
    /// Reset value: 0x00000010
    volatile uint32_t PRO_PWM0_INTR_MAP;

    /// PRO_PWM1_INTR_MAP
    /// Offset: 0x01A4
    /// Reset value: 0x00000010
    volatile uint32_t PRO_PWM1_INTR_MAP;

    /// PRO_PWM2_INTR_MAP
    /// Offset: 0x01A8
    /// Reset value: 0x00000010
    volatile uint32_t PRO_PWM2_INTR_MAP;

    /// PRO_PWM3_INTR_MAP
    /// Offset: 0x01AC
    /// Reset value: 0x00000010
    volatile uint32_t PRO_PWM3_INTR_MAP;

    /// PRO_LEDC_INT_MAP
    /// Offset: 0x01B0
    /// Reset value: 0x00000010
    volatile uint32_t PRO_LEDC_INT_MAP;

    /// PRO_EFUSE_INT_MAP
    /// Offset: 0x01B4
    /// Reset value: 0x00000010
    volatile uint32_t PRO_EFUSE_INT_MAP;

    /// PRO_CAN_INT_MAP
    /// Offset: 0x01B8
    /// Reset value: 0x00000010
    volatile uint32_t PRO_CAN_INT_MAP;

    /// PRO_RTC_CORE_INTR_MAP
    /// Offset: 0x01BC
    /// Reset value: 0x00000010
    volatile uint32_t PRO_RTC_CORE_INTR_MAP;

    /// PRO_RMT_INTR_MAP
    /// Offset: 0x01C0
    /// Reset value: 0x00000010
    volatile uint32_t PRO_RMT_INTR_MAP;

    /// PRO_PCNT_INTR_MAP
    /// Offset: 0x01C4
    /// Reset value: 0x00000010
    volatile uint32_t PRO_PCNT_INTR_MAP;

    /// PRO_I2C_EXT0_INTR_MAP
    /// Offset: 0x01C8
    /// Reset value: 0x00000010
    volatile uint32_t PRO_I2C_EXT0_INTR_MAP;

    /// PRO_I2C_EXT1_INTR_MAP
    /// Offset: 0x01CC
    /// Reset value: 0x00000010
    volatile uint32_t PRO_I2C_EXT1_INTR_MAP;

    /// PRO_RSA_INTR_MAP
    /// Offset: 0x01D0
    /// Reset value: 0x00000010
    volatile uint32_t PRO_RSA_INTR_MAP;

    /// PRO_SPI1_DMA_INT_MAP
    /// Offset: 0x01D4
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SPI1_DMA_INT_MAP;

    /// PRO_SPI2_DMA_INT_MAP
    /// Offset: 0x01D8
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SPI2_DMA_INT_MAP;

    /// PRO_SPI3_DMA_INT_MAP
    /// Offset: 0x01DC
    /// Reset value: 0x00000010
    volatile uint32_t PRO_SPI3_DMA_INT_MAP;

    /// PRO_WDG_INT_MAP
    /// Offset: 0x01E0
    /// Reset value: 0x00000010
    volatile uint32_t PRO_WDG_INT_MAP;

    /// PRO_TIMER_INT1_MAP
    /// Offset: 0x01E4
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TIMER_INT1_MAP;

    /// PRO_TIMER_INT2_MAP
    /// Offset: 0x01E8
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TIMER_INT2_MAP;

    /// PRO_TG_T0_EDGE_INT_MAP
    /// Offset: 0x01EC
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG_T0_EDGE_INT_MAP;

    /// PRO_TG_T1_EDGE_INT_MAP
    /// Offset: 0x01F0
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG_T1_EDGE_INT_MAP;

    /// PRO_TG_WDT_EDGE_INT_MAP
    /// Offset: 0x01F4
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG_WDT_EDGE_INT_MAP;

    /// PRO_TG_LACT_EDGE_INT_MAP
    /// Offset: 0x01F8
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG_LACT_EDGE_INT_MAP;

    /// PRO_TG1_T0_EDGE_INT_MAP
    /// Offset: 0x01FC
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG1_T0_EDGE_INT_MAP;

    /// PRO_TG1_T1_EDGE_INT_MAP
    /// Offset: 0x0200
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG1_T1_EDGE_INT_MAP;

    /// PRO_TG1_WDT_EDGE_INT_MAP
    /// Offset: 0x0204
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG1_WDT_EDGE_INT_MAP;

    /// PRO_TG1_LACT_EDGE_INT_MAP
    /// Offset: 0x0208
    /// Reset value: 0x00000010
    volatile uint32_t PRO_TG1_LACT_EDGE_INT_MAP;

    /// PRO_MMU_IA_INT_MAP
    /// Offset: 0x020C
    /// Reset value: 0x00000010
    volatile uint32_t PRO_MMU_IA_INT_MAP;

    /// PRO_MPU_IA_INT_MAP
    /// Offset: 0x0210
    /// Reset value: 0x00000010
    volatile uint32_t PRO_MPU_IA_INT_MAP;

    /// PRO_CACHE_IA_INT_MAP
    /// Offset: 0x0214
    /// Reset value: 0x00000010
    volatile uint32_t PRO_CACHE_IA_INT_MAP;

    /// APP_MAC_INTR_MAP
    /// Offset: 0x0218
    /// Reset value: 0x00000010
    volatile uint32_t APP_MAC_INTR_MAP;

    /// APP_MAC_NMI_MAP
    /// Offset: 0x021C
    /// Reset value: 0x00000010
    volatile uint32_t APP_MAC_NMI_MAP;

    /// APP_BB_INT_MAP
    /// Offset: 0x0220
    /// Reset value: 0x00000010
    volatile uint32_t APP_BB_INT_MAP;

    /// APP_BT_MAC_INT_MAP
    /// Offset: 0x0224
    /// Reset value: 0x00000010
    volatile uint32_t APP_BT_MAC_INT_MAP;

    /// APP_BT_BB_INT_MAP
    /// Offset: 0x0228
    /// Reset value: 0x00000010
    volatile uint32_t APP_BT_BB_INT_MAP;

    /// APP_BT_BB_NMI_MAP
    /// Offset: 0x022C
    /// Reset value: 0x00000010
    volatile uint32_t APP_BT_BB_NMI_MAP;

    /// APP_RWBT_IRQ_MAP
    /// Offset: 0x0230
    /// Reset value: 0x00000010
    volatile uint32_t APP_RWBT_IRQ_MAP;

    /// APP_RWBLE_IRQ_MAP
    /// Offset: 0x0234
    /// Reset value: 0x00000010
    volatile uint32_t APP_RWBLE_IRQ_MAP;

    /// APP_RWBT_NMI_MAP
    /// Offset: 0x0238
    /// Reset value: 0x00000010
    volatile uint32_t APP_RWBT_NMI_MAP;

    /// APP_RWBLE_NMI_MAP
    /// Offset: 0x023C
    /// Reset value: 0x00000010
    volatile uint32_t APP_RWBLE_NMI_MAP;

    /// APP_SLC0_INTR_MAP
    /// Offset: 0x0240
    /// Reset value: 0x00000010
    volatile uint32_t APP_SLC0_INTR_MAP;

    /// APP_SLC1_INTR_MAP
    /// Offset: 0x0244
    /// Reset value: 0x00000010
    volatile uint32_t APP_SLC1_INTR_MAP;

    /// APP_UHCI0_INTR_MAP
    /// Offset: 0x0248
    /// Reset value: 0x00000010
    volatile uint32_t APP_UHCI0_INTR_MAP;

    /// APP_UHCI1_INTR_MAP
    /// Offset: 0x024C
    /// Reset value: 0x00000010
    volatile uint32_t APP_UHCI1_INTR_MAP;

    /// APP_TG_T0_LEVEL_INT_MAP
    /// Offset: 0x0250
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG_T0_LEVEL_INT_MAP;

    /// APP_TG_T1_LEVEL_INT_MAP
    /// Offset: 0x0254
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG_T1_LEVEL_INT_MAP;

    /// APP_TG_WDT_LEVEL_INT_MAP
    /// Offset: 0x0258
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG_WDT_LEVEL_INT_MAP;

    /// APP_TG_LACT_LEVEL_INT_MAP
    /// Offset: 0x025C
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG_LACT_LEVEL_INT_MAP;

    /// APP_TG1_T0_LEVEL_INT_MAP
    /// Offset: 0x0260
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG1_T0_LEVEL_INT_MAP;

    /// APP_TG1_T1_LEVEL_INT_MAP
    /// Offset: 0x0264
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG1_T1_LEVEL_INT_MAP;

    /// APP_TG1_WDT_LEVEL_INT_MAP
    /// Offset: 0x0268
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG1_WDT_LEVEL_INT_MAP;

    /// APP_TG1_LACT_LEVEL_INT_MAP
    /// Offset: 0x026C
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG1_LACT_LEVEL_INT_MAP;

    /// APP_GPIO_INTERRUPT_MAP
    /// Offset: 0x0270
    /// Reset value: 0x00000010
    volatile uint32_t APP_GPIO_INTERRUPT_MAP;

    /// APP_GPIO_INTERRUPT_NMI_MAP
    /// Offset: 0x0274
    /// Reset value: 0x00000010
    volatile uint32_t APP_GPIO_INTERRUPT_NMI_MAP;

    /// APP_CPU_INTR_FROM_CPU_0_MAP
    /// Offset: 0x0278
    /// Reset value: 0x00000010
    volatile uint32_t APP_CPU_INTR_FROM_CPU_0_MAP;

    /// APP_CPU_INTR_FROM_CPU_1_MAP
    /// Offset: 0x027C
    /// Reset value: 0x00000010
    volatile uint32_t APP_CPU_INTR_FROM_CPU_1_MAP;

    /// APP_CPU_INTR_FROM_CPU_2_MAP
    /// Offset: 0x0280
    /// Reset value: 0x00000010
    volatile uint32_t APP_CPU_INTR_FROM_CPU_2_MAP;

    /// APP_CPU_INTR_FROM_CPU_3_MAP
    /// Offset: 0x0284
    /// Reset value: 0x00000010
    volatile uint32_t APP_CPU_INTR_FROM_CPU_3_MAP;

    /// APP_SPI_INTR_0_MAP
    /// Offset: 0x0288
    /// Reset value: 0x00000010
    volatile uint32_t APP_SPI_INTR_0_MAP;

    /// APP_SPI_INTR_1_MAP
    /// Offset: 0x028C
    /// Reset value: 0x00000010
    volatile uint32_t APP_SPI_INTR_1_MAP;

    /// APP_SPI_INTR_2_MAP
    /// Offset: 0x0290
    /// Reset value: 0x00000010
    volatile uint32_t APP_SPI_INTR_2_MAP;

    /// APP_SPI_INTR_3_MAP
    /// Offset: 0x0294
    /// Reset value: 0x00000010
    volatile uint32_t APP_SPI_INTR_3_MAP;

    /// APP_I2S0_INT_MAP
    /// Offset: 0x0298
    /// Reset value: 0x00000010
    volatile uint32_t APP_I2S0_INT_MAP;

    /// APP_I2S1_INT_MAP
    /// Offset: 0x029C
    /// Reset value: 0x00000010
    volatile uint32_t APP_I2S1_INT_MAP;

    /// APP_UART_INTR_MAP
    /// Offset: 0x02A0
    /// Reset value: 0x00000010
    volatile uint32_t APP_UART_INTR_MAP;

    /// APP_UART1_INTR_MAP
    /// Offset: 0x02A4
    /// Reset value: 0x00000010
    volatile uint32_t APP_UART1_INTR_MAP;

    /// APP_UART2_INTR_MAP
    /// Offset: 0x02A8
    /// Reset value: 0x00000010
    volatile uint32_t APP_UART2_INTR_MAP;

    /// APP_SDIO_HOST_INTERRUPT_MAP
    /// Offset: 0x02AC
    /// Reset value: 0x00000010
    volatile uint32_t APP_SDIO_HOST_INTERRUPT_MAP;

    /// APP_EMAC_INT_MAP
    /// Offset: 0x02B0
    /// Reset value: 0x00000010
    volatile uint32_t APP_EMAC_INT_MAP;

    /// APP_PWM0_INTR_MAP
    /// Offset: 0x02B4
    /// Reset value: 0x00000010
    volatile uint32_t APP_PWM0_INTR_MAP;

    /// APP_PWM1_INTR_MAP
    /// Offset: 0x02B8
    /// Reset value: 0x00000010
    volatile uint32_t APP_PWM1_INTR_MAP;

    /// APP_PWM2_INTR_MAP
    /// Offset: 0x02BC
    /// Reset value: 0x00000010
    volatile uint32_t APP_PWM2_INTR_MAP;

    /// APP_PWM3_INTR_MAP
    /// Offset: 0x02C0
    /// Reset value: 0x00000010
    volatile uint32_t APP_PWM3_INTR_MAP;

    /// APP_LEDC_INT_MAP
    /// Offset: 0x02C4
    /// Reset value: 0x00000010
    volatile uint32_t APP_LEDC_INT_MAP;

    /// APP_EFUSE_INT_MAP
    /// Offset: 0x02C8
    /// Reset value: 0x00000010
    volatile uint32_t APP_EFUSE_INT_MAP;

    /// APP_CAN_INT_MAP
    /// Offset: 0x02CC
    /// Reset value: 0x00000010
    volatile uint32_t APP_CAN_INT_MAP;

    /// APP_RTC_CORE_INTR_MAP
    /// Offset: 0x02D0
    /// Reset value: 0x00000010
    volatile uint32_t APP_RTC_CORE_INTR_MAP;

    /// APP_RMT_INTR_MAP
    /// Offset: 0x02D4
    /// Reset value: 0x00000010
    volatile uint32_t APP_RMT_INTR_MAP;

    /// APP_PCNT_INTR_MAP
    /// Offset: 0x02D8
    /// Reset value: 0x00000010
    volatile uint32_t APP_PCNT_INTR_MAP;

    /// APP_I2C_EXT0_INTR_MAP
    /// Offset: 0x02DC
    /// Reset value: 0x00000010
    volatile uint32_t APP_I2C_EXT0_INTR_MAP;

    /// APP_I2C_EXT1_INTR_MAP
    /// Offset: 0x02E0
    /// Reset value: 0x00000010
    volatile uint32_t APP_I2C_EXT1_INTR_MAP;

    /// APP_RSA_INTR_MAP
    /// Offset: 0x02E4
    /// Reset value: 0x00000010
    volatile uint32_t APP_RSA_INTR_MAP;

    /// APP_SPI1_DMA_INT_MAP
    /// Offset: 0x02E8
    /// Reset value: 0x00000010
    volatile uint32_t APP_SPI1_DMA_INT_MAP;

    /// APP_SPI2_DMA_INT_MAP
    /// Offset: 0x02EC
    /// Reset value: 0x00000010
    volatile uint32_t APP_SPI2_DMA_INT_MAP;

    /// APP_SPI3_DMA_INT_MAP
    /// Offset: 0x02F0
    /// Reset value: 0x00000010
    volatile uint32_t APP_SPI3_DMA_INT_MAP;

    /// APP_WDG_INT_MAP
    /// Offset: 0x02F4
    /// Reset value: 0x00000010
    volatile uint32_t APP_WDG_INT_MAP;

    /// APP_TIMER_INT1_MAP
    /// Offset: 0x02F8
    /// Reset value: 0x00000010
    volatile uint32_t APP_TIMER_INT1_MAP;

    /// APP_TIMER_INT2_MAP
    /// Offset: 0x02FC
    /// Reset value: 0x00000010
    volatile uint32_t APP_TIMER_INT2_MAP;

    /// APP_TG_T0_EDGE_INT_MAP
    /// Offset: 0x0300
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG_T0_EDGE_INT_MAP;

    /// APP_TG_T1_EDGE_INT_MAP
    /// Offset: 0x0304
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG_T1_EDGE_INT_MAP;

    /// APP_TG_WDT_EDGE_INT_MAP
    /// Offset: 0x0308
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG_WDT_EDGE_INT_MAP;

    /// APP_TG_LACT_EDGE_INT_MAP
    /// Offset: 0x030C
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG_LACT_EDGE_INT_MAP;

    /// APP_TG1_T0_EDGE_INT_MAP
    /// Offset: 0x0310
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG1_T0_EDGE_INT_MAP;

    /// APP_TG1_T1_EDGE_INT_MAP
    /// Offset: 0x0314
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG1_T1_EDGE_INT_MAP;

    /// APP_TG1_WDT_EDGE_INT_MAP
    /// Offset: 0x0318
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG1_WDT_EDGE_INT_MAP;

    /// APP_TG1_LACT_EDGE_INT_MAP
    /// Offset: 0x031C
    /// Reset value: 0x00000010
    volatile uint32_t APP_TG1_LACT_EDGE_INT_MAP;

    /// APP_MMU_IA_INT_MAP
    /// Offset: 0x0320
    /// Reset value: 0x00000010
    volatile uint32_t APP_MMU_IA_INT_MAP;

    /// APP_MPU_IA_INT_MAP
    /// Offset: 0x0324
    /// Reset value: 0x00000010
    volatile uint32_t APP_MPU_IA_INT_MAP;

    /// APP_CACHE_IA_INT_MAP
    /// Offset: 0x0328
    /// Reset value: 0x00000010
    volatile uint32_t APP_CACHE_IA_INT_MAP;

    /// AHBLITE_MPU_TABLE_UART
    /// Offset: 0x032C
    volatile uint32_t AHBLITE_MPU_TABLE_UART;

    /// AHBLITE_MPU_TABLE_SPI1
    /// Offset: 0x0330
    volatile uint32_t AHBLITE_MPU_TABLE_SPI1;

    /// AHBLITE_MPU_TABLE_SPI0
    /// Offset: 0x0334
    volatile uint32_t AHBLITE_MPU_TABLE_SPI0;

    /// AHBLITE_MPU_TABLE_GPIO
    /// Offset: 0x0338
    volatile uint32_t AHBLITE_MPU_TABLE_GPIO;

    /// AHBLITE_MPU_TABLE_FE2
    /// Offset: 0x033C
    volatile uint32_t AHBLITE_MPU_TABLE_FE2;

    /// AHBLITE_MPU_TABLE_FE
    /// Offset: 0x0340
    volatile uint32_t AHBLITE_MPU_TABLE_FE;

    /// AHBLITE_MPU_TABLE_TIMER
    /// Offset: 0x0344
    volatile uint32_t AHBLITE_MPU_TABLE_TIMER;

    /// AHBLITE_MPU_TABLE_RTC
    /// Offset: 0x0348
    volatile uint32_t AHBLITE_MPU_TABLE_RTC;

    /// AHBLITE_MPU_TABLE_IO_MUX
    /// Offset: 0x034C
    volatile uint32_t AHBLITE_MPU_TABLE_IO_MUX;

    /// AHBLITE_MPU_TABLE_WDG
    /// Offset: 0x0350
    volatile uint32_t AHBLITE_MPU_TABLE_WDG;

    /// AHBLITE_MPU_TABLE_HINF
    /// Offset: 0x0354
    volatile uint32_t AHBLITE_MPU_TABLE_HINF;

    /// AHBLITE_MPU_TABLE_UHCI1
    /// Offset: 0x0358
    volatile uint32_t AHBLITE_MPU_TABLE_UHCI1;

    /// AHBLITE_MPU_TABLE_MISC
    /// Offset: 0x035C
    volatile uint32_t AHBLITE_MPU_TABLE_MISC;

    /// AHBLITE_MPU_TABLE_I2C
    /// Offset: 0x0360
    volatile uint32_t AHBLITE_MPU_TABLE_I2C;

    /// AHBLITE_MPU_TABLE_I2S0
    /// Offset: 0x0364
    volatile uint32_t AHBLITE_MPU_TABLE_I2S0;

    /// AHBLITE_MPU_TABLE_UART1
    /// Offset: 0x0368
    volatile uint32_t AHBLITE_MPU_TABLE_UART1;

    /// AHBLITE_MPU_TABLE_BT
    /// Offset: 0x036C
    volatile uint32_t AHBLITE_MPU_TABLE_BT;

    /// AHBLITE_MPU_TABLE_BT_BUFFER
    /// Offset: 0x0370
    volatile uint32_t AHBLITE_MPU_TABLE_BT_BUFFER;

    /// AHBLITE_MPU_TABLE_I2C_EXT0
    /// Offset: 0x0374
    volatile uint32_t AHBLITE_MPU_TABLE_I2C_EXT0;

    /// AHBLITE_MPU_TABLE_UHCI0
    /// Offset: 0x0378
    volatile uint32_t AHBLITE_MPU_TABLE_UHCI0;

    /// AHBLITE_MPU_TABLE_SLCHOST
    /// Offset: 0x037C
    volatile uint32_t AHBLITE_MPU_TABLE_SLCHOST;

    /// AHBLITE_MPU_TABLE_RMT
    /// Offset: 0x0380
    volatile uint32_t AHBLITE_MPU_TABLE_RMT;

    /// AHBLITE_MPU_TABLE_PCNT
    /// Offset: 0x0384
    volatile uint32_t AHBLITE_MPU_TABLE_PCNT;

    /// AHBLITE_MPU_TABLE_SLC
    /// Offset: 0x0388
    volatile uint32_t AHBLITE_MPU_TABLE_SLC;

    /// AHBLITE_MPU_TABLE_LEDC
    /// Offset: 0x038C
    volatile uint32_t AHBLITE_MPU_TABLE_LEDC;

    /// AHBLITE_MPU_TABLE_EFUSE
    /// Offset: 0x0390
    volatile uint32_t AHBLITE_MPU_TABLE_EFUSE;

    /// AHBLITE_MPU_TABLE_SPI_ENCRYPT
    /// Offset: 0x0394
    volatile uint32_t AHBLITE_MPU_TABLE_SPI_ENCRYPT;

    /// AHBLITE_MPU_TABLE_BB
    /// Offset: 0x0398
    volatile uint32_t AHBLITE_MPU_TABLE_BB;

    /// AHBLITE_MPU_TABLE_PWM0
    /// Offset: 0x039C
    volatile uint32_t AHBLITE_MPU_TABLE_PWM0;

    /// AHBLITE_MPU_TABLE_TIMERGROUP
    /// Offset: 0x03A0
    volatile uint32_t AHBLITE_MPU_TABLE_TIMERGROUP;

    /// AHBLITE_MPU_TABLE_TIMERGROUP1
    /// Offset: 0x03A4
    volatile uint32_t AHBLITE_MPU_TABLE_TIMERGROUP1;

    /// AHBLITE_MPU_TABLE_SPI2
    /// Offset: 0x03A8
    volatile uint32_t AHBLITE_MPU_TABLE_SPI2;

    /// AHBLITE_MPU_TABLE_SPI3
    /// Offset: 0x03AC
    volatile uint32_t AHBLITE_MPU_TABLE_SPI3;

    /// AHBLITE_MPU_TABLE_APB_CTRL
    /// Offset: 0x03B0
    volatile uint32_t AHBLITE_MPU_TABLE_APB_CTRL;

    /// AHBLITE_MPU_TABLE_I2C_EXT1
    /// Offset: 0x03B4
    volatile uint32_t AHBLITE_MPU_TABLE_I2C_EXT1;

    /// AHBLITE_MPU_TABLE_SDIO_HOST
    /// Offset: 0x03B8
    volatile uint32_t AHBLITE_MPU_TABLE_SDIO_HOST;

    /// AHBLITE_MPU_TABLE_EMAC
    /// Offset: 0x03BC
    volatile uint32_t AHBLITE_MPU_TABLE_EMAC;

    /// AHBLITE_MPU_TABLE_CAN
    /// Offset: 0x03C0
    volatile uint32_t AHBLITE_MPU_TABLE_CAN;

    /// AHBLITE_MPU_TABLE_PWM1
    /// Offset: 0x03C4
    volatile uint32_t AHBLITE_MPU_TABLE_PWM1;

    /// AHBLITE_MPU_TABLE_I2S1
    /// Offset: 0x03C8
    volatile uint32_t AHBLITE_MPU_TABLE_I2S1;

    /// AHBLITE_MPU_TABLE_UART2
    /// Offset: 0x03CC
    volatile uint32_t AHBLITE_MPU_TABLE_UART2;

    /// AHBLITE_MPU_TABLE_PWM2
    /// Offset: 0x03D0
    volatile uint32_t AHBLITE_MPU_TABLE_PWM2;

    /// AHBLITE_MPU_TABLE_PWM3
    /// Offset: 0x03D4
    volatile uint32_t AHBLITE_MPU_TABLE_PWM3;

    /// AHBLITE_MPU_TABLE_RWBT
    /// Offset: 0x03D8
    volatile uint32_t AHBLITE_MPU_TABLE_RWBT;

    /// AHBLITE_MPU_TABLE_BTMAC
    /// Offset: 0x03DC
    volatile uint32_t AHBLITE_MPU_TABLE_BTMAC;

    /// AHBLITE_MPU_TABLE_WIFIMAC
    /// Offset: 0x03E0
    volatile uint32_t AHBLITE_MPU_TABLE_WIFIMAC;

    /// AHBLITE_MPU_TABLE_PWR
    /// Offset: 0x03E4
    volatile uint32_t AHBLITE_MPU_TABLE_PWR;

    /// MEM_ACCESS_DBUG0
    /// Offset: 0x03E8
    volatile uint32_t MEM_ACCESS_DBUG0;

    /// MEM_ACCESS_DBUG1
    /// Offset: 0x03EC
    volatile uint32_t MEM_ACCESS_DBUG1;

    /// PRO_DCACHE_DBUG0
    /// Offset: 0x03F0
    volatile uint32_t PRO_DCACHE_DBUG0;

    /// PRO_DCACHE_DBUG1
    /// Offset: 0x03F4
    volatile uint32_t PRO_DCACHE_DBUG1;

    /// PRO_DCACHE_DBUG2
    /// Offset: 0x03F8
    volatile uint32_t PRO_DCACHE_DBUG2;

    /// PRO_DCACHE_DBUG3
    /// Offset: 0x03FC
    volatile uint32_t PRO_DCACHE_DBUG3;

    /// PRO_DCACHE_DBUG4
    /// Offset: 0x0400
    volatile uint32_t PRO_DCACHE_DBUG4;

    /// PRO_DCACHE_DBUG5
    /// Offset: 0x0404
    volatile uint32_t PRO_DCACHE_DBUG5;

    /// PRO_DCACHE_DBUG6
    /// Offset: 0x0408
    volatile uint32_t PRO_DCACHE_DBUG6;

    /// PRO_DCACHE_DBUG7
    /// Offset: 0x040C
    volatile uint32_t PRO_DCACHE_DBUG7;

    /// PRO_DCACHE_DBUG8
    /// Offset: 0x0410
    volatile uint32_t PRO_DCACHE_DBUG8;

    /// PRO_DCACHE_DBUG9
    /// Offset: 0x0414
    volatile uint32_t PRO_DCACHE_DBUG9;

    /// APP_DCACHE_DBUG0
    /// Offset: 0x0418
    volatile uint32_t APP_DCACHE_DBUG0;

    /// APP_DCACHE_DBUG1
    /// Offset: 0x041C
    volatile uint32_t APP_DCACHE_DBUG1;

    /// APP_DCACHE_DBUG2
    /// Offset: 0x0420
    volatile uint32_t APP_DCACHE_DBUG2;

    /// APP_DCACHE_DBUG3
    /// Offset: 0x0424
    volatile uint32_t APP_DCACHE_DBUG3;

    /// APP_DCACHE_DBUG4
    /// Offset: 0x0428
    volatile uint32_t APP_DCACHE_DBUG4;

    /// APP_DCACHE_DBUG5
    /// Offset: 0x042C
    volatile uint32_t APP_DCACHE_DBUG5;

    /// APP_DCACHE_DBUG6
    /// Offset: 0x0430
    volatile uint32_t APP_DCACHE_DBUG6;

    /// APP_DCACHE_DBUG7
    /// Offset: 0x0434
    volatile uint32_t APP_DCACHE_DBUG7;

    /// APP_DCACHE_DBUG8
    /// Offset: 0x0438
    volatile uint32_t APP_DCACHE_DBUG8;

    /// APP_DCACHE_DBUG9
    /// Offset: 0x043C
    volatile uint32_t APP_DCACHE_DBUG9;

    /// PRO_CPU_RECORD_CTRL
    /// Offset: 0x0440
    /// Reset value: 0x00000100
    volatile uint32_t PRO_CPU_RECORD_CTRL;

    /// PRO_CPU_RECORD_STATUS
    /// Offset: 0x0444
    volatile uint32_t PRO_CPU_RECORD_STATUS;

    /// PRO_CPU_RECORD_PID
    /// Offset: 0x0448
    volatile uint32_t PRO_CPU_RECORD_PID;

    /// PRO_CPU_RECORD_PDEBUGINST
    /// Offset: 0x044C
    volatile uint32_t PRO_CPU_RECORD_PDEBUGINST;

    /// PRO_CPU_RECORD_PDEBUGSTATUS
    /// Offset: 0x0450
    volatile uint32_t PRO_CPU_RECORD_PDEBUGSTATUS;

    /// PRO_CPU_RECORD_PDEBUGDATA
    /// Offset: 0x0454
    volatile uint32_t PRO_CPU_RECORD_PDEBUGDATA;

    /// PRO_CPU_RECORD_PDEBUGPC
    /// Offset: 0x0458
    volatile uint32_t PRO_CPU_RECORD_PDEBUGPC;

    /// PRO_CPU_RECORD_PDEBUGLS0STAT
    /// Offset: 0x045C
    volatile uint32_t PRO_CPU_RECORD_PDEBUGLS0STAT;

    /// PRO_CPU_RECORD_PDEBUGLS0ADDR
    /// Offset: 0x0460
    volatile uint32_t PRO_CPU_RECORD_PDEBUGLS0ADDR;

    /// PRO_CPU_RECORD_PDEBUGLS0DATA
    /// Offset: 0x0464
    volatile uint32_t PRO_CPU_RECORD_PDEBUGLS0DATA;

    /// APP_CPU_RECORD_CTRL
    /// Offset: 0x0468
    /// Reset value: 0x00000100
    volatile uint32_t APP_CPU_RECORD_CTRL;

    /// APP_CPU_RECORD_STATUS
    /// Offset: 0x046C
    volatile uint32_t APP_CPU_RECORD_STATUS;

    /// APP_CPU_RECORD_PID
    /// Offset: 0x0470
    volatile uint32_t APP_CPU_RECORD_PID;

    /// APP_CPU_RECORD_PDEBUGINST
    /// Offset: 0x0474
    volatile uint32_t APP_CPU_RECORD_PDEBUGINST;

    /// APP_CPU_RECORD_PDEBUGSTATUS
    /// Offset: 0x0478
    volatile uint32_t APP_CPU_RECORD_PDEBUGSTATUS;

    /// APP_CPU_RECORD_PDEBUGDATA
    /// Offset: 0x047C
    volatile uint32_t APP_CPU_RECORD_PDEBUGDATA;

    /// APP_CPU_RECORD_PDEBUGPC
    /// Offset: 0x0480
    volatile uint32_t APP_CPU_RECORD_PDEBUGPC;

    /// APP_CPU_RECORD_PDEBUGLS0STAT
    /// Offset: 0x0484
    volatile uint32_t APP_CPU_RECORD_PDEBUGLS0STAT;

    /// APP_CPU_RECORD_PDEBUGLS0ADDR
    /// Offset: 0x0488
    volatile uint32_t APP_CPU_RECORD_PDEBUGLS0ADDR;

    /// APP_CPU_RECORD_PDEBUGLS0DATA
    /// Offset: 0x048C
    volatile uint32_t APP_CPU_RECORD_PDEBUGLS0DATA;

    /// RSA_PD_CTRL
    /// Offset: 0x0490
    volatile uint32_t RSA_PD_CTRL;

    /// ROM_MPU_TABLE0
    /// Offset: 0x0494
    /// Reset value: 0x00000001
    volatile uint32_t ROM_MPU_TABLE0;

    /// ROM_MPU_TABLE1
    /// Offset: 0x0498
    /// Reset value: 0x00000001
    volatile uint32_t ROM_MPU_TABLE1;

    /// ROM_MPU_TABLE2
    /// Offset: 0x049C
    /// Reset value: 0x00000001
    volatile uint32_t ROM_MPU_TABLE2;

    /// ROM_MPU_TABLE3
    /// Offset: 0x04A0
    /// Reset value: 0x00000001
    volatile uint32_t ROM_MPU_TABLE3;

    /// SHROM_MPU_TABLE0
    /// Offset: 0x04A4
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE0;

    /// SHROM_MPU_TABLE1
    /// Offset: 0x04A8
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE1;

    /// SHROM_MPU_TABLE2
    /// Offset: 0x04AC
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE2;

    /// SHROM_MPU_TABLE3
    /// Offset: 0x04B0
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE3;

    /// SHROM_MPU_TABLE4
    /// Offset: 0x04B4
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE4;

    /// SHROM_MPU_TABLE5
    /// Offset: 0x04B8
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE5;

    /// SHROM_MPU_TABLE6
    /// Offset: 0x04BC
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE6;

    /// SHROM_MPU_TABLE7
    /// Offset: 0x04C0
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE7;

    /// SHROM_MPU_TABLE8
    /// Offset: 0x04C4
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE8;

    /// SHROM_MPU_TABLE9
    /// Offset: 0x04C8
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE9;

    /// SHROM_MPU_TABLE10
    /// Offset: 0x04CC
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE10;

    /// SHROM_MPU_TABLE11
    /// Offset: 0x04D0
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE11;

    /// SHROM_MPU_TABLE12
    /// Offset: 0x04D4
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE12;

    /// SHROM_MPU_TABLE13
    /// Offset: 0x04D8
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE13;

    /// SHROM_MPU_TABLE14
    /// Offset: 0x04DC
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE14;

    /// SHROM_MPU_TABLE15
    /// Offset: 0x04E0
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE15;

    /// SHROM_MPU_TABLE16
    /// Offset: 0x04E4
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE16;

    /// SHROM_MPU_TABLE17
    /// Offset: 0x04E8
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE17;

    /// SHROM_MPU_TABLE18
    /// Offset: 0x04EC
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE18;

    /// SHROM_MPU_TABLE19
    /// Offset: 0x04F0
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE19;

    /// SHROM_MPU_TABLE20
    /// Offset: 0x04F4
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE20;

    /// SHROM_MPU_TABLE21
    /// Offset: 0x04F8
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE21;

    /// SHROM_MPU_TABLE22
    /// Offset: 0x04FC
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE22;

    /// SHROM_MPU_TABLE23
    /// Offset: 0x0500
    /// Reset value: 0x00000001
    volatile uint32_t SHROM_MPU_TABLE23;

    /// IMMU_TABLE0
    /// Offset: 0x0504
    volatile uint32_t IMMU_TABLE0;

    /// IMMU_TABLE1
    /// Offset: 0x0508
    /// Reset value: 0x00000001
    volatile uint32_t IMMU_TABLE1;

    /// IMMU_TABLE2
    /// Offset: 0x050C
    /// Reset value: 0x00000002
    volatile uint32_t IMMU_TABLE2;

    /// IMMU_TABLE3
    /// Offset: 0x0510
    /// Reset value: 0x00000003
    volatile uint32_t IMMU_TABLE3;

    /// IMMU_TABLE4
    /// Offset: 0x0514
    /// Reset value: 0x00000004
    volatile uint32_t IMMU_TABLE4;

    /// IMMU_TABLE5
    /// Offset: 0x0518
    /// Reset value: 0x00000005
    volatile uint32_t IMMU_TABLE5;

    /// IMMU_TABLE6
    /// Offset: 0x051C
    /// Reset value: 0x00000006
    volatile uint32_t IMMU_TABLE6;

    /// IMMU_TABLE7
    /// Offset: 0x0520
    /// Reset value: 0x00000007
    volatile uint32_t IMMU_TABLE7;

    /// IMMU_TABLE8
    /// Offset: 0x0524
    /// Reset value: 0x00000008
    volatile uint32_t IMMU_TABLE8;

    /// IMMU_TABLE9
    /// Offset: 0x0528
    /// Reset value: 0x00000009
    volatile uint32_t IMMU_TABLE9;

    /// IMMU_TABLE10
    /// Offset: 0x052C
    /// Reset value: 0x0000000A
    volatile uint32_t IMMU_TABLE10;

    /// IMMU_TABLE11
    /// Offset: 0x0530
    /// Reset value: 0x0000000B
    volatile uint32_t IMMU_TABLE11;

    /// IMMU_TABLE12
    /// Offset: 0x0534
    /// Reset value: 0x0000000C
    volatile uint32_t IMMU_TABLE12;

    /// IMMU_TABLE13
    /// Offset: 0x0538
    /// Reset value: 0x0000000D
    volatile uint32_t IMMU_TABLE13;

    /// IMMU_TABLE14
    /// Offset: 0x053C
    /// Reset value: 0x0000000E
    volatile uint32_t IMMU_TABLE14;

    /// IMMU_TABLE15
    /// Offset: 0x0540
    /// Reset value: 0x0000000F
    volatile uint32_t IMMU_TABLE15;

    /// DMMU_TABLE0
    /// Offset: 0x0544
    volatile uint32_t DMMU_TABLE0;

    /// DMMU_TABLE1
    /// Offset: 0x0548
    /// Reset value: 0x00000001
    volatile uint32_t DMMU_TABLE1;

    /// DMMU_TABLE2
    /// Offset: 0x054C
    /// Reset value: 0x00000002
    volatile uint32_t DMMU_TABLE2;

    /// DMMU_TABLE3
    /// Offset: 0x0550
    /// Reset value: 0x00000003
    volatile uint32_t DMMU_TABLE3;

    /// DMMU_TABLE4
    /// Offset: 0x0554
    /// Reset value: 0x00000004
    volatile uint32_t DMMU_TABLE4;

    /// DMMU_TABLE5
    /// Offset: 0x0558
    /// Reset value: 0x00000005
    volatile uint32_t DMMU_TABLE5;

    /// DMMU_TABLE6
    /// Offset: 0x055C
    /// Reset value: 0x00000006
    volatile uint32_t DMMU_TABLE6;

    /// DMMU_TABLE7
    /// Offset: 0x0560
    /// Reset value: 0x00000007
    volatile uint32_t DMMU_TABLE7;

    /// DMMU_TABLE8
    /// Offset: 0x0564
    /// Reset value: 0x00000008
    volatile uint32_t DMMU_TABLE8;

    /// DMMU_TABLE9
    /// Offset: 0x0568
    /// Reset value: 0x00000009
    volatile uint32_t DMMU_TABLE9;

    /// DMMU_TABLE10
    /// Offset: 0x056C
    /// Reset value: 0x0000000A
    volatile uint32_t DMMU_TABLE10;

    /// DMMU_TABLE11
    /// Offset: 0x0570
    /// Reset value: 0x0000000B
    volatile uint32_t DMMU_TABLE11;

    /// DMMU_TABLE12
    /// Offset: 0x0574
    /// Reset value: 0x0000000C
    volatile uint32_t DMMU_TABLE12;

    /// DMMU_TABLE13
    /// Offset: 0x0578
    /// Reset value: 0x0000000D
    volatile uint32_t DMMU_TABLE13;

    /// DMMU_TABLE14
    /// Offset: 0x057C
    /// Reset value: 0x0000000E
    volatile uint32_t DMMU_TABLE14;

    /// DMMU_TABLE15
    /// Offset: 0x0580
    /// Reset value: 0x0000000F
    volatile uint32_t DMMU_TABLE15;

    /// PRO_INTRUSION_CTRL
    /// Offset: 0x0584
    /// Reset value: 0x00000001
    volatile uint32_t PRO_INTRUSION_CTRL;

    /// PRO_INTRUSION_STATUS
    /// Offset: 0x0588
    volatile uint32_t PRO_INTRUSION_STATUS;

    /// APP_INTRUSION_CTRL
    /// Offset: 0x058C
    /// Reset value: 0x00000001
    volatile uint32_t APP_INTRUSION_CTRL;

    /// APP_INTRUSION_STATUS
    /// Offset: 0x0590
    volatile uint32_t APP_INTRUSION_STATUS;

    /// FRONT_END_MEM_PD
    /// Offset: 0x0594
    /// Reset value: 0x00000005
    volatile uint32_t FRONT_END_MEM_PD;

    /// MMU_IA_INT_EN
    /// Offset: 0x0598
    volatile uint32_t MMU_IA_INT_EN;

    /// MPU_IA_INT_EN
    /// Offset: 0x059C
    volatile uint32_t MPU_IA_INT_EN;

    /// CACHE_IA_INT_EN
    /// Offset: 0x05A0
    volatile uint32_t CACHE_IA_INT_EN;

    /// SECURE_BOOT_CTRL
    /// Offset: 0x05A4
    volatile uint32_t SECURE_BOOT_CTRL;

    /// SPI_DMA_CHAN_SEL
    /// Offset: 0x05A8
    volatile uint32_t SPI_DMA_CHAN_SEL;

    /// PRO_VECBASE_CTRL
    /// Offset: 0x05AC
    volatile uint32_t PRO_VECBASE_CTRL;

    /// PRO_VECBASE_SET
    /// Offset: 0x05B0
    volatile uint32_t PRO_VECBASE_SET;

    /// APP_VECBASE_CTRL
    /// Offset: 0x05B4
    volatile uint32_t APP_VECBASE_CTRL;

    /// APP_VECBASE_SET
    /// Offset: 0x05B8
    volatile uint32_t APP_VECBASE_SET;
    uint8_t RESERVED_05BC[2624];  ///< Reserved

    /// DATE
    /// Offset: 0x0FFC
    /// Reset value: 0x01605190
    volatile uint32_t DATE;
};

static_assert(sizeof(DPORT_Registers) >= 4096, "DPORT_Registers size mismatch");

/// DPORT peripheral instance
inline DPORT_Registers* DPORT() {
    return reinterpret_cast<DPORT_Registers*>(0x3FF00000);
}

}  // namespace alloy::hal::espressif::esp32::dport
