,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/MPSU/APS.git,2023-09-07 14:07:12+00:00,Методические материалы по разработке процессора архитектуры RISC-V,26,MPSU/APS,688517841,SystemVerilog,APS,94452,84,2024-04-08 02:19:47+00:00,"['fpga', 'riscv', 'systemverilog']",https://api.github.com/licenses/cc-by-sa-4.0
1,https://github.com/harbaum/MiSTeryNano.git,2023-09-25 17:13:21+00:00,Atari STE MiSTery core for the Tang Nano 20k FPGA,10,harbaum/MiSTeryNano,696403831,SystemVerilog,MiSTeryNano,9776,68,2024-04-10 07:47:07+00:00,"['atari-st', 'fpga', 'mist', 'tang-nano']",None
2,https://github.com/yuri-panchul/systemverilog-homework.git,2023-09-25 15:42:56+00:00,SystemVerilog language-oriented exercises,37,yuri-panchul/systemverilog-homework,696364655,SystemVerilog,systemverilog-homework,5074,20,2024-03-24 16:10:12+00:00,[],https://api.github.com/licenses/mit
3,https://github.com/Reservoir-In-Processor/rip-cpu.git,2023-09-20 09:19:11+00:00,"""Reservoir in Processor"" implemented in SystemVerilog based on RISC-V ISA",0,Reservoir-In-Processor/rip-cpu,694071512,SystemVerilog,rip-cpu,252,7,2024-02-25 07:42:37+00:00,[],https://api.github.com/licenses/apache-2.0
4,https://github.com/accelr-net/udma_uart_vip.git,2023-09-06 03:59:02+00:00,VIP and simulation scripts for PULP's UDMA UART module,1,accelr-net/udma_uart_vip,687812540,SystemVerilog,udma_uart_vip,8704,6,2024-01-27 18:21:00+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/TRILLER599/cnn_base_fpga.git,2023-09-19 11:25:42+00:00,,1,TRILLER599/cnn_base_fpga,693613610,SystemVerilog,cnn_base_fpga,11292,6,2024-02-15 06:46:25+00:00,[],https://api.github.com/licenses/mit
6,https://github.com/JoyenBenitto/Quark-V.git,2023-09-28 03:31:55+00:00,Quark is a single cycle RISC-V [RV32I] processor synthesised using SystemVerilog.,1,JoyenBenitto/Quark-V,697583403,SystemVerilog,Quark-V,199,4,2023-10-04 14:13:57+00:00,"['risc-v', 'riscv32', 'single-cycle-processor', 'systemverilog']",https://api.github.com/licenses/bsd-3-clause
7,https://github.com/Kholoud-Ebrahim/UART_Protocol.git,2023-09-03 12:48:15+00:00,Functional Verification of UART Protocol using UVM methodology. A Serial Inter System Communication Peripheral Protocol.,0,Kholoud-Ebrahim/UART_Protocol,686632372,SystemVerilog,UART_Protocol,513,4,2023-12-26 01:19:27+00:00,[],None
8,https://github.com/JakodYuan/SVK-AMBA-VIP.git,2023-09-03 07:46:31+00:00,"Simple AMBA VIP, Include axi/ahb/apb",0,JakodYuan/SVK-AMBA-VIP,686560928,SystemVerilog,SVK-AMBA-VIP,14344,4,2024-01-25 07:12:08+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/wakuto/our_first_cpu.git,2023-09-03 14:53:04+00:00,みんなでわいわいディジタル回路設計とコンピュータアーキテクチャのCPUを自作するリポジトリ,0,wakuto/our_first_cpu,686665530,SystemVerilog,our_first_cpu,156,3,2023-11-28 02:29:51+00:00,[],None
10,https://github.com/bhavinpt/vending-machine-verification.git,2023-09-17 23:25:01+00:00,"n this project, I developed a UVM test bench to verify a vending machine design. The testbench includes standard components such as Test, Environment, Agent, Driver, and Monitor, along with Virtual Sequencer, Virtual Sequence, Top, and Virtual Interfaces.",0,bhavinpt/vending-machine-verification,692902565,SystemVerilog,vending-machine-verification,855,3,2024-03-09 14:59:09+00:00,[],None
11,https://github.com/meeeeet/UVM-based-FPU-VIP.git,2023-08-31 15:49:55+00:00,,0,meeeeet/UVM-based-FPU-VIP,685605197,SystemVerilog,UVM-based-FPU-VIP,6023,2,2024-03-05 16:53:45+00:00,"['systemverilog', 'uvm', 'vip']",https://api.github.com/licenses/apache-2.0
12,https://github.com/fluctlight001/NEU-IoT-CPUDesign.git,2023-09-23 11:53:02+00:00,A CPU lab for NEU IoT.,1,fluctlight001/NEU-IoT-CPUDesign,695505503,SystemVerilog,NEU-IoT-CPUDesign,31447,2,2023-09-24 13:52:58+00:00,[],None
13,https://github.com/thiago0003/BUILD-RISC-V.git,2023-10-01 12:45:38+00:00,Desenvolvimento de um processador RISC-V que possa rodar Game of Life. Ao longo desse projetos alguns questionamentos são levantados e possivelmente analisados.,0,thiago0003/BUILD-RISC-V,698936275,SystemVerilog,BUILD-RISC-V,160836,2,2023-11-20 18:07:17+00:00,[],None
14,https://github.com/BlazKorz/riscv_axil_dma.git,2023-09-22 11:15:05+00:00,,0,BlazKorz/riscv_axil_dma,695104803,SystemVerilog,riscv_axil_dma,51,2,2024-01-30 06:59:54+00:00,[],None
15,https://github.com/Razor735/System_Verilog_Projects.git,2023-09-10 02:27:25+00:00,Collection of basic gates and circuits made using Xilinx Vivado software,1,Razor735/System_Verilog_Projects,689502329,SystemVerilog,System_Verilog_Projects,13,2,2024-04-11 15:40:30+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/esa-tu-darmstadt/TaPaFuzz.git,2023-09-22 08:19:21+00:00,,0,esa-tu-darmstadt/TaPaFuzz,695041272,SystemVerilog,TaPaFuzz,351,2,2024-03-07 02:49:40+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/akisnapp/Pipelined-Processor.git,2023-09-06 01:49:23+00:00,5-stage Pipelined Processor implemented in Verilog for use with RISC-V assembly language.,0,akisnapp/Pipelined-Processor,687779797,SystemVerilog,Pipelined-Processor,20,2,2023-09-07 15:21:52+00:00,[],None
18,https://github.com/minecraftdixit/Digital-ASIC-LAB.git,2023-09-14 14:33:53+00:00,Verilog Codes for various Design  ,2,minecraftdixit/Digital-ASIC-LAB,691615313,SystemVerilog,Digital-ASIC-LAB,1447,2,2024-04-03 11:25:00+00:00,"['adder', 'fifo', 'max-pooling', 'pipeline', 'sequence-detector', 'system-verilog', 'uvm', 'verilog', 'one-detector', 'reconfigurable-matrix-adder', 'multiplication', 'verilog-hdl']",None
19,https://github.com/2uger/petalinux_notes.git,2023-09-26 12:00:07+00:00,,0,2uger/petalinux_notes,696768698,SystemVerilog,petalinux_notes,11,2,2024-02-03 07:57:35+00:00,"['linux', 'petalinux', 'soc', 'vivado', 'xilinx', 'zynq-7000', 'axi-stream', 'dma', 'systemverilog']",None
20,https://github.com/AhmedOsama2000/AES_128.git,2023-08-30 16:31:23+00:00,Advanced Encryption Standard (AES-128bits),0,AhmedOsama2000/AES_128,685158914,SystemVerilog,AES_128,321,2,2024-03-23 06:13:52+00:00,[],None
21,https://github.com/vaibhavirastogi/APB-Slave-BFM-UVM-Testbench.git,2023-09-05 18:11:55+00:00,Testbench and design code to verify APB Protocol,0,vaibhavirastogi/APB-Slave-BFM-UVM-Testbench,687653870,SystemVerilog,APB-Slave-BFM-UVM-Testbench,14,2,2024-02-21 07:36:34+00:00,[],None
22,https://github.com/omerorkn/fixed_point_sqrt.git,2023-09-13 20:14:59+00:00,Square Root Calculator w/Fixed Point Feature ,0,omerorkn/fixed_point_sqrt,691259068,SystemVerilog,fixed_point_sqrt,202,1,2023-09-28 22:00:00+00:00,[],https://api.github.com/licenses/mit
23,https://github.com/hemanth-VP/Single-Port-RAM-.git,2023-09-13 13:10:35+00:00,,0,hemanth-VP/Single-Port-RAM-,691079941,SystemVerilog,Single-Port-RAM-,61,1,2023-09-14 14:10:45+00:00,[],None
24,https://github.com/YakirPeretz/Projects.git,2023-09-26 16:46:43+00:00,My own projects :),0,YakirPeretz/Projects,696903671,SystemVerilog,Projects,5330,1,2023-10-25 09:05:23+00:00,[],None
25,https://github.com/verification-explorer/callback_iterator.git,2023-09-20 13:17:20+00:00,Spicing up your UVM driver: noise injection made easy with callback iterators,0,verification-explorer/callback_iterator,694170329,SystemVerilog,callback_iterator,33,1,2023-09-24 20:31:41+00:00,[],None
26,https://github.com/JasonRomps/RC5-Accelerator.git,2023-09-05 20:30:35+00:00,For fabrication on 65nm process size,0,JasonRomps/RC5-Accelerator,687700847,SystemVerilog,RC5-Accelerator,2947,1,2023-09-24 00:36:51+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/Enanter/SimplePipelineCore.git,2023-10-02 18:41:14+00:00,Developing an microarchitecture implementing addtional path for branching & jump operation. This digital design is going to be developed and simulated with systemverilog. It is going to be emulated on a PYNQ Z2 and Genesys 2 FPGA board.,0,Enanter/SimplePipelineCore,699494767,SystemVerilog,SimplePipelineCore,827,1,2023-12-25 23:14:14+00:00,[],https://api.github.com/licenses/gpl-2.0
28,https://github.com/hahaha-sudo/simpleCPU.git,2023-09-03 15:29:32+00:00,Simple version of CPU developed by SystemVerilog. Most codes are for verification. ,0,hahaha-sudo/simpleCPU,686675826,SystemVerilog,simpleCPU,113,1,2023-09-17 07:32:01+00:00,[],None
29,https://github.com/EunTilofy/PiplineCPU.git,2023-09-24 08:15:50+00:00,5 level Pipline CPU based on RISCV.,0,EunTilofy/PiplineCPU,695787793,SystemVerilog,PiplineCPU,411,1,2023-09-24 11:35:44+00:00,[],None
30,https://github.com/Offliners/NYCU_DCS_writeup.git,2023-10-01 15:20:29+00:00,,0,Offliners/NYCU_DCS_writeup,698982263,SystemVerilog,NYCU_DCS_writeup,9425,1,2023-10-10 00:23:06+00:00,[],None
31,https://github.com/adit0131/APB_VIP.git,2023-09-25 11:11:54+00:00,,0,adit0131/APB_VIP,696235805,SystemVerilog,APB_VIP,192,1,2024-03-18 07:17:32+00:00,[],None
32,https://github.com/isurudeshapriya/32-bit_Single_Cycle_3_buses_RICS-V_processor.git,2023-09-28 08:54:44+00:00,,0,isurudeshapriya/32-bit_Single_Cycle_3_buses_RICS-V_processor,697680404,SystemVerilog,32-bit_Single_Cycle_3_buses_RICS-V_processor,17,1,2023-09-29 13:54:29+00:00,[],None
33,https://github.com/PaunchiciAndrei/UVM_Project_Final.git,2023-09-27 13:41:01+00:00,Final_Project_Capgemini_Paunchici_Andrei,0,PaunchiciAndrei/UVM_Project_Final,697318343,SystemVerilog,UVM_Project_Final,488,1,2023-09-27 19:12:01+00:00,[],None
34,https://github.com/agboland/CSCE-611.git,2023-09-14 22:24:54+00:00,CSCE-611 UofSC,0,agboland/CSCE-611,691787186,SystemVerilog,CSCE-611,109,1,2023-10-12 22:46:27+00:00,[],None
35,https://github.com/yasirueranda/RV32I-Based-Single-Cycle-Processor.git,2023-09-26 12:31:08+00:00,,0,yasirueranda/RV32I-Based-Single-Cycle-Processor,696782277,SystemVerilog,RV32I-Based-Single-Cycle-Processor,38,1,2024-01-01 03:06:55+00:00,[],None
36,https://github.com/oscc-ip/ps2.git,2023-09-24 12:08:50+00:00,An APB4-based PS/2 Keyboard and Mouse Controller,0,oscc-ip/ps2,695845456,SystemVerilog,ps2,40,1,2023-09-25 12:18:19+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
37,https://github.com/maiomar88/3X3_MatrixInver.git,2023-10-02 13:23:56+00:00,,0,maiomar88/3X3_MatrixInver,699354966,SystemVerilog,3X3_MatrixInver,54,1,2023-10-02 13:33:11+00:00,[],None
38,https://github.com/oscc-ip/timer.git,2023-09-03 14:20:53+00:00,An APB4-based Timer Controller,0,oscc-ip/timer,686656761,SystemVerilog,timer,52,1,2023-09-25 12:21:48+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
39,https://github.com/adarmaori/RISC-V-verilog.git,2023-09-13 16:34:26+00:00,,0,adarmaori/RISC-V-verilog,691171885,SystemVerilog,RISC-V-verilog,11,1,2023-09-13 16:43:50+00:00,[],None
40,https://github.com/oscc-ip/archinfo.git,2023-09-13 02:37:30+00:00,An APB4-based SoC Architecture Info,0,oscc-ip/archinfo,690852924,SystemVerilog,archinfo,66,1,2023-09-13 08:43:20+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
41,https://github.com/Saad22386/Saad22386.git,2023-09-20 06:42:06+00:00,Config files for my GitHub profile.,0,Saad22386/Saad22386,694009711,SystemVerilog,Saad22386,25,1,2023-11-28 11:26:06+00:00,"['config', 'github-config']",None
42,https://github.com/oscc-ip/gpio.git,2023-09-11 11:55:32+00:00,An APB4-based GPIO Controller,0,oscc-ip/gpio,690029025,SystemVerilog,gpio,61,1,2023-09-25 12:22:03+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
43,https://github.com/mohammedabdulhaq/Verification_of_I2C_Protocol_IP.git,2023-09-17 12:32:45+00:00,,1,mohammedabdulhaq/Verification_of_I2C_Protocol_IP,692735885,SystemVerilog,Verification_of_I2C_Protocol_IP,5192,1,2024-02-07 11:46:00+00:00,[],None
44,https://github.com/MaZirui2001/Computer-Architecture-H.git,2023-09-17 09:13:33+00:00,存放2023春季学期《计算机体系结构(H》课程部分资源,0,MaZirui2001/Computer-Architecture-H,692687618,SystemVerilog,Computer-Architecture-H,12776,1,2024-03-29 03:37:59+00:00,[],None
45,https://github.com/vaibhavirastogi/Ethernet_TB_SV.git,2023-09-20 00:13:50+00:00,SV-based testbench for an Ethernet Switch,0,vaibhavirastogi/Ethernet_TB_SV,693901543,SystemVerilog,Ethernet_TB_SV,16,1,2023-10-19 21:47:15+00:00,[],None
46,https://github.com/ayandeephazra/SimpleMulticoreProcessor.git,2023-09-14 20:13:55+00:00,A 2-core processor connected via a Unified Memory unit. Incorporates Cache Coherence by utilizing a snooping based mechanism. Contains a matrix multiplication task to evaluate enhanced parallel performance when compared to equiv. uniprocessor.,0,ayandeephazra/SimpleMulticoreProcessor,691751852,SystemVerilog,SimpleMulticoreProcessor,12330,1,2023-10-22 01:42:05+00:00,"['cache', 'caches', 'coherence', 'memory', 'multiprocessor', 'snooping', 'unified']",https://api.github.com/licenses/mit
47,https://github.com/shinnosukeono/cpuex2023-group8.git,2023-10-03 04:49:07+00:00,,0,shinnosukeono/cpuex2023-group8,699661965,SystemVerilog,cpuex2023-group8,246707,1,2024-02-18 08:41:41+00:00,[],None
48,https://github.com/marix88/alu_apb.git,2023-09-27 15:01:14+00:00,Arithmethic logic unit (ALU) controlled through APB.,0,marix88/alu_apb,697355390,SystemVerilog,alu_apb,57,1,2023-10-02 09:09:29+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/hemanth-VP/Synchronous-fifo.git,2023-09-14 11:27:07+00:00,,0,hemanth-VP/Synchronous-fifo,691533858,SystemVerilog,Synchronous-fifo,145,1,2023-09-14 14:10:58+00:00,[],None
50,https://github.com/Satjpatel/NeuralNetworkOnFPGA.git,2023-09-25 04:11:12+00:00,An initial proof of concept for neural network on FPGA,0,Satjpatel/NeuralNetworkOnFPGA,696091226,SystemVerilog,NeuralNetworkOnFPGA,86,1,2023-10-06 19:51:40+00:00,[],None
51,https://github.com/lhartmann/sed_bakery.git,2023-09-04 19:42:21+00:00,,0,lhartmann/sed_bakery,687174105,SystemVerilog,sed_bakery,2160,1,2023-09-07 09:46:57+00:00,[],None
52,https://github.com/Rahma-Aly/Synchronous-FIFO.git,2023-09-20 00:22:18+00:00,A synchronous FIFO implementation using Verilog that's verified using Assertion Based Verification.,0,Rahma-Aly/Synchronous-FIFO,693903611,SystemVerilog,Synchronous-FIFO,3,1,2024-02-15 07:50:59+00:00,[],None
53,https://github.com/dodlido/lstm_acc.git,2023-09-29 14:46:51+00:00,LSTM Hardware Accelerator Design in SystemVerilog,0,dodlido/lstm_acc,698275282,SystemVerilog,lstm_acc,2604,1,2024-02-28 04:30:44+00:00,[],None
54,https://github.com/JakodYuan/SVK-JTAG-VIP.git,2023-09-18 06:52:15+00:00,,0,JakodYuan/SVK-JTAG-VIP,693006538,SystemVerilog,SVK-JTAG-VIP,12,1,2023-09-19 08:52:11+00:00,[],https://api.github.com/licenses/mit
55,https://github.com/nguyencanhtrung/sv-practice.git,2023-09-01 04:15:38+00:00,Labs to pratice digital design with System Verilog,0,nguyencanhtrung/sv-practice,685811886,SystemVerilog,sv-practice,11249,1,2024-02-04 15:06:54+00:00,['systemverilog'],None
56,https://github.com/ShubP/ECE385.git,2023-09-29 20:43:06+00:00,ECE 385 Fall 2023 UIUC,0,ShubP/ECE385,698401558,SystemVerilog,ECE385,308,1,2024-01-24 07:31:45+00:00,[],None
57,https://github.com/Shuregg/riscv-simple-cpu.git,2023-09-13 15:08:19+00:00,Creating a risc-v processor,0,Shuregg/riscv-simple-cpu,691134438,SystemVerilog,riscv-simple-cpu,4799,1,2024-04-08 20:41:25+00:00,"['cpu', 'risc-v', 'riscv', 'riscv32', 'rtl', 'verification', 'verilog', 'verilog-hdl', 'systemverilog']",None
58,https://github.com/Vincy1230/EC-class.git,2023-09-19 01:33:16+00:00,北京工商大学 人工智能学院 边缘计算 (2023-2024-1 | 余乐) 课程作业,0,Vincy1230/EC-class,693411801,SystemVerilog,EC-class,2025,1,2023-09-20 18:18:51+00:00,['edge-computing'],https://api.github.com/licenses/mit
59,https://github.com/oscc-ip/rtc.git,2023-09-14 11:33:56+00:00,An APB4-based RTC Controller,0,oscc-ip/rtc,691536590,SystemVerilog,rtc,43,1,2023-10-04 05:35:44+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
60,https://github.com/bhavinpt/uart-to-i2c-bridge-verification.git,2023-09-17 22:45:52+00:00,Testbench for UART to I2C interface bridge (SC18IM704) in UVM.  The goal was to build a UVM testbench from scratch with all the below standard components to detect bugs from an encrypted design.,0,bhavinpt/uart-to-i2c-bridge-verification,692895710,SystemVerilog,uart-to-i2c-bridge-verification,52,1,2023-12-01 05:54:41+00:00,[],None
61,https://github.com/alfadelta10010/alpha-processor.git,2023-10-02 10:50:39+00:00,Basic Single Stage RISC-V 32-bit processor,0,alfadelta10010/alpha-processor,699294048,SystemVerilog,alpha-processor,1,1,2023-10-07 12:42:44+00:00,[],None
62,https://github.com/anupamhassapurty/My_Work.git,2023-09-07 01:53:14+00:00,Design Verification using System-Verilog/UVM,0,anupamhassapurty/My_Work,688263536,SystemVerilog,My_Work,52,1,2024-03-29 06:55:39+00:00,[],None
63,https://github.com/jakujobi/Digital-Logic-CSC244.git,2023-09-13 21:12:26+00:00,,0,jakujobi/Digital-Logic-CSC244,691276014,SystemVerilog,Digital-Logic-CSC244,120151,1,2023-12-15 17:56:25+00:00,[],https://api.github.com/licenses/gpl-3.0
64,https://github.com/MarshallKnowles/RISC-V-CPU-BASE.git,2023-08-30 17:49:04+00:00,Student project creating a processor implementing the RV32-I instruction set.,0,MarshallKnowles/RISC-V-CPU-BASE,685191692,SystemVerilog,RISC-V-CPU-BASE,430,1,2023-10-13 00:54:29+00:00,[],
65,https://github.com/salehhesham244/Car_Parking.git,2023-09-14 01:11:27+00:00,,0,salehhesham244/Car_Parking,691333576,SystemVerilog,Car_Parking,137,1,2023-09-20 01:16:02+00:00,[],None
66,https://github.com/Anuki16/single-cycle-riscv-processor.git,2023-09-16 10:18:54+00:00,32 bit non-pipelined RISC-V processor design and implementation for an FPGA.,0,Anuki16/single-cycle-riscv-processor,692385126,SystemVerilog,single-cycle-riscv-processor,10637,1,2023-12-28 04:53:08+00:00,[],None
67,https://github.com/Artityagi123456789/SysSystemVerilog_Practice_Code.git,2023-09-16 00:50:02+00:00,System Verilog For Functional Verification,0,Artityagi123456789/SysSystemVerilog_Practice_Code,692266343,SystemVerilog,SysSystemVerilog_Practice_Code,2490,1,2024-04-09 09:27:26+00:00,[],None
68,https://github.com/vaibhavirastogi/UVM_Memory_model_TB.git,2023-09-20 00:26:29+00:00,"A TB for a simple memory model, designed to exhaustively test UVM concepts",0,vaibhavirastogi/UVM_Memory_model_TB,693904622,SystemVerilog,UVM_Memory_model_TB,552,1,2023-10-19 21:49:10+00:00,[],None
69,https://github.com/Undec1ded/practicDiplomaMIREA.git,2023-09-12 09:25:30+00:00,,0,Undec1ded/practicDiplomaMIREA,690480973,SystemVerilog,practicDiplomaMIREA,65,1,2023-12-01 16:19:47+00:00,[],None
70,https://github.com/AlyElruby/Matrix_inv.git,2023-09-04 19:49:37+00:00,3x3 Matrix inversion,0,AlyElruby/Matrix_inv,687176419,SystemVerilog,Matrix_inv,415,1,2024-01-28 03:48:52+00:00,[],None
71,https://github.com/CasperDev/tangnano-hdmi.git,2023-09-21 19:51:11+00:00,Demo Implementation of HDMI with Audio for Gowin TangNano 9k FPGA board,0,CasperDev/tangnano-hdmi,694837441,SystemVerilog,tangnano-hdmi,37,1,2024-02-22 09:39:12+00:00,[],https://api.github.com/licenses/mit
72,https://github.com/youssefamr20/Single-Cycle-RISC_V.git,2023-09-05 22:29:25+00:00,Implementaion of single cycle RISC-V processor in verilog and verification using systemverilog and UVM,0,youssefamr20/Single-Cycle-RISC_V,687732493,SystemVerilog,Single-Cycle-RISC_V,565,1,2023-12-11 06:40:51+00:00,[],None
73,https://github.com/Assiyvril/wqVerilogCode.git,2023-09-07 15:41:04+00:00,,0,Assiyvril/wqVerilogCode,688557942,SystemVerilog,wqVerilogCode,4,1,2024-01-13 06:48:12+00:00,[],None
74,https://github.com/amitrupu/TinyComputerArchitecture.git,2023-08-31 18:35:34+00:00,Tiny computer architecture having CPU and memory written in Verilog,1,amitrupu/TinyComputerArchitecture,685669932,SystemVerilog,TinyComputerArchitecture,15,1,2023-10-10 19:14:06+00:00,[],None
75,https://github.com/bprocknow/iceFpgaDev.git,2023-09-21 23:43:16+00:00,,0,bprocknow/iceFpgaDev,694901573,SystemVerilog,iceFpgaDev,7023,0,2023-10-07 21:17:38+00:00,[],https://api.github.com/licenses/gpl-3.0
76,https://github.com/dt0211/dt021103.git,2023-09-04 15:14:23+00:00,,0,dt0211/dt021103,687083683,SystemVerilog,dt021103,10,0,2023-09-04 15:20:33+00:00,[],None
77,https://github.com/verification-explorer/solve_before.git,2023-09-05 13:19:27+00:00,An example of systemverilog solve before constraint,0,verification-explorer/solve_before,687493168,SystemVerilog,solve_before,2,0,2023-09-05 13:24:35+00:00,[],None
78,https://github.com/Satankoteika/RuProc.git,2023-09-03 14:39:52+00:00,,0,Satankoteika/RuProc,686661961,SystemVerilog,RuProc,13,0,2023-09-03 14:44:29+00:00,[],https://api.github.com/licenses/mit
79,https://github.com/Maturihacks/SystemVerilog_Lab_8.git,2023-09-06 03:15:11+00:00,,0,Maturihacks/SystemVerilog_Lab_8,687801675,SystemVerilog,SystemVerilog_Lab_8,4,0,2023-09-06 03:19:21+00:00,[],None
80,https://github.com/MBIC1996/System-Verilog-Code.git,2023-09-08 18:24:23+00:00,,0,MBIC1996/System-Verilog-Code,689072613,SystemVerilog,System-Verilog-Code,54,0,2023-09-20 13:33:20+00:00,[],None
81,https://github.com/dg2300/UVM-TB-PRACTICE.git,2023-09-09 07:36:56+00:00,Code Dump of Complete End to End Test Benches I practiced from references on Udemy and others.,0,dg2300/UVM-TB-PRACTICE,689241710,SystemVerilog,UVM-TB-PRACTICE,1385,0,2023-09-09 14:29:54+00:00,[],None
82,https://github.com/bumjoooon/testbench_mult.git,2023-09-26 06:32:33+00:00,,0,bumjoooon/testbench_mult,696636326,SystemVerilog,testbench_mult,26,0,2023-09-26 06:41:53+00:00,[],None
83,https://github.com/2023-Fall-ECE4278/lab4.git,2023-09-26 10:37:00+00:00,,0,2023-Fall-ECE4278/lab4,696735137,SystemVerilog,lab4,10,0,2023-09-26 10:49:29+00:00,[],None
84,https://github.com/Jeremy185/ConexioServerVeri.git,2023-09-28 16:28:34+00:00,,0,Jeremy185/ConexioServerVeri,697868816,SystemVerilog,ConexioServerVeri,15,0,2023-09-28 16:29:48+00:00,[],None
85,https://github.com/Nguyen-Nhat-Tuan-Minh/SystemVerilog-Module.git,2023-09-28 16:32:24+00:00,,0,Nguyen-Nhat-Tuan-Minh/SystemVerilog-Module,697870352,SystemVerilog,SystemVerilog-Module,16,0,2023-09-28 17:04:41+00:00,[],None
86,https://github.com/Zubayer5/VLSI.git,2023-09-01 03:09:36+00:00,,0,Zubayer5/VLSI,685797557,SystemVerilog,VLSI,13861,0,2023-09-11 15:34:42+00:00,[],None
87,https://github.com/javierespinoza09/Proyectos_Verificacion.git,2023-09-13 17:21:03+00:00,,0,javierespinoza09/Proyectos_Verificacion,691193160,SystemVerilog,Proyectos_Verificacion,11628,0,2023-09-19 05:50:20+00:00,[],None
88,https://github.com/dvargasch/Verification.git,2023-09-06 00:30:22+00:00,,0,dvargasch/Verification,687760855,SystemVerilog,Verification,1688,0,2023-10-17 06:16:20+00:00,[],None
89,https://github.com/Kule-Racing-Spill/kule-fpga.git,2023-09-26 08:16:46+00:00,,0,Kule-Racing-Spill/kule-fpga,696676552,SystemVerilog,kule-fpga,239,0,2023-11-22 12:49:42+00:00,[],None
90,https://github.com/wonjongbot/WJBOT-RISCV.git,2023-09-02 00:47:20+00:00,,0,wonjongbot/WJBOT-RISCV,686183150,SystemVerilog,WJBOT-RISCV,57,0,2023-09-02 00:48:02+00:00,[],https://api.github.com/licenses/mit
91,https://github.com/mjalbert99/sha-256.git,2023-09-13 17:39:27+00:00,,0,mjalbert99/sha-256,691201083,SystemVerilog,sha-256,26136,0,2023-09-13 17:39:46+00:00,[],None
92,https://github.com/korra1020/TKR2_TNS_08.git,2023-09-19 06:20:15+00:00,,0,korra1020/TKR2_TNS_08,693492475,SystemVerilog,TKR2_TNS_08,0,0,2023-09-19 06:23:33+00:00,[],None
93,https://github.com/mohamedwaleed-cu/Full-UVM-Enviroment-for-A-Memory.git,2023-09-18 11:23:54+00:00,Full UVM Enviroment for Memory from scratch including all UVM components with subscriber & scoreboard,0,mohamedwaleed-cu/Full-UVM-Enviroment-for-A-Memory,693111476,SystemVerilog,Full-UVM-Enviroment-for-A-Memory,7,0,2023-09-18 11:46:33+00:00,[],None
94,https://github.com/hnorth99/ArmPipelinedCpu.git,2023-09-20 06:31:46+00:00,64 bit Pipelined Cpu for Arm Instruction Set,0,hnorth99/ArmPipelinedCpu,694005853,SystemVerilog,ArmPipelinedCpu,42,0,2023-09-20 06:57:28+00:00,[],None
95,https://github.com/poojarynikitha/final_fifo.git,2023-09-19 13:48:37+00:00,,0,poojarynikitha/final_fifo,693677380,SystemVerilog,final_fifo,27,0,2023-09-19 13:51:53+00:00,[],None
96,https://github.com/vaibhavirastogi/TLM_UVM_TB.git,2023-09-20 00:23:44+00:00,A TB designed to test Transaction Level Modelling concepts in UVM,0,vaibhavirastogi/TLM_UVM_TB,693903966,SystemVerilog,TLM_UVM_TB,5685,0,2023-09-20 00:24:41+00:00,[],None
97,https://github.com/poojarynikitha/FIFO_1.git,2023-09-20 13:10:34+00:00,,0,poojarynikitha/FIFO_1,694167170,SystemVerilog,FIFO_1,17,0,2023-09-20 13:11:59+00:00,[],None
98,https://github.com/mnigm2001/Image-Decompressor.git,2023-09-13 00:59:56+00:00,,0,mnigm2001/Image-Decompressor,690828283,SystemVerilog,Image-Decompressor,1861,0,2023-09-13 01:04:00+00:00,[],None
99,https://github.com/TryNotToFail/CPEN211_lab5.git,2023-09-12 07:30:27+00:00,,0,TryNotToFail/CPEN211_lab5,690434075,SystemVerilog,CPEN211_lab5,4,0,2023-09-12 07:31:05+00:00,[],None
100,https://github.com/kkurenkov/kvt_clk_rst_vip.git,2023-09-16 08:12:19+00:00,Easy clock and reset UVM agent,0,kkurenkov/kvt_clk_rst_vip,692353705,SystemVerilog,kvt_clk_rst_vip,7,0,2023-09-16 10:40:26+00:00,[],None
101,https://github.com/cxliu0422/ECE295.git,2023-09-20 23:02:25+00:00,,0,cxliu0422/ECE295,694391323,SystemVerilog,ECE295,404,0,2023-09-20 23:05:19+00:00,[],None
102,https://github.com/abdullah8a0/onechan.git,2023-09-22 18:20:34+00:00,On-chip Neural Network Chess Analyzer. A Chess Engine and TPU implemented on an FPGA,0,abdullah8a0/onechan,695269083,SystemVerilog,onechan,142252,0,2023-09-22 18:23:57+00:00,[],None
103,https://github.com/Sukhithaaithal/fifo_coding.git,2023-09-14 11:03:04+00:00,,0,Sukhithaaithal/fifo_coding,691524616,SystemVerilog,fifo_coding,6695,0,2023-09-14 11:03:53+00:00,[],None
104,https://github.com/aamodbk/FPGA_Image_Processing.git,2023-09-21 15:32:50+00:00,The objective of this work is to accelerate image processing functionalities on FPGA through the use of systolic array architecture with approximate floating point units.,0,aamodbk/FPGA_Image_Processing,694737033,SystemVerilog,FPGA_Image_Processing,749,0,2023-11-09 20:28:25+00:00,[],None
105,https://github.com/teja-91/OpenPyDVT.git,2023-09-21 15:08:41+00:00,,0,teja-91/OpenPyDVT,694725656,SystemVerilog,OpenPyDVT,209,0,2023-09-21 15:09:28+00:00,[],https://api.github.com/licenses/apache-2.0
106,https://github.com/FraancooP/arquitectura.git,2023-09-10 21:36:54+00:00,,0,FraancooP/arquitectura,689778644,SystemVerilog,arquitectura,3121,0,2023-09-10 22:16:33+00:00,[],None
107,https://github.com/cp024s/AHB-APB-bridge.git,2023-09-03 09:12:10+00:00,,0,cp024s/AHB-APB-bridge,686579489,SystemVerilog,AHB-APB-bridge,20,0,2023-12-01 13:04:00+00:00,[],https://api.github.com/licenses/mit
108,https://github.com/kaggar11/cnn_verilog.git,2023-09-02 05:35:51+00:00,An FFT-OVA based CNN hardware accelerator,1,kaggar11/cnn_verilog,686233011,SystemVerilog,cnn_verilog,51878,0,2023-10-20 19:42:28+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/Jrvvv/simple-risc-v-cpu.git,2023-09-12 12:49:08+00:00,Developing RISC-V CPU,0,Jrvvv/simple-risc-v-cpu,690566412,SystemVerilog,simple-risc-v-cpu,544,0,2024-01-26 18:43:21+00:00,"['32i', 'computer-architecture', 'cpu', 'risc-v', 'rtl', 'systemverilog', 'vivado']",None
110,https://github.com/Abdullah-Shaaban/RISC-V-M-Extension-Coprocessor-for-PicoRV32-Core.git,2023-08-30 16:48:51+00:00,RISC-V M-Extension Coprocessor for PicoRV32 Core,0,Abdullah-Shaaban/RISC-V-M-Extension-Coprocessor-for-PicoRV32-Core,685166795,SystemVerilog,RISC-V-M-Extension-Coprocessor-for-PicoRV32-Core,100,0,2023-08-30 16:51:36+00:00,[],https://api.github.com/licenses/apache-2.0
111,https://github.com/wlister/HDLBits.git,2023-09-30 07:41:31+00:00,,0,wlister/HDLBits,698534050,SystemVerilog,HDLBits,519,0,2024-02-22 00:46:19+00:00,[],None
112,https://github.com/CroosJJSE/pattern_detector.git,2023-09-09 12:08:04+00:00,"a task was given to solved, i solved it with testbench, see more......",0,CroosJJSE/pattern_detector,689309993,SystemVerilog,pattern_detector,4,0,2024-03-11 16:30:02+00:00,[],None
113,https://github.com/Kareem-Yahia/UVM_TB_For_Simple_Memory.git,2023-09-12 19:41:05+00:00,Here you can find Full UVM Environment for simple memory  ,0,Kareem-Yahia/UVM_TB_For_Simple_Memory,690746053,SystemVerilog,UVM_TB_For_Simple_Memory,39,0,2024-04-09 14:59:18+00:00,[],None
114,https://github.com/alikera/Digital-Logic-Design.git,2023-09-26 13:07:19+00:00,This GitHub repository serves as my primary resource for the University of Tehran's Digital Logic Design course.,0,alikera/Digital-Logic-Design,696800205,SystemVerilog,Digital-Logic-Design,5073,0,2023-09-26 13:10:58+00:00,[],None
115,https://github.com/mdkane14/Class-Report-1.git,2023-09-06 03:30:47+00:00,,0,mdkane14/Class-Report-1,687805620,SystemVerilog,Class-Report-1,10,0,2023-09-12 19:48:19+00:00,[],None
116,https://github.com/dmitrodem/hdl_notebook.git,2023-09-07 11:46:00+00:00,Random pieces of HDL code,0,dmitrodem/hdl_notebook,688457095,SystemVerilog,hdl_notebook,35,0,2023-09-07 14:04:35+00:00,[],https://api.github.com/licenses/gpl-3.0
117,https://github.com/SuganVen/SystemVerilog-Testbench-with-Driver-Monitor-for-FIFO-mem.git,2023-09-19 04:34:36+00:00,,0,SuganVen/SystemVerilog-Testbench-with-Driver-Monitor-for-FIFO-mem,693458944,SystemVerilog,SystemVerilog-Testbench-with-Driver-Monitor-for-FIFO-mem,3,0,2023-09-19 04:42:34+00:00,[],None
118,https://github.com/verification-explorer/layering_policy_classes.git,2023-09-18 12:27:56+00:00,Layering via Reusable Randomization Policy Classes and application in power management system,0,verification-explorer/layering_policy_classes,693136895,SystemVerilog,layering_policy_classes,12,0,2023-09-18 12:35:45+00:00,[],None
119,https://github.com/Rakesh2916728272727/fifo.git,2023-09-20 10:23:57+00:00,,0,Rakesh2916728272727/fifo,694097629,SystemVerilog,fifo,7,0,2023-09-20 10:28:54+00:00,[],None
120,https://github.com/Kenichih48/Arqui2Proyectos.git,2023-09-07 23:06:59+00:00,,0,Kenichih48/Arqui2Proyectos,688697118,SystemVerilog,Arqui2Proyectos,18262,0,2023-11-22 07:55:06+00:00,[],None
121,https://github.com/Myron2812/FIFO_UVM_TB.git,2023-09-14 11:08:54+00:00,,0,Myron2812/FIFO_UVM_TB,691526839,SystemVerilog,FIFO_UVM_TB,8033,0,2023-09-14 11:10:08+00:00,[],https://api.github.com/licenses/gpl-3.0
122,https://github.com/Prasthuthi/FIFO_UVM_CODE.git,2023-09-14 13:44:38+00:00,,0,Prasthuthi/FIFO_UVM_CODE,691592299,SystemVerilog,FIFO_UVM_CODE,46,0,2023-09-14 13:47:18+00:00,[],None
123,https://github.com/MeghanRN/CompArchCPU-.git,2023-09-12 23:41:38+00:00,,0,MeghanRN/CompArchCPU-,690810194,SystemVerilog,CompArchCPU-,1672,0,2023-09-12 23:46:26+00:00,[],https://api.github.com/licenses/mit
124,https://github.com/hank09901/112Spring_DClab.git,2023-09-16 13:35:59+00:00,,1,hank09901/112Spring_DClab,692439326,SystemVerilog,112Spring_DClab,12626,0,2023-09-16 13:41:14+00:00,[],None
125,https://github.com/laxmankumar3283/8-bit-alu-operation.git,2023-09-08 10:40:09+00:00,,0,laxmankumar3283/8-bit-alu-operation,688898974,SystemVerilog,8-bit-alu-operation,352,0,2023-09-08 10:40:59+00:00,[],None
126,https://github.com/aravChamp/32-Bit-Computer.git,2023-09-07 05:31:10+00:00,,0,aravChamp/32-Bit-Computer,688318771,SystemVerilog,32-Bit-Computer,3879,0,2023-10-12 11:06:12+00:00,[],None
127,https://github.com/moechaker/AHB_RAM_Test_Bench.git,2023-09-08 05:49:46+00:00,,0,moechaker/AHB_RAM_Test_Bench,688792405,SystemVerilog,AHB_RAM_Test_Bench,177,0,2023-09-08 05:52:40+00:00,[],None
128,https://github.com/sharathat45/block_diagram_generator.git,2023-09-18 02:19:24+00:00,Generate drawio blocks for system verilog modules,0,sharathat45/block_diagram_generator,692936799,SystemVerilog,block_diagram_generator,227,0,2023-09-20 06:17:50+00:00,[],None
129,https://github.com/kikifana/Integrated-Circuits.git,2023-09-29 10:31:41+00:00,,0,kikifana/Integrated-Circuits,698177738,SystemVerilog,Integrated-Circuits,4,0,2023-09-29 10:32:15+00:00,[],None
130,https://github.com/My-laniaKeA/computer-organization.git,2023-10-02 09:07:46+00:00,Implementation of a FPGA supported RISC-V CPU with  5-stage pipeline in SystemVerilog,0,My-laniaKeA/computer-organization,699255874,SystemVerilog,computer-organization,304,0,2023-10-02 09:31:24+00:00,[],None
131,https://github.com/kaku-panda/i2c.git,2023-10-03 15:57:14+00:00,,0,kaku-panda/i2c,699927241,SystemVerilog,i2c,1,0,2023-10-03 15:58:05+00:00,[],None
132,https://github.com/swapnilanand123/FIFO.git,2023-09-29 14:07:31+00:00,"The ""FIFO Basic Operation"" test case is designed to verify the fundamental functionality of a FIFO (First-In-First-Out) memory. The test steps cover initialization, data writing, verification of data writing order, data reading, verification of data reading order, and testing boundary conditions such as overflow and underflow scenarios.",0,swapnilanand123/FIFO,698258234,SystemVerilog,FIFO,24,0,2023-09-29 15:23:48+00:00,[],None
133,https://github.com/baymax06in19/ibex_v2_2.git,2023-09-02 07:32:37+00:00,,0,baymax06in19/ibex_v2_2,686258536,SystemVerilog,ibex_v2_2,149,0,2023-09-02 07:33:44+00:00,[],None
134,https://github.com/mlokesh004/VLSI_Basics.git,2023-09-01 15:08:48+00:00,Here I've provided the basic knowledge required to enter into VLSI industry.,0,mlokesh004/VLSI_Basics,686028910,SystemVerilog,VLSI_Basics,32,0,2023-10-07 17:41:18+00:00,[],None
135,https://github.com/Srivathsa2304/FIFO_UVM.git,2023-09-11 09:58:36+00:00,,0,Srivathsa2304/FIFO_UVM,689982160,SystemVerilog,FIFO_UVM,101,0,2023-09-11 10:00:17+00:00,[],None
136,https://github.com/Shivaprasadm02/ahb-apb.git,2023-09-15 10:33:39+00:00,,0,Shivaprasadm02/ahb-apb,691996751,SystemVerilog,ahb-apb,35,0,2024-02-04 12:02:27+00:00,[],None
137,https://github.com/PeterHung26/Computer-Architecture.git,2023-10-03 04:11:53+00:00,Fall 2023 ECE43700 Computer Design and Prototype Lab code,0,PeterHung26/Computer-Architecture,699652319,SystemVerilog,Computer-Architecture,239,0,2023-12-24 10:02:33+00:00,[],None
138,https://github.com/deadfffool/HUST-Risc-V-Teamwork.git,2023-09-18 01:31:14+00:00,,0,deadfffool/HUST-Risc-V-Teamwork,692925673,SystemVerilog,HUST-Risc-V-Teamwork,95707,0,2023-11-06 06:43:56+00:00,[],None
139,https://github.com/Vscnk2/main.git,2023-09-14 05:02:46+00:00,,0,Vscnk2/main,691392901,SystemVerilog,main,7,0,2023-09-14 05:03:57+00:00,[],None
140,https://github.com/NievasAgustin/Microelectronics_QuartusII_altera.git,2023-09-02 22:44:54+00:00,,0,NievasAgustin/Microelectronics_QuartusII_altera,686470586,SystemVerilog,Microelectronics_QuartusII_altera,493,0,2023-09-02 22:46:37+00:00,[],https://api.github.com/licenses/cc0-1.0
141,https://github.com/shrutsiv/out-of-order.git,2023-09-04 21:01:01+00:00,,0,shrutsiv/out-of-order,687195430,SystemVerilog,out-of-order,29,0,2023-09-04 21:03:45+00:00,[],https://api.github.com/licenses/mit
142,https://github.com/princemahi2001/UVM.git,2023-09-16 09:55:56+00:00,,0,princemahi2001/UVM,692379310,SystemVerilog,UVM,8,0,2023-09-16 09:56:40+00:00,[],https://api.github.com/licenses/epl-2.0
143,https://github.com/mohamedwaleed-cu/Simple-UVM-Environment-For-A-small-computation-storage-with-PDF-results-.git,2023-09-18 11:57:38+00:00,"We send one commend with address 1 to read OPERAND 1, address 2 to read OPERAND 2, operation (add/sub/..etc), then write address to store results. using Questa tool We preload the Memory in the project using readmemh and generate the preloading file using a TCL script Finally, we compare final memory contains with preloaded file using a TCL script",0,mohamedwaleed-cu/Simple-UVM-Environment-For-A-small-computation-storage-with-PDF-results-,693124644,SystemVerilog,Simple-UVM-Environment-For-A-small-computation-storage-with-PDF-results-,2711,0,2023-09-18 11:59:33+00:00,[],None
144,https://github.com/0ZoZ0/Verification_Component_4-Port_Switch_Design.git,2023-09-22 18:55:00+00:00,,0,0ZoZ0/Verification_Component_4-Port_Switch_Design,695280141,SystemVerilog,Verification_Component_4-Port_Switch_Design,8,0,2023-09-22 19:04:25+00:00,[],None
145,https://github.com/kiana-msz/MIPS-Processor.git,2023-09-23 14:28:01+00:00,,0,kiana-msz/MIPS-Processor,695550315,SystemVerilog,MIPS-Processor,998,0,2023-09-23 14:50:21+00:00,[],None
146,https://github.com/STORMBREAKER369/100Rtl_days_challenge.git,2023-09-24 07:15:05+00:00,,0,STORMBREAKER369/100Rtl_days_challenge,695773426,SystemVerilog,100Rtl_days_challenge,137,0,2023-09-27 17:24:52+00:00,[],https://api.github.com/licenses/gpl-3.0
147,https://github.com/feipenghhq/AXI4-Lite-IP.git,2023-09-26 02:51:52+00:00,AXI4 Lite IPs,0,feipenghhq/AXI4-Lite-IP,696574892,SystemVerilog,AXI4-Lite-IP,1194,0,2023-09-29 05:44:49+00:00,[],https://api.github.com/licenses/mit
148,https://github.com/world-champion/YAPP.git,2023-10-01 08:54:36+00:00,I implement yapp router,0,world-champion/YAPP,698878358,SystemVerilog,YAPP,103,0,2023-10-01 08:57:59+00:00,[],None
149,https://github.com/RCTd/AMD_AutumnPractice.git,2023-09-28 14:21:25+00:00,,0,RCTd/AMD_AutumnPractice,697811046,SystemVerilog,AMD_AutumnPractice,4601,0,2023-09-28 20:07:23+00:00,[],None
150,https://github.com/CroosJJSE/FIR_Filter.git,2023-09-11 16:33:21+00:00,"parameterized fir filter,",0,CroosJJSE/FIR_Filter,690157214,SystemVerilog,FIR_Filter,10,0,2023-09-11 16:34:16+00:00,[],None
151,https://github.com/meekhel113/data_unpack.git,2023-09-02 04:11:57+00:00,,0,meekhel113/data_unpack,686217442,SystemVerilog,data_unpack,17852,0,2023-09-02 04:27:23+00:00,[],None
152,https://github.com/bjybs123/fMAC-ws.git,2023-09-02 06:15:17+00:00,block floating point MAC unit supporting both forward pass and backward pass,0,bjybs123/fMAC-ws,686240973,SystemVerilog,fMAC-ws,4,0,2023-09-02 06:16:53+00:00,[],None
153,https://github.com/aconsiglio03/alarmclock.git,2023-09-08 20:01:05+00:00,Alarm clock built using verilog,0,aconsiglio03/alarmclock,689101388,SystemVerilog,alarmclock,2570,0,2023-10-10 16:49:04+00:00,[],None
154,https://github.com/Srivathsa2304/UVM_FIFO_UPDATED.git,2023-09-15 04:19:24+00:00,,0,Srivathsa2304/UVM_FIFO_UPDATED,691870054,SystemVerilog,UVM_FIFO_UPDATED,26,0,2023-09-15 04:19:48+00:00,[],None
155,https://github.com/baymax06in19/ibex_V2.git,2023-09-02 07:20:48+00:00,,0,baymax06in19/ibex_V2,686255679,SystemVerilog,ibex_V2,150,0,2023-09-02 07:24:25+00:00,[],None
156,https://github.com/TPots/sv_umul.git,2023-09-19 02:59:09+00:00,Unsigned integer multiplication module in systemverilog,0,TPots/sv_umul,693434399,SystemVerilog,sv_umul,45,0,2023-09-19 02:59:52+00:00,[],None
157,https://github.com/LucasdeAl/Hamming_code_SystemVerilog.git,2023-09-19 15:42:23+00:00,this repository contains a Design and test with SystemVerilog of a hamming code module error corrector,0,LucasdeAl/Hamming_code_SystemVerilog,693730496,SystemVerilog,Hamming_code_SystemVerilog,2,0,2023-09-19 15:44:42+00:00,[],None
158,https://github.com/belcogo/digital-systems-architecture.git,2023-08-31 01:37:37+00:00,,0,belcogo/digital-systems-architecture,685324653,SystemVerilog,digital-systems-architecture,87,0,2023-08-31 01:59:39+00:00,[],None
159,https://github.com/nabeehdaouk/Clock-Domain-Crossing-for-Multi-Core-Processor.git,2023-09-12 14:13:29+00:00,Clock Domain Crossing for Multi-Core Processor,0,nabeehdaouk/Clock-Domain-Crossing-for-Multi-Core-Processor,690606847,SystemVerilog,Clock-Domain-Crossing-for-Multi-Core-Processor,187,0,2023-12-05 03:06:30+00:00,[],None
160,https://github.com/codebjjung/Testbench.git,2023-09-19 01:51:52+00:00,,0,codebjjung/Testbench,693416869,SystemVerilog,Testbench,41,0,2023-09-19 02:11:43+00:00,[],None
161,https://github.com/Ujan7/Arquitectura-de-Computadoras.git,2023-09-19 03:05:09+00:00,"Resumen, Practicos y Laboratorios de ADC2023.",0,Ujan7/Arquitectura-de-Computadoras,693435878,SystemVerilog,Arquitectura-de-Computadoras,11981,0,2023-09-21 14:14:41+00:00,[],None
162,https://github.com/ryan2298/CR1.git,2023-09-07 19:10:53+00:00,,0,ryan2298/CR1,688635005,SystemVerilog,CR1,23481,0,2023-11-14 19:16:55+00:00,[],None
163,https://github.com/d4nny815/RISCV-Multicycle-InteGraphics.git,2023-09-06 18:27:00+00:00,,0,d4nny815/RISCV-Multicycle-InteGraphics,688140370,SystemVerilog,RISCV-Multicycle-InteGraphics,1862,0,2024-02-17 21:20:33+00:00,[],None
164,https://github.com/Nanthakumar2k3/HDL_Bits.git,2023-09-12 13:59:45+00:00,,0,Nanthakumar2k3/HDL_Bits,690600062,SystemVerilog,HDL_Bits,14,0,2023-09-14 08:52:40+00:00,[],None
165,https://github.com/camilocona/digitales2.git,2023-09-18 20:34:21+00:00,,0,camilocona/digitales2,693337299,SystemVerilog,digitales2,3871,0,2024-03-01 18:35:02+00:00,[],None
166,https://github.com/jayantsakhare/apbslave.git,2023-09-18 02:24:18+00:00,,0,jayantsakhare/apbslave,692937927,SystemVerilog,apbslave,1,0,2023-09-18 02:25:36+00:00,[],None
167,https://github.com/wayneouow/ICC2020_SME.git,2023-09-28 20:06:41+00:00,2020 University/College IC Design Contest 大學部標準元件數位電路設計 String Matching Engine,0,wayneouow/ICC2020_SME,697948702,SystemVerilog,ICC2020_SME,473,0,2023-09-28 20:08:37+00:00,[],None
168,https://github.com/guibord2/LC-3_Microprocessor.git,2023-09-28 22:47:50+00:00,,0,guibord2/LC-3_Microprocessor,697991608,SystemVerilog,LC-3_Microprocessor,8698,0,2023-09-28 22:52:07+00:00,[],None
169,https://github.com/Fall-2023-Classes/lab_3_early_debouncer.git,2023-09-17 20:27:18+00:00,,0,Fall-2023-Classes/lab_3_early_debouncer,692868120,SystemVerilog,lab_3_early_debouncer,14,0,2023-09-23 02:35:19+00:00,[],None
170,https://github.com/theashix/8-bit_multiplier.git,2023-09-23 22:05:43+00:00,8-bit multiplier module implemented on SystemVerilog meant for the xc7s50csga324-1 Spartan 7 FPGA,0,theashix/8-bit_multiplier,695682045,SystemVerilog,8-bit_multiplier,21,0,2023-09-23 22:40:52+00:00,"['fpga', 'spartan-7', 'systemverilog', 'vivado', 'xilinx']",None
171,https://github.com/rishisin999/SystemVerilog_Revision.git,2023-09-24 16:08:16+00:00,,0,rishisin999/SystemVerilog_Revision,695917518,SystemVerilog,SystemVerilog_Revision,10,0,2023-09-24 16:09:39+00:00,[],https://api.github.com/licenses/mit
172,https://github.com/janah-2/Single-Cycle-RISCV-Processor.git,2023-09-18 04:26:32+00:00,Single Cycle RISCV Processor,0,janah-2/Single-Cycle-RISCV-Processor,692965759,SystemVerilog,Single-Cycle-RISCV-Processor,10,0,2023-09-18 04:42:20+00:00,[],None
173,https://github.com/reed-foster/halfband_polyphase_test.git,2023-09-18 15:45:30+00:00,Synthesizable verilog for 4GS/s decimating halfband FIR filter,0,reed-foster/halfband_polyphase_test,693226728,SystemVerilog,halfband_polyphase_test,15,0,2023-09-18 15:46:03+00:00,[],https://api.github.com/licenses/gpl-3.0
174,https://github.com/PavanHegde15/SV_Constraints.git,2023-09-22 12:43:08+00:00,Solved Few constraint Questions.,1,PavanHegde15/SV_Constraints,695137584,SystemVerilog,SV_Constraints,31,0,2023-09-25 08:52:26+00:00,[],None
175,https://github.com/Yuhua-Y/icc2020.git,2023-09-08 09:48:37+00:00,,0,Yuhua-Y/icc2020,688879828,SystemVerilog,icc2020,4,0,2023-09-08 09:49:03+00:00,[],None
176,https://github.com/ravippanchal/BasysBoardCPU.git,2023-09-16 23:13:04+00:00,,0,ravippanchal/BasysBoardCPU,692578621,SystemVerilog,BasysBoardCPU,31728,0,2023-09-17 00:47:01+00:00,[],None
177,https://github.com/Oscar-FZ/Proyecto1_Verificacion.git,2023-10-02 23:20:42+00:00,,0,Oscar-FZ/Proyecto1_Verificacion,699584687,SystemVerilog,Proyecto1_Verificacion,58,0,2023-10-02 23:22:48+00:00,[],None
178,https://github.com/amansasidharan/sv-files.git,2023-09-05 06:12:06+00:00,,0,amansasidharan/sv-files,687327064,SystemVerilog,sv-files,10,0,2023-09-05 06:21:31+00:00,[],None
179,https://github.com/Tech-mohankrishna/verification_concepts.git,2023-09-06 08:30:28+00:00,,0,Tech-mohankrishna/verification_concepts,687898382,SystemVerilog,verification_concepts,1,0,2023-09-06 08:37:17+00:00,[],None
180,https://github.com/frannyJO/ClassReport1.git,2023-09-05 21:58:54+00:00,,0,frannyJO/ClassReport1,687725441,SystemVerilog,ClassReport1,17,0,2023-09-08 00:27:34+00:00,[],None
181,https://github.com/JY251/LeetCode_Hardware.git,2023-09-09 09:15:20+00:00,,0,JY251/LeetCode_Hardware,689265518,SystemVerilog,LeetCode_Hardware,2,0,2023-09-09 13:28:53+00:00,[],None
182,https://github.com/LBranco27/verilog_practice.git,2023-09-04 01:56:26+00:00,Practice. Verilog simple CPU.,0,LBranco27/verilog_practice,686813771,SystemVerilog,verilog_practice,1,0,2023-09-04 02:32:52+00:00,[],None
183,https://github.com/FilzaShahid/AHB3_Lite_Interface_Verification.git,2023-09-21 08:39:27+00:00,To create a layered testbench architecture design in System Verilog for AHB-Lite Slave Protocol,0,FilzaShahid/AHB3_Lite_Interface_Verification,694559838,SystemVerilog,AHB3_Lite_Interface_Verification,155,0,2023-12-19 06:01:35+00:00,[],None
184,https://github.com/michealsafwat/ALU-verification-using-COCOTB.git,2023-09-21 14:11:12+00:00,,0,michealsafwat/ALU-verification-using-COCOTB,694698278,SystemVerilog,ALU-verification-using-COCOTB,924,0,2023-09-21 14:28:08+00:00,[],None
185,https://github.com/Gueguettee/digital-circuits-design-workspace.git,2023-09-28 09:30:59+00:00,,0,Gueguettee/digital-circuits-design-workspace,697695953,SystemVerilog,digital-circuits-design-workspace,4125,0,2023-12-15 15:18:12+00:00,[],None
186,https://github.com/rakshitharnayak/Synchronous_FIFO.git,2023-09-07 04:45:02+00:00,"A synchronous FIFO refers to a FIFO design where data values are written sequentially into a memory array using a clock signal, and the data values are sequentially read out from the memory array using the same clock signal",0,rakshitharnayak/Synchronous_FIFO,688306574,SystemVerilog,Synchronous_FIFO,119,0,2024-03-17 07:09:34+00:00,[],None
187,https://github.com/scorbetta/grogu.git,2023-09-05 10:02:23+00:00,CSR block automation for RTL design,0,scorbetta/grogu,687413350,SystemVerilog,grogu,61,0,2023-09-20 09:19:51+00:00,[],https://api.github.com/licenses/cern-ohl-w-2.0
188,https://github.com/lakpahana/hdl_verilog_practice.git,2023-09-03 16:04:15+00:00,,0,lakpahana/hdl_verilog_practice,686685233,SystemVerilog,hdl_verilog_practice,7,0,2023-09-04 20:05:21+00:00,[],None
189,https://github.com/poojarynikitha/FIFO.git,2023-09-11 10:31:15+00:00,,0,poojarynikitha/FIFO,689994925,SystemVerilog,FIFO,43,0,2023-09-12 05:12:34+00:00,[],None
190,https://github.com/Dhruv0Upadhyay/UVM-Debug.git,2023-09-02 06:34:11+00:00,,0,Dhruv0Upadhyay/UVM-Debug,686245071,SystemVerilog,UVM-Debug,16,0,2023-09-02 06:36:23+00:00,[],None
191,https://github.com/mithraapoorva/FIFO_UVM.git,2023-09-07 06:16:00+00:00,whole code,0,mithraapoorva/FIFO_UVM,688332317,SystemVerilog,FIFO_UVM,3203,0,2023-09-11 09:32:24+00:00,[],None
192,https://github.com/baymax06in19/dvcon_final_rtl.git,2023-09-05 17:36:51+00:00,,0,baymax06in19/dvcon_final_rtl,687640763,SystemVerilog,dvcon_final_rtl,150,0,2023-09-05 17:38:56+00:00,[],None
193,https://github.com/ashlesh795/pes_fast_counter.git,2023-09-03 05:54:02+00:00,,0,ashlesh795/pes_fast_counter,686537613,SystemVerilog,pes_fast_counter,3,0,2023-09-03 05:55:26+00:00,[],None
194,https://github.com/ronniegertman/pacman.git,2023-09-08 16:49:30+00:00,pacman using systemVerilog,0,ronniegertman/pacman,689040824,SystemVerilog,pacman,570,0,2023-09-10 13:17:26+00:00,[],None
195,https://github.com/yallecarvalho/LOAC.git,2023-09-18 11:43:28+00:00,Roteiros desenvolvidos na disciplina de LOAC (Laboratório de Organização de Arquitetura de Computadores),0,yallecarvalho/LOAC,693118950,SystemVerilog,LOAC,1406,0,2023-09-18 11:44:35+00:00,[],None
196,https://github.com/sumanthbs17/fifo_new.git,2023-09-19 06:48:16+00:00,,0,sumanthbs17/fifo_new,693502224,SystemVerilog,fifo_new,6,0,2023-09-19 06:49:00+00:00,[],None
197,https://github.com/birdybro/cegen_sv.git,2023-09-19 04:30:13+00:00,"Simple synchronous 50% duty cycle clock generator with external division factor parameter, written in SystemVerilog",0,birdybro/cegen_sv,693457718,SystemVerilog,cegen_sv,3,0,2023-10-17 14:23:45+00:00,[],https://api.github.com/licenses/mit
198,https://github.com/feipenghhq/UART_Controller.git,2023-09-19 04:31:54+00:00,,0,feipenghhq/UART_Controller,693458172,SystemVerilog,UART_Controller,1419,0,2023-10-19 04:47:02+00:00,[],https://api.github.com/licenses/mit
199,https://github.com/Breian/sub_table_decryption.git,2023-09-25 09:07:43+00:00,"An implementation on Verilog of a substitution table for decryption, with STA and logic synthesis",0,Breian/sub_table_decryption,696187374,SystemVerilog,sub_table_decryption,1519,0,2023-09-25 09:10:22+00:00,[],None
200,https://github.com/srikanthvvs1/common_ip.git,2023-09-15 19:18:03+00:00,,0,srikanthvvs1/common_ip,692193207,SystemVerilog,common_ip,1,0,2023-09-15 19:18:11+00:00,[],None
201,https://github.com/melt-umn/tree-sharing-demo.git,2023-09-13 17:38:36+00:00,"Example language for our SLE paper ""Sharing Trees and Contextual Information: Re-imagining Forwarding in Attribute Grammars""",0,melt-umn/tree-sharing-demo,691200791,SystemVerilog,tree-sharing-demo,24,0,2023-09-13 17:39:06+00:00,[],https://api.github.com/licenses/lgpl-3.0
202,https://github.com/MaddieVorhies/ELC5396_ClassReport2.git,2023-09-15 03:41:28+00:00,,0,MaddieVorhies/ELC5396_ClassReport2,691861166,SystemVerilog,ELC5396_ClassReport2,5,0,2023-09-15 03:43:01+00:00,[],None
203,https://github.com/Shreyast27/FIFO_QUESTA.git,2023-09-14 10:34:13+00:00,,0,Shreyast27/FIFO_QUESTA,691514339,SystemVerilog,FIFO_QUESTA,5,0,2023-09-14 10:34:55+00:00,[],None
204,https://github.com/abbmir/block_b_uvmf.proj.git,2023-09-27 02:23:06+00:00,,0,abbmir/block_b_uvmf.proj,697077192,SystemVerilog,block_b_uvmf.proj,77,0,2023-09-27 02:23:14+00:00,[],None
205,https://github.com/nguyendaithien/PULPISSIMO.git,2023-10-01 16:44:09+00:00,,0,nguyendaithien/PULPISSIMO,699007563,SystemVerilog,PULPISSIMO,7157,0,2023-10-12 00:33:09+00:00,[],None
206,https://github.com/SMejia115/RISCV-ARCHITECTURE.git,2023-09-27 21:22:33+00:00,,0,SMejia115/RISCV-ARCHITECTURE,697499517,SystemVerilog,RISCV-ARCHITECTURE,1243,0,2023-11-20 22:01:35+00:00,[],None
207,https://github.com/hhh2639168682/picoMIPS.git,2023-09-06 19:18:47+00:00,,0,hhh2639168682/picoMIPS,688160097,SystemVerilog,picoMIPS,916,0,2024-02-01 01:41:06+00:00,[],None
208,https://github.com/EpsLeonid/Student-2023.git,2023-09-04 18:26:46+00:00,,0,EpsLeonid/Student-2023,687150811,SystemVerilog,Student-2023,13618,0,2023-09-04 18:40:13+00:00,[],None
209,https://github.com/OmkarShelar4242/System-Verilog.git,2023-09-08 14:55:33+00:00,,0,OmkarShelar4242/System-Verilog,688998518,SystemVerilog,System-Verilog,155,0,2023-09-08 15:03:56+00:00,[],None
210,https://github.com/gaph-pucrs/Hermes.git,2023-10-02 17:00:49+00:00,Wormhole packet-switching Network-on-Chip with XY routing,0,gaph-pucrs/Hermes,699453127,SystemVerilog,Hermes,49,0,2023-10-04 20:19:23+00:00,[],None
211,https://github.com/HenryJuan325/IC_CONTEST_2022_Job-Assingment-Machine.git,2023-10-02 08:54:47+00:00,Job Assigment Machine,0,HenryJuan325/IC_CONTEST_2022_Job-Assingment-Machine,699251072,SystemVerilog,IC_CONTEST_2022_Job-Assingment-Machine,648,0,2023-10-02 09:18:00+00:00,[],None
212,https://github.com/Akshit358/traffic_task.git,2023-09-30 14:32:03+00:00,advanced embedded system task 6.1 activity 2 ,0,Akshit358/traffic_task,698644455,SystemVerilog,traffic_task,3,0,2023-09-30 14:33:18+00:00,[],None
213,https://github.com/BROsandr/design_school.git,2023-09-22 12:13:51+00:00,,0,BROsandr/design_school,695126556,SystemVerilog,design_school,40028,0,2023-09-22 12:21:18+00:00,[],None
214,https://github.com/chen96013/VLSI-AI-Accelerator.git,2023-09-28 12:42:56+00:00,final proect in NCKU VLSI system design,0,chen96013/VLSI-AI-Accelerator,697768004,SystemVerilog,VLSI-AI-Accelerator,16,0,2023-10-02 12:04:17+00:00,[],None
215,https://github.com/dungagucoo1/RTL.git,2023-09-29 14:07:42+00:00,,0,dungagucoo1/RTL,698258315,SystemVerilog,RTL,4,0,2023-09-29 14:11:19+00:00,[],None
216,https://github.com/hsien1005/MCU-DESIGN.git,2023-09-21 01:48:49+00:00,,0,hsien1005/MCU-DESIGN,694433519,SystemVerilog,MCU-DESIGN,16,0,2023-09-21 01:50:48+00:00,[],None
217,https://github.com/anushapadma/FIFO1.git,2023-09-21 07:01:24+00:00,,0,anushapadma/FIFO1,694521747,SystemVerilog,FIFO1,20,0,2023-09-21 07:02:25+00:00,[],None
218,https://github.com/DolAi17/classassignment.git,2023-09-25 03:50:07+00:00,,0,DolAi17/classassignment,696086311,SystemVerilog,classassignment,6,0,2023-09-25 04:00:11+00:00,[],None
219,https://github.com/bumjoooon/conextt_class.git,2023-09-25 03:48:31+00:00,,0,bumjoooon/conextt_class,696085932,SystemVerilog,conextt_class,10,0,2023-09-25 04:42:59+00:00,[],None
220,https://github.com/etngo2001/EE271.git,2023-09-25 20:35:34+00:00,Digital Circuits and Systems,0,etngo2001/EE271,696480192,SystemVerilog,EE271,334112,0,2023-09-26 00:50:04+00:00,[],None
221,https://github.com/YoussefMekawy/UVM_Verifivation_To_Memory.git,2023-09-30 21:20:40+00:00,"Develoved a UVM verification environment from scratch and used it to verify the functionality of a memory where I used random testing , constrained random testing and directed testing to check the corner cases of the design and also checked the coverage of the design and ensured that I got 100 functional and code coverage",0,YoussefMekawy/UVM_Verifivation_To_Memory,698752819,SystemVerilog,UVM_Verifivation_To_Memory,11,0,2023-09-30 21:26:04+00:00,[],None
222,https://github.com/dihernandez/SystemVerilogProjects.git,2023-10-03 21:08:55+00:00,Me practicing with different System Verilog concepts,0,dihernandez/SystemVerilogProjects,700052146,SystemVerilog,SystemVerilogProjects,12,0,2023-10-03 21:13:50+00:00,[],None
223,https://github.com/Ai-TaSAi/rca-7-segment-display.git,2023-10-03 08:30:07+00:00,Ripple carry adder connected to a multiplexer and 7 segment display interpreter to perform basic addition. Implemented in Vivado.,0,Ai-TaSAi/rca-7-segment-display,699735534,SystemVerilog,rca-7-segment-display,657,0,2023-10-03 08:36:27+00:00,[],None
224,https://github.com/ishiaraen/SingleCycleProcessor.git,2023-08-30 12:12:29+00:00,,0,ishiaraen/SingleCycleProcessor,685050865,SystemVerilog,SingleCycleProcessor,153,0,2023-09-07 22:49:56+00:00,[],None
225,https://github.com/ShichenQiao/HDLBits_Solutions.git,2023-09-04 23:00:58+00:00,Shichen Qiao's solutions to all Verilog problems on https://hdlbits.01xz.net/,0,ShichenQiao/HDLBits_Solutions,687221210,SystemVerilog,HDLBits_Solutions,49,0,2023-09-05 05:51:54+00:00,[],None
226,https://github.com/BrunoHoffmann15/arquitetura-sistemas-digitais-praticas.git,2023-09-05 01:26:18+00:00,,0,BrunoHoffmann15/arquitetura-sistemas-digitais-praticas,687253706,SystemVerilog,arquitetura-sistemas-digitais-praticas,2,0,2023-09-05 02:41:01+00:00,[],None
227,https://github.com/Srivathsa2304/FIFO-UVM-Using-one-agent.git,2023-09-17 08:58:39+00:00,,0,Srivathsa2304/FIFO-UVM-Using-one-agent,692683603,SystemVerilog,FIFO-UVM-Using-one-agent,45,0,2023-09-19 10:27:01+00:00,[],None
228,https://github.com/Engineer-Ayesha-Shafique/4-input-OR-gate-using-system-verilog.git,2023-09-13 04:00:30+00:00,,0,Engineer-Ayesha-Shafique/4-input-OR-gate-using-system-verilog,690873681,SystemVerilog,4-input-OR-gate-using-system-verilog,3,0,2023-12-15 06:53:55+00:00,[],None
229,https://github.com/PrathammGupta/5.1p-SIT329.git,2023-09-18 03:56:56+00:00,,0,PrathammGupta/5.1p-SIT329,692959276,SystemVerilog,5.1p-SIT329,1,0,2023-09-18 03:57:30+00:00,[],None
230,https://github.com/wolfenstein11x/NBA_shot_clock.git,2023-09-09 15:54:46+00:00,,0,wolfenstein11x/NBA_shot_clock,689375265,SystemVerilog,NBA_shot_clock,1,0,2023-09-09 15:55:19+00:00,[],None
231,https://github.com/Shreyast27/fifo_uvm_1.git,2023-09-19 04:42:32+00:00,,0,Shreyast27/fifo_uvm_1,693461395,SystemVerilog,fifo_uvm_1,7,0,2023-09-19 04:43:16+00:00,[],None
232,https://github.com/bhanusahithya/mypractice.git,2023-09-22 01:13:03+00:00,,0,bhanusahithya/mypractice,694922010,SystemVerilog,mypractice,88721,0,2023-10-27 20:34:01+00:00,[],None
233,https://github.com/jnjnliwenjie0022/uvm_parameter.git,2023-09-18 09:41:40+00:00,,0,jnjnliwenjie0022/uvm_parameter,693072957,SystemVerilog,uvm_parameter,3,0,2023-09-18 09:43:46+00:00,[],None
234,https://github.com/SuganVen/Clock-Divider.git,2023-09-01 17:55:52+00:00,,0,SuganVen/Clock-Divider,686086917,SystemVerilog,Clock-Divider,6,0,2023-09-05 03:29:41+00:00,[],None
235,https://github.com/TriptiChanda/UVM-Verification-FIFO.git,2023-09-02 19:16:08+00:00,A UVM verification model for asynchronous FIFO,0,TriptiChanda/UVM-Verification-FIFO,686431920,SystemVerilog,UVM-Verification-FIFO,29,0,2023-09-02 19:20:36+00:00,[],None
236,https://github.com/dtzSiFive/chipyard-hoist-comparison.git,2023-09-12 20:40:11+00:00,Chipyard before/after comparison for passthrough hoisting,0,dtzSiFive/chipyard-hoist-comparison,690765085,SystemVerilog,chipyard-hoist-comparison,6515,0,2023-09-12 20:40:44+00:00,[],None
237,https://github.com/CroosJJSE/sequence_detector.git,2023-09-09 10:01:36+00:00,"i made a overlapping sequence detector, here it detects ""1011""",0,CroosJJSE/sequence_detector,689277535,SystemVerilog,sequence_detector,3,0,2023-09-09 10:10:19+00:00,[],None
238,https://github.com/adachi6k/MultiportRam.git,2023-09-08 18:47:43+00:00,,0,adachi6k/MultiportRam,689080007,SystemVerilog,MultiportRam,3,0,2023-09-08 19:13:27+00:00,[],None
239,https://github.com/mahmedadawy2013/Cocotb_Project.git,2023-09-05 12:19:13+00:00,,0,mahmedadawy2013/Cocotb_Project,687467416,SystemVerilog,Cocotb_Project,1040,0,2023-09-05 12:45:51+00:00,[],None
240,https://github.com/MiaoE/Digital-and-Computer-Systems-Labs.git,2023-09-11 02:25:42+00:00,,0,MiaoE/Digital-and-Computer-Systems-Labs,689837075,SystemVerilog,Digital-and-Computer-Systems-Labs,53,0,2023-09-11 02:43:55+00:00,[],None
241,https://github.com/sweet12prof/Protocols.git,2023-09-24 06:05:04+00:00,,0,sweet12prof/Protocols,695758802,SystemVerilog,Protocols,42049,0,2024-04-03 11:32:18+00:00,[],None
242,https://github.com/RISCY-Lib/i2c_agent.git,2023-10-02 18:47:24+00:00,,0,RISCY-Lib/i2c_agent,699497291,SystemVerilog,i2c_agent,25,0,2023-10-03 18:30:18+00:00,[],https://api.github.com/licenses/lgpl-2.1
243,https://github.com/yyyyyml/BoYa-CPU.git,2023-09-04 10:51:08+00:00,,0,yyyyyml/BoYa-CPU,686976528,SystemVerilog,BoYa-CPU,8709,0,2023-09-05 05:56:19+00:00,[],None
244,https://github.com/shishir03/hamming-9bit-processor.git,2023-09-06 05:13:09+00:00,,0,shishir03/hamming-9bit-processor,687830697,SystemVerilog,hamming-9bit-processor,8429,0,2023-09-06 05:31:47+00:00,[],None
245,https://github.com/TClyj/Frogger.git,2023-09-07 01:49:18+00:00,"It is a project which writing Systemverilog code in Quartus and building needed hardware to achieve the classic arcade game ""Frogger"".",0,TClyj/Frogger,688262571,SystemVerilog,Frogger,8,0,2023-09-07 03:14:47+00:00,[],None
246,https://github.com/jaysunl/fifo.git,2023-09-02 22:37:09+00:00,,0,jaysunl/fifo,686469536,SystemVerilog,fifo,7,0,2023-09-03 07:09:33+00:00,[],None
247,https://github.com/Nikhilaraghuram/FIFO_uvm_TB.git,2023-09-07 04:36:47+00:00,,0,Nikhilaraghuram/FIFO_uvm_TB,688304557,SystemVerilog,FIFO_uvm_TB,51,0,2023-09-07 04:47:19+00:00,[],None
248,https://github.com/nguyencanhtrung/sv-common.git,2023-09-14 12:14:28+00:00,SystemVerilog Packages for RTL design and verification,0,nguyencanhtrung/sv-common,691552387,SystemVerilog,sv-common,2,0,2023-11-05 09:43:57+00:00,['systemverilog'],https://api.github.com/licenses/mit
249,https://github.com/stevenli518/UCSD_ECE260A_VLSI-DigitSysAlgorithms-Arch.git,2023-09-30 16:35:18+00:00,,0,stevenli518/UCSD_ECE260A_VLSI-DigitSysAlgorithms-Arch,698682567,SystemVerilog,UCSD_ECE260A_VLSI-DigitSysAlgorithms-Arch,38487,0,2023-12-19 20:04:17+00:00,[],None
250,https://github.com/jomonkjoy/riscv_software_build.git,2023-09-02 16:29:41+00:00,Compiling C code for the RISC-V RV32I architecture using a linker script ,0,jomonkjoy/riscv_software_build,686392222,SystemVerilog,riscv_software_build,14964,0,2023-09-03 13:23:12+00:00,[],https://api.github.com/licenses/gpl-3.0
251,https://github.com/IlyaChichkov/AXI_Counter.git,2023-08-31 13:15:19+00:00,Реализация AXI интерфейса на SystemVerilog,0,IlyaChichkov/AXI_Counter,685541951,SystemVerilog,AXI_Counter,61,0,2024-03-06 14:03:40+00:00,"['axi', 'fpga', 'interfaces', 'systemverilog']",None
252,https://github.com/PaunchiciAndrei/Request_Acknowledge.git,2023-09-27 19:57:21+00:00,,0,PaunchiciAndrei/Request_Acknowledge,697473486,SystemVerilog,Request_Acknowledge,7,0,2023-09-27 19:59:15+00:00,[],None
253,https://github.com/RAOUMERTC73/Quartus_prime_FILE.git,2023-09-16 09:55:00+00:00,,0,RAOUMERTC73/Quartus_prime_FILE,692379063,SystemVerilog,Quartus_prime_FILE,102857,0,2023-09-16 10:26:38+00:00,[],None
254,https://github.com/alfredxus/Bitcoin-Hash.git,2023-09-29 00:05:48+00:00,Two-stage secure Bitcoin hashing project.,0,alfredxus/Bitcoin-Hash,698008109,SystemVerilog,Bitcoin-Hash,15,0,2023-09-29 00:09:16+00:00,[],None
255,https://github.com/scapekambing/dsm-dac-v0.git,2023-10-01 19:40:02+00:00,,0,scapekambing/dsm-dac-v0,699057653,SystemVerilog,dsm-dac-v0,23,0,2023-10-01 19:40:50+00:00,[],None
256,https://github.com/Sameekshapu/new_fifo.git,2023-09-27 07:02:09+00:00,,0,Sameekshapu/new_fifo,697155128,SystemVerilog,new_fifo,12,0,2023-09-27 07:03:07+00:00,[],None
257,https://github.com/florescuv/APB-Verification-Project.git,2023-09-26 14:08:31+00:00,,0,florescuv/APB-Verification-Project,696830698,SystemVerilog,APB-Verification-Project,39,0,2023-09-26 14:09:48+00:00,[],None
258,https://github.com/chihuahuadog/chasingLEDFPGA.git,2023-10-03 16:42:28+00:00,,0,chihuahuadog/chasingLEDFPGA,699947405,SystemVerilog,chasingLEDFPGA,21,0,2023-10-03 22:23:06+00:00,[],None
259,https://github.com/anbirn/counter_pwm.git,2023-10-03 13:53:48+00:00,SV implementation of a counter. Digital frontend and backend for Cadence.,0,anbirn/counter_pwm,699867325,SystemVerilog,counter_pwm,6,0,2023-10-03 13:58:24+00:00,[],None
260,https://github.com/mohamd-khaled/FIFO.git,2023-09-23 23:45:41+00:00,,0,mohamd-khaled/FIFO,695697643,SystemVerilog,FIFO,1,0,2023-09-23 23:46:53+00:00,[],None
261,https://github.com/yuxxinchen/ECE295.git,2023-09-20 21:29:09+00:00,,0,yuxxinchen/ECE295,694368491,SystemVerilog,ECE295,380,0,2023-09-22 03:19:58+00:00,[],None
262,https://github.com/CroosJJSE/Matrix_Vector_Multiplier.git,2023-09-27 04:07:46+00:00,parameterized matrix multiplier ,0,CroosJJSE/Matrix_Vector_Multiplier,697103024,SystemVerilog,Matrix_Vector_Multiplier,8,0,2023-10-03 09:09:32+00:00,[],None
263,https://github.com/chetha123/SV_Constraints.git,2023-09-22 13:35:51+00:00,Solved Few constraint Questions.,0,chetha123/SV_Constraints,695158551,,SV_Constraints,31,0,2023-09-22 13:35:51+00:00,[],None
264,https://github.com/AlanMarin20/ArquitecturaComputadoresI.git,2023-09-15 19:25:28+00:00,,0,AlanMarin20/ArquitecturaComputadoresI,692195375,SystemVerilog,ArquitecturaComputadoresI,29,0,2023-09-15 19:53:57+00:00,[],None
265,https://github.com/PrabashwaraBBWijesekara/Single_Cycle_RISCV_32I_Processor.git,2023-09-21 06:46:40+00:00,System Verilog Based Implementation of RISC-V 32I Processor,0,PrabashwaraBBWijesekara/Single_Cycle_RISCV_32I_Processor,694516286,SystemVerilog,Single_Cycle_RISCV_32I_Processor,35,0,2023-09-28 16:21:54+00:00,[],None
266,https://github.com/Soujanyasalonkar/FIFO.git,2023-09-19 06:50:42+00:00,,0,Soujanyasalonkar/FIFO,693503077,SystemVerilog,FIFO,34,0,2023-09-19 06:52:58+00:00,[],https://api.github.com/licenses/apache-2.0
267,https://github.com/yogiVLSI04/30DaysofBasicCodesforVLSI.git,2023-09-18 09:23:51+00:00,"Basic Verilog codes like Gates, adders, subractors, mux, demux, flipflops etc...,",0,yogiVLSI04/30DaysofBasicCodesforVLSI,693065994,SystemVerilog,30DaysofBasicCodesforVLSI,334,0,2023-10-06 14:15:19+00:00,[],None
268,https://github.com/isidorjkaplan/ece496.git,2023-09-20 14:00:22+00:00,,0,isidorjkaplan/ece496,694190352,SystemVerilog,ece496,7730,0,2023-11-21 14:10:58+00:00,[],None
269,https://github.com/Shuregg/miet-interfaces.git,2023-09-26 18:44:24+00:00,Interfaces of computing systems,0,Shuregg/miet-interfaces,696951851,SystemVerilog,miet-interfaces,4968,0,2023-10-23 20:48:51+00:00,"['interfaces', 'protocols', 'verilog', 'verilog-hdl']",None
270,https://github.com/Yoavyu/Alarm-Clock.git,2023-09-26 16:18:14+00:00,"Verilog project. In this project I build a 6-digit clock which also has an alarm mode. It contains 2 alarms, a 'reset' button, and 'turn alarm off' button.",0,Yoavyu/Alarm-Clock,696891311,SystemVerilog,Alarm-Clock,151,0,2023-09-26 16:56:05+00:00,[],None
271,https://github.com/apinise/505_RISC_V.git,2023-09-12 23:14:45+00:00,Single Cycle and Pipelined Multi Cycle RISC-V Processor Written In SystemVerilog,0,apinise/505_RISC_V,690804390,SystemVerilog,505_RISC_V,2564,0,2023-12-06 18:08:29+00:00,[],None
272,https://github.com/npraja-mic/REGISTER-4BIT-2023.git,2023-09-02 09:08:22+00:00,,0,npraja-mic/REGISTER-4BIT-2023,686279868,SystemVerilog,REGISTER-4BIT-2023,1,0,2023-09-02 09:10:28+00:00,[],None
273,https://github.com/Jvlachos/FPGA-VGA-Maze.git,2023-10-03 11:53:44+00:00,Maze game in system Verilog  ,0,Jvlachos/FPGA-VGA-Maze,699814263,SystemVerilog,FPGA-VGA-Maze,6021,0,2023-10-03 11:55:34+00:00,[],None
274,https://github.com/ax0080/JTAG.git,2023-09-19 01:34:15+00:00,,0,ax0080/JTAG,693412064,SystemVerilog,JTAG,2511,0,2023-10-04 01:56:16+00:00,"['dft', 'jtag', 'jtag-boundary-scan']",None
275,https://github.com/BrunoHoffmann15/trab-ga-arquitetura-sistemas-digitais.git,2023-09-19 00:53:19+00:00,,0,BrunoHoffmann15/trab-ga-arquitetura-sistemas-digitais,693401808,SystemVerilog,trab-ga-arquitetura-sistemas-digitais,95,0,2023-09-19 01:40:25+00:00,[],None
276,https://github.com/projectDV/APB_TB.git,2023-09-19 16:28:05+00:00,This contains all necessary TB files for APB,0,projectDV/APB_TB,693750216,SystemVerilog,APB_TB,20,0,2023-10-17 17:41:20+00:00,[],None
277,https://github.com/KeefeAA/SIT329-Advanced-Embedded-Systems.git,2023-09-30 02:46:26+00:00,Advance Embedded Systems,0,KeefeAA/SIT329-Advanced-Embedded-Systems,698469358,SystemVerilog,SIT329-Advanced-Embedded-Systems,21115,0,2023-10-01 21:52:39+00:00,[],None
278,https://github.com/LukeAbers/nand-to-tetris.git,2023-10-01 21:26:23+00:00,,0,LukeAbers/nand-to-tetris,699082566,SystemVerilog,nand-to-tetris,5,0,2023-10-01 21:31:23+00:00,[],None
279,https://github.com/Pinigelbard/Fifo.git,2023-09-10 13:03:32+00:00,,0,Pinigelbard/Fifo,689640179,SystemVerilog,Fifo,0,0,2023-09-10 13:04:25+00:00,[],None
280,https://github.com/Karthik16701/UVM_FIFO.git,2023-09-15 04:58:42+00:00,,0,Karthik16701/UVM_FIFO,691880021,SystemVerilog,UVM_FIFO,236,0,2023-09-15 08:55:30+00:00,[],None
281,https://github.com/wilitp/arqui.git,2023-08-30 19:58:41+00:00,,0,wilitp/arqui,685239077,SystemVerilog,arqui,5971,0,2023-08-30 19:58:51+00:00,[],None
282,https://github.com/OlegPM/NET_SIM.git,2023-09-21 17:28:45+00:00,,0,OlegPM/NET_SIM,694785260,SystemVerilog,NET_SIM,19,0,2023-09-21 17:33:25+00:00,[],None
283,https://github.com/jsagoe1/FPGA-projects.git,2023-09-23 21:48:01+00:00,A collection of personal FPGA projects,0,jsagoe1/FPGA-projects,695678954,SystemVerilog,FPGA-projects,241,0,2023-09-23 22:31:35+00:00,[],https://api.github.com/licenses/mit
284,https://github.com/HartnettMatt/PersonalProjects.git,2023-09-10 21:03:05+00:00,A home for Matt's random projects.,0,HartnettMatt/PersonalProjects,689771665,SystemVerilog,PersonalProjects,3054,0,2024-02-06 15:38:47+00:00,[],https://api.github.com/licenses/mit
285,https://github.com/AstroPix/astep-fw.git,2023-09-28 16:28:36+00:00,ASTEp Firmware and software repository,0,AstroPix/astep-fw,697868831,SystemVerilog,astep-fw,2994,0,2023-09-28 16:31:03+00:00,[],None
286,https://github.com/01sharanshetty/FIFO_UVM_SINGLE_FINAL.git,2023-09-18 05:23:10+00:00,,0,01sharanshetty/FIFO_UVM_SINGLE_FINAL,692978995,SystemVerilog,FIFO_UVM_SINGLE_FINAL,7,0,2023-09-18 05:23:42+00:00,[],None
287,https://github.com/Prasthuthi/UVM_FIFO.git,2023-09-19 06:34:23+00:00,,0,Prasthuthi/UVM_FIFO,693497188,SystemVerilog,UVM_FIFO,30,0,2023-09-19 06:35:11+00:00,[],None
288,https://github.com/SunBenqian/cordic_sin_cos.git,2023-09-18 07:51:01+00:00,cordic_sin_cos based on system verilog,0,SunBenqian/cordic_sin_cos,693029299,SystemVerilog,cordic_sin_cos,145,0,2023-09-18 08:12:00+00:00,[],None
289,https://github.com/Mandax78/uvm3.git,2023-09-18 08:15:56+00:00,,0,Mandax78/uvm3,693038703,SystemVerilog,uvm3,112,0,2023-09-18 08:29:14+00:00,[],None
290,https://github.com/wendersoncandido/Arquitetura_de_Computadores.git,2023-09-24 00:57:06+00:00,Arquivos Arquitetura_de_Computadores,0,wendersoncandido/Arquitetura_de_Computadores,695707704,SystemVerilog,Arquitetura_de_Computadores,392,0,2023-09-24 01:22:59+00:00,[],None
291,https://github.com/ashisharyan675/VGA.git,2023-09-20 19:25:44+00:00,,0,ashisharyan675/VGA,694329077,SystemVerilog,VGA,96,0,2023-09-20 19:33:21+00:00,[],None
292,https://github.com/marwan-ramzi/uvm_seq_det.git,2023-10-03 12:52:12+00:00,,0,marwan-ramzi/uvm_seq_det,699838835,SystemVerilog,uvm_seq_det,7,0,2023-10-03 13:13:10+00:00,[],None
293,https://github.com/vvkcode/Systemverilog_sync_fifo_tb.git,2023-09-26 04:20:31+00:00,,0,vvkcode/Systemverilog_sync_fifo_tb,696597404,SystemVerilog,Systemverilog_sync_fifo_tb,9,0,2023-09-26 04:26:56+00:00,[],None
294,https://github.com/dhanasekarp03/UVM-FIFO.git,2023-09-14 10:54:10+00:00,,0,dhanasekarp03/UVM-FIFO,691521401,SystemVerilog,UVM-FIFO,5,0,2023-09-14 10:55:27+00:00,[],None
295,https://github.com/SergioRiosC/Tarea-2-Taller.git,2023-10-01 19:16:20+00:00,Tarea 2 Taller de diseño lógico,0,SergioRiosC/Tarea-2-Taller,699051429,SystemVerilog,Tarea-2-Taller,85787,0,2023-10-06 19:07:26+00:00,[],None
296,https://github.com/world-champion/apb.git,2023-10-01 08:46:38+00:00,,0,world-champion/apb,698876471,SystemVerilog,apb,101,0,2023-10-01 08:46:51+00:00,[],None
297,https://github.com/kaivalyaeAnilP/APB-Master-UVM-Testbench.git,2023-10-03 16:20:38+00:00,,0,kaivalyaeAnilP/APB-Master-UVM-Testbench,699937852,SystemVerilog,APB-Master-UVM-Testbench,9,0,2023-11-30 10:18:45+00:00,[],None
298,https://github.com/DavidWei2022/CMPE140-Lab3-LabDaddies.git,2023-09-18 19:18:22+00:00,Lab Daddies do Lab stuffs,0,DavidWei2022/CMPE140-Lab3-LabDaddies,693311482,SystemVerilog,CMPE140-Lab3-LabDaddies,164,0,2023-10-16 20:42:30+00:00,[],None
299,https://github.com/tliam1/SSP.git,2023-09-01 03:57:21+00:00,Simulation of a single-cycle processor in SystemVerilog,0,tliam1/SSP,685807833,SystemVerilog,SSP,4,0,2023-09-01 03:58:19+00:00,[],None
300,https://github.com/retar-kamuy/axi.git,2023-09-10 04:20:42+00:00,,0,retar-kamuy/axi,689520425,SystemVerilog,axi,1,0,2023-09-10 08:04:58+00:00,[],None
301,https://github.com/anbvcan/Vehicle_Control.git,2023-09-11 02:57:33+00:00,,0,anbvcan/Vehicle_Control,689844860,SystemVerilog,Vehicle_Control,12,0,2023-09-11 02:58:30+00:00,[],None
302,https://github.com/nguyencanhtrung/sv-axis.git,2023-09-12 02:06:33+00:00,AXI4-Stream basic building blocks in SystemVerilog,0,nguyencanhtrung/sv-axis,690335481,SystemVerilog,sv-axis,260391,0,2023-11-07 02:51:10+00:00,['systemverilog'],https://api.github.com/licenses/mit
303,https://github.com/leobilha/arquitetura-e-organizacao-de-computadores-II-unisinos.git,2023-09-01 17:11:10+00:00,Trabalhos e exercícios da cardeira de Arquitetura e Organização de Computadores na Unisinos,0,leobilha/arquitetura-e-organizacao-de-computadores-II-unisinos,686071999,SystemVerilog,arquitetura-e-organizacao-de-computadores-II-unisinos,202,0,2023-09-12 17:44:27+00:00,[],None
304,https://github.com/RAHUL-1881/VLSI_Grind.git,2023-09-06 15:49:11+00:00,,0,RAHUL-1881/VLSI_Grind,688077526,SystemVerilog,VLSI_Grind,500,0,2023-10-15 06:41:23+00:00,[],https://api.github.com/licenses/bsd-2-clause
305,https://github.com/marciahernandez1/SoC.git,2023-09-19 22:12:49+00:00,,0,marciahernandez1/SoC,693872716,SystemVerilog,SoC,1411,0,2023-10-13 04:06:14+00:00,[],None
306,https://github.com/curoles/mig-cpu.git,2023-09-25 01:54:22+00:00,,0,curoles/mig-cpu,696058854,SystemVerilog,mig-cpu,111,0,2023-09-25 15:40:00+00:00,[],None
307,https://github.com/singh-rozer/reg_file.git,2023-09-30 17:33:40+00:00,,0,singh-rozer/reg_file,698699488,SystemVerilog,reg_file,16,0,2024-01-26 17:36:28+00:00,[],None
308,https://github.com/Purdue-SoCET/FPU.git,2023-09-25 01:08:21+00:00,Floating-point unit for RISC-V core,0,Purdue-SoCET/FPU,696048127,SystemVerilog,FPU,31160,0,2023-10-05 02:32:45+00:00,[],None
309,https://github.com/RahimullahShaik/isha_NOC.git,2023-09-10 22:55:49+00:00,Network on Chip,0,RahimullahShaik/isha_NOC,689792913,SystemVerilog,isha_NOC,381,0,2024-02-11 22:48:48+00:00,[],None
310,https://github.com/JarlMS/Dual-RISCV-core-for-glitch-protection.git,2023-09-06 12:39:30+00:00,Project thesis based on researching the use of two RISC-V cores for glitch protection to avoid using other costly security measures.,0,JarlMS/Dual-RISCV-core-for-glitch-protection,687995191,SystemVerilog,Dual-RISCV-core-for-glitch-protection,7496,0,2023-12-15 11:37:28+00:00,[],None
311,https://github.com/gyurco/MiST-SiDi-templates.git,2023-09-23 10:31:52+00:00,,0,gyurco/MiST-SiDi-templates,695485473,SystemVerilog,MiST-SiDi-templates,9,0,2023-09-23 10:32:57+00:00,[],None
312,https://github.com/juanserrano-sg/systemverilog_projects.git,2023-09-09 05:50:37+00:00,,0,juanserrano-sg/systemverilog_projects,689217009,SystemVerilog,systemverilog_projects,30493,0,2023-10-30 06:29:29+00:00,[],None
313,https://github.com/Mayank410/6.1p.git,2023-09-05 01:48:07+00:00,,0,Mayank410/6.1p,687259102,SystemVerilog,6.1p,3,0,2023-09-05 01:51:44+00:00,[],None
314,https://github.com/Nikhilaraghuram/SV_basic.git,2023-09-05 05:42:53+00:00,,0,Nikhilaraghuram/SV_basic,687318339,SystemVerilog,SV_basic,10,0,2023-09-05 05:52:16+00:00,[],None
315,https://github.com/EbnerLautaro/SingleCycleProcessor.git,2023-09-06 18:07:27+00:00,Practicos del Arquitectura de Computadoras,0,EbnerLautaro/SingleCycleProcessor,688132587,SystemVerilog,SingleCycleProcessor,44,0,2023-09-06 18:26:07+00:00,[],None
316,https://github.com/wolfenstein11x/FPGA_random_num_gen.git,2023-09-05 18:28:07+00:00,Push button on FPGA to generate pseudo-random 10 but number,0,wolfenstein11x/FPGA_random_num_gen,687660016,SystemVerilog,FPGA_random_num_gen,9547,0,2023-09-05 18:28:46+00:00,[],None
317,https://github.com/TriptiChanda/Bitcoin-Hashing-SHA256.git,2023-09-02 19:28:27+00:00,Bitcoin hashing algorithm using SHA256,0,TriptiChanda/Bitcoin-Hashing-SHA256,686434528,SystemVerilog,Bitcoin-Hashing-SHA256,178,0,2023-09-02 19:30:22+00:00,[],None
318,https://github.com/baymax06in19/ibex_pulpissimo.git,2023-08-31 11:03:43+00:00,,0,baymax06in19/ibex_pulpissimo,685492656,SystemVerilog,ibex_pulpissimo,149,0,2023-08-31 11:09:15+00:00,[],None
319,https://github.com/mitri-afk/multicycle-processor.git,2023-08-31 19:02:53+00:00,A multicycle RISC-V microprocessor written in SystemVerilog,0,mitri-afk/multicycle-processor,685679043,SystemVerilog,multicycle-processor,8,0,2023-09-01 23:35:32+00:00,[],None
320,https://github.com/Fall-2023-Classes/lab-2-square-wave-generator.git,2023-09-13 19:42:20+00:00,,1,Fall-2023-Classes/lab-2-square-wave-generator,691247619,SystemVerilog,lab-2-square-wave-generator,12,0,2023-09-13 20:08:43+00:00,[],None
321,https://github.com/JessilBijou/Security_Ceckmate.git,2023-09-15 15:08:59+00:00,FSM Design using RTL and Security Verification,0,JessilBijou/Security_Ceckmate,692104381,SystemVerilog,Security_Ceckmate,8,0,2023-09-15 15:10:33+00:00,[],https://api.github.com/licenses/mit
322,https://github.com/USTC-System-Courses/CECS-pipeline-BRAM.git,2023-09-06 05:39:15+00:00,,0,USTC-System-Courses/CECS-pipeline-BRAM,687837654,SystemVerilog,CECS-pipeline-BRAM,13,0,2023-09-06 06:10:32+00:00,[],None
323,https://github.com/stkrknds/UART-SV.git,2023-09-19 22:50:25+00:00,,0,stkrknds/UART-SV,693882161,SystemVerilog,UART-SV,4,0,2023-09-19 22:55:55+00:00,[],None
324,https://github.com/RathodLP/Constraints.git,2023-09-22 13:14:00+00:00,Get it into the System Verilog Constraints,0,RathodLP/Constraints,695149699,SystemVerilog,Constraints,1,0,2023-09-22 13:22:51+00:00,[],None
325,https://github.com/lisaelsi/DAIS.git,2023-10-02 05:20:49+00:00,,0,lisaelsi/DAIS,699180503,SystemVerilog,DAIS,9418,0,2023-10-04 18:05:11+00:00,[],None
326,https://github.com/poojarynikitha/fifo_uvm.git,2023-09-14 15:05:01+00:00,,0,poojarynikitha/fifo_uvm,691630867,SystemVerilog,fifo_uvm,42,0,2023-09-14 15:07:18+00:00,[],None
327,https://github.com/suhan0123/SYN_fifo.git,2023-09-14 11:06:02+00:00,,0,suhan0123/SYN_fifo,691525744,SystemVerilog,SYN_fifo,21,0,2023-09-14 11:07:27+00:00,[],None
328,https://github.com/01sharanshetty/FINAL_UVM_FIFO.git,2023-09-18 08:59:54+00:00,,0,01sharanshetty/FINAL_UVM_FIFO,693056259,SystemVerilog,FINAL_UVM_FIFO,14,0,2023-09-18 09:01:49+00:00,[],None
329,https://github.com/Mandax78/uvm_trianing.git,2023-09-18 07:30:05+00:00,,0,Mandax78/uvm_trianing,693021354,SystemVerilog,uvm_trianing,93,0,2023-09-18 07:45:47+00:00,[],https://api.github.com/licenses/mit
330,https://github.com/gaph-pucrs/BrLite.git,2023-09-21 21:04:25+00:00,"A lightweight broadcast NoC, derived from BrNoC without backtracking",0,gaph-pucrs/BrLite,694859774,SystemVerilog,BrLite,49,0,2023-09-21 21:08:10+00:00,[],None
331,https://github.com/BrendanBov/Digital-Logic-Design.git,2023-09-18 05:09:44+00:00,Digital Logic Design Spring 2022,0,BrendanBov/Digital-Logic-Design,692975622,SystemVerilog,Digital-Logic-Design,147359,0,2023-09-18 05:40:28+00:00,[],None
332,https://github.com/Jeremy185/Verificacion_bus_de_datos.git,2023-09-23 20:50:35+00:00,En este repositorio se hara seguimiento del desarrollo de un ambiente de verificacion para un bus de datos,0,Jeremy185/Verificacion_bus_de_datos,695660504,SystemVerilog,Verificacion_bus_de_datos,412,0,2023-09-23 23:24:21+00:00,[],None
333,https://github.com/Sloechka/UVM4DV.git,2023-09-24 18:56:18+00:00,Universal Verification Methodology for Design Verification ,1,Sloechka/UVM4DV,695970469,SystemVerilog,UVM4DV,8433,0,2023-12-23 15:25:27+00:00,[],https://api.github.com/licenses/cc-by-sa-4.0
334,https://github.com/Shreesh-Kulkarni/rv32F-tlv-sv.git,2023-10-03 19:44:23+00:00,A repository consisting of code files for designing the Single Precision Floating Point extension for RV32I.,0,Shreesh-Kulkarni/rv32F-tlv-sv,700021632,SystemVerilog,rv32F-tlv-sv,7,0,2023-12-24 10:57:22+00:00,[],None
335,https://github.com/amlan-acharya/Bus-Protocols.git,2023-09-04 16:13:11+00:00,,0,amlan-acharya/Bus-Protocols,687105533,SystemVerilog,Bus-Protocols,20,0,2024-01-09 09:21:28+00:00,[],https://api.github.com/licenses/mit
336,https://github.com/CSCE-616-FA23/code.git,2023-08-30 14:56:23+00:00,,1,CSCE-616-FA23/code,685118974,SystemVerilog,code,1097,0,2023-08-30 18:11:10+00:00,[],None
337,https://github.com/PachonIsaac/Procesador-Monociclo.git,2023-10-02 22:40:20+00:00,,0,PachonIsaac/Procesador-Monociclo,699572847,SystemVerilog,Procesador-Monociclo,76,0,2023-11-19 15:05:54+00:00,[],None
338,https://github.com/annascao/FPGA-mini-games.git,2023-09-21 19:18:56+00:00,,0,annascao/FPGA-mini-games,694826637,SystemVerilog,FPGA-mini-games,15716,0,2023-11-27 09:48:13+00:00,[],None
339,https://github.com/tomhaber/rvcpu.git,2023-09-22 12:03:46+00:00,,0,tomhaber/rvcpu,695122518,SystemVerilog,rvcpu,193,0,2023-09-22 20:12:01+00:00,[],None
340,https://github.com/elizabethkooiman/Kooiman_SoC_Project.git,2023-09-28 20:50:34+00:00,,0,elizabethkooiman/Kooiman_SoC_Project,697961737,SystemVerilog,Kooiman_SoC_Project,157482,0,2023-12-05 05:39:16+00:00,[],None
341,https://github.com/vkaralewich/ee322-labs.git,2023-09-25 13:41:46+00:00,,0,vkaralewich/ee322-labs,696302989,SystemVerilog,ee322-labs,369799,0,2023-09-25 13:55:40+00:00,[],None
342,https://github.com/Bhoomi-sravanthi/Fullsub_using_halfsub.git,2023-09-04 01:14:20+00:00,Design and verifying Full subtractor using the Half Subtractor ,0,Bhoomi-sravanthi/Fullsub_using_halfsub,686804892,SystemVerilog,Fullsub_using_halfsub,3,0,2023-09-04 17:13:28+00:00,[],None
343,https://github.com/Buzz-coding-217/ML-in-FPGA.git,2023-09-04 12:52:39+00:00,,0,Buzz-coding-217/ML-in-FPGA,687026580,SystemVerilog,ML-in-FPGA,10,0,2023-09-17 09:29:43+00:00,[],None
344,https://github.com/Tech-mohankrishna/Layered-Testbench-arbiter.git,2023-09-03 05:55:29+00:00,,0,Tech-mohankrishna/Layered-Testbench-arbiter,686537920,SystemVerilog,Layered-Testbench-arbiter,13,0,2023-09-03 05:56:14+00:00,[],None
345,https://github.com/npraja-mic/JK-FF-2023.git,2023-09-02 09:06:05+00:00,,0,npraja-mic/JK-FF-2023,686279265,SystemVerilog,JK-FF-2023,0,0,2023-09-02 09:06:11+00:00,[],None
346,https://github.com/Hansa2000/processor_design.git,2023-09-06 07:41:18+00:00,single cycle processor which implements risc-v base instruction set.,0,Hansa2000/processor_design,687879420,SystemVerilog,processor_design,4268,0,2023-10-16 19:41:09+00:00,[],None
347,https://github.com/axyrai/suhan_fifo.git,2023-09-19 07:34:18+00:00,,0,axyrai/suhan_fifo,693520112,SystemVerilog,suhan_fifo,7,0,2023-09-19 07:35:29+00:00,[],None
348,https://github.com/Rohithgarde/SYN_FIFO.git,2023-09-19 10:22:44+00:00,,0,Rohithgarde/SYN_FIFO,693588915,SystemVerilog,SYN_FIFO,20,0,2023-09-19 10:25:59+00:00,[],None
349,https://github.com/AlexRock000/test.git,2023-09-20 12:40:28+00:00,,0,AlexRock000/test,694153750,SystemVerilog,test,12,0,2023-09-20 12:41:18+00:00,[],None
350,https://github.com/janah-2/Pipelined-Processor.git,2023-09-18 04:27:11+00:00,Pipelined Processor,0,janah-2/Pipelined-Processor,692965910,SystemVerilog,Pipelined-Processor,20,0,2023-09-18 04:42:37+00:00,[],None
351,https://github.com/dhanasekarp03/fifo-uvm.git,2023-09-20 05:36:00+00:00,,0,dhanasekarp03/fifo-uvm,693987764,SystemVerilog,fifo-uvm,9,0,2023-09-20 05:38:58+00:00,[],None
352,https://github.com/aconsiglio03/trafficlight.git,2023-09-08 20:04:44+00:00,,0,aconsiglio03/trafficlight,689102400,SystemVerilog,trafficlight,85,0,2023-10-10 16:50:22+00:00,[],None
353,https://github.com/Roki523/Traffic-light-controller.git,2023-09-08 22:55:48+00:00,,0,Roki523/Traffic-light-controller,689140349,SystemVerilog,Traffic-light-controller,38,0,2023-09-09 11:20:20+00:00,[],None
354,https://github.com/Prabhat1308/PUF_implementation.git,2023-09-02 10:04:27+00:00,,0,Prabhat1308/PUF_implementation,686292442,SystemVerilog,PUF_implementation,536,0,2023-11-21 18:06:59+00:00,[],None
355,https://github.com/BalintPaulAndrei/APB-for-Verification-IP.git,2023-09-27 13:13:21+00:00,"The module implements an arithmetic unit which supports addition and multiplication operations, being controlled through an APB interface. The module's purpose is to show the correct flow of testing.",0,BalintPaulAndrei/APB-for-Verification-IP,697305911,SystemVerilog,APB-for-Verification-IP,38,0,2023-09-27 13:16:55+00:00,[],None
356,https://github.com/romnram67/Fall-2023-Classes-lab-4-ROM-based-temp-sensor.git,2023-10-01 22:12:45+00:00,,0,romnram67/Fall-2023-Classes-lab-4-ROM-based-temp-sensor,699091779,SystemVerilog,Fall-2023-Classes-lab-4-ROM-based-temp-sensor,2,0,2023-10-01 22:43:42+00:00,[],None
357,https://github.com/tmarmay/AquitecturaComputador.git,2023-08-30 00:02:20+00:00,,0,tmarmay/AquitecturaComputador,684828652,SystemVerilog,AquitecturaComputador,10082,0,2023-09-05 23:50:27+00:00,[],None
358,https://github.com/Sameekshapu/EX_UVM.git,2023-09-21 04:35:12+00:00,,0,Sameekshapu/EX_UVM,694476773,SystemVerilog,EX_UVM,15,0,2023-09-21 04:38:06+00:00,[],None
359,https://github.com/uroojbaig/gis-sample-files.git,2023-09-21 07:49:58+00:00,,0,uroojbaig/gis-sample-files,694540891,SystemVerilog,gis-sample-files,6982,0,2023-09-21 07:58:21+00:00,[],None
360,https://github.com/moein-maleki/bsc-thesis.git,2023-09-23 01:27:32+00:00,,0,moein-maleki/bsc-thesis,695370206,SystemVerilog,bsc-thesis,8118,0,2023-09-23 01:32:39+00:00,[],None
361,https://github.com/amansasidharan/UVM_FIFO.git,2023-09-12 08:50:20+00:00,,0,amansasidharan/UVM_FIFO,690466451,SystemVerilog,UVM_FIFO,38,0,2023-09-14 09:16:01+00:00,[],None
362,https://github.com/01sharanshetty/UVM-ENV-FIFO.git,2023-09-07 05:57:20+00:00,,0,01sharanshetty/UVM-ENV-FIFO,688326356,SystemVerilog,UVM-ENV-FIFO,51,0,2023-09-07 05:59:51+00:00,[],None
363,https://github.com/apinise/SC_RV32IM.git,2023-09-20 20:19:21+00:00,Single Cycle RV32IM Processor Written In System Verilog,0,apinise/SC_RV32IM,694347557,SystemVerilog,SC_RV32IM,1423,0,2023-12-06 16:52:04+00:00,[],None
364,https://github.com/AidenWang0511/ECE253.git,2023-10-02 19:16:43+00:00,,0,AidenWang0511/ECE253,699508501,SystemVerilog,ECE253,3176,0,2023-11-21 07:28:31+00:00,[],None
365,https://github.com/Granp4sso/cv32e41s_SoC_env.git,2023-09-15 09:11:46+00:00,A simulation platform made in verilator for cv32e41s. ,0,Granp4sso/cv32e41s_SoC_env,691966421,SystemVerilog,cv32e41s_SoC_env,326023,0,2023-09-27 13:48:50+00:00,[],None
366,https://github.com/SumaiyaTariqueLabiba/SystemVerilog-Basics.git,2023-09-26 06:41:12+00:00,"FIFO, FSM, UART, RAM, ALU, etc.",0,SumaiyaTariqueLabiba/SystemVerilog-Basics,696639365,SystemVerilog,SystemVerilog-Basics,83,0,2024-03-08 11:33:55+00:00,"['systemverilog', 'testbench']",None
367,https://github.com/RobertGTR/UVM-AFIVP.git,2023-09-19 09:49:39+00:00,UVM Verification of AFVIP,0,RobertGTR/UVM-AFIVP,693575649,SystemVerilog,UVM-AFIVP,98,0,2023-09-19 09:50:56+00:00,[],None
368,https://github.com/Matthew-Otto/RTL-IP.git,2023-09-14 01:40:37+00:00,Various RTL blocks I use in my FPGA based projects,0,Matthew-Otto/RTL-IP,691340731,SystemVerilog,RTL-IP,433,0,2024-03-26 16:14:33+00:00,[],None
369,https://github.com/TejasSudarshan/Parallel-Digital-Vlsi-Architecture-for-Combined-SVM-Training-and-Classification.git,2023-09-26 05:42:14+00:00,,0,TejasSudarshan/Parallel-Digital-Vlsi-Architecture-for-Combined-SVM-Training-and-Classification,696619520,SystemVerilog,Parallel-Digital-Vlsi-Architecture-for-Combined-SVM-Training-and-Classification,13,0,2023-09-26 05:44:22+00:00,[],None
370,https://github.com/dhadhireddy-gnaneshwar/verilog-proj.git,2023-09-21 14:34:05+00:00,basic verilog projects ,0,dhadhireddy-gnaneshwar/verilog-proj,694709510,SystemVerilog,verilog-proj,11,0,2023-09-26 11:20:04+00:00,[],None
371,https://github.com/TryNotToFail/CPEN211_lab6.git,2023-09-12 07:31:27+00:00,,0,TryNotToFail/CPEN211_lab6,690434436,SystemVerilog,CPEN211_lab6,54,0,2023-09-12 07:34:13+00:00,[],None
372,https://github.com/MehanathanS/packet-router.git,2023-09-24 15:38:23+00:00,Packet Router Based on Destination PortID,0,MehanathanS/packet-router,695907781,SystemVerilog,packet-router,46,0,2023-09-25 11:45:39+00:00,[],None
373,https://github.com/Srivathsa2304/Design-fifo.git,2023-09-20 04:18:15+00:00,,0,Srivathsa2304/Design-fifo,693967771,SystemVerilog,Design-fifo,1,0,2023-09-20 04:21:07+00:00,[],None
374,https://github.com/wayneouow/ICC2021_GEOFENCE.git,2023-09-28 20:01:27+00:00,20 21 University/College IC Design Contest 大學部 標準元件數位電路設計 Geofence,0,wayneouow/ICC2021_GEOFENCE,697947090,SystemVerilog,ICC2021_GEOFENCE,641,0,2023-09-28 20:04:34+00:00,[],None
375,https://github.com/AlexNeagu03/APB-project.git,2023-09-28 19:57:25+00:00,I have made this project during Infineon Romania Summer School 2023. It mainly focuses on understanding and learning the basics of designing digital circuits and also how an APB protocol works.,0,AlexNeagu03/APB-project,697945843,SystemVerilog,APB-project,22,0,2023-09-28 20:08:13+00:00,[],None
376,https://github.com/OscarWuu/College-life.git,2023-10-02 02:22:25+00:00,,0,OscarWuu/College-life,699141112,SystemVerilog,College-life,36894,0,2023-10-02 02:49:35+00:00,[],None
377,https://github.com/baymax06in19/pupissimo_v1.git,2023-08-31 11:27:53+00:00,,0,baymax06in19/pupissimo_v1,685501335,SystemVerilog,pupissimo_v1,149,0,2023-08-31 11:29:31+00:00,[],None
378,https://github.com/EmanuelAraya30/Verificacion.git,2023-09-06 06:16:18+00:00,,0,EmanuelAraya30/Verificacion,687848718,SystemVerilog,Verificacion,176,0,2023-09-06 06:28:36+00:00,[],None
379,https://github.com/obiloahs/AHBRAM.git,2023-09-04 15:37:45+00:00,参考代码,0,obiloahs/AHBRAM,687092491,SystemVerilog,AHBRAM,30,0,2023-09-04 16:52:28+00:00,[],None
380,https://github.com/baymax06in19/Pulp_Test_Core.git,2023-09-01 16:58:23+00:00,,0,baymax06in19/Pulp_Test_Core,686067755,SystemVerilog,Pulp_Test_Core,150,0,2023-09-01 17:00:32+00:00,[],None
381,https://github.com/bcaregnani/SE204.git,2023-09-21 05:12:58+00:00,Reconfigurable architectures and HDL language project in SystemVerylog language within the framework of the course SE204 at Telecom Paris.,0,bcaregnani/SE204,694486585,SystemVerilog,SE204,1075,0,2023-09-21 21:29:06+00:00,[],None
382,https://github.com/JhnWstbrk/ELC4396_ClassReport2.git,2023-09-11 18:32:23+00:00,,0,JhnWstbrk/ELC4396_ClassReport2,690205745,SystemVerilog,ELC4396_ClassReport2,13024,0,2023-09-15 03:07:26+00:00,[],None
383,https://github.com/yseojun/verilog_study.git,2023-10-01 10:48:32+00:00,,0,yseojun/verilog_study,698906390,SystemVerilog,verilog_study,13,0,2023-10-03 12:28:23+00:00,[],None
384,https://github.com/B1mendez/Bitcoin-Hashing.git,2023-09-11 04:38:21+00:00,,0,B1mendez/Bitcoin-Hashing,689868346,SystemVerilog,Bitcoin-Hashing,813,0,2023-09-11 04:38:48+00:00,[],None
385,https://github.com/Devi-charan-29/Dual-port-RAM-verification.git,2023-09-09 11:30:31+00:00,Using System Verilog,0,Devi-charan-29/Dual-port-RAM-verification,689299240,SystemVerilog,Dual-port-RAM-verification,4096,0,2023-09-09 11:42:40+00:00,[],None
386,https://github.com/CroosJJSE/SparkLink_SV.git,2023-09-11 10:00:41+00:00,SV implementation of Sparklink task.,0,CroosJJSE/SparkLink_SV,689982942,SystemVerilog,SparkLink_SV,5,0,2023-09-11 11:36:10+00:00,[],None
387,https://github.com/scapekambing/arty-blinker.git,2023-09-15 20:06:44+00:00,,0,scapekambing/arty-blinker,692207560,SystemVerilog,arty-blinker,9,0,2023-09-20 20:46:47+00:00,[],None
388,https://github.com/Lauti00/ArquitecturaComputadoras.git,2023-09-17 18:03:30+00:00,,0,Lauti00/ArquitecturaComputadoras,692831711,SystemVerilog,ArquitecturaComputadoras,108,0,2023-09-17 18:09:56+00:00,[],None
389,https://github.com/TerryYan26/sha256-bitcoinhash.git,2023-09-14 22:34:14+00:00,,0,TerryYan26/sha256-bitcoinhash,691789270,SystemVerilog,sha256-bitcoinhash,188689,0,2023-09-17 06:42:26+00:00,[],None
390,https://github.com/mohamedwaleed-cu/Simple-System-Verilog-codes.git,2023-09-18 12:03:42+00:00,,0,mohamedwaleed-cu/Simple-System-Verilog-codes,693126990,SystemVerilog,Simple-System-Verilog-codes,3,0,2023-09-18 12:05:45+00:00,[],None
391,https://github.com/amabraha/my_tiny_tapeout_reflex_game.git,2023-10-02 23:39:24+00:00,Reflex game for tiny tapeout 5,0,amabraha/my_tiny_tapeout_reflex_game,699588914,SystemVerilog,my_tiny_tapeout_reflex_game,39,0,2023-10-31 17:11:29+00:00,[],https://api.github.com/licenses/apache-2.0
392,https://github.com/lailzy/ECE385.git,2023-09-22 20:27:37+00:00,,0,lailzy/ECE385,695307621,SystemVerilog,ECE385,61,0,2023-09-25 00:59:03+00:00,[],None
393,https://github.com/abbmir/block_a_uvmf.proj.git,2023-09-27 02:07:55+00:00,,0,abbmir/block_a_uvmf.proj,697073363,SystemVerilog,block_a_uvmf.proj,73,0,2023-09-27 02:08:03+00:00,[],None
394,https://github.com/mutyalasaivenkatakrishna/System_Verilog.git,2023-09-25 16:45:13+00:00,,0,mutyalasaivenkatakrishna/System_Verilog,696391774,SystemVerilog,System_Verilog,2,0,2023-09-25 17:05:24+00:00,[],None
395,https://github.com/DHimeka/FPGA_Tries.git,2023-09-07 09:19:24+00:00,Simple attempts while learning,0,DHimeka/FPGA_Tries,688401974,SystemVerilog,FPGA_Tries,777475,0,2023-10-15 22:08:26+00:00,[],None
396,https://github.com/rakshitharnayak/basic_coding_questions.git,2023-09-04 04:38:20+00:00,System verilog basic coding,0,rakshitharnayak/basic_coding_questions,686849837,SystemVerilog,basic_coding_questions,46,0,2023-09-05 04:18:27+00:00,[],None
397,https://github.com/marc0620/2023DCLAB.git,2023-09-19 07:23:27+00:00,,0,marc0620/2023DCLAB,693515853,SystemVerilog,2023DCLAB,13046,0,2024-03-27 03:34:01+00:00,[],None
398,https://github.com/MaouAmir/FPGA-Telegraph-Protocol.git,2023-09-28 09:56:41+00:00,,0,MaouAmir/FPGA-Telegraph-Protocol,697705484,SystemVerilog,FPGA-Telegraph-Protocol,488,0,2023-09-28 09:58:25+00:00,[],None
399,https://github.com/BasitSajjad/I2C.git,2023-10-01 10:25:54+00:00,,0,BasitSajjad/I2C,698900855,SystemVerilog,I2C,14,0,2023-10-01 10:26:07+00:00,[],None
400,https://github.com/rjmorgan11/tt05-rjmorgan11.git,2023-10-02 23:33:32+00:00,,0,rjmorgan11/tt05-rjmorgan11,699587653,SystemVerilog,tt05-rjmorgan11,52,0,2023-10-31 00:24:23+00:00,[],https://api.github.com/licenses/apache-2.0
401,https://github.com/0xFFFA/Project1.git,2023-10-03 10:13:34+00:00,This repository contains the practical tasks for the course of Digital Synthesys ,0,0xFFFA/Project1,699776242,SystemVerilog,Project1,30,0,2023-10-04 15:18:40+00:00,[],None
402,https://github.com/Sameekshapu/fifo_uvm.git,2023-09-22 10:45:58+00:00,,0,Sameekshapu/fifo_uvm,695095062,SystemVerilog,fifo_uvm,16,0,2023-09-22 10:46:57+00:00,[],None
403,https://github.com/LukeDischiave/tbird.git,2023-09-26 22:18:48+00:00,ford thunderbird tail light sequence programmed using verilog,0,LukeDischiave/tbird,697019279,SystemVerilog,tbird,4,0,2023-09-26 22:19:14+00:00,[],None
404,https://github.com/AnthonyHMR/CE3201_Tarea2_FSM.git,2023-09-27 19:53:30+00:00,,0,AnthonyHMR/CE3201_Tarea2_FSM,697472185,SystemVerilog,CE3201_Tarea2_FSM,7,0,2023-09-28 09:22:19+00:00,[],None
405,https://github.com/abbmir/chip_top_uvmf.proj.git,2023-09-27 02:26:35+00:00,,0,abbmir/chip_top_uvmf.proj,697078053,SystemVerilog,chip_top_uvmf.proj,95,0,2023-09-27 02:26:44+00:00,[],None
406,https://github.com/verification-explorer/visitor-pattern.git,2023-09-28 07:49:07+00:00,Elevate Your UVM Register Block Setup with the Visitor Pattern,0,verification-explorer/visitor-pattern,697655173,SystemVerilog,visitor-pattern,6,0,2023-09-28 07:49:36+00:00,[],None
407,https://github.com/amalnr96/crc_slicing.git,2023-09-06 14:04:59+00:00,,0,amalnr96/crc_slicing,688032355,SystemVerilog,crc_slicing,31,0,2023-09-06 14:08:06+00:00,[],None
408,https://github.com/bergkvist/fpga-uart.git,2023-09-05 03:45:27+00:00,Communication over UART in SystemVerilog 2012,0,bergkvist/fpga-uart,687288388,SystemVerilog,fpga-uart,21,0,2023-09-13 18:12:19+00:00,[],https://api.github.com/licenses/mit
409,https://github.com/TonyHo722/systemverilog_study.git,2023-09-07 04:07:52+00:00,,0,TonyHo722/systemverilog_study,688297437,SystemVerilog,systemverilog_study,4,0,2023-09-07 04:11:02+00:00,[],None
410,https://github.com/mili4302/MTRX3700_ASSIGNMENT_1.git,2023-09-07 03:06:04+00:00,VERILOG,0,mili4302/MTRX3700_ASSIGNMENT_1,688282430,SystemVerilog,MTRX3700_ASSIGNMENT_1,16,0,2023-09-07 03:59:50+00:00,[],None
411,https://github.com/sohilnagpal04/Week4A-B.git,2023-09-11 11:33:53+00:00,,0,sohilnagpal04/Week4A-B,690019854,SystemVerilog,Week4A-B,1,0,2023-09-11 11:34:17+00:00,[],None
412,https://github.com/senyangjiang/amplifier-dv.git,2023-09-07 19:21:07+00:00,,0,senyangjiang/amplifier-dv,688638189,SystemVerilog,amplifier-dv,27,0,2023-09-07 19:33:19+00:00,[],None
413,https://github.com/Brandonstin/SegwaySV.git,2023-09-08 04:48:33+00:00,,0,Brandonstin/SegwaySV,688775726,SystemVerilog,SegwaySV,32,0,2023-09-08 04:49:58+00:00,[],None
414,https://github.com/laxmankumar3283/Traffic-light-contoller.git,2023-09-08 05:47:08+00:00,,0,laxmankumar3283/Traffic-light-contoller,688791595,SystemVerilog,Traffic-light-contoller,5,0,2023-09-08 05:57:18+00:00,[],None
415,https://github.com/yasirueranda/UART-Protocol-on-FPGA.git,2023-09-14 20:00:57+00:00,UART rx and tx implementation on Altera DE2-115 Board ,0,yasirueranda/UART-Protocol-on-FPGA,691747597,SystemVerilog,UART-Protocol-on-FPGA,5,0,2023-09-30 10:45:11+00:00,[],None
416,https://github.com/hiimkimchi/Verilog-HDL-Lectures.git,2023-08-30 03:05:31+00:00,Practicing the SystemVerilog Language,0,hiimkimchi/Verilog-HDL-Lectures,684874434,SystemVerilog,Verilog-HDL-Lectures,1892,0,2023-09-04 07:34:10+00:00,[],None
417,https://github.com/Dcastroe10/Tarea_FSM_Taller.git,2023-09-25 20:42:29+00:00,,0,Dcastroe10/Tarea_FSM_Taller,696482390,SystemVerilog,Tarea_FSM_Taller,148755,0,2023-09-26 00:25:23+00:00,[],None
418,https://github.com/Filza01/AHB3_Lite_Interface_Verification.git,2023-09-21 08:48:57+00:00,Create a layered testbench architecture design in System Verilog for AHB-Lite Slave Protocol,0,Filza01/AHB3_Lite_Interface_Verification,694563464,SystemVerilog,AHB3_Lite_Interface_Verification,20423,0,2023-12-24 15:34:52+00:00,[],None
419,https://github.com/JJTomson123/dc_lab_team09.git,2023-10-03 05:29:00+00:00,,0,JJTomson123/dc_lab_team09,699672625,SystemVerilog,dc_lab_team09,37508,0,2024-01-02 15:25:08+00:00,[],None
420,https://github.com/BowenKwan/RPN.git,2023-09-12 22:51:13+00:00,,0,BowenKwan/RPN,690798882,SystemVerilog,RPN,452,0,2024-01-26 16:56:43+00:00,[],None
421,https://github.com/kylechong36/Instrument-Simulation.git,2023-09-03 06:03:36+00:00,FPGA Cyclone 2 final project coding,0,kylechong36/Instrument-Simulation,686539475,SystemVerilog,Instrument-Simulation,4,0,2023-10-11 09:18:09+00:00,[],None
422,https://github.com/CroosJJSE/N_bit_counter.git,2023-09-08 14:17:12+00:00,it is a simulation counter,0,CroosJJSE/N_bit_counter,688982405,SystemVerilog,N_bit_counter,3,0,2023-09-08 14:25:42+00:00,[],None
423,https://github.com/Rohithgarde/sv_basic_questions.git,2023-09-06 03:54:38+00:00,include basic practice questions ,0,Rohithgarde/sv_basic_questions,687811441,SystemVerilog,sv_basic_questions,60,0,2023-09-06 04:04:45+00:00,[],None
424,https://github.com/charkster/programmable_delay.git,2023-09-09 22:27:20+00:00,FPGA design to allow for programmable delay on a single signal. Implemented and tested on CMOD_A7,0,charkster/programmable_delay,689464904,SystemVerilog,programmable_delay,331,0,2023-09-14 01:35:29+00:00,"['cmod-a7', 'signal-delay']",https://api.github.com/licenses/mit
425,https://github.com/coderkalyan/risky.sv.git,2023-09-19 21:29:57+00:00,,0,coderkalyan/risky.sv,693860957,SystemVerilog,risky.sv,25,0,2023-09-19 21:30:23+00:00,[],None
426,https://github.com/nadavzhr/EE-Lab-Project.git,2023-09-20 09:04:48+00:00,Bomberman Game -- VGA -- DE10 Board,0,nadavzhr/EE-Lab-Project,694065435,SystemVerilog,EE-Lab-Project,138,0,2023-09-20 09:10:49+00:00,[],None
427,https://github.com/IsaacShoong/Image_Compression.git,2023-09-14 22:11:42+00:00,,0,IsaacShoong/Image_Compression,691784071,SystemVerilog,Image_Compression,2961,0,2023-09-14 22:12:50+00:00,[],None
428,https://github.com/PrathammGupta/4.1-VerilogII.git,2023-09-19 20:07:22+00:00,,0,PrathammGupta/4.1-VerilogII,693835079,SystemVerilog,4.1-VerilogII,2,0,2023-09-19 20:08:08+00:00,[],None
429,https://github.com/momostafa18/Verification-of-Single-PORT-RAM-using-UVM.git,2023-09-21 21:32:28+00:00,This project aims to verify the design of a single port RAM using UVM ,0,momostafa18/Verification-of-Single-PORT-RAM-using-UVM,694867747,SystemVerilog,Verification-of-Single-PORT-RAM-using-UVM,15,0,2023-09-21 21:40:54+00:00,[],None
430,https://github.com/adityabhaskar89/vending-machine-verilog.git,2023-09-01 19:38:44+00:00,,0,adityabhaskar89/vending-machine-verilog,686117483,SystemVerilog,vending-machine-verilog,12,0,2023-09-01 19:39:27+00:00,[],None
431,https://github.com/jaysunl/fpu.git,2023-09-04 05:00:54+00:00,,0,jaysunl/fpu,686855247,SystemVerilog,fpu,11,0,2023-09-04 07:10:19+00:00,[],None
432,https://github.com/bsalha1/Verilog-FPGA-Projects.git,2023-09-04 04:09:21+00:00,Some projects I've done to learn SystemVerilog for FPGAs. ,0,bsalha1/Verilog-FPGA-Projects,686843327,SystemVerilog,Verilog-FPGA-Projects,7,0,2023-09-04 04:12:13+00:00,[],None
433,https://github.com/ryan-gits/fpga-fifo.git,2023-09-05 01:27:02+00:00,,0,ryan-gits/fpga-fifo,687253883,SystemVerilog,fpga-fifo,3,0,2023-09-05 01:28:54+00:00,[],None
434,https://github.com/DeepSweeter/Autumn-Practice-2023.git,2023-09-04 13:07:10+00:00,,0,DeepSweeter/Autumn-Practice-2023,687032056,SystemVerilog,Autumn-Practice-2023,1901,0,2023-09-04 17:02:48+00:00,[],None
435,https://github.com/hoanghungcb1/SystemC_ALU_Verification.git,2023-09-11 09:00:52+00:00,DESIGN AND SIMULATION OF AN ARITHMETIC LOGIC UNIT (ALU) USING SYSTEM C AND SYSTEM VERILOG,0,hoanghungcb1/SystemC_ALU_Verification,689958090,SystemVerilog,SystemC_ALU_Verification,13625,0,2023-09-11 09:04:48+00:00,[],None
436,https://github.com/mohamd-khaled/UART.git,2023-09-15 23:24:49+00:00,,0,mohamd-khaled/UART,692251888,SystemVerilog,UART,15,0,2023-09-15 23:26:36+00:00,[],None
437,https://github.com/ChiaraGhinami/AES_TjIn.git,2023-09-15 12:15:09+00:00,AES algorithm with Trojan,0,ChiaraGhinami/AES_TjIn,692031948,SystemVerilog,AES_TjIn,13,0,2023-09-15 12:17:31+00:00,[],None
438,https://github.com/MrtnR/fetch_queue.git,2023-09-23 18:50:39+00:00,Repo for all the componentes for a fetch stage ,0,MrtnR/fetch_queue,695631733,SystemVerilog,fetch_queue,24,0,2023-09-27 01:08:41+00:00,[],None
439,https://github.com/sumanthbs17/fifo_uvm.git,2023-09-14 10:34:30+00:00,,0,sumanthbs17/fifo_uvm,691514435,SystemVerilog,fifo_uvm,23,0,2023-09-14 10:37:43+00:00,[],None
440,https://github.com/Rohithgarde/synchronous_fifo.git,2023-09-14 10:17:32+00:00,,0,Rohithgarde/synchronous_fifo,691508063,SystemVerilog,synchronous_fifo,19,0,2023-09-14 10:28:21+00:00,[],None
441,https://github.com/jomonkjoy/gmm_processor_1_0.git,2023-09-10 07:37:57+00:00,An Efficient FPGA Implementation of Gaussian Mixture Models-Based Classifier,0,jomonkjoy/gmm_processor_1_0,689559415,SystemVerilog,gmm_processor_1_0,86,0,2023-10-02 09:05:27+00:00,[],https://api.github.com/licenses/gpl-3.0
442,https://github.com/Kowrisaan11/CPU-Design.git,2023-09-30 18:11:31+00:00,,0,Kowrisaan11/CPU-Design,698709730,SystemVerilog,CPU-Design,6,0,2023-10-13 19:51:26+00:00,[],None
443,https://github.com/alfredxus/NanoMIPS.git,2023-09-28 23:48:09+00:00,9-Bit Processor for Forward Error Correction and Pattern Matching.,0,alfredxus/NanoMIPS,698004658,SystemVerilog,NanoMIPS,13,0,2023-09-29 00:09:04+00:00,[],None
444,https://github.com/bergkvist/fpga-sha256.git,2023-09-28 17:43:54+00:00,SHA256 Hashing algorithm implemented in SystemVerilog,0,bergkvist/fpga-sha256,697898329,SystemVerilog,fpga-sha256,8,0,2023-09-28 17:52:58+00:00,[],https://api.github.com/licenses/mit
445,https://github.com/hassanilyas000-10xe/DV_ENV_for_PLIC.git,2023-09-13 12:54:23+00:00,,0,hassanilyas000-10xe/DV_ENV_for_PLIC,691072200,SystemVerilog,DV_ENV_for_PLIC,3770,0,2023-09-13 12:56:50+00:00,[],None
446,https://github.com/ADS-ENTC/system-bus.git,2023-09-23 08:02:23+00:00,A serial system bus design with 2 Masters and 3 Slaves,1,ADS-ENTC/system-bus,695448610,SystemVerilog,system-bus,15029,0,2023-12-11 20:52:24+00:00,[],https://api.github.com/licenses/unlicense
447,https://github.com/andrewjamesrosenthal/ece212_Rosenthal_Hayes.git,2023-09-27 18:41:09+00:00,,0,andrewjamesrosenthal/ece212_Rosenthal_Hayes,697446086,SystemVerilog,ece212_Rosenthal_Hayes,9150,0,2023-12-15 16:30:13+00:00,[],None
448,https://github.com/iranmedina04/Iran_Medina-Portfolio.git,2023-09-29 04:22:15+00:00,,0,iranmedina04/Iran_Medina-Portfolio,698060708,SystemVerilog,Iran_Medina-Portfolio,3410,0,2024-01-12 05:29:15+00:00,[],None
449,https://github.com/denizzzka/HDL.git,2023-09-21 18:48:53+00:00,Small footprint RISC-V CPU,0,denizzzka/HDL,694815586,SystemVerilog,HDL,243,0,2024-02-25 17:42:32+00:00,[],None
450,https://github.com/gunavant-s/SystemVerilog.git,2023-09-28 06:04:01+00:00,"Fundamentals, OOPS, Randomization. Tool used is EDA Playground -> Aldec Riviera Pro 2022.04.",0,gunavant-s/SystemVerilog,697620217,SystemVerilog,SystemVerilog,1055,0,2024-04-07 06:31:38+00:00,[],None
451,https://github.com/srikala-reddi/uvm_fifo.git,2023-09-15 09:48:05+00:00,,0,srikala-reddi/uvm_fifo,691979989,SystemVerilog,uvm_fifo,15,0,2023-09-20 05:59:46+00:00,[],None
452,https://github.com/Ashutosh-Routray/Ternary-XOR-problem.git,2023-09-21 09:27:16+00:00,,0,Ashutosh-Routray/Ternary-XOR-problem,694579132,SystemVerilog,Ternary-XOR-problem,4,0,2023-09-21 09:33:22+00:00,[],None
453,https://github.com/Fall-2023-Classes/Lab4_ROM_temperature_convrt.git,2023-09-25 19:53:52+00:00,,0,Fall-2023-Classes/Lab4_ROM_temperature_convrt,696466365,SystemVerilog,Lab4_ROM_temperature_convrt,17,0,2023-09-25 20:21:43+00:00,[],None
454,https://github.com/2023-Fall-ECE4278/lab3.git,2023-09-18 04:10:46+00:00,,0,2023-Fall-ECE4278/lab3,692962316,SystemVerilog,lab3,748,0,2023-09-18 04:21:45+00:00,[],None
455,https://github.com/MarlonHenq/RiscV-Processor-QuartusProject.git,2023-08-31 22:25:27+00:00,,0,MarlonHenq/RiscV-Processor-QuartusProject,685735541,SystemVerilog,RiscV-Processor-QuartusProject,41,0,2023-08-31 22:29:50+00:00,[],None
456,https://github.com/OlegPM/alu_uvm.git,2023-08-30 13:28:26+00:00,UVM testbench for 8-bit ALU,0,OlegPM/alu_uvm,685080632,SystemVerilog,alu_uvm,68,0,2023-08-30 13:33:12+00:00,[],None
457,https://github.com/npraja-mic/D-ff-sep_2023.git,2023-09-02 06:22:24+00:00,,0,npraja-mic/D-ff-sep_2023,686242533,SystemVerilog,D-ff-sep_2023,1,0,2023-09-02 06:29:06+00:00,[],None
458,https://github.com/YangXu-0/Digital-and-Computer-Systems.git,2023-09-02 18:17:52+00:00,SystemVerilog and RISC-V assembly projects,0,YangXu-0/Digital-and-Computer-Systems,686418976,SystemVerilog,Digital-and-Computer-Systems,6,0,2023-09-03 18:18:06+00:00,[],None
459,https://github.com/Omar-farhan1084/fifo_uvm.git,2023-09-20 06:55:52+00:00,,0,Omar-farhan1084/fifo_uvm,694014726,SystemVerilog,fifo_uvm,3757,0,2023-09-20 07:08:27+00:00,[],None
460,https://github.com/TJ178/ece116c_risc-v.git,2023-09-18 23:27:39+00:00,Limited instruction set RISC-V processor written in SystemVerilog for ECE116C,0,TJ178/ece116c_risc-v,693382118,SystemVerilog,ece116c_risc-v,1328,0,2023-09-18 23:30:21+00:00,[],None
461,https://github.com/RonaldoBaker/CPU-Microarchitecture-Simulation.git,2023-10-03 11:59:50+00:00,,0,RonaldoBaker/CPU-Microarchitecture-Simulation,699816764,SystemVerilog,CPU-Microarchitecture-Simulation,275,0,2023-10-03 12:09:12+00:00,[],None
462,https://github.com/kavanachidananda/Synchronous_FIFO.git,2023-09-07 06:00:38+00:00,,0,kavanachidananda/Synchronous_FIFO,688327315,SystemVerilog,Synchronous_FIFO,133,0,2023-09-07 06:06:47+00:00,[],None
463,https://github.com/USTC-System-Courses/CECS-pipeline-AXI.git,2023-09-07 06:48:35+00:00,,0,USTC-System-Courses/CECS-pipeline-AXI,688343943,SystemVerilog,CECS-pipeline-AXI,25,0,2023-09-07 06:50:02+00:00,[],None
464,https://github.com/tuz358/rv32i_cpu.git,2023-09-03 11:20:18+00:00,simple systemverilog implementation of rv32i cpu to learn RISC-V architecture,0,tuz358/rv32i_cpu,686608351,SystemVerilog,rv32i_cpu,35,0,2023-09-03 12:07:35+00:00,"['fpga', 'risc-v', 'verilog']",https://api.github.com/licenses/gpl-3.0
465,https://github.com/sgahern2/simple_sv.git,2023-09-03 00:11:37+00:00,Simple systemverilog exercises,0,sgahern2/simple_sv,686484416,SystemVerilog,simple_sv,3,0,2023-09-03 00:18:33+00:00,[],None
466,https://github.com/H0sseinR0stami/Automatic_ABV.git,2023-09-08 12:43:38+00:00,,0,H0sseinR0stami/Automatic_ABV,688944907,SystemVerilog,Automatic_ABV,6688,0,2023-09-08 12:48:57+00:00,[],None
467,https://github.com/sakshamssy/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol.git,2023-09-09 07:04:41+00:00,"Verification of Memories viz. FIFO Verification of Bus Protocols viz. APB, AHB, AXI, Whishbone Verification of Interface Communication Protocols viz. SPI, UART, I2C Verification of Simple Compinational Block viz. Adder Verification of Simple Sequential Block viz. Data Flipflop",0,sakshamssy/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol,689233825,SystemVerilog,Verification-of-Common-Peripherals-Memories-and-Bus-Protocol,374,0,2023-10-22 07:22:09+00:00,[],None
468,https://github.com/RakshithaRShettigar/FIFO_code.git,2023-09-11 09:51:23+00:00,,0,RakshithaRShettigar/FIFO_code,689979299,SystemVerilog,FIFO_code,51,0,2023-09-11 09:56:06+00:00,[],None
469,https://github.com/2023-Fall-ECE4278/lab2.git,2023-09-11 03:39:44+00:00,,0,2023-Fall-ECE4278/lab2,689854679,SystemVerilog,lab2,3,0,2023-09-11 03:41:12+00:00,[],None
470,https://github.com/naghma242/SIT329-Bike-Health-Pro.git,2023-09-12 06:37:54+00:00,,0,naghma242/SIT329-Bike-Health-Pro,690412955,SystemVerilog,SIT329-Bike-Health-Pro,34921,0,2023-10-02 16:37:54+00:00,[],None
471,https://github.com/CroosJJSE/AXI_Stream_Parallel_to_Serial_Converter.git,2023-09-12 14:25:59+00:00,parameterized parallel to serial converter which is used in many modern devices.,0,CroosJJSE/AXI_Stream_Parallel_to_Serial_Converter,690613098,SystemVerilog,AXI_Stream_Parallel_to_Serial_Converter,14,0,2023-10-05 10:14:25+00:00,[],None
472,https://github.com/Prasthuthi/FIFO_uvm.git,2023-09-12 05:53:24+00:00,,0,Prasthuthi/FIFO_uvm,690397239,SystemVerilog,FIFO_uvm,43,0,2023-09-12 05:57:07+00:00,[],None
473,https://github.com/squared-studio/RISC-V-CORE.git,2023-09-14 11:06:44+00:00,,0,squared-studio/RISC-V-CORE,691526037,SystemVerilog,RISC-V-CORE,114,0,2023-09-16 15:28:19+00:00,[],https://api.github.com/licenses/apache-2.0
474,https://github.com/AMAV26/Proyecto1_verificacion.git,2023-09-14 21:50:42+00:00,,0,AMAV26/Proyecto1_verificacion,691778982,SystemVerilog,Proyecto1_verificacion,3119,0,2023-10-07 05:17:34+00:00,[],None
475,https://github.com/Jathu03/RISCV-processor.git,2023-09-29 11:03:09+00:00,,0,Jathu03/RISCV-processor,698188328,SystemVerilog,RISCV-processor,18,0,2023-10-22 15:10:18+00:00,[],None
476,https://github.com/ssunda03/cpe333-architecture.git,2023-09-25 02:24:21+00:00,,0,ssunda03/cpe333-architecture,696065891,SystemVerilog,cpe333-architecture,94958,0,2023-09-27 21:03:26+00:00,[],None
477,https://github.com/NisalaYapa/Single_Cycle_Non_Pipelined_3_Bus_RiscV_Processor_Design.git,2023-09-02 09:52:57+00:00,,0,NisalaYapa/Single_Cycle_Non_Pipelined_3_Bus_RiscV_Processor_Design,686289795,SystemVerilog,Single_Cycle_Non_Pipelined_3_Bus_RiscV_Processor_Design,25,0,2023-12-06 06:38:42+00:00,[],None
478,https://github.com/rossnoah/ece212_Sorak_Ross.git,2023-08-31 17:20:17+00:00,,0,rossnoah/ece212_Sorak_Ross,685642158,SystemVerilog,ece212_Sorak_Ross,1765,0,2024-03-03 01:48:31+00:00,[],None
479,https://github.com/Lianghaifeng1/ut_ddr3.git,2023-09-11 12:02:57+00:00,ut_ddr3,0,Lianghaifeng1/ut_ddr3,690032392,,ut_ddr3,25141,0,2023-09-11 12:02:57+00:00,[],None
480,https://github.com/otienomaurice1/ece212_alex_maurice.git,2023-09-05 18:41:03+00:00,this is the repository that is maintained by Maurice Otieno and Hayes,0,otienomaurice1/ece212_alex_maurice,687664616,SystemVerilog,ece212_alex_maurice,6972,0,2023-11-30 18:27:36+00:00,[],None
481,https://github.com/HashikaChathubhashaka/Non-pipelined-Single-Stage--Cycle--CPU-Design.git,2023-09-19 20:16:24+00:00,Making 3 bus single cycle CPU using System Verilog,0,HashikaChathubhashaka/Non-pipelined-Single-Stage--Cycle--CPU-Design,693838107,SystemVerilog,Non-pipelined-Single-Stage--Cycle--CPU-Design,770,0,2024-01-17 18:40:47+00:00,[],None
482,https://github.com/genieoon/FPGA-Design-Projects.git,2023-10-02 03:41:03+00:00,,0,genieoon/FPGA-Design-Projects,699158138,SystemVerilog,FPGA-Design-Projects,5006,0,2024-04-04 05:51:19+00:00,[],None
483,https://github.com/mishashekhovtsov/UVM_SV.git,2023-09-03 14:00:55+00:00,Projects for learning,0,mishashekhovtsov/UVM_SV,686651346,SystemVerilog,UVM_SV,50,0,2023-09-03 20:37:54+00:00,[],None
484,https://github.com/mahmedadawy2013/PyUVM_Project.git,2023-09-05 12:56:10+00:00,,0,mahmedadawy2013/PyUVM_Project,687483317,SystemVerilog,PyUVM_Project,25,0,2023-09-05 12:57:26+00:00,[],None
485,https://github.com/axyrai/FIFO_UVM_TB.git,2023-09-05 06:11:06+00:00,,0,axyrai/FIFO_UVM_TB,687326747,SystemVerilog,FIFO_UVM_TB,25,0,2023-09-06 05:46:01+00:00,[],None
486,https://github.com/Shivaprasadm02/SPI.git,2023-09-11 05:56:30+00:00,,0,Shivaprasadm02/SPI,689889368,SystemVerilog,SPI,34,0,2023-10-14 06:32:39+00:00,[],None
487,https://github.com/TryNotToFail/CPEN211_lab7.git,2023-09-12 07:34:48+00:00,,0,TryNotToFail/CPEN211_lab7,690435688,SystemVerilog,CPEN211_lab7,164,0,2023-09-12 07:35:46+00:00,[],None
488,https://github.com/ateeb02/UETRV-PCore-6-Stage.git,2023-09-10 21:50:34+00:00,,0,ateeb02/UETRV-PCore-6-Stage,689781231,SystemVerilog,UETRV-PCore-6-Stage,134,0,2023-09-10 21:58:03+00:00,[],None
489,https://github.com/qpalzm60409/String-Matching-Engine.git,2023-09-11 09:19:58+00:00,,0,qpalzm60409/String-Matching-Engine,689966024,SystemVerilog,String-Matching-Engine,91,0,2023-09-11 12:27:51+00:00,[],None
490,https://github.com/cbovens/BovenschenC-FALL-2023.git,2023-09-09 23:27:39+00:00,,0,cbovens/BovenschenC-FALL-2023,689473931,SystemVerilog,BovenschenC-FALL-2023,92840,0,2023-09-15 21:35:13+00:00,[],None
491,https://github.com/Nikhilaraghuram/work1.git,2023-09-16 04:43:57+00:00,,0,Nikhilaraghuram/work1,692307438,SystemVerilog,work1,25,0,2023-09-17 03:25:37+00:00,[],None
492,https://github.com/ChiaraGhinami/full_adder.git,2023-09-13 13:20:09+00:00,Full adder RTL project,0,ChiaraGhinami/full_adder,691084158,SystemVerilog,full_adder,17,0,2023-09-14 18:00:52+00:00,[],None
493,https://github.com/suryal30103/Parameter-Registry.git,2023-09-14 14:59:02+00:00,,0,suryal30103/Parameter-Registry,691627879,SystemVerilog,Parameter-Registry,643,0,2023-11-07 03:03:57+00:00,[],None
494,https://github.com/TPots/sv_buffer.git,2023-09-19 08:16:52+00:00,FIFO/FILO Buffer in SV,0,TPots/sv_buffer,693537216,SystemVerilog,sv_buffer,18,0,2023-09-19 08:17:56+00:00,[],None
495,https://github.com/RakshithaRShettigar/FIFO_codefiles.git,2023-09-19 10:24:38+00:00,,0,RakshithaRShettigar/FIFO_codefiles,693589575,SystemVerilog,FIFO_codefiles,9,0,2023-09-19 10:27:52+00:00,[],None
496,https://github.com/KnowAashish/SystemVerilog-Design_Verification_of_Synchronous_FIFO.git,2023-09-29 16:50:52+00:00,This repository contains detailed RTL design and TB verification of a Synchronous FIFO,0,KnowAashish/SystemVerilog-Design_Verification_of_Synchronous_FIFO,698324145,SystemVerilog,SystemVerilog-Design_Verification_of_Synchronous_FIFO,17,0,2023-10-11 22:19:01+00:00,[],None
497,https://github.com/thomas-koon/verilog-processor.git,2023-10-01 18:07:28+00:00,Processor with 9 bit instruction set,0,thomas-koon/verilog-processor,699032082,SystemVerilog,verilog-processor,5,0,2023-10-01 18:23:44+00:00,[],None
498,https://github.com/mdkane14/code.git,2023-10-03 03:48:13+00:00,,0,mdkane14/code,699646834,SystemVerilog,code,48,0,2023-10-03 03:49:57+00:00,[],None
499,https://github.com/baraktelem/pacman_final_project.git,2023-09-20 09:00:53+00:00,Electric Engineering Lab 1- final project,0,baraktelem/pacman_final_project,694063824,SystemVerilog,pacman_final_project,11245,0,2023-09-20 10:03:31+00:00,[],None
500,https://github.com/davidsiaw/tangnano9k-vga.git,2023-09-23 15:27:59+00:00,,0,davidsiaw/tangnano9k-vga,695574240,SystemVerilog,tangnano9k-vga,27,0,2023-09-25 18:22:52+00:00,[],None
501,https://github.com/laxmankumar3283/vending-machine.git,2023-09-08 07:28:44+00:00,,0,laxmankumar3283/vending-machine,688826468,SystemVerilog,vending-machine,352,0,2023-09-08 07:30:04+00:00,[],None
502,https://github.com/KKiranR/system_verilog_labs.git,2023-09-09 04:53:07+00:00,,0,KKiranR/system_verilog_labs,689205016,SystemVerilog,system_verilog_labs,23,0,2023-10-27 03:03:07+00:00,[],None
503,https://github.com/gcarom114/projects.git,2023-10-01 16:34:16+00:00,Personal and School Projects,0,gcarom114/projects,699004684,SystemVerilog,projects,46,0,2023-10-09 01:52:54+00:00,[],None
504,https://github.com/samuelhussey96/Soc_fall2023_project.git,2023-10-03 15:34:18+00:00,,0,samuelhussey96/Soc_fall2023_project,699916613,SystemVerilog,Soc_fall2023_project,146,0,2023-12-08 23:50:40+00:00,[],None
505,https://github.com/ali-pakdel/Digital-Logic-Design.git,2023-09-26 13:09:55+00:00,,0,ali-pakdel/Digital-Logic-Design,696801572,SystemVerilog,Digital-Logic-Design,3783,0,2023-09-26 13:11:49+00:00,[],None
506,https://github.com/etngo2001/EE469.git,2023-09-26 02:24:31+00:00,Computer Architecture 1,0,etngo2001/EE469,696567857,SystemVerilog,EE469,29438,0,2023-09-26 02:25:57+00:00,[],None
507,https://github.com/Mayank410/LRD-SENSOR.git,2023-09-22 01:55:40+00:00,,0,Mayank410/LRD-SENSOR,694932258,SystemVerilog,LRD-SENSOR,5,0,2023-10-05 05:30:31+00:00,[],None
508,https://github.com/sumanthbs17/fifo_updated.git,2023-09-25 08:44:41+00:00,,0,sumanthbs17/fifo_updated,696178351,SystemVerilog,fifo_updated,6,0,2023-09-25 08:45:30+00:00,[],None
509,https://github.com/HirbodBehnam/MIPS-Verilog.git,2023-09-25 11:17:24+00:00,MIPS CPU with IEEE 754 FPU implemented in Verilog. Project for computer architecture course - Spring 2022 Lectured by Dr. Hamid Sarbazi Azad,0,HirbodBehnam/MIPS-Verilog,696238148,SystemVerilog,MIPS-Verilog,1924,0,2023-09-25 11:18:51+00:00,[],None
510,https://github.com/matheus3301/TI0154-IntroducaoAosCircuitosIntegrados-UFC-2023.2.git,2023-09-04 19:11:01+00:00,,0,matheus3301/TI0154-IntroducaoAosCircuitosIntegrados-UFC-2023.2,687164501,SystemVerilog,TI0154-IntroducaoAosCircuitosIntegrados-UFC-2023.2,1410,0,2024-03-25 16:08:30+00:00,[],https://api.github.com/licenses/mit
511,https://github.com/DLehenbauer/econopet.git,2023-09-25 14:03:00+00:00,,0,DLehenbauer/econopet,696313681,SystemVerilog,econopet,9879,0,2023-11-23 02:58:35+00:00,[],https://api.github.com/licenses/cc0-1.0
512,https://github.com/michealsafwat/ALU-verification-using-UVM.git,2023-09-21 14:10:41+00:00,,0,michealsafwat/ALU-verification-using-UVM,694698015,SystemVerilog,ALU-verification-using-UVM,50,0,2024-01-06 08:57:01+00:00,[],None
513,https://github.com/michaelg29/mat-conv-fpga.git,2023-09-25 13:31:47+00:00,,0,michaelg29/mat-conv-fpga,696297880,SystemVerilog,mat-conv-fpga,19327,0,2024-04-12 18:17:34+00:00,[],None
