<h4><strong>Step 1:</strong></h4><div class="answer"> <p>(a)</p> <p>Refer to Figure P7.13 in the textbook for the common source amplifier circuit.</p> <p>Write the expression for drain current of an NMOS transistor.</p> <p> <img src="images/3657-7-13P-i1.png" /> </p> <p>Here, <img src="images/3657-7-13P-i2.png" /> is the conduction parameter.</p> <p>Neglect the feedback current in the network.</p> <p>Substitute <img src="images/3657-7-13P-i3.png" /> for <img src="images/3657-7-13P-i4.png" /> and <img src="images/3657-7-13P-i5.png" /> for <img src="images/3657-7-13P-i6.png" />.</p> <p> <img src="images/3657-7-13P-i7.png" /> </p> <p> <img src="images/3657-7-13P-i8.png" /> </p> <p>Calculate the gate-source voltage.</p> <p> <img src="images/3657-7-13P-i9.png" /> </p> <p>Substitute <img src="images/3657-7-13P-i10.png" />for <img src="images/3657-7-13P-i11.png" /> and <img src="images/3657-7-13P-i12.png" /> for <img src="images/3657-7-13P-i13.png" />.</p> <p> <img src="images/3657-7-13P-i14.png" /> </p> <p>Thus, the gate-to-source voltage of the network,<img src="images/3657-7-13P-i15.png" />is <img src="images/3657-7-13P-i16.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Calculate the gate voltage of the network.</p> <p> <img src="images/3657-7-13P-i17.png" /> </p> <p>Substitute 0 for <img src="images/3657-7-13P-i18.png" />.</p> <p> <img src="images/3657-7-13P-i19.png" /> </p> <p>Calculate the dc current in the feedback network.</p> <p> <img src="images/3657-7-13P-i20.png" /> </p> <p>Substitute<img src="images/3657-7-13P-i21.png" />for <img src="images/3657-7-13P-i22.png" /> and <img src="images/3657-7-13P-i23.png" /> for <img src="images/3657-7-13P-i24.png" />.</p> <p> <img src="images/3657-7-13P-i25.png" /> </p> <p>Thus, the dc current in the feedback network,<img src="images/3657-7-13P-i26.png" /> is <img src="images/3657-7-13P-i27.png" />.</p> <p>The dc current in the feedback network is very small compared to<img src="images/3657-7-13P-i28.png" />. So, neglecting the feedback current in the network is correct.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Calculate the drain source voltage of the network.</p> <p> <img src="images/3657-7-13P-i29.png" /> </p> <p>Substitute <img src="images/3657-7-13P-i30.png" /> for <img src="images/3657-7-13P-i31.png" />,<img src="images/3657-7-13P-i32.png" /> for<img src="images/3657-7-13P-i33.png" />,<img src="images/3657-7-13P-i34.png" /> for <img src="images/3657-7-13P-i35.png" />and <img src="images/3657-7-13P-i36.png" />for<img src="images/3657-7-13P-i37.png" />.</p> <p> <img src="images/3657-7-13P-i38.png" /> </p> <p>Thus, the drain source voltage of the network,<img src="images/3657-7-13P-i39.png" /> is <img src="images/3657-7-13P-i40.png" />.</p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>Calculate the output resistance of the network.</p> <p> <img src="images/3657-7-13P-i41.png" /> </p> <p>Substitute<img src="images/3657-7-13P-i42.png" />for <img src="images/3657-7-13P-i43.png" />and <img src="images/3657-7-13P-i44.png" /> for <img src="images/3657-7-13P-i45.png" />.</p> <p> <img src="images/3657-7-13P-i46.png" /> </p> <p>Calculate the output resistance of transistor.</p> <p> <img src="images/3657-7-13P-i47.png" /> </p> <p>Substitute<img src="images/3657-7-13P-i48.png" />for <img src="images/3657-7-13P-i49.png" />and <img src="images/3657-7-13P-i50.png" />for.</p> <p> <img src="images/3657-7-13P-i51.png" /> </p> <p>Thus, the output resistance of transistor <img src="images/3657-7-13P-i52.png" /> is very large compared to the output resistance of the network <img src="images/3657-7-13P-i53.png" />. Hence, the effect of <img src="images/3657-7-13P-i54.png" /> can be negligible.</p> <p> </div><h4><strong>Step 5:</strong></h4><div class="answer">(b)</p> <p>Draw the small signal equivalent circuit diagram.</p> <p> <img src="images/3657-7-13P-i55.png" alt="Picture 1" /></p> </div><h4><strong>Step 6:</strong></h4><div class="answer"> <p>Apply nodal analysis to node 2.</p> <p> <img src="images/3657-7-13P-i56.png" /> </p> <p> <img src="images/3657-7-13P-i57.png" /> …… (1)</p> <p>Calculate the transconductance of the network.</p> <p> <img src="images/3657-7-13P-i58.png" /> </p> <p> <img src="images/3657-7-13P-i59.png" /></p> </div><h4><strong>Step 7:</strong></h4><div class="answer"> <p>Calculate the small signal voltage gain of the network from equation (1).</p> <p> <img src="images/3657-7-13P-i60.png" /> </p> <p>Substitute <img src="images/3657-7-13P-i61.png" /> for <img src="images/3657-7-13P-i62.png" />,<img src="images/3657-7-13P-i63.png" /> for <img src="images/3657-7-13P-i64.png" /> and <img src="images/3657-7-13P-i65.png" /> for <img src="images/3657-7-13P-i66.png" />.</p> <p> <img src="images/3657-7-13P-i67.png" /> </p> <p>Thus, the small signal voltage gain of the network,<img src="images/3657-7-13P-i68.png" /> is <img src="images/3657-7-13P-i69.png" />.</p> </div><h4><strong>Step 8:</strong></h4><div class="answer"> <p>When the NMOS transistor remains in saturation, the largest output voltage is obtained at minimum drain to source voltage of the transistor.</p> <p> <img src="images/3657-7-13P-i70.png" /> </p> <p>Largest signal voltage lies in the range of <img src="images/3657-7-13P-i71.png" />to<img src="images/3657-7-13P-i72.png" />. Hence, the largest output voltage is,</p> <p> <img src="images/3657-7-13P-i73.png" /> </p> <p>Substitute<img src="images/3657-7-13P-i74.png" /> for<img src="images/3657-7-13P-i75.png" /> and<img src="images/3657-7-13P-i76.png" />for<img src="images/3657-7-13P-i77.png" />in the equation.</p> <p> <img src="images/3657-7-13P-i78.png" /> </p> <p>Thus, the peak of the largest output sine wave signal,<img src="images/3657-7-13P-i79.png" />is<img src="images/3657-7-13P-i80.png" />.</p> <p>Calculate the input voltage at maximum output voltage.</p> <p> <img src="images/3657-7-13P-i81.png" /> </p> <p>Substitute<img src="images/3657-7-13P-i82.png" />for <img src="images/3657-7-13P-i83.png" />.</p> <p> <img src="images/3657-7-13P-i84.png" /> </p> <p> <img src="images/3657-7-13P-i85.png" /> </p> <p>Thus, the input voltage at maximum output voltage, <img src="images/3657-7-13P-i86.png" /> is <img src="images/3657-7-13P-i87.png" />.</p> <p> </div><h4><strong>Step 9:</strong></h4><div class="answer">(c)</p> <p>Draw the equivalent circuit diagram with dummy voltage source at the input.</p> <p> <img src="images/3657-7-13P-i88.png" alt="Picture 2" /></p> </div><h4><strong>Step 10:</strong></h4><div class="answer"> <p>Apply nodal analysis to node 2.</p> <p> <img src="images/3657-7-13P-i89.png" /> </p> <p> <img src="images/3657-7-13P-i90.png" /> </p> </div><h4><strong>Step 11:</strong></h4><div class="answer"> <p>Apply nodal analysis to node 1.</p> <p> <img src="images/3657-7-13P-i91.png" /> </p> <p> <img src="images/3657-7-13P-i92.png" /> </p> <p>Substitute<img src="images/3657-7-13P-i93.png" />for <img src="images/3657-7-13P-i94.png" />.</p> <p> <img src="images/3657-7-13P-i95.png" /> </p> <p> <img src="images/3657-7-13P-i96.png" /> </p> <p> <img src="images/3657-7-13P-i97.png" /> </p> <p> </div><h4><strong>Step 12:</strong></h4><div class="answer">Calculate the small signal input resistance of the network.</p> <p> <img src="images/3657-7-13P-i98.png" /> </p> <p>Substitute<img src="images/3657-7-13P-i99.png" /> for <img src="images/3657-7-13P-i100.png" />,<img src="images/3657-7-13P-i101.png" /> for<img src="images/3657-7-13P-i102.png" />, <img src="images/3657-7-13P-i103.png" /> for <img src="images/3657-7-13P-i104.png" /> and <img src="images/3657-7-13P-i105.png" /> for <img src="images/3657-7-13P-i106.png" />.</p> <p> <img src="images/3657-7-13P-i107.png" /> </p> <p> Thus, the small signal input resistance of the network,<img src="images/3657-7-13P-i108.png" /> is <img src="images/3657-7-13P-i109.png" />.</p></div>