$date
	Mon Oct 10 12:00:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_sub_tb $end
$var wire 1 ! t_diff $end
$var wire 1 " t_bout $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$var reg 1 % t_bin $end
$scope module sub $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % bin $end
$var wire 1 " bout $end
$var wire 1 ! diff $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1"
1!
1%
#10
0%
1$
#15
0!
1%
#20
0"
1!
0%
0$
1#
#25
0!
1%
#30
0%
1$
#35
1"
1!
1%
