# UART
A basic UART module design using systemverilog which sends 8 bit data from a master transmitter to a slave receiver.
