Protel Design System Design Rule Check
PCB File : C:\Users\Ehsan\Documents\GitHub\Amplifier_tpa3126\Hardware\TPA3126\TPA3126.PcbDoc
Date     : 18/09/2025
Time     : 07:34:36 ?.?

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Area Fill (39.887mm,37.965mm) (40.087mm,38.565mm) on Top Layer And Pad AM2-2(39.988mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.2mm) Between Area Fill (39.887mm,37.965mm) (40.087mm,38.565mm) on Top Layer And Track (39.988mm,37.817mm)(40.845mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Area Fill (39.89mm,37.069mm) (40.09mm,37.669mm) on Top Layer And Pad AM2-2(39.988mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.2mm) Between Area Fill (39.89mm,37.069mm) (40.09mm,37.669mm) on Top Layer And Track (39.988mm,37.817mm)(40.845mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.152mm < 0.2mm) Between Area Fill (41.729mm,37.065mm) (41.929mm,37.665mm) on Top Layer And Pad AM1-2(41.83mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Area Fill (41.729mm,37.965mm) (41.929mm,38.565mm) on Top Layer And Pad AM1-2(41.83mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.2mm) Between Area Fill (41.729mm,37.965mm) (41.929mm,38.565mm) on Top Layer And Track (41.83mm,37.817mm)(42.77mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.152mm < 0.2mm) Between Area Fill (43.57mm,37.065mm) (43.77mm,37.665mm) on Top Layer And Pad AM0-2(43.671mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Area Fill (43.57mm,37.965mm) (43.77mm,38.565mm) on Top Layer And Pad AM0-2(43.671mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.198mm < 0.2mm) Between Area Fill (43.57mm,37.965mm) (43.77mm,38.565mm) on Top Layer And Track (43.671mm,37.817mm)(44.675mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Area Fill (51.986mm,58.501mm) (52.186mm,59.101mm) on Top Layer And Pad MDSEL-2(52.536mm,58.801mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Area Fill (52.886mm,58.501mm) (53.086mm,59.101mm) on Top Layer And Pad MDSEL-2(52.536mm,58.801mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad AM0-1(43.671mm,38.367mm) on Top Layer And Pad AM0-2(43.671mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad AM0-1(43.671mm,38.367mm) on Top Layer And Track (43.671mm,37.817mm)(44.675mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad AM0-2(43.671mm,37.817mm) on Top Layer And Pad AM0-3(43.671mm,37.267mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad AM0-3(43.671mm,37.267mm) on Top Layer And Track (43.671mm,37.817mm)(44.675mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad AM1-1(41.83mm,38.367mm) on Top Layer And Pad AM1-2(41.83mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad AM1-1(41.83mm,38.367mm) on Top Layer And Track (41.83mm,37.817mm)(42.77mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad AM1-2(41.83mm,37.817mm) on Top Layer And Pad AM1-3(41.83mm,37.267mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad AM1-3(41.83mm,37.267mm) on Top Layer And Track (41.83mm,37.817mm)(42.77mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad AM2-1(39.988mm,38.367mm) on Top Layer And Pad AM2-2(39.988mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad AM2-1(39.988mm,38.367mm) on Top Layer And Track (39.988mm,37.817mm)(40.845mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad AM2-2(39.988mm,37.817mm) on Top Layer And Pad AM2-3(39.988mm,37.267mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad AM2-2(39.988mm,37.817mm) on Top Layer And Track (39.988mm,37.267mm)(41.379mm,37.267mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad AM2-3(39.988mm,37.267mm) on Top Layer And Track (39.988mm,37.817mm)(40.845mm,37.817mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad MDSEL-1(53.086mm,58.801mm) on Top Layer And Pad MDSEL-2(52.536mm,58.801mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad MDSEL-1(53.086mm,58.801mm) on Top Layer And Track (52.536mm,57.7mm)(52.536mm,58.801mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad MDSEL-2(52.536mm,58.801mm) on Top Layer And Pad MDSEL-3(51.986mm,58.801mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.254mm) Between Pad MDSEL-2(52.536mm,58.801mm) on Top Layer And Track (49.776mm,58.801mm)(51.986mm,58.801mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad MDSEL-3(51.986mm,58.801mm) on Top Layer And Track (52.536mm,57.7mm)(52.536mm,58.801mm) on Top Layer 
Rule Violations :30

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=4mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.7mm > 2.54mm) Pad M1-1(28.956mm,29.337mm) on Multi-Layer Actual Hole Size = 3.7mm
   Violation between Hole Size Constraint: (3.7mm > 2.54mm) Pad M2-1(28.829mm,81.026mm) on Multi-Layer Actual Hole Size = 3.7mm
   Violation between Hole Size Constraint: (3.7mm > 2.54mm) Pad M3-1(101.219mm,81.026mm) on Multi-Layer Actual Hole Size = 3.7mm
   Violation between Hole Size Constraint: (3.7mm > 2.54mm) Pad M4-1(101.219mm,29.337mm) on Multi-Layer Actual Hole Size = 3.7mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.254mm) Between Pad AM1-1(41.83mm,38.367mm) on Top Layer And Via (42.037mm,39.243mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad C13-1(63.627mm,34.163mm) on Multi-Layer And Via (65.151mm,34.353mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mm] / [Bottom Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.254mm) Between Pad C9-1(63.627mm,69.342mm) on Multi-Layer And Via (63.309mm,67.945mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mm] / [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad C9-1(63.627mm,69.342mm) on Multi-Layer And Via (63.313mm,70.866mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad C9-1(63.627mm,69.342mm) on Multi-Layer And Via (64.262mm,67.945mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.181mm] / [Bottom Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.008mm < 0.254mm) Between Pad C9-2(60.227mm,69.342mm) on Multi-Layer And Via (60mm,68mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.008mm] / [Bottom Solder] Mask Sliver [0.008mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.254mm) Between Pad E1-4(55.33mm,66.607mm) on Top Layer And Via (56mm,68mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad MDSEL-3(51.986mm,58.801mm) on Top Layer And Via (51.435mm,57.912mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.209mm < 0.254mm) Between Pad R6-1(90.805mm,41.18mm) on Top Layer And Via (90mm,40mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.209mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-1(52.376mm,56.365mm) on Top Layer And Pad U1-2(52.376mm,55.715mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-10(52.376mm,50.515mm) on Top Layer And Pad U1-11(52.376mm,49.865mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-10(52.376mm,50.515mm) on Top Layer And Pad U1-9(52.376mm,51.165mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-11(52.376mm,49.865mm) on Top Layer And Pad U1-12(52.376mm,49.215mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-12(52.376mm,49.215mm) on Top Layer And Pad U1-13(52.376mm,48.565mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-13(52.376mm,48.565mm) on Top Layer And Pad U1-14(52.376mm,47.915mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-14(52.376mm,47.915mm) on Top Layer And Pad U1-15(52.376mm,47.265mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-15(52.376mm,47.265mm) on Top Layer And Pad U1-16(52.376mm,46.615mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-17(59.816mm,46.615mm) on Top Layer And Pad U1-18(59.816mm,47.265mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-18(59.816mm,47.265mm) on Top Layer And Pad U1-19(59.816mm,47.915mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-19(59.816mm,47.915mm) on Top Layer And Pad U1-20(59.816mm,48.565mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-2(52.376mm,55.715mm) on Top Layer And Pad U1-3(52.376mm,55.065mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-20(59.816mm,48.565mm) on Top Layer And Pad U1-21(59.816mm,49.215mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-21(59.816mm,49.215mm) on Top Layer And Pad U1-22(59.816mm,49.865mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-22(59.816mm,49.865mm) on Top Layer And Pad U1-23(59.816mm,50.515mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-23(59.816mm,50.515mm) on Top Layer And Pad U1-24(59.816mm,51.165mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-24(59.816mm,51.165mm) on Top Layer And Pad U1-25(59.816mm,51.815mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-25(59.816mm,51.815mm) on Top Layer And Pad U1-26(59.816mm,52.465mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-26(59.816mm,52.465mm) on Top Layer And Pad U1-27(59.816mm,53.115mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-27(59.816mm,53.115mm) on Top Layer And Pad U1-28(59.816mm,53.765mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-28(59.816mm,53.765mm) on Top Layer And Pad U1-29(59.816mm,54.415mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-29(59.816mm,54.415mm) on Top Layer And Pad U1-30(59.816mm,55.065mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-3(52.376mm,55.065mm) on Top Layer And Pad U1-4(52.376mm,54.415mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-30(59.816mm,55.065mm) on Top Layer And Pad U1-31(59.816mm,55.715mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-31(59.816mm,55.715mm) on Top Layer And Pad U1-32(59.816mm,56.365mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-4(52.376mm,54.415mm) on Top Layer And Pad U1-5(52.376mm,53.765mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-5(52.376mm,53.765mm) on Top Layer And Pad U1-6(52.376mm,53.115mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-6(52.376mm,53.115mm) on Top Layer And Pad U1-7(52.376mm,52.465mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-7(52.376mm,52.465mm) on Top Layer And Pad U1-8(52.376mm,51.815mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1-8(52.376mm,51.815mm) on Top Layer And Pad U1-9(52.376mm,51.165mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Via (41.656mm,57.15mm) from Top Layer to Bottom Layer And Via (42.799mm,57.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mm] / [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Via (62.23mm,70.866mm) from Top Layer to Bottom Layer And Via (63.313mm,70.866mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.08mm] / [Bottom Solder] Mask Sliver [0.08mm]
Rule Violations :41

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,29.337mm) on Top Overlay And Pad M4-1(101.219mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,29.337mm) on Top Overlay And Pad M4-1(101.219mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,29.337mm) on Top Overlay And Pad M4-1(101.219mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,29.337mm) on Top Overlay And Pad M4-1(101.219mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,29.337mm) on Top Overlay And Pad M4-1(101.219mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,29.337mm) on Top Overlay And Pad M4-1(101.219mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,29.337mm) on Top Overlay And Pad M4-1(101.219mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,29.337mm) on Top Overlay And Pad M4-1(101.219mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,81.026mm) on Top Overlay And Pad M3-1(101.219mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,81.026mm) on Top Overlay And Pad M3-1(101.219mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,81.026mm) on Top Overlay And Pad M3-1(101.219mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,81.026mm) on Top Overlay And Pad M3-1(101.219mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,81.026mm) on Top Overlay And Pad M3-1(101.219mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,81.026mm) on Top Overlay And Pad M3-1(101.219mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,81.026mm) on Top Overlay And Pad M3-1(101.219mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (101.219mm,81.026mm) on Top Overlay And Pad M3-1(101.219mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.829mm,81.026mm) on Top Overlay And Pad M2-1(28.829mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.829mm,81.026mm) on Top Overlay And Pad M2-1(28.829mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.829mm,81.026mm) on Top Overlay And Pad M2-1(28.829mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.829mm,81.026mm) on Top Overlay And Pad M2-1(28.829mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.829mm,81.026mm) on Top Overlay And Pad M2-1(28.829mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.829mm,81.026mm) on Top Overlay And Pad M2-1(28.829mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.829mm,81.026mm) on Top Overlay And Pad M2-1(28.829mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.829mm,81.026mm) on Top Overlay And Pad M2-1(28.829mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.956mm,29.337mm) on Top Overlay And Pad M1-1(28.956mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.956mm,29.337mm) on Top Overlay And Pad M1-1(28.956mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.956mm,29.337mm) on Top Overlay And Pad M1-1(28.956mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.956mm,29.337mm) on Top Overlay And Pad M1-1(28.956mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.956mm,29.337mm) on Top Overlay And Pad M1-1(28.956mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.956mm,29.337mm) on Top Overlay And Pad M1-1(28.956mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.956mm,29.337mm) on Top Overlay And Pad M1-1(28.956mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (28.956mm,29.337mm) on Top Overlay And Pad M1-1(28.956mm,29.337mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (39.838mm,37.217mm) on Top Overlay And Pad AM2-3(39.988mm,37.267mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (39.838mm,38.417mm) on Top Overlay And Pad AM2-1(39.988mm,38.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (40.138mm,37.217mm) on Top Overlay And Pad AM2-3(39.988mm,37.267mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (40.138mm,38.417mm) on Top Overlay And Pad AM2-1(39.988mm,38.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (41.68mm,37.217mm) on Top Overlay And Pad AM1-3(41.83mm,37.267mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (41.68mm,38.417mm) on Top Overlay And Pad AM1-1(41.83mm,38.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (41.98mm,37.217mm) on Top Overlay And Pad AM1-3(41.83mm,37.267mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (41.98mm,38.417mm) on Top Overlay And Pad AM1-1(41.83mm,38.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Arc (42.828mm,71.971mm) on Top Overlay And Pad E1-1(43.73mm,70.807mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (43.521mm,37.217mm) on Top Overlay And Pad AM0-3(43.671mm,37.267mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (43.521mm,38.417mm) on Top Overlay And Pad AM0-1(43.671mm,38.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (43.821mm,37.217mm) on Top Overlay And Pad AM0-3(43.671mm,37.267mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (43.821mm,38.417mm) on Top Overlay And Pad AM0-1(43.671mm,38.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (51.936mm,58.651mm) on Top Overlay And Pad MDSEL-3(51.986mm,58.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (51.936mm,58.951mm) on Top Overlay And Pad MDSEL-3(51.986mm,58.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (53.136mm,58.651mm) on Top Overlay And Pad MDSEL-1(53.086mm,58.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Arc (53.136mm,58.951mm) on Top Overlay And Pad MDSEL-1(53.086mm,58.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Area Fill (39.178mm,82.026mm) (40.578mm,83.226mm) on Top Overlay And Pad C5-2(39.878mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Area Fill (48.449mm,82.026mm) (49.849mm,83.226mm) on Top Overlay And Pad C4-2(49.149mm,81.026mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Area Fill (57.927mm,33.563mm) (59.327mm,34.763mm) on Top Overlay And Pad C13-2(60.227mm,34.163mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Area Fill (57.927mm,68.742mm) (59.327mm,69.942mm) on Top Overlay And Pad C9-2(60.227mm,69.342mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM0-1(43.671mm,38.367mm) on Top Layer And Track (43.271mm,37.217mm)(43.271mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM0-1(43.671mm,38.367mm) on Top Layer And Track (44.071mm,37.217mm)(44.071mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM0-2(43.671mm,37.817mm) on Top Layer And Track (43.271mm,37.217mm)(43.271mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM0-2(43.671mm,37.817mm) on Top Layer And Track (44.071mm,37.217mm)(44.071mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM0-3(43.671mm,37.267mm) on Top Layer And Track (43.271mm,37.217mm)(43.271mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM0-3(43.671mm,37.267mm) on Top Layer And Track (44.071mm,37.217mm)(44.071mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM1-1(41.83mm,38.367mm) on Top Layer And Track (41.43mm,37.217mm)(41.43mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM1-1(41.83mm,38.367mm) on Top Layer And Track (42.23mm,37.217mm)(42.23mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM1-2(41.83mm,37.817mm) on Top Layer And Track (41.43mm,37.217mm)(41.43mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM1-2(41.83mm,37.817mm) on Top Layer And Track (42.23mm,37.217mm)(42.23mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM1-3(41.83mm,37.267mm) on Top Layer And Track (41.43mm,37.217mm)(41.43mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM1-3(41.83mm,37.267mm) on Top Layer And Track (42.23mm,37.217mm)(42.23mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM2-1(39.988mm,38.367mm) on Top Layer And Track (39.588mm,37.217mm)(39.588mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM2-1(39.988mm,38.367mm) on Top Layer And Track (40.388mm,37.217mm)(40.388mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM2-2(39.988mm,37.817mm) on Top Layer And Track (39.588mm,37.217mm)(39.588mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM2-2(39.988mm,37.817mm) on Top Layer And Track (40.388mm,37.217mm)(40.388mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM2-3(39.988mm,37.267mm) on Top Layer And Track (39.588mm,37.217mm)(39.588mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad AM2-3(39.988mm,37.267mm) on Top Layer And Track (40.388mm,37.217mm)(40.388mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(63.484mm,44.069mm) on Top Layer And Track (62.684mm,43.269mm)(64.184mm,43.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(63.484mm,44.069mm) on Top Layer And Track (62.684mm,44.869mm)(64.184mm,44.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(63.484mm,44.069mm) on Top Layer And Track (64.184mm,43.269mm)(64.184mm,44.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(61.484mm,44.069mm) on Top Layer And Track (60.784mm,43.269mm)(60.784mm,44.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(61.484mm,44.069mm) on Top Layer And Track (60.784mm,43.269mm)(62.284mm,43.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(61.484mm,44.069mm) on Top Layer And Track (60.784mm,44.869mm)(62.284mm,44.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(41.275mm,69.834mm) on Top Layer And Track (40.475mm,69.034mm)(40.475mm,70.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(41.275mm,69.834mm) on Top Layer And Track (40.475mm,70.534mm)(42.075mm,70.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(41.275mm,69.834mm) on Top Layer And Track (42.075mm,69.034mm)(42.075mm,70.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(63.484mm,41.846mm) on Top Layer And Track (62.684mm,41.046mm)(64.184mm,41.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(63.484mm,41.846mm) on Top Layer And Track (62.684mm,42.647mm)(64.184mm,42.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(63.484mm,41.846mm) on Top Layer And Track (64.184mm,41.046mm)(64.184mm,42.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(61.484mm,41.846mm) on Top Layer And Track (60.784mm,41.046mm)(60.784mm,42.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(61.484mm,41.846mm) on Top Layer And Track (60.784mm,41.046mm)(62.284mm,41.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(61.484mm,41.846mm) on Top Layer And Track (60.784mm,42.647mm)(62.284mm,42.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(41.275mm,67.834mm) on Top Layer And Track (40.475mm,67.134mm)(40.475mm,68.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(41.275mm,67.834mm) on Top Layer And Track (40.475mm,67.134mm)(42.075mm,67.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(41.275mm,67.834mm) on Top Layer And Track (42.075mm,67.134mm)(42.075mm,68.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(63.484mm,39.624mm) on Top Layer And Track (62.684mm,38.824mm)(64.184mm,38.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(63.484mm,39.624mm) on Top Layer And Track (62.684mm,40.424mm)(64.184mm,40.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(63.484mm,39.624mm) on Top Layer And Track (64.184mm,38.824mm)(64.184mm,40.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(61.484mm,39.624mm) on Top Layer And Track (60.784mm,38.824mm)(60.784mm,40.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(61.484mm,39.624mm) on Top Layer And Track (60.784mm,38.824mm)(62.284mm,38.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(61.484mm,39.624mm) on Top Layer And Track (60.784mm,40.424mm)(62.284mm,40.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C13-1(63.627mm,34.163mm) on Multi-Layer And Track (64.727mm,34.163mm)(65.527mm,34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(59.309mm,44.434mm) on Top Layer And Track (58.509mm,43.634mm)(58.509mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(59.309mm,44.434mm) on Top Layer And Track (58.509mm,45.134mm)(60.109mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(59.309mm,44.434mm) on Top Layer And Track (60.109mm,43.634mm)(60.109mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(59.309mm,42.434mm) on Top Layer And Track (58.509mm,41.734mm)(58.509mm,43.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(59.309mm,42.434mm) on Top Layer And Track (58.509mm,41.734mm)(60.109mm,41.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(59.309mm,42.434mm) on Top Layer And Track (60.109mm,41.734mm)(60.109mm,43.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(56.959mm,44.434mm) on Top Layer And Track (56.159mm,43.634mm)(56.159mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(56.959mm,44.434mm) on Top Layer And Track (56.159mm,45.134mm)(57.76mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(56.959mm,44.434mm) on Top Layer And Track (57.76mm,43.634mm)(57.76mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(56.959mm,42.434mm) on Top Layer And Track (56.159mm,41.734mm)(56.159mm,43.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(56.959mm,42.434mm) on Top Layer And Track (56.159mm,41.734mm)(57.76mm,41.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(56.959mm,42.434mm) on Top Layer And Track (57.76mm,41.734mm)(57.76mm,43.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(54.61mm,44.434mm) on Top Layer And Track (53.81mm,43.634mm)(53.81mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(54.61mm,44.434mm) on Top Layer And Track (53.81mm,45.134mm)(55.41mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(54.61mm,44.434mm) on Top Layer And Track (55.41mm,43.634mm)(55.41mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(54.61mm,42.434mm) on Top Layer And Track (53.81mm,41.734mm)(53.81mm,43.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(54.61mm,42.434mm) on Top Layer And Track (53.81mm,41.734mm)(55.41mm,41.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(54.61mm,42.434mm) on Top Layer And Track (55.41mm,41.734mm)(55.41mm,43.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(36.322mm,44.083mm) on Top Layer And Track (35.622mm,43.283mm)(35.622mm,44.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(36.322mm,44.083mm) on Top Layer And Track (35.622mm,43.283mm)(37.122mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(36.322mm,44.083mm) on Top Layer And Track (35.622mm,44.883mm)(37.122mm,44.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(38.322mm,44.083mm) on Top Layer And Track (37.522mm,43.283mm)(39.022mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(38.322mm,44.083mm) on Top Layer And Track (37.522mm,44.883mm)(39.022mm,44.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(38.322mm,44.083mm) on Top Layer And Track (39.022mm,43.283mm)(39.022mm,44.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(64.008mm,57.596mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(64.008mm,57.596mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(64.008mm,57.596mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(64.008mm,56.196mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(64.008mm,56.196mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(64.008mm,56.196mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(36.322mm,41.571mm) on Top Layer And Track (35.622mm,40.771mm)(35.622mm,42.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(36.322mm,41.571mm) on Top Layer And Track (35.622mm,40.771mm)(37.122mm,40.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(36.322mm,41.571mm) on Top Layer And Track (35.622mm,42.371mm)(37.122mm,42.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(38.322mm,41.571mm) on Top Layer And Track (37.522mm,40.771mm)(39.022mm,40.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(38.322mm,41.571mm) on Top Layer And Track (37.522mm,42.371mm)(39.022mm,42.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(38.322mm,41.571mm) on Top Layer And Track (39.022mm,40.771mm)(39.022mm,42.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(97.512mm,69.723mm) on Top Layer And Track (96.712mm,68.923mm)(98.212mm,68.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(97.512mm,69.723mm) on Top Layer And Track (96.712mm,70.523mm)(98.212mm,70.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(97.512mm,69.723mm) on Top Layer And Track (98.212mm,68.923mm)(98.212mm,70.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(95.512mm,69.723mm) on Top Layer And Track (94.812mm,68.923mm)(94.812mm,70.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(95.512mm,69.723mm) on Top Layer And Track (94.812mm,68.923mm)(96.312mm,68.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(95.512mm,69.723mm) on Top Layer And Track (94.812mm,70.523mm)(96.312mm,70.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(39.116mm,69.834mm) on Top Layer And Track (38.316mm,69.034mm)(38.316mm,70.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(39.116mm,69.834mm) on Top Layer And Track (38.316mm,70.534mm)(39.916mm,70.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(39.116mm,69.834mm) on Top Layer And Track (39.916mm,69.034mm)(39.916mm,70.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(95.512mm,65.151mm) on Top Layer And Track (94.812mm,64.351mm)(94.812mm,65.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(95.512mm,65.151mm) on Top Layer And Track (94.812mm,64.351mm)(96.312mm,64.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(95.512mm,65.151mm) on Top Layer And Track (94.812mm,65.951mm)(96.312mm,65.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(97.512mm,65.151mm) on Top Layer And Track (96.712mm,64.351mm)(98.212mm,64.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(97.512mm,65.151mm) on Top Layer And Track (96.712mm,65.951mm)(98.212mm,65.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(97.512mm,65.151mm) on Top Layer And Track (98.212mm,64.351mm)(98.212mm,65.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(39.116mm,67.834mm) on Top Layer And Track (38.316mm,67.134mm)(38.316mm,68.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(39.116mm,67.834mm) on Top Layer And Track (38.316mm,67.134mm)(39.916mm,67.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(39.116mm,67.834mm) on Top Layer And Track (39.916mm,67.134mm)(39.916mm,68.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(36.322mm,49.107mm) on Top Layer And Track (35.622mm,48.307mm)(35.622mm,49.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(36.322mm,49.107mm) on Top Layer And Track (35.622mm,48.307mm)(37.122mm,48.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(36.322mm,49.107mm) on Top Layer And Track (35.622mm,49.907mm)(37.122mm,49.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(38.322mm,49.107mm) on Top Layer And Track (37.522mm,48.307mm)(39.022mm,48.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(38.322mm,49.107mm) on Top Layer And Track (37.522mm,49.907mm)(39.022mm,49.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(38.322mm,49.107mm) on Top Layer And Track (39.022mm,48.307mm)(39.022mm,49.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(92.964mm,68.802mm) on Top Layer And Track (92.164mm,68.002mm)(92.164mm,69.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(92.964mm,68.802mm) on Top Layer And Track (92.164mm,69.502mm)(93.764mm,69.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(92.964mm,68.802mm) on Top Layer And Track (93.764mm,68.002mm)(93.764mm,69.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(92.964mm,66.802mm) on Top Layer And Track (92.164mm,66.102mm)(92.164mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(92.964mm,66.802mm) on Top Layer And Track (92.164mm,66.102mm)(93.764mm,66.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(92.964mm,66.802mm) on Top Layer And Track (93.764mm,66.102mm)(93.764mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(88.646mm,66.802mm) on Top Layer And Track (87.846mm,66.102mm)(87.846mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(88.646mm,66.802mm) on Top Layer And Track (87.846mm,66.102mm)(89.446mm,66.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(88.646mm,66.802mm) on Top Layer And Track (89.446mm,66.102mm)(89.446mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(88.646mm,68.802mm) on Top Layer And Track (87.846mm,68.002mm)(87.846mm,69.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(88.646mm,68.802mm) on Top Layer And Track (87.846mm,69.502mm)(89.446mm,69.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(88.646mm,68.802mm) on Top Layer And Track (89.446mm,68.002mm)(89.446mm,69.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(36.322mm,46.595mm) on Top Layer And Track (35.622mm,45.795mm)(35.622mm,47.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(36.322mm,46.595mm) on Top Layer And Track (35.622mm,45.795mm)(37.122mm,45.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(36.322mm,46.595mm) on Top Layer And Track (35.622mm,47.395mm)(37.122mm,47.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(38.322mm,46.595mm) on Top Layer And Track (37.522mm,45.795mm)(39.022mm,45.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(38.322mm,46.595mm) on Top Layer And Track (37.522mm,47.395mm)(39.022mm,47.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(38.322mm,46.595mm) on Top Layer And Track (39.022mm,45.795mm)(39.022mm,47.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(64.008mm,52.852mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(64.008mm,52.852mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(64.008mm,52.852mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(64.008mm,54.252mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(64.008mm,54.252mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(64.008mm,54.252mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(64.008mm,50.907mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(64.008mm,50.907mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(64.008mm,50.907mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(64.008mm,49.507mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(64.008mm,49.507mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(64.008mm,49.507mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(92.964mm,43.18mm) on Top Layer And Track (92.164mm,42.38mm)(92.164mm,43.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(92.964mm,43.18mm) on Top Layer And Track (92.164mm,43.88mm)(93.764mm,43.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(92.964mm,43.18mm) on Top Layer And Track (93.764mm,42.38mm)(93.764mm,43.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(92.964mm,41.18mm) on Top Layer And Track (92.164mm,40.48mm)(92.164mm,41.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(92.964mm,41.18mm) on Top Layer And Track (92.164mm,40.48mm)(93.764mm,40.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(92.964mm,41.18mm) on Top Layer And Track (93.764mm,40.48mm)(93.764mm,41.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(88.646mm,41.18mm) on Top Layer And Track (87.846mm,40.48mm)(87.846mm,41.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(88.646mm,41.18mm) on Top Layer And Track (87.846mm,40.48mm)(89.446mm,40.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(88.646mm,41.18mm) on Top Layer And Track (89.446mm,40.48mm)(89.446mm,41.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(88.646mm,43.18mm) on Top Layer And Track (87.846mm,42.38mm)(87.846mm,43.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(88.646mm,43.18mm) on Top Layer And Track (87.846mm,43.88mm)(89.446mm,43.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(88.646mm,43.18mm) on Top Layer And Track (89.446mm,42.38mm)(89.446mm,43.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(95.512mm,40.894mm) on Top Layer And Track (94.812mm,40.094mm)(94.812mm,41.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(95.512mm,40.894mm) on Top Layer And Track (94.812mm,40.094mm)(96.312mm,40.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(95.512mm,40.894mm) on Top Layer And Track (94.812mm,41.694mm)(96.312mm,41.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(97.512mm,40.894mm) on Top Layer And Track (96.712mm,40.094mm)(98.212mm,40.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(97.512mm,40.894mm) on Top Layer And Track (96.712mm,41.694mm)(98.212mm,41.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(97.512mm,40.894mm) on Top Layer And Track (98.212mm,40.094mm)(98.212mm,41.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(36.957mm,69.834mm) on Top Layer And Track (36.157mm,69.034mm)(36.157mm,70.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(36.957mm,69.834mm) on Top Layer And Track (36.157mm,70.534mm)(37.757mm,70.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(36.957mm,69.834mm) on Top Layer And Track (37.757mm,69.034mm)(37.757mm,70.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(97.512mm,45.466mm) on Top Layer And Track (96.712mm,44.666mm)(98.212mm,44.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(97.512mm,45.466mm) on Top Layer And Track (96.712mm,46.266mm)(98.212mm,46.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(97.512mm,45.466mm) on Top Layer And Track (98.212mm,44.666mm)(98.212mm,46.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(95.512mm,45.466mm) on Top Layer And Track (94.812mm,44.666mm)(94.812mm,46.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(95.512mm,45.466mm) on Top Layer And Track (94.812mm,44.666mm)(96.312mm,44.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(95.512mm,45.466mm) on Top Layer And Track (94.812mm,46.266mm)(96.312mm,46.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(36.957mm,67.834mm) on Top Layer And Track (36.157mm,67.134mm)(36.157mm,68.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(36.957mm,67.834mm) on Top Layer And Track (36.157mm,67.134mm)(37.757mm,67.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(36.957mm,67.834mm) on Top Layer And Track (37.757mm,67.134mm)(37.757mm,68.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(47.347mm,52.578mm) on Top Layer And Track (46.547mm,51.778mm)(48.047mm,51.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(47.347mm,52.578mm) on Top Layer And Track (46.547mm,53.378mm)(48.047mm,53.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(47.347mm,52.578mm) on Top Layer And Track (48.047mm,51.778mm)(48.047mm,53.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(45.347mm,52.578mm) on Top Layer And Track (44.647mm,51.778mm)(44.647mm,53.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(45.347mm,52.578mm) on Top Layer And Track (44.647mm,51.778mm)(46.147mm,51.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(45.347mm,52.578mm) on Top Layer And Track (44.647mm,53.378mm)(46.147mm,53.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(64.008mm,46.163mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(64.008mm,46.163mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(64.008mm,46.163mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(64.008mm,47.563mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(64.008mm,47.563mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(64.008mm,47.563mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(71.247mm,77.724mm) on Top Layer And Track (70.447mm,76.924mm)(71.947mm,76.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(71.247mm,77.724mm) on Top Layer And Track (70.447mm,78.524mm)(71.947mm,78.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(71.247mm,77.724mm) on Top Layer And Track (71.947mm,76.924mm)(71.947mm,78.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(69.247mm,77.724mm) on Top Layer And Track (68.547mm,76.924mm)(68.547mm,78.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(69.247mm,77.724mm) on Top Layer And Track (68.547mm,76.924mm)(70.047mm,76.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(69.247mm,77.724mm) on Top Layer And Track (68.547mm,78.524mm)(70.047mm,78.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(70.358mm,53.848mm) on Top Layer And Track (69.558mm,53.048mm)(69.558mm,54.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(70.358mm,53.848mm) on Top Layer And Track (69.558mm,54.548mm)(71.158mm,54.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(70.358mm,53.848mm) on Top Layer And Track (71.158mm,53.048mm)(71.158mm,54.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(70.358mm,51.848mm) on Top Layer And Track (69.558mm,51.148mm)(69.558mm,52.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(70.358mm,51.848mm) on Top Layer And Track (69.558mm,51.148mm)(71.158mm,51.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(70.358mm,51.848mm) on Top Layer And Track (71.158mm,51.148mm)(71.158mm,52.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(74.2mm,39.878mm) on Top Layer And Track (73.5mm,39.078mm)(73.5mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(74.2mm,39.878mm) on Top Layer And Track (73.5mm,39.078mm)(75mm,39.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(74.2mm,39.878mm) on Top Layer And Track (73.5mm,40.678mm)(75mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(76.2mm,39.878mm) on Top Layer And Track (75.4mm,39.078mm)(76.9mm,39.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(76.2mm,39.878mm) on Top Layer And Track (75.4mm,40.678mm)(76.9mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(76.2mm,39.878mm) on Top Layer And Track (76.9mm,39.078mm)(76.9mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-1(71.247mm,32.004mm) on Top Layer And Track (70.447mm,31.204mm)(71.947mm,31.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-1(71.247mm,32.004mm) on Top Layer And Track (70.447mm,32.804mm)(71.947mm,32.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-1(71.247mm,32.004mm) on Top Layer And Track (71.947mm,31.204mm)(71.947mm,32.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-2(69.247mm,32.004mm) on Top Layer And Track (68.547mm,31.204mm)(68.547mm,32.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-2(69.247mm,32.004mm) on Top Layer And Track (68.547mm,31.204mm)(70.047mm,31.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-2(69.247mm,32.004mm) on Top Layer And Track (68.547mm,32.804mm)(70.047mm,32.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-1(52.197mm,40.37mm) on Top Layer And Track (51.397mm,39.57mm)(51.397mm,41.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-1(52.197mm,40.37mm) on Top Layer And Track (51.397mm,41.07mm)(52.997mm,41.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-1(52.197mm,40.37mm) on Top Layer And Track (52.997mm,39.57mm)(52.997mm,41.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-2(52.197mm,38.37mm) on Top Layer And Track (51.397mm,37.67mm)(51.397mm,39.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-2(52.197mm,38.37mm) on Top Layer And Track (51.397mm,37.67mm)(52.997mm,37.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-2(52.197mm,38.37mm) on Top Layer And Track (52.997mm,37.67mm)(52.997mm,39.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C4-1(49.149mm,77.626mm) on Multi-Layer And Track (49.149mm,75.726mm)(49.149mm,76.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C5-1(39.878mm,77.626mm) on Multi-Layer And Track (39.878mm,75.726mm)(39.878mm,76.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(63.484mm,59.69mm) on Top Layer And Track (62.684mm,58.89mm)(64.184mm,58.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(63.484mm,59.69mm) on Top Layer And Track (62.684mm,60.49mm)(64.184mm,60.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(63.484mm,59.69mm) on Top Layer And Track (64.184mm,58.89mm)(64.184mm,60.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(61.484mm,59.69mm) on Top Layer And Track (60.784mm,58.89mm)(60.784mm,60.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(61.484mm,59.69mm) on Top Layer And Track (60.784mm,58.89mm)(62.284mm,58.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(61.484mm,59.69mm) on Top Layer And Track (60.784mm,60.49mm)(62.284mm,60.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(63.484mm,61.849mm) on Top Layer And Track (62.684mm,61.049mm)(64.184mm,61.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(63.484mm,61.849mm) on Top Layer And Track (62.684mm,62.649mm)(64.184mm,62.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(63.484mm,61.849mm) on Top Layer And Track (64.184mm,61.049mm)(64.184mm,62.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(61.484mm,61.849mm) on Top Layer And Track (60.784mm,61.049mm)(60.784mm,62.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(61.484mm,61.849mm) on Top Layer And Track (60.784mm,61.049mm)(62.284mm,61.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(61.484mm,61.849mm) on Top Layer And Track (60.784mm,62.649mm)(62.284mm,62.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(63.484mm,64.008mm) on Top Layer And Track (62.684mm,63.208mm)(64.184mm,63.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(63.484mm,64.008mm) on Top Layer And Track (62.684mm,64.808mm)(64.184mm,64.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(63.484mm,64.008mm) on Top Layer And Track (64.184mm,63.208mm)(64.184mm,64.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(61.484mm,64.008mm) on Top Layer And Track (60.784mm,63.208mm)(60.784mm,64.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(61.484mm,64.008mm) on Top Layer And Track (60.784mm,63.208mm)(62.284mm,63.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(61.484mm,64.008mm) on Top Layer And Track (60.784mm,64.808mm)(62.284mm,64.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C9-1(63.627mm,69.342mm) on Multi-Layer And Track (64.727mm,69.342mm)(65.527mm,69.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad E1-1(43.73mm,70.807mm) on Top Layer And Track (43.33mm,67.607mm)(43.33mm,69.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad E1-1(43.73mm,70.807mm) on Top Layer And Track (43.33mm,71.807mm)(43.33mm,73.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad E1-2(55.33mm,70.807mm) on Top Layer And Track (55.73mm,67.607mm)(55.73mm,69.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad E1-2(55.33mm,70.807mm) on Top Layer And Track (55.73mm,71.807mm)(55.73mm,73.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad E1-3(43.73mm,66.607mm) on Top Layer And Track (43.33mm,64.007mm)(43.33mm,65.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad E1-3(43.73mm,66.607mm) on Top Layer And Track (43.33mm,67.607mm)(43.33mm,69.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad E1-4(55.33mm,66.607mm) on Top Layer And Track (55.73mm,64.007mm)(55.73mm,65.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad E1-4(55.33mm,66.607mm) on Top Layer And Track (55.73mm,67.607mm)(55.73mm,69.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad E1-5(50.63mm,64.107mm) on Top Layer And Track (43.33mm,64.007mm)(46.83mm,64.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad E1-5(50.63mm,64.107mm) on Top Layer And Track (54.43mm,64.007mm)(55.73mm,64.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad E1-6(52.83mm,73.307mm) on Top Layer And Track (43.33mm,73.407mm)(51.33mm,73.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad E1-6(52.83mm,73.307mm) on Top Layer And Track (54.33mm,73.407mm)(55.73mm,73.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-1(55.245mm,37.214mm) on Top Layer And Track (54.245mm,36.014mm)(54.245mm,38.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-1(55.245mm,37.214mm) on Top Layer And Track (54.245mm,38.214mm)(56.245mm,38.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-1(55.245mm,37.214mm) on Top Layer And Track (56.245mm,36.014mm)(56.245mm,38.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-2(55.245mm,34.414mm) on Top Layer And Track (54.245mm,33.414mm)(54.245mm,35.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-2(55.245mm,34.414mm) on Top Layer And Track (54.245mm,33.414mm)(56.245mm,33.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-2(55.245mm,34.414mm) on Top Layer And Track (56.245mm,33.414mm)(56.245mm,35.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-1(81.449mm,77.216mm) on Top Layer And Track (80.849mm,70.816mm)(80.849mm,74.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-1(81.449mm,77.216mm) on Top Layer And Track (80.849mm,80.416mm)(80.849mm,83.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-2(93.049mm,77.216mm) on Top Layer And Track (93.649mm,70.816mm)(93.649mm,74.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-2(93.049mm,77.216mm) on Top Layer And Track (93.649mm,80.416mm)(93.649mm,83.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-1(74.083mm,62.611mm) on Top Layer And Track (73.483mm,56.211mm)(73.483mm,59.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-1(74.083mm,62.611mm) on Top Layer And Track (73.483mm,65.811mm)(73.483mm,69.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-2(85.683mm,62.611mm) on Top Layer And Track (86.283mm,56.211mm)(86.283mm,59.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-2(85.683mm,62.611mm) on Top Layer And Track (86.283mm,65.811mm)(86.283mm,69.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-1(74.083mm,47.752mm) on Top Layer And Track (73.483mm,41.352mm)(73.483mm,44.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-1(74.083mm,47.752mm) on Top Layer And Track (73.483mm,50.952mm)(73.483mm,54.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-2(85.683mm,47.752mm) on Top Layer And Track (86.283mm,41.352mm)(86.283mm,44.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-2(85.683mm,47.752mm) on Top Layer And Track (86.283mm,50.952mm)(86.283mm,54.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L4-1(81.449mm,32.893mm) on Top Layer And Track (80.849mm,26.493mm)(80.849mm,29.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L4-1(81.449mm,32.893mm) on Top Layer And Track (80.849mm,36.093mm)(80.849mm,39.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L4-2(93.049mm,32.893mm) on Top Layer And Track (93.649mm,26.493mm)(93.649mm,29.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L4-2(93.049mm,32.893mm) on Top Layer And Track (93.649mm,36.093mm)(93.649mm,39.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad MDSEL-1(53.086mm,58.801mm) on Top Layer And Track (51.936mm,58.401mm)(53.136mm,58.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad MDSEL-1(53.086mm,58.801mm) on Top Layer And Track (51.936mm,59.201mm)(53.136mm,59.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad MDSEL-2(52.536mm,58.801mm) on Top Layer And Track (51.936mm,58.401mm)(53.136mm,58.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad MDSEL-2(52.536mm,58.801mm) on Top Layer And Track (51.936mm,59.201mm)(53.136mm,59.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad MDSEL-3(51.986mm,58.801mm) on Top Layer And Track (51.936mm,58.401mm)(53.136mm,58.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad MDSEL-3(51.986mm,58.801mm) on Top Layer And Track (51.936mm,59.201mm)(53.136mm,59.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q1-1(44.688mm,58.323mm) on Top Layer And Track (43.188mm,57.823mm)(44.188mm,57.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q1-1(44.688mm,58.323mm) on Top Layer And Track (45.288mm,56.223mm)(45.288mm,57.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q1-2(42.688mm,58.323mm) on Top Layer And Track (42.088mm,56.223mm)(42.088mm,57.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q1-2(42.688mm,58.323mm) on Top Layer And Track (43.188mm,57.823mm)(44.188mm,57.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q1-3(43.688mm,55.723mm) on Top Layer And Track (42.088mm,56.223mm)(43.188mm,56.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q1-3(43.688mm,55.723mm) on Top Layer And Track (44.188mm,56.223mm)(45.288mm,56.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(95.512mm,43.18mm) on Top Layer And Track (94.812mm,42.38mm)(94.812mm,43.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(95.512mm,43.18mm) on Top Layer And Track (94.812mm,42.38mm)(96.312mm,42.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(95.512mm,43.18mm) on Top Layer And Track (94.812mm,43.98mm)(96.312mm,43.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(97.512mm,43.18mm) on Top Layer And Track (96.712mm,42.38mm)(98.212mm,42.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(97.512mm,43.18mm) on Top Layer And Track (96.712mm,43.98mm)(98.212mm,43.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(97.512mm,43.18mm) on Top Layer And Track (98.212mm,42.38mm)(98.212mm,43.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(40.259mm,56.023mm) on Top Layer And Track (39.459mm,55.323mm)(39.459mm,56.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(40.259mm,56.023mm) on Top Layer And Track (39.459mm,55.323mm)(41.059mm,55.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(40.259mm,56.023mm) on Top Layer And Track (41.059mm,55.323mm)(41.059mm,56.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(47.347mm,50.364mm) on Top Layer And Track (46.547mm,49.564mm)(48.047mm,49.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(47.347mm,50.364mm) on Top Layer And Track (46.547mm,51.164mm)(48.047mm,51.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(47.347mm,50.364mm) on Top Layer And Track (48.047mm,49.564mm)(48.047mm,51.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(45.347mm,50.364mm) on Top Layer And Track (44.647mm,49.564mm)(44.647mm,51.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(45.347mm,50.364mm) on Top Layer And Track (44.647mm,49.564mm)(46.147mm,49.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(45.347mm,50.364mm) on Top Layer And Track (44.647mm,51.164mm)(46.147mm,51.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(40.259mm,58.023mm) on Top Layer And Track (39.459mm,57.223mm)(39.459mm,58.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(40.259mm,58.023mm) on Top Layer And Track (39.459mm,58.723mm)(41.059mm,58.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(40.259mm,58.023mm) on Top Layer And Track (41.059mm,57.223mm)(41.059mm,58.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(47.347mm,45.936mm) on Top Layer And Track (46.547mm,45.136mm)(48.047mm,45.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(47.347mm,45.936mm) on Top Layer And Track (46.547mm,46.736mm)(48.047mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(47.347mm,45.936mm) on Top Layer And Track (48.047mm,45.136mm)(48.047mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(45.347mm,45.936mm) on Top Layer And Track (44.647mm,45.136mm)(44.647mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(45.347mm,45.936mm) on Top Layer And Track (44.647mm,45.136mm)(46.147mm,45.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(45.347mm,45.936mm) on Top Layer And Track (44.647mm,46.736mm)(46.147mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(73.422mm,77.724mm) on Top Layer And Track (72.722mm,76.924mm)(72.722mm,78.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(73.422mm,77.724mm) on Top Layer And Track (72.722mm,76.924mm)(74.222mm,76.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(73.422mm,77.724mm) on Top Layer And Track (72.722mm,78.524mm)(74.222mm,78.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(75.422mm,77.724mm) on Top Layer And Track (74.622mm,76.924mm)(76.122mm,76.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(75.422mm,77.724mm) on Top Layer And Track (74.622mm,78.524mm)(76.122mm,78.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(75.422mm,77.724mm) on Top Layer And Track (76.122mm,76.924mm)(76.122mm,78.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(70.358mm,55.912mm) on Top Layer And Track (69.558mm,55.212mm)(69.558mm,56.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(70.358mm,55.912mm) on Top Layer And Track (69.558mm,55.212mm)(71.158mm,55.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(70.358mm,55.912mm) on Top Layer And Track (71.158mm,55.212mm)(71.158mm,56.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(70.358mm,57.912mm) on Top Layer And Track (69.558mm,57.112mm)(69.558mm,58.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(70.358mm,57.912mm) on Top Layer And Track (69.558mm,58.612mm)(71.158mm,58.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(70.358mm,57.912mm) on Top Layer And Track (71.158mm,57.112mm)(71.158mm,58.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(71.247mm,43.315mm) on Top Layer And Track (70.447mm,42.615mm)(70.447mm,44.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(71.247mm,43.315mm) on Top Layer And Track (70.447mm,42.615mm)(72.047mm,42.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(71.247mm,43.315mm) on Top Layer And Track (72.047mm,42.615mm)(72.047mm,44.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(71.247mm,45.315mm) on Top Layer And Track (70.447mm,44.515mm)(70.447mm,46.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(71.247mm,45.315mm) on Top Layer And Track (70.447mm,46.015mm)(72.047mm,46.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(71.247mm,45.315mm) on Top Layer And Track (72.047mm,44.515mm)(72.047mm,46.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(73.422mm,32.004mm) on Top Layer And Track (72.722mm,31.204mm)(72.722mm,32.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(73.422mm,32.004mm) on Top Layer And Track (72.722mm,31.204mm)(74.222mm,31.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(73.422mm,32.004mm) on Top Layer And Track (72.722mm,32.804mm)(74.222mm,32.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(75.422mm,32.004mm) on Top Layer And Track (74.622mm,31.204mm)(76.122mm,31.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(75.422mm,32.004mm) on Top Layer And Track (74.622mm,32.804mm)(76.122mm,32.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(75.422mm,32.004mm) on Top Layer And Track (76.122mm,31.204mm)(76.122mm,32.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(52.197mm,42.434mm) on Top Layer And Track (51.397mm,41.734mm)(51.397mm,43.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(52.197mm,42.434mm) on Top Layer And Track (51.397mm,41.734mm)(52.997mm,41.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(52.197mm,42.434mm) on Top Layer And Track (52.997mm,41.734mm)(52.997mm,43.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(52.197mm,44.434mm) on Top Layer And Track (51.397mm,43.634mm)(51.397mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(52.197mm,44.434mm) on Top Layer And Track (51.397mm,45.134mm)(52.997mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(52.197mm,44.434mm) on Top Layer And Track (52.997mm,43.634mm)(52.997mm,45.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(49.657mm,56.023mm) on Top Layer And Track (48.857mm,55.323mm)(48.857mm,56.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(49.657mm,56.023mm) on Top Layer And Track (48.857mm,55.323mm)(50.457mm,55.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(49.657mm,56.023mm) on Top Layer And Track (50.457mm,55.323mm)(50.457mm,56.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(49.657mm,58.023mm) on Top Layer And Track (48.857mm,57.223mm)(48.857mm,58.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(49.657mm,58.023mm) on Top Layer And Track (48.857mm,58.723mm)(50.457mm,58.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(49.657mm,58.023mm) on Top Layer And Track (50.457mm,57.223mm)(50.457mm,58.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(47.244mm,56.023mm) on Top Layer And Track (46.444mm,55.323mm)(46.444mm,56.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(47.244mm,56.023mm) on Top Layer And Track (46.444mm,55.323mm)(48.044mm,55.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(47.244mm,56.023mm) on Top Layer And Track (48.044mm,55.323mm)(48.044mm,56.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(47.244mm,58.023mm) on Top Layer And Track (46.444mm,57.223mm)(46.444mm,58.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(47.244mm,58.023mm) on Top Layer And Track (46.444mm,58.723mm)(48.044mm,58.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(47.244mm,58.023mm) on Top Layer And Track (48.044mm,57.223mm)(48.044mm,58.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(95.512mm,67.437mm) on Top Layer And Track (94.812mm,66.637mm)(94.812mm,68.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(95.512mm,67.437mm) on Top Layer And Track (94.812mm,66.637mm)(96.312mm,66.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(95.512mm,67.437mm) on Top Layer And Track (94.812mm,68.237mm)(96.312mm,68.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(97.512mm,67.437mm) on Top Layer And Track (96.712mm,66.637mm)(98.212mm,66.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(97.512mm,67.437mm) on Top Layer And Track (96.712mm,68.237mm)(98.212mm,68.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(97.512mm,67.437mm) on Top Layer And Track (98.212mm,66.637mm)(98.212mm,68.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(90.805mm,68.802mm) on Top Layer And Track (90.005mm,68.002mm)(90.005mm,69.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(90.805mm,68.802mm) on Top Layer And Track (90.005mm,69.502mm)(91.605mm,69.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(90.805mm,68.802mm) on Top Layer And Track (91.605mm,68.002mm)(91.605mm,69.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(90.805mm,66.802mm) on Top Layer And Track (90.005mm,66.102mm)(90.005mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(90.805mm,66.802mm) on Top Layer And Track (90.005mm,66.102mm)(91.605mm,66.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(90.805mm,66.802mm) on Top Layer And Track (91.605mm,66.102mm)(91.605mm,67.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(90.805mm,41.18mm) on Top Layer And Track (90.005mm,40.48mm)(90.005mm,41.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(90.805mm,41.18mm) on Top Layer And Track (90.005mm,40.48mm)(91.605mm,40.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(90.805mm,41.18mm) on Top Layer And Track (91.605mm,40.48mm)(91.605mm,41.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(90.805mm,43.18mm) on Top Layer And Track (90.005mm,42.38mm)(90.005mm,43.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(90.805mm,43.18mm) on Top Layer And Track (90.005mm,43.88mm)(91.605mm,43.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(90.805mm,43.18mm) on Top Layer And Track (91.605mm,42.38mm)(91.605mm,43.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(33.401mm,46.768mm) on Top Layer And Track (32.601mm,46.068mm)(32.601mm,47.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(33.401mm,46.768mm) on Top Layer And Track (32.601mm,46.068mm)(34.201mm,46.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(33.401mm,46.768mm) on Top Layer And Track (34.201mm,46.068mm)(34.201mm,47.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(33.401mm,48.768mm) on Top Layer And Track (32.601mm,47.968mm)(32.601mm,49.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(33.401mm,48.768mm) on Top Layer And Track (32.601mm,49.468mm)(34.201mm,49.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(33.401mm,48.768mm) on Top Layer And Track (34.201mm,47.968mm)(34.201mm,49.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(33.401mm,41.148mm) on Top Layer And Track (32.601mm,40.348mm)(32.601mm,41.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(33.401mm,41.148mm) on Top Layer And Track (32.601mm,41.848mm)(34.201mm,41.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(33.401mm,41.148mm) on Top Layer And Track (34.201mm,40.348mm)(34.201mm,41.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(33.401mm,39.148mm) on Top Layer And Track (32.601mm,38.448mm)(32.601mm,39.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(33.401mm,39.148mm) on Top Layer And Track (32.601mm,38.448mm)(34.201mm,38.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(33.401mm,39.148mm) on Top Layer And Track (34.201mm,38.448mm)(34.201mm,39.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(45.347mm,48.15mm) on Top Layer And Track (44.647mm,47.35mm)(44.647mm,48.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(45.347mm,48.15mm) on Top Layer And Track (44.647mm,47.35mm)(46.147mm,47.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(45.347mm,48.15mm) on Top Layer And Track (44.647mm,48.95mm)(46.147mm,48.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(47.347mm,48.15mm) on Top Layer And Track (46.547mm,47.35mm)(48.047mm,47.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(47.347mm,48.15mm) on Top Layer And Track (46.547mm,48.95mm)(48.047mm,48.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(47.347mm,48.15mm) on Top Layer And Track (48.047mm,47.35mm)(48.047mm,48.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
Rule Violations :427

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.254mm) Between Arc (49.149mm,79.326mm) on Top Overlay And Text "E1" (47.914mm,74.099mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "C22" (39.44mm,48.657mm) on Top Overlay And Track (39.022mm,48.307mm)(39.022mm,49.907mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E1" (47.914mm,74.099mm) on Top Overlay And Track (48.749mm,74.626mm)(49.549mm,74.626mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "E1" (47.914mm,74.099mm) on Top Overlay And Track (49.149mm,74.226mm)(49.149mm,75.026mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R15" (70.084mm,43.317mm) on Top Overlay And Track (70.447mm,42.615mm)(70.447mm,44.115mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R15" (70.084mm,43.317mm) on Top Overlay And Track (70.447mm,44.515mm)(70.447mm,46.015mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
Rule Violations :6

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 508
Waived Violations : 0
Time Elapsed        : 00:00:02