//
// Verilog Module mopshub_lib.sync_detector
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:25:34 04/06/21
//
// using Mentor Graphics HDL Designer(TM) 2018.1 (Build 12)
//

`resetall
`timescale 1ns/10ps
module sync_detector( 
   output  wire    [9:0]   bitstream_align_array0,  //2 words of 10bit
   output  wire    [1:0]   comma_valid_bits, 
   input   wire    [11:0]  bitstream_in, 
   input   wire            bitCLK, 
   input   wire            thCR_REVERSE_10B, 
   input   wire            rst, 
   output  wire    [9:0]   bitstream_align_array1
);

// ### Please start your Verilog code here ###
// Internal Declarations
endmodule
