;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @312, <14
	SUB @312, <14
	SPL @-130, 4
	SUB -7, <-125
	SPL -700, -600
	SUB 20, @72
	JMZ <13, 0
	JMP <-727, 100
	SUB -7, <-125
	ADD 270, 60
	JMP <-127, 100
	JMZ <13, 0
	SLT 721, 0
	SPL @278, #500
	SUB -12, @10
	SUB -12, @10
	JMN @-130, 9
	SPL 160, 17
	MOV <-30, 9
	JMP 272, 10
	ADD #272, @500
	DAT <0, #-9
	JMP <-127, 100
	SUB -7, <-125
	SUB #0, -94
	SPL 0, <-942
	SUB -7, <-125
	ADD -130, 9
	SUB -7, <-125
	SUB -212, @10
	ADD -130, 9
	SLT 50, -432
	SUB #2, @5
	JMN 300, 90
	SPL 0, <-942
	JMZ 300, 90
	JMP <-127, 100
	SUB -1, <-26
	MOV -720, -100
	ADD 3, @420
	MOV -1, <-26
	SPL 0, <336
	MOV -720, -100
	MOV -1, <-26
	SUB @312, <14
	SUB @0, @2
