#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat May  4 17:00:38 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:eth_tx_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports eth_tx_clk
Executing : get_ports eth_tx_clk successfully.
Executing : create_clock -name audio_data_pkt2|eth_tx_clk [get_ports eth_tx_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name audio_data_pkt2|eth_tx_clk [get_ports eth_tx_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group audio_data_pkt2|eth_tx_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group audio_data_pkt2|eth_tx_clk successfully.
C: SDC-2025: Clock source 'n:audio_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports audio_clk
Executing : get_ports audio_clk successfully.
Executing : create_clock -name audio_data_pkt2|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name audio_data_pkt2|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group audio_data_pkt2|audio_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group audio_data_pkt2|audio_clk successfully.
Start pre-mapping.
I: Constant propagation done on fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully. Time elapsed: 0.024s wall, 0.016s user + 0.000s system = 0.016s CPU (66.1%)

Start mod-gen.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on N9_eq0 (bmsREDXOR).
I: Constant propagation done on N9_mux0 (bmsWIDEMUX).
I: Constant propagation done on N9_eq1 (bmsREDXOR).
I: Constant propagation done on N9_eq2 (bmsREDXOR).
I: Constant propagation done on N9_mux2 (bmsWIDEMUX).
I: Constant propagation done on N9_mux1 (bmsWIDEMUX).
Executing : mod-gen successfully. Time elapsed: 0.033s wall, 0.031s user + 0.000s system = 0.031s CPU (94.0%)

Start logic-optimization.
I: Constant propagation done on fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/N318_3 (bmsWIDEMUX).
I: Constant propagation done on fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/N318_4 (bmsWIDEMUX).
I: Constant propagation done on fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/N24 (bmsREDXOR).
Executing : logic-optimization successfully. Time elapsed: 0.040s wall, 0.016s user + 0.031s system = 0.047s CPU (116.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/rd_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/rd_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/rd_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/rd_water_level[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/rd_water_level[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/rd_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/rd_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_audo_data_pkt_inst/U_ipml_fifo_fifo_audo_data_pkt/U_ipml_fifo_ctrl/rd_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.048s wall, 0.031s user + 0.000s system = 0.031s CPU (65.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.023s wall, 0.031s user + 0.000s system = 0.031s CPU (135.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.068s wall, 0.031s user + 0.000s system = 0.031s CPU (45.8%)

W: Unable to honor max fanout constraint for gtp_inv driven net N24
W: Unable to honor max fanout constraint for gtp_inv driven net N24

Cell Usage:
GTP_DFF_C                    88 uses
GTP_DFF_CE                   23 uses
GTP_DFF_P                     1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                      3 uses
GTP_LUT3                     26 uses
GTP_LUT4                      9 uses
GTP_LUT5                     27 uses
GTP_LUT5CARRY                44 uses

I/O ports: 72
GTP_INBUF                  23 uses
GTP_OUTBUF                 49 uses

Mapping Summary:
Total LUTs: 109 of 10400 (1.05%)
	LUTs as dram: 0 of 2640 (0.00%)
	LUTs as logic: 109
Total Registers: 112 of 15600 (0.72%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 30 (3.33%)

APMs:
Total APMs = 0.00 of 20 (0.00%)

Total I/O ports = 72 of 160 (45.00%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                89
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                23
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'audio_data_pkt2' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to audio_data_pkt2_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'udp_tx_byte_num[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_start_en' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'audio_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_en' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'transfer_flag' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'udp_tx_done' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'udp_tx_req' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Sat May  4 17:00:39 2024
Action synthesize: Peak memory pool usage is 152 MB
