-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crc24a is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    output_r_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC;
    last : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of crc24a is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "crc24a_crc24a,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.444000,HLS_SYN_LAT=120,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=191,HLS_SYN_LUT=1570,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal d_V_reg_1255 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_1458 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal and_ln43_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_reg_1466 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal f_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal f_V_ce0 : STD_LOGIC;
    signal f_V_we0 : STD_LOGIC;
    signal f_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_7_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_7_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_6_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_5_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_5_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_4_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_4_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_3_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_3_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_2_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_1_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_39_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_39_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_38_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_38_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_37_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_37_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_36_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_36_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_35_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_35_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_34_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_34_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_33_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_33_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_32_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_32_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_31_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_31_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_30_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_30_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_29_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_29_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_28_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_28_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_27_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_27_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_26_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_26_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_25_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_25_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_24_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_24_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_23_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_23_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_22_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_22_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_21_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_21_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_20_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_20_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_19_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_19_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_18_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_18_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_17_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_17_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_8_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_8_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_96_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_96_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_147_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_147_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_146_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_146_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_93_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_93_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_145_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_145_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_144_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_144_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_143_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_143_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_142_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_142_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_141_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_141_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_87_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_87_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_86_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_86_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_140_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_140_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_139_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_139_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_83_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_83_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_82_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_82_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_138_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_138_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_80_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_80_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_79_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_79_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_137_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_137_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_136_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_136_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_76_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_76_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_75_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_75_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_74_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_74_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_73_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_73_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_135_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_135_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_71_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_71_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_70_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_70_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_69_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_69_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_68_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_68_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_67_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_67_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_66_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_66_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_65_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_65_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_startIdx_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_startIdx_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_icmp_ln43_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_icmp_ln43_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_ce0 : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_we0 : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_f_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_f_V_ce0 : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_o_V_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_o_V_2_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_m_V_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_m_V_2_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_h_V_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_h_V_2_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_g_V_2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_g_V_2_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call80 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call89 : BOOLEAN;
    signal grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal crc_V_96_loc_fu_196 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_147_loc_fu_192 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_146_loc_fu_188 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_93_loc_fu_184 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_145_loc_fu_180 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_144_loc_fu_176 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_143_loc_fu_172 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_142_loc_fu_168 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_141_loc_fu_164 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_87_loc_fu_160 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_86_loc_fu_156 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_140_loc_fu_152 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_139_loc_fu_148 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_83_loc_fu_144 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_82_loc_fu_140 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_138_loc_fu_136 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_80_loc_fu_132 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_79_loc_fu_128 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_137_loc_fu_124 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_136_loc_fu_120 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_76_loc_fu_116 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_75_loc_fu_112 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_74_loc_fu_108 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_73_loc_fu_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_135_loc_fu_100 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_71_loc_fu_96 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_70_loc_fu_92 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_69_loc_fu_88 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_68_loc_fu_84 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_67_loc_fu_80 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_66_loc_fu_76 : STD_LOGIC_VECTOR (0 downto 0);
    signal crc_V_65_loc_fu_72 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal startIdx_loc_fu_68 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln43_loc_fu_64 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal regslice_both_output_r_U_apdone_blk : STD_LOGIC;
    signal ap_block_state15 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal regslice_both_input_r_U_apdone_blk : STD_LOGIC;
    signal input_r_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal input_r_TVALID_int_regslice : STD_LOGIC;
    signal input_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_r_U_ack_in : STD_LOGIC;
    signal output_r_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal output_r_TVALID_int_regslice : STD_LOGIC;
    signal output_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_r_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component crc24a_crc24a_Pipeline_VITIS_LOOP_19_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_V : IN STD_LOGIC_VECTOR (7 downto 0);
        crc_V_7_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_7_out_ap_vld : OUT STD_LOGIC;
        crc_V_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_6_out_ap_vld : OUT STD_LOGIC;
        crc_V_5_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_5_out_ap_vld : OUT STD_LOGIC;
        crc_V_4_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_4_out_ap_vld : OUT STD_LOGIC;
        crc_V_3_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_3_out_ap_vld : OUT STD_LOGIC;
        crc_V_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_2_out_ap_vld : OUT STD_LOGIC;
        crc_V_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_1_out_ap_vld : OUT STD_LOGIC;
        crc_V_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_24_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        crc_V_39_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_39_out_ap_vld : OUT STD_LOGIC;
        crc_V_38_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_38_out_ap_vld : OUT STD_LOGIC;
        crc_V_37_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_37_out_ap_vld : OUT STD_LOGIC;
        crc_V_36_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_36_out_ap_vld : OUT STD_LOGIC;
        crc_V_35_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_35_out_ap_vld : OUT STD_LOGIC;
        crc_V_34_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_34_out_ap_vld : OUT STD_LOGIC;
        crc_V_33_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_33_out_ap_vld : OUT STD_LOGIC;
        crc_V_32_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_32_out_ap_vld : OUT STD_LOGIC;
        crc_V_31_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_31_out_ap_vld : OUT STD_LOGIC;
        crc_V_30_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_30_out_ap_vld : OUT STD_LOGIC;
        crc_V_29_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_29_out_ap_vld : OUT STD_LOGIC;
        crc_V_28_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_28_out_ap_vld : OUT STD_LOGIC;
        crc_V_27_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_27_out_ap_vld : OUT STD_LOGIC;
        crc_V_26_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_26_out_ap_vld : OUT STD_LOGIC;
        crc_V_25_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_25_out_ap_vld : OUT STD_LOGIC;
        crc_V_24_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_24_out_ap_vld : OUT STD_LOGIC;
        crc_V_23_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_23_out_ap_vld : OUT STD_LOGIC;
        crc_V_22_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_22_out_ap_vld : OUT STD_LOGIC;
        crc_V_21_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_21_out_ap_vld : OUT STD_LOGIC;
        crc_V_20_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_20_out_ap_vld : OUT STD_LOGIC;
        crc_V_19_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_19_out_ap_vld : OUT STD_LOGIC;
        crc_V_18_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_18_out_ap_vld : OUT STD_LOGIC;
        crc_V_17_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_17_out_ap_vld : OUT STD_LOGIC;
        crc_V_8_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_8_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_31_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        crc_V_39_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_38_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_37_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_36_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_35_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_34_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_33_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_32_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_31_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_30_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_29_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_28_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_27_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_26_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_25_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_24_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_23_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_22_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_21_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_20_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_19_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_18_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_17_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_8_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_7_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_6_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_5_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_4_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_3_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_2_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        last : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_96_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_96_out_ap_vld : OUT STD_LOGIC;
        crc_V_147_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_147_out_ap_vld : OUT STD_LOGIC;
        crc_V_146_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_146_out_ap_vld : OUT STD_LOGIC;
        crc_V_93_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_93_out_ap_vld : OUT STD_LOGIC;
        crc_V_145_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_145_out_ap_vld : OUT STD_LOGIC;
        crc_V_144_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_144_out_ap_vld : OUT STD_LOGIC;
        crc_V_143_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_143_out_ap_vld : OUT STD_LOGIC;
        crc_V_142_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_142_out_ap_vld : OUT STD_LOGIC;
        crc_V_141_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_141_out_ap_vld : OUT STD_LOGIC;
        crc_V_87_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_87_out_ap_vld : OUT STD_LOGIC;
        crc_V_86_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_86_out_ap_vld : OUT STD_LOGIC;
        crc_V_140_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_140_out_ap_vld : OUT STD_LOGIC;
        crc_V_139_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_139_out_ap_vld : OUT STD_LOGIC;
        crc_V_83_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_83_out_ap_vld : OUT STD_LOGIC;
        crc_V_82_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_82_out_ap_vld : OUT STD_LOGIC;
        crc_V_138_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_138_out_ap_vld : OUT STD_LOGIC;
        crc_V_80_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_80_out_ap_vld : OUT STD_LOGIC;
        crc_V_79_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_79_out_ap_vld : OUT STD_LOGIC;
        crc_V_137_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_137_out_ap_vld : OUT STD_LOGIC;
        crc_V_136_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_136_out_ap_vld : OUT STD_LOGIC;
        crc_V_76_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_76_out_ap_vld : OUT STD_LOGIC;
        crc_V_75_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_75_out_ap_vld : OUT STD_LOGIC;
        crc_V_74_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_74_out_ap_vld : OUT STD_LOGIC;
        crc_V_73_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_73_out_ap_vld : OUT STD_LOGIC;
        crc_V_135_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_135_out_ap_vld : OUT STD_LOGIC;
        crc_V_71_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_71_out_ap_vld : OUT STD_LOGIC;
        crc_V_70_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_70_out_ap_vld : OUT STD_LOGIC;
        crc_V_69_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_69_out_ap_vld : OUT STD_LOGIC;
        crc_V_68_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_68_out_ap_vld : OUT STD_LOGIC;
        crc_V_67_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_67_out_ap_vld : OUT STD_LOGIC;
        crc_V_66_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_66_out_ap_vld : OUT STD_LOGIC;
        crc_V_65_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_65_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_43_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        crc_V_65_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_66_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_67_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_68_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_69_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_70_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_71_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_135_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_73_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_74_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_75_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_76_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_136_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_137_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_79_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_80_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_138_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_82_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_83_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_139_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_140_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_86_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_87_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_141_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_142_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_143_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_144_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_145_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_93_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_146_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_147_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_96_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        startIdx_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        startIdx_out_ap_vld : OUT STD_LOGIC;
        icmp_ln43_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln43_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_51_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln3 : IN STD_LOGIC_VECTOR (4 downto 0);
        icmp_ln43_lcssa : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        f_V_ce0 : OUT STD_LOGIC;
        f_V_we0 : OUT STD_LOGIC;
        f_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        crc_V_65_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_66_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_67_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_68_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_69_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_70_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_71_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_135_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_73_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_74_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_75_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_76_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_136_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_137_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_79_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_80_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_138_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_82_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_83_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_139_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_140_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_86_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_87_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_141_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_142_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_143_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_144_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_145_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_93_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_146_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_147_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        crc_V_96_reload : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_58_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        f_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        f_V_ce0 : OUT STD_LOGIC;
        f_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        d_V : IN STD_LOGIC_VECTOR (7 downto 0);
        o_V_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        o_V_2_out_ap_vld : OUT STD_LOGIC;
        m_V_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_V_2_out_ap_vld : OUT STD_LOGIC;
        h_V_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        h_V_2_out_ap_vld : OUT STD_LOGIC;
        g_V_2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        g_V_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_f_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    f_V_U : component crc24a_f_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => f_V_address0,
        ce0 => f_V_ce0,
        we0 => f_V_we0,
        d0 => grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_d0,
        q0 => f_V_q0);

    grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351 : component crc24a_crc24a_Pipeline_VITIS_LOOP_19_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_ready,
        d_V => d_V_reg_1255,
        crc_V_7_out => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_7_out,
        crc_V_7_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_7_out_ap_vld,
        crc_V_6_out => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_6_out,
        crc_V_6_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_6_out_ap_vld,
        crc_V_5_out => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_5_out,
        crc_V_5_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_5_out_ap_vld,
        crc_V_4_out => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_4_out,
        crc_V_4_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_4_out_ap_vld,
        crc_V_3_out => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_3_out,
        crc_V_3_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_3_out_ap_vld,
        crc_V_2_out => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_2_out,
        crc_V_2_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_2_out_ap_vld,
        crc_V_1_out => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_1_out,
        crc_V_1_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_1_out_ap_vld,
        crc_V_out => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_out,
        crc_V_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365 : component crc24a_crc24a_Pipeline_VITIS_LOOP_24_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_ready,
        crc_V_39_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_39_out,
        crc_V_39_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_39_out_ap_vld,
        crc_V_38_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_38_out,
        crc_V_38_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_38_out_ap_vld,
        crc_V_37_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_37_out,
        crc_V_37_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_37_out_ap_vld,
        crc_V_36_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_36_out,
        crc_V_36_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_36_out_ap_vld,
        crc_V_35_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_35_out,
        crc_V_35_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_35_out_ap_vld,
        crc_V_34_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_34_out,
        crc_V_34_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_34_out_ap_vld,
        crc_V_33_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_33_out,
        crc_V_33_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_33_out_ap_vld,
        crc_V_32_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_32_out,
        crc_V_32_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_32_out_ap_vld,
        crc_V_31_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_31_out,
        crc_V_31_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_31_out_ap_vld,
        crc_V_30_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_30_out,
        crc_V_30_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_30_out_ap_vld,
        crc_V_29_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_29_out,
        crc_V_29_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_29_out_ap_vld,
        crc_V_28_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_28_out,
        crc_V_28_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_28_out_ap_vld,
        crc_V_27_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_27_out,
        crc_V_27_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_27_out_ap_vld,
        crc_V_26_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_26_out,
        crc_V_26_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_26_out_ap_vld,
        crc_V_25_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_25_out,
        crc_V_25_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_25_out_ap_vld,
        crc_V_24_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_24_out,
        crc_V_24_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_24_out_ap_vld,
        crc_V_23_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_23_out,
        crc_V_23_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_23_out_ap_vld,
        crc_V_22_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_22_out,
        crc_V_22_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_22_out_ap_vld,
        crc_V_21_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_21_out,
        crc_V_21_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_21_out_ap_vld,
        crc_V_20_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_20_out,
        crc_V_20_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_20_out_ap_vld,
        crc_V_19_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_19_out,
        crc_V_19_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_19_out_ap_vld,
        crc_V_18_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_18_out,
        crc_V_18_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_18_out_ap_vld,
        crc_V_17_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_17_out,
        crc_V_17_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_17_out_ap_vld,
        crc_V_8_out => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_8_out,
        crc_V_8_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_8_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393 : component crc24a_crc24a_Pipeline_VITIS_LOOP_31_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_ready,
        crc_V_39_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_39_out,
        crc_V_38_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_38_out,
        crc_V_37_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_37_out,
        crc_V_36_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_36_out,
        crc_V_35_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_35_out,
        crc_V_34_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_34_out,
        crc_V_33_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_33_out,
        crc_V_32_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_32_out,
        crc_V_31_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_31_out,
        crc_V_30_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_30_out,
        crc_V_29_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_29_out,
        crc_V_28_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_28_out,
        crc_V_27_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_27_out,
        crc_V_26_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_26_out,
        crc_V_25_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_25_out,
        crc_V_24_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_24_out,
        crc_V_23_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_23_out,
        crc_V_22_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_22_out,
        crc_V_21_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_21_out,
        crc_V_20_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_20_out,
        crc_V_19_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_19_out,
        crc_V_18_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_18_out,
        crc_V_17_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_17_out,
        crc_V_8_reload => grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_crc_V_8_out,
        crc_V_7_reload => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_7_out,
        crc_V_6_reload => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_6_out,
        crc_V_5_reload => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_5_out,
        crc_V_4_reload => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_4_out,
        crc_V_3_reload => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_3_out,
        crc_V_2_reload => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_2_out,
        crc_V_1_reload => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_1_out,
        crc_V_reload => grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_crc_V_out,
        last => last,
        crc_V_96_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_96_out,
        crc_V_96_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_96_out_ap_vld,
        crc_V_147_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_147_out,
        crc_V_147_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_147_out_ap_vld,
        crc_V_146_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_146_out,
        crc_V_146_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_146_out_ap_vld,
        crc_V_93_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_93_out,
        crc_V_93_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_93_out_ap_vld,
        crc_V_145_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_145_out,
        crc_V_145_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_145_out_ap_vld,
        crc_V_144_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_144_out,
        crc_V_144_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_144_out_ap_vld,
        crc_V_143_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_143_out,
        crc_V_143_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_143_out_ap_vld,
        crc_V_142_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_142_out,
        crc_V_142_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_142_out_ap_vld,
        crc_V_141_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_141_out,
        crc_V_141_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_141_out_ap_vld,
        crc_V_87_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_87_out,
        crc_V_87_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_87_out_ap_vld,
        crc_V_86_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_86_out,
        crc_V_86_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_86_out_ap_vld,
        crc_V_140_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_140_out,
        crc_V_140_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_140_out_ap_vld,
        crc_V_139_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_139_out,
        crc_V_139_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_139_out_ap_vld,
        crc_V_83_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_83_out,
        crc_V_83_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_83_out_ap_vld,
        crc_V_82_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_82_out,
        crc_V_82_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_82_out_ap_vld,
        crc_V_138_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_138_out,
        crc_V_138_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_138_out_ap_vld,
        crc_V_80_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_80_out,
        crc_V_80_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_80_out_ap_vld,
        crc_V_79_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_79_out,
        crc_V_79_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_79_out_ap_vld,
        crc_V_137_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_137_out,
        crc_V_137_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_137_out_ap_vld,
        crc_V_136_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_136_out,
        crc_V_136_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_136_out_ap_vld,
        crc_V_76_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_76_out,
        crc_V_76_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_76_out_ap_vld,
        crc_V_75_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_75_out,
        crc_V_75_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_75_out_ap_vld,
        crc_V_74_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_74_out,
        crc_V_74_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_74_out_ap_vld,
        crc_V_73_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_73_out,
        crc_V_73_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_73_out_ap_vld,
        crc_V_135_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_135_out,
        crc_V_135_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_135_out_ap_vld,
        crc_V_71_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_71_out,
        crc_V_71_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_71_out_ap_vld,
        crc_V_70_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_70_out,
        crc_V_70_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_70_out_ap_vld,
        crc_V_69_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_69_out,
        crc_V_69_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_69_out_ap_vld,
        crc_V_68_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_68_out,
        crc_V_68_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_68_out_ap_vld,
        crc_V_67_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_67_out,
        crc_V_67_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_67_out_ap_vld,
        crc_V_66_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_66_out,
        crc_V_66_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_66_out_ap_vld,
        crc_V_65_out => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_65_out,
        crc_V_65_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_65_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463 : component crc24a_crc24a_Pipeline_VITIS_LOOP_43_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_ready,
        crc_V_65_reload => crc_V_65_loc_fu_72,
        crc_V_66_reload => crc_V_66_loc_fu_76,
        crc_V_67_reload => crc_V_67_loc_fu_80,
        crc_V_68_reload => crc_V_68_loc_fu_84,
        crc_V_69_reload => crc_V_69_loc_fu_88,
        crc_V_70_reload => crc_V_70_loc_fu_92,
        crc_V_71_reload => crc_V_71_loc_fu_96,
        crc_V_135_reload => crc_V_135_loc_fu_100,
        crc_V_73_reload => crc_V_73_loc_fu_104,
        crc_V_74_reload => crc_V_74_loc_fu_108,
        crc_V_75_reload => crc_V_75_loc_fu_112,
        crc_V_76_reload => crc_V_76_loc_fu_116,
        crc_V_136_reload => crc_V_136_loc_fu_120,
        crc_V_137_reload => crc_V_137_loc_fu_124,
        crc_V_79_reload => crc_V_79_loc_fu_128,
        crc_V_80_reload => crc_V_80_loc_fu_132,
        crc_V_138_reload => crc_V_138_loc_fu_136,
        crc_V_82_reload => crc_V_82_loc_fu_140,
        crc_V_83_reload => crc_V_83_loc_fu_144,
        crc_V_139_reload => crc_V_139_loc_fu_148,
        crc_V_140_reload => crc_V_140_loc_fu_152,
        crc_V_86_reload => crc_V_86_loc_fu_156,
        crc_V_87_reload => crc_V_87_loc_fu_160,
        crc_V_141_reload => crc_V_141_loc_fu_164,
        crc_V_142_reload => crc_V_142_loc_fu_168,
        crc_V_143_reload => crc_V_143_loc_fu_172,
        crc_V_144_reload => crc_V_144_loc_fu_176,
        crc_V_145_reload => crc_V_145_loc_fu_180,
        crc_V_93_reload => crc_V_93_loc_fu_184,
        crc_V_146_reload => crc_V_146_loc_fu_188,
        crc_V_147_reload => crc_V_147_loc_fu_192,
        crc_V_96_reload => crc_V_96_loc_fu_196,
        startIdx_out => grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_startIdx_out,
        startIdx_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_startIdx_out_ap_vld,
        icmp_ln43_out => grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_icmp_ln43_out,
        icmp_ln43_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_icmp_ln43_out_ap_vld,
        ap_return => grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_return);

    grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501 : component crc24a_crc24a_Pipeline_VITIS_LOOP_51_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_ready,
        trunc_ln3 => startIdx_loc_fu_68,
        icmp_ln43_lcssa => and_ln43_reg_1466,
        f_V_address0 => grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_address0,
        f_V_ce0 => grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_ce0,
        f_V_we0 => grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_we0,
        f_V_d0 => grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_d0,
        crc_V_65_reload => crc_V_65_loc_fu_72,
        crc_V_66_reload => crc_V_66_loc_fu_76,
        crc_V_67_reload => crc_V_67_loc_fu_80,
        crc_V_68_reload => crc_V_68_loc_fu_84,
        crc_V_69_reload => crc_V_69_loc_fu_88,
        crc_V_70_reload => crc_V_70_loc_fu_92,
        crc_V_71_reload => crc_V_71_loc_fu_96,
        crc_V_135_reload => crc_V_135_loc_fu_100,
        crc_V_73_reload => crc_V_73_loc_fu_104,
        crc_V_74_reload => crc_V_74_loc_fu_108,
        crc_V_75_reload => crc_V_75_loc_fu_112,
        crc_V_76_reload => crc_V_76_loc_fu_116,
        crc_V_136_reload => crc_V_136_loc_fu_120,
        crc_V_137_reload => crc_V_137_loc_fu_124,
        crc_V_79_reload => crc_V_79_loc_fu_128,
        crc_V_80_reload => crc_V_80_loc_fu_132,
        crc_V_138_reload => crc_V_138_loc_fu_136,
        crc_V_82_reload => crc_V_82_loc_fu_140,
        crc_V_83_reload => crc_V_83_loc_fu_144,
        crc_V_139_reload => crc_V_139_loc_fu_148,
        crc_V_140_reload => crc_V_140_loc_fu_152,
        crc_V_86_reload => crc_V_86_loc_fu_156,
        crc_V_87_reload => crc_V_87_loc_fu_160,
        crc_V_141_reload => crc_V_141_loc_fu_164,
        crc_V_142_reload => crc_V_142_loc_fu_168,
        crc_V_143_reload => crc_V_143_loc_fu_172,
        crc_V_144_reload => crc_V_144_loc_fu_176,
        crc_V_145_reload => crc_V_145_loc_fu_180,
        crc_V_93_reload => crc_V_93_loc_fu_184,
        crc_V_146_reload => crc_V_146_loc_fu_188,
        crc_V_147_reload => crc_V_147_loc_fu_192,
        crc_V_96_reload => crc_V_96_loc_fu_196);

    grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540 : component crc24a_crc24a_Pipeline_VITIS_LOOP_58_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_ready,
        f_V_address0 => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_f_V_address0,
        f_V_ce0 => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_f_V_ce0,
        f_V_q0 => f_V_q0,
        d_V => d_V_reg_1255,
        o_V_2_out => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_o_V_2_out,
        o_V_2_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_o_V_2_out_ap_vld,
        m_V_2_out => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_m_V_2_out,
        m_V_2_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_m_V_2_out_ap_vld,
        h_V_2_out => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_h_V_2_out,
        h_V_2_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_h_V_2_out_ap_vld,
        g_V_2_out => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_g_V_2_out,
        g_V_2_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_g_V_2_out_ap_vld);

    regslice_both_input_r_U : component crc24a_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TDATA,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_U_ack_in,
        data_out => input_r_TDATA_int_regslice,
        vld_out => input_r_TVALID_int_regslice,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_U_apdone_blk);

    regslice_both_output_r_U : component crc24a_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TDATA_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => output_r_TREADY_int_regslice,
        data_out => output_r_TDATA,
        vld_out => regslice_both_output_r_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((input_r_TVALID_int_regslice = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((input_r_TVALID_int_regslice = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                and_ln43_reg_1466 <= and_ln43_fu_813_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_135_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_135_loc_fu_100 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_135_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_136_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_136_loc_fu_120 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_136_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_137_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_137_loc_fu_124 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_137_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_138_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_138_loc_fu_136 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_138_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_139_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_139_loc_fu_148 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_139_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_140_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_140_loc_fu_152 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_140_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_141_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_141_loc_fu_164 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_141_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_142_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_142_loc_fu_168 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_142_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_143_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_143_loc_fu_172 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_143_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_144_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_144_loc_fu_176 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_144_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_145_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_145_loc_fu_180 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_145_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_146_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_146_loc_fu_188 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_146_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_147_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_147_loc_fu_192 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_147_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_65_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_65_loc_fu_72 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_65_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_66_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_66_loc_fu_76 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_66_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_67_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_67_loc_fu_80 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_67_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_68_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_68_loc_fu_84 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_68_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_69_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_69_loc_fu_88 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_69_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_70_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_70_loc_fu_92 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_70_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_71_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_71_loc_fu_96 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_71_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_73_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_73_loc_fu_104 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_73_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_74_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_74_loc_fu_108 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_74_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_75_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_75_loc_fu_112 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_75_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_76_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_76_loc_fu_116 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_76_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_79_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_79_loc_fu_128 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_79_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_80_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_80_loc_fu_132 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_80_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_82_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_82_loc_fu_140 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_82_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_83_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_83_loc_fu_144 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_83_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_86_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_86_loc_fu_156 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_86_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_87_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_87_loc_fu_160 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_87_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_93_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_93_loc_fu_184 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_93_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_96_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                crc_V_96_loc_fu_196 <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_crc_V_96_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                d_V_reg_1255 <= input_r_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_icmp_ln43_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                icmp_ln43_loc_fu_64 <= grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_icmp_ln43_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_startIdx_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                startIdx_loc_fu_68 <= grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_startIdx_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                targetBlock_reg_1458 <= grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state6, grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10, regslice_both_output_r_U_apdone_blk, ap_block_state2_on_subcall_done, input_r_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((input_r_TVALID_int_regslice = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((output_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((output_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((output_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((output_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if ((not(((output_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_r_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    and_ln43_fu_813_p2 <= (targetBlock_reg_1458 and icmp_ln43_loc_fu_64);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(regslice_both_output_r_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((output_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_r_U_apdone_blk = ap_const_logic_1))) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, input_r_TVALID_int_regslice)
    begin
        if (((input_r_TVALID_int_regslice = ap_const_logic_0) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, input_r_TVALID_int_regslice)
    begin
                ap_block_state1 <= ((input_r_TVALID_int_regslice = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state15_assign_proc : process(regslice_both_output_r_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
                ap_block_state15 <= ((output_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_r_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call80_assign_proc : process(ap_start, input_r_TVALID_int_regslice)
    begin
                ap_block_state1_ignore_call80 <= ((input_r_TVALID_int_regslice = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call89_assign_proc : process(ap_start, input_r_TVALID_int_regslice)
    begin
                ap_block_state1_ignore_call89 <= ((input_r_TVALID_int_regslice = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_done = ap_const_logic_0) or (grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state15, regslice_both_output_r_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if ((not(((output_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_r_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15, regslice_both_output_r_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if ((not(((output_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_r_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    f_V_address0_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_address0, grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_f_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            f_V_address0 <= grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_f_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            f_V_address0 <= grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_address0;
        else 
            f_V_address0 <= "XXXXX";
        end if; 
    end process;


    f_V_ce0_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_ce0, grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_f_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            f_V_ce0 <= grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_f_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            f_V_ce0 <= grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_ce0;
        else 
            f_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f_V_we0_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            f_V_we0 <= grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_f_V_we0;
        else 
            f_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_19_1_fu_351_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_24_2_fu_365_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_31_3_fu_393_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_43_5_fu_463_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_51_6_fu_501_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_ap_start_reg;

    input_r_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_TVALID_int_regslice)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            input_r_TDATA_blk_n <= input_r_TVALID_int_regslice;
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_r_TREADY <= regslice_both_input_r_U_ack_in;

    input_r_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_TVALID_int_regslice)
    begin
        if ((not(((input_r_TVALID_int_regslice = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            input_r_TREADY_int_regslice <= ap_const_logic_1;
        else 
            input_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    output_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            output_r_TDATA_blk_n <= output_r_TREADY_int_regslice;
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    output_r_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_o_V_2_out, grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_m_V_2_out, grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_h_V_2_out, grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_g_V_2_out, output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_1)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                output_r_TDATA_int_regslice <= grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_m_V_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                output_r_TDATA_int_regslice <= grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_h_V_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                output_r_TDATA_int_regslice <= grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_g_V_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                output_r_TDATA_int_regslice <= grp_crc24a_Pipeline_VITIS_LOOP_58_7_fu_540_o_V_2_out;
            else 
                output_r_TDATA_int_regslice <= "XXXXXXXX";
            end if;
        else 
            output_r_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    output_r_TVALID <= regslice_both_output_r_U_vld_out;

    output_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, output_r_TREADY_int_regslice)
    begin
        if ((((output_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((output_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((output_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((output_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            output_r_TVALID_int_regslice <= ap_const_logic_1;
        else 
            output_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
