/dts-v1/;
// magic:		0xd00dfeed
// totalsize:		0x23080 (143488)
// off_dt_struct:	0x58
// off_dt_strings:	0x1f150
// off_mem_rsvmap:	0x28
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0
// size_dt_strings:	0x353e
// size_dt_struct:	0x1f0f8

/memreserve/ 0xa100000 0x23000;
/memreserve/ 0xa200000 0xc8c37;
/ {
    serial-number = "S561-0AA9-00005339";
    compatible = "rockchip,rk3568-evb2-lp4x-v10", "rockchip,rk3568";
    interrupt-parent = <0x00000001>;
    #address-cells = <0x00000002>;
    #size-cells = <0x00000002>;
    model = "Sunniwell RK3568 DDR4 Laptop Board";
    memory {
        reg = <0x00000000 0x00200000 0x00000000 0x08200000 0x00000000 0x09400000 0x00000000 0xe6c00000 0x00000001 0xf0000000 0x00000000 0x10000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
        device_type = "memory";
    };
    ddr3-params {
        version = <0x00000100>;
        expanded_version = <0x00000000>;
        reserved = <0x00000000>;
        freq_0 = <0x00000420>;
        freq_1 = <0x00000144>;
        freq_2 = <0x00000210>;
        freq_3 = <0x0000030c>;
        freq_4 = <0x00000000>;
        freq_5 = <0x00000000>;
        pd_idle = <0x0000000d>;
        sr_idle = <0x0000005d>;
        sr_mc_gate_idle = <0x00000000>;
        srpd_lite_idle = <0x00000000>;
        standby_idle = <0x00000000>;
        pd_dis_freq = <0x0000042a>;
        sr_dis_freq = <0x00000320>;
        dram_dll_dis_freq = <0x0000012c>;
        phy_dll_dis_freq = <0x00000000>;
        phy_dq_drv_odten = <0x00000021>;
        phy_ca_drv_odten = <0x00000021>;
        phy_clk_drv_odten = <0x00000021>;
        dram_dq_drv_odten = <0x00000022>;
        phy_dq_drv_odtoff = <0x00000021>;
        phy_ca_drv_odtoff = <0x00000021>;
        phy_clk_drv_odtoff = <0x00000021>;
        dram_dq_drv_odtoff = <0x00000022>;
        dram_odt = <0x00000078>;
        phy_odt = <0x000000a7>;
        phy_odt_puup_en = <0x00000001>;
        phy_odt_pudn_en = <0x00000001>;
        dram_dq_odt_en_freq = <0x0000014d>;
        phy_odt_en_freq = <0x0000014d>;
        phy_dq_sr_odten = <0x0000000f>;
        phy_ca_sr_odten = <0x00000003>;
        phy_clk_sr_odten = <0x00000000>;
        phy_dq_sr_odtoff = <0x0000000f>;
        phy_ca_sr_odtoff = <0x00000003>;
        phy_clk_sr_odtoff = <0x00000000>;
        ssmod_downspread = <0x00000000>;
        ssmod_div = <0x00000000>;
        ssmod_spread = <0x00000000>;
        mode_2t = <0x00000000>;
        speed_bin = <0x00000015>;
        dram_ext_temp = <0x00000000>;
        byte_map = <0x000000e4>;
        dq_map_cs0_dq_l = <0x00000000>;
        dq_map_cs0_dq_h = <0x00000000>;
        dq_map_cs1_dq_l = <0x00000000>;
        dq_map_cs1_dq_h = <0x00000000>;
        phandle = <0x000000a7>;
    };
    ddr4-params {
        version = <0x00000100>;
        expanded_version = <0x00000000>;
        reserved = <0x00000000>;
        freq_0 = <0x00000420>;
        freq_1 = <0x00000144>;
        freq_2 = <0x00000210>;
        freq_3 = <0x0000030c>;
        freq_4 = <0x00000000>;
        freq_5 = <0x00000000>;
        pd_idle = <0x0000000d>;
        sr_idle = <0x0000005d>;
        sr_mc_gate_idle = <0x00000000>;
        srpd_lite_idle = <0x00000000>;
        standby_idle = <0x00000000>;
        pd_dis_freq = <0x0000042a>;
        sr_dis_freq = <0x00000320>;
        dram_dll_dis_freq = <0x00000271>;
        phy_dll_dis_freq = <0x00000000>;
        phy_dq_drv_odten = <0x00000025>;
        phy_ca_drv_odten = <0x00000025>;
        phy_clk_drv_odten = <0x00000025>;
        dram_dq_drv_odten = <0x00000022>;
        phy_dq_drv_odtoff = <0x00000025>;
        phy_ca_drv_odtoff = <0x00000025>;
        phy_clk_drv_odtoff = <0x00000025>;
        dram_dq_drv_odtoff = <0x00000022>;
        dram_odt = <0x00000078>;
        phy_odt = <0x0000008b>;
        phy_odt_puup_en = <0x00000001>;
        phy_odt_pudn_en = <0x00000001>;
        dram_dq_odt_en_freq = <0x000001f4>;
        phy_odt_en_freq = <0x000001f4>;
        phy_dq_sr_odten = <0x0000000e>;
        phy_ca_sr_odten = <0x00000001>;
        phy_clk_sr_odten = <0x00000001>;
        phy_dq_sr_odtoff = <0x0000000e>;
        phy_ca_sr_odtoff = <0x00000001>;
        phy_clk_sr_odtoff = <0x00000001>;
        ssmod_downspread = <0x00000000>;
        ssmod_div = <0x00000000>;
        ssmod_spread = <0x00000000>;
        mode_2t = <0x00000000>;
        speed_bin = <0x0000000c>;
        dram_ext_temp = <0x00000000>;
        byte_map = <0x000000e4>;
        dq_map_cs0_dq_l = <0x22777788>;
        dq_map_cs0_dq_h = <0xd7888877>;
        dq_map_cs1_dq_l = <0x22777788>;
        dq_map_cs1_dq_h = <0xd7888877>;
        phandle = <0x000000a8>;
    };
    lpddr3-params {
        version = <0x00000100>;
        expanded_version = <0x00000000>;
        reserved = <0x00000000>;
        freq_0 = <0x00000420>;
        freq_1 = <0x00000144>;
        freq_2 = <0x00000210>;
        freq_3 = <0x0000030c>;
        freq_4 = <0x00000000>;
        freq_5 = <0x00000000>;
        pd_idle = <0x0000000d>;
        sr_idle = <0x0000005d>;
        sr_mc_gate_idle = <0x00000000>;
        srpd_lite_idle = <0x00000000>;
        standby_idle = <0x00000000>;
        pd_dis_freq = <0x0000042a>;
        sr_dis_freq = <0x00000320>;
        dram_dll_dis_freq = <0x00000000>;
        phy_dll_dis_freq = <0x00000000>;
        phy_dq_drv_odten = <0x00000025>;
        phy_ca_drv_odten = <0x00000025>;
        phy_clk_drv_odten = <0x00000027>;
        dram_dq_drv_odten = <0x00000022>;
        phy_dq_drv_odtoff = <0x00000025>;
        phy_ca_drv_odtoff = <0x00000025>;
        phy_clk_drv_odtoff = <0x00000027>;
        dram_dq_drv_odtoff = <0x00000022>;
        dram_odt = <0x00000078>;
        phy_odt = <0x00000094>;
        phy_odt_puup_en = <0x00000001>;
        phy_odt_pudn_en = <0x00000001>;
        dram_dq_odt_en_freq = <0x0000014d>;
        phy_odt_en_freq = <0x0000014d>;
        phy_dq_sr_odten = <0x0000000f>;
        phy_ca_sr_odten = <0x00000001>;
        phy_clk_sr_odten = <0x0000000f>;
        phy_dq_sr_odtoff = <0x0000000f>;
        phy_ca_sr_odtoff = <0x00000001>;
        phy_clk_sr_odtoff = <0x0000000f>;
        ssmod_downspread = <0x00000000>;
        ssmod_div = <0x00000000>;
        ssmod_spread = <0x00000000>;
        mode_2t = <0x00000000>;
        speed_bin = <0x00000000>;
        dram_ext_temp = <0x00000000>;
        byte_map = <0x0000008d>;
        dq_map_cs0_dq_l = <0x00000000>;
        dq_map_cs0_dq_h = <0x00000000>;
        dq_map_cs1_dq_l = <0x00000000>;
        dq_map_cs1_dq_h = <0x00000000>;
        phandle = <0x000000a9>;
    };
    lpddr4-params {
        version = <0x00000100>;
        expanded_version = <0x00000000>;
        reserved = <0x00000000>;
        freq_0 = <0x00000618>;
        freq_1 = <0x00000144>;
        freq_2 = <0x00000210>;
        freq_3 = <0x0000030c>;
        freq_4 = <0x00000000>;
        freq_5 = <0x00000000>;
        pd_idle = <0x0000000d>;
        sr_idle = <0x0000005d>;
        sr_mc_gate_idle = <0x00000000>;
        srpd_lite_idle = <0x00000000>;
        standby_idle = <0x00000000>;
        pd_dis_freq = <0x0000042a>;
        sr_dis_freq = <0x00000320>;
        dram_dll_dis_freq = <0x00000000>;
        phy_dll_dis_freq = <0x00000000>;
        phy_dq_drv_odten = <0x0000001e>;
        phy_ca_drv_odten = <0x00000026>;
        phy_clk_drv_odten = <0x00000026>;
        dram_dq_drv_odten = <0x00000028>;
        phy_dq_drv_odtoff = <0x0000001e>;
        phy_ca_drv_odtoff = <0x00000026>;
        phy_clk_drv_odtoff = <0x00000026>;
        dram_dq_drv_odtoff = <0x00000028>;
        dram_odt = <0x00000050>;
        phy_odt = <0x0000003c>;
        phy_odt_puup_en = <0x00000000>;
        phy_odt_pudn_en = <0x00000000>;
        dram_dq_odt_en_freq = <0x00000320>;
        phy_odt_en_freq = <0x00000320>;
        phy_dq_sr_odten = <0x00000000>;
        phy_ca_sr_odten = <0x0000000f>;
        phy_clk_sr_odten = <0x0000000f>;
        phy_dq_sr_odtoff = <0x00000000>;
        phy_ca_sr_odtoff = <0x0000000f>;
        phy_clk_sr_odtoff = <0x0000000f>;
        ssmod_downspread = <0x00000000>;
        ssmod_div = <0x00000000>;
        ssmod_spread = <0x00000000>;
        mode_2t = <0x00000000>;
        speed_bin = <0x00000000>;
        dram_ext_temp = <0x00000000>;
        byte_map = <0x000000e4>;
        dq_map_cs0_dq_l = <0x00000000>;
        dq_map_cs0_dq_h = <0x00000000>;
        dq_map_cs1_dq_l = <0x00000000>;
        dq_map_cs1_dq_h = <0x00000000>;
        lp4_ca_odt = <0x00000078>;
        lp4_drv_pu_cal_odten = <0x00000001>;
        lp4_drv_pu_cal_odtoff = <0x00000001>;
        phy_lp4_drv_pulldown_en_odten = <0x00000000>;
        phy_lp4_drv_pulldown_en_odtoff = <0x00000000>;
        lp4_ca_odt_en_freq = <0x00000320>;
        phy_lp4_cs_drv_odten = <0x00000000>;
        phy_lp4_cs_drv_odtoff = <0x00000000>;
        lp4_odte_ck_en = <0x00000001>;
        lp4_odte_cs_en = <0x00000001>;
        lp4_odtd_ca_en = <0x00000000>;
        phy_lp4_dq_vref_odten = <0x000000a6>;
        lp4_dq_vref_odten = <0x0000012c>;
        lp4_ca_vref_odten = <0x0000017c>;
        phy_lp4_dq_vref_odtoff = <0x000001a4>;
        lp4_dq_vref_odtoff = <0x000001a4>;
        lp4_ca_vref_odtoff = <0x000001a4>;
        phandle = <0x000000aa>;
    };
    lpddr4x-params {
        version = <0x00000100>;
        expanded_version = <0x00000000>;
        reserved = <0x00000000>;
        freq_0 = <0x00000618>;
        freq_1 = <0x00000144>;
        freq_2 = <0x00000210>;
        freq_3 = <0x0000030c>;
        freq_4 = <0x00000000>;
        freq_5 = <0x00000000>;
        pd_idle = <0x0000000d>;
        sr_idle = <0x0000005d>;
        sr_mc_gate_idle = <0x00000000>;
        srpd_lite_idle = <0x00000000>;
        standby_idle = <0x00000000>;
        pd_dis_freq = <0x0000042a>;
        sr_dis_freq = <0x00000320>;
        dram_dll_dis_freq = <0x00000000>;
        phy_dll_dis_freq = <0x00000000>;
        phy_dq_drv_odten = <0x0000001d>;
        phy_ca_drv_odten = <0x00000024>;
        phy_clk_drv_odten = <0x00000024>;
        dram_dq_drv_odten = <0x00000028>;
        phy_dq_drv_odtoff = <0x0000001d>;
        phy_ca_drv_odtoff = <0x00000024>;
        phy_clk_drv_odtoff = <0x00000024>;
        dram_dq_drv_odtoff = <0x00000028>;
        dram_odt = <0x00000050>;
        phy_odt = <0x0000003c>;
        phy_odt_puup_en = <0x00000000>;
        phy_odt_pudn_en = <0x00000000>;
        dram_dq_odt_en_freq = <0x00000320>;
        phy_odt_en_freq = <0x00000320>;
        phy_dq_sr_odten = <0x00000000>;
        phy_ca_sr_odten = <0x00000000>;
        phy_clk_sr_odten = <0x00000000>;
        phy_dq_sr_odtoff = <0x00000000>;
        phy_ca_sr_odtoff = <0x00000000>;
        phy_clk_sr_odtoff = <0x00000000>;
        ssmod_downspread = <0x00000000>;
        ssmod_div = <0x00000000>;
        ssmod_spread = <0x00000000>;
        mode_2t = <0x00000000>;
        speed_bin = <0x00000000>;
        dram_ext_temp = <0x00000000>;
        byte_map = <0x000000e4>;
        dq_map_cs0_dq_l = <0x00000000>;
        dq_map_cs0_dq_h = <0x00000000>;
        dq_map_cs1_dq_l = <0x00000000>;
        dq_map_cs1_dq_h = <0x00000000>;
        lp4_ca_odt = <0x00000078>;
        lp4_drv_pu_cal_odten = <0x00000000>;
        lp4_drv_pu_cal_odtoff = <0x00000000>;
        phy_lp4_drv_pulldown_en_odten = <0x00000000>;
        phy_lp4_drv_pulldown_en_odtoff = <0x00000000>;
        lp4_ca_odt_en_freq = <0x00000320>;
        phy_lp4_cs_drv_odten = <0x00000000>;
        phy_lp4_cs_drv_odtoff = <0x00000000>;
        lp4_odte_ck_en = <0x00000000>;
        lp4_odte_cs_en = <0x00000000>;
        lp4_odtd_ca_en = <0x00000000>;
        phy_lp4_dq_vref_odten = <0x000000a6>;
        lp4_dq_vref_odten = <0x000000e4>;
        lp4_ca_vref_odten = <0x00000157>;
        phy_lp4_dq_vref_odtoff = <0x000001a4>;
        lp4_dq_vref_odtoff = <0x000001a4>;
        lp4_ca_vref_odtoff = <0x00000157>;
        phandle = <0x000000ab>;
    };
    aliases {
        csi2dphy0 = "/csi2-dphy0";
        csi2dphy1 = "/csi2-dphy1";
        csi2dphy2 = "/csi2-dphy2";
        dsi0 = "/dsi@fe060000";
        dsi1 = "/dsi@fe070000";
        ethernet0 = "/ethernet@fe2a0000";
        ethernet1 = "/ethernet@fe010000";
        gpio0 = "/pinctrl/gpio@fdd60000";
        gpio1 = "/pinctrl/gpio@fe740000";
        gpio2 = "/pinctrl/gpio@fe750000";
        gpio3 = "/pinctrl/gpio@fe760000";
        gpio4 = "/pinctrl/gpio@fe770000";
        i2c0 = "/i2c@fdd40000";
        i2c1 = "/i2c@fe5a0000";
        i2c2 = "/i2c@fe5b0000";
        i2c3 = "/i2c@fe5c0000";
        i2c4 = "/i2c@fe5d0000";
        i2c5 = "/i2c@fe5e0000";
        mmc0 = "/dwmmc@fe2b0000";
        mmc1 = "/dwmmc@fe2c0000";
        mmc2 = "/sdhci@fe310000";
        mmc3 = "/dwmmc@fe000000";
        serial0 = "/serial@fdd50000";
        serial1 = "/serial@fe650000";
        serial2 = "/serial@fe660000";
        serial3 = "/serial@fe670000";
        serial4 = "/serial@fe680000";
        serial5 = "/serial@fe690000";
        serial6 = "/serial@fe6a0000";
        serial7 = "/serial@fe6b0000";
        serial8 = "/serial@fe6c0000";
        serial9 = "/serial@fe6d0000";
        spi0 = "/spi@fe610000";
        spi1 = "/spi@fe620000";
        spi2 = "/spi@fe630000";
        spi3 = "/spi@fe640000";
        spi4 = "/sfc@fe300000";
        fusb0 = "/i2c@fdd40000/fusb30x@22";
        husb0 = "/i2c@fdd40000/husb311@4e";
    };
    cpus {
        #address-cells = <0x00000002>;
        #size-cells = <0x00000000>;
        cpu@0 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000000 0x00000000>;
            enable-method = "psci";
            clocks = <0x00000002 0x00000000>;
            operating-points-v2 = <0x00000003>;
            cpu-idle-states = <0x00000004>;
            #cooling-cells = <0x00000002>;
            dynamic-power-coefficient = <0x000000bb>;
            cpu-supply = <0x00000005>;
            phandle = <0x00000009>;
        };
        cpu@100 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000000 0x00000100>;
            enable-method = "psci";
            clocks = <0x00000002 0x00000000>;
            operating-points-v2 = <0x00000003>;
            cpu-idle-states = <0x00000004>;
            phandle = <0x0000000a>;
        };
        cpu@200 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000000 0x00000200>;
            enable-method = "psci";
            clocks = <0x00000002 0x00000000>;
            operating-points-v2 = <0x00000003>;
            cpu-idle-states = <0x00000004>;
            phandle = <0x0000000b>;
        };
        cpu@300 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x00000000 0x00000300>;
            enable-method = "psci";
            clocks = <0x00000002 0x00000000>;
            operating-points-v2 = <0x00000003>;
            cpu-idle-states = <0x00000004>;
            phandle = <0x0000000c>;
        };
        idle-states {
            entry-method = "psci";
            cpu-sleep {
                compatible = "arm,idle-state";
                local-timer-stop;
                arm,psci-suspend-param = <0x00010000>;
                entry-latency-us = <0x00000064>;
                exit-latency-us = <0x00000078>;
                min-residency-us = <0x000003e8>;
                phandle = <0x00000004>;
            };
        };
    };
    cpu0-opp-table {
        compatible = "operating-points-v2";
        opp-shared;
        mbist-vmin = <0x000c96a8 0x000dbba0 0x000e7ef0>;
        nvmem-cells = <0x00000006 0x00000007 0x00000008>;
        nvmem-cell-names = "leakage", "pvtm", "mbist-vmin";
        rockchip,pvtm-voltage-sel = <0x00000000 0x00014820 0x00000000 0x00014821 0x00016378 0x00000001 0x00016379 0x000186a0 0x00000002>;
        rockchip,pvtm-freq = <0x000639c0>;
        rockchip,pvtm-volt = <0x000dbba0>;
        rockchip,pvtm-ch = <0x00000000 0x00000005>;
        rockchip,pvtm-sample-time = <0x000003e8>;
        rockchip,pvtm-number = <0x0000000a>;
        rockchip,pvtm-error = <0x000003e8>;
        rockchip,pvtm-ref-temp = <0x00000028>;
        rockchip,pvtm-temp-prop = <0x0000001a 0x0000001a>;
        rockchip,thermal-zone = "soc-thermal";
        rockchip,temp-hysteresis = <0x00001388>;
        rockchip,low-temp = <0x00000000>;
        rockchip,low-temp-adjust-volt = <0x00000000 0x00000648 0x000124f8>;
        phandle = <0x00000003>;
        opp-408000000 {
            opp-hz = <0x00000000 0x18519600>;
            opp-microvolt = <0x000cf850 0x000cf850 0x00118c30>;
            opp-microvolt-L0 = <0x000cf850 0x000cf850 0x00118c30>;
            opp-microvolt-L1 = <0x000c96a8 0x000c96a8 0x00118c30>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 0x00118c30>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-600000000 {
            opp-hz = <0x00000000 0x23c34600>;
            opp-microvolt = <0x000cf850 0x000c96a8 0x00118c30>;
            opp-microvolt-L0 = <0x000cf850 0x000cf850 0x00118c30>;
            opp-microvolt-L1 = <0x000c96a8 0x000c96a8 0x00118c30>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 0x00118c30>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-816000000 {
            opp-hz = <0x00000000 0x30a32c00>;
            opp-microvolt = <0x000cf850 0x000cf850 0x00118c30>;
            opp-microvolt-L0 = <0x000cf850 0x000cf850 0x00118c30>;
            opp-microvolt-L1 = <0x000c96a8 0x000c96a8 0x00118c30>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 0x00118c30>;
            clock-latency-ns = <0x00009c40>;
            opp-suspend;
        };
        opp-1104000000 {
            opp-hz = <0x00000000 0x41cdb400>;
            opp-microvolt = <0x000dbba0 0x000dbba0 0x00118c30>;
            opp-microvolt-L0 = <0x000dbba0 0x000dbba0 0x00118c30>;
            opp-microvolt-L1 = <0x000c96a8 0x000c96a8 0x00118c30>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 0x00118c30>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1416000000 {
            opp-hz = <0x00000000 0x54667200>;
            opp-microvolt = <0x000f4240 0x000f4240 0x00118c30>;
            opp-microvolt-L0 = <0x000f4240 0x000f4240 0x00118c30>;
            opp-microvolt-L1 = <0x000e1d48 0x000e1d48 0x00118c30>;
            opp-microvolt-L2 = <0x000e1d48 0x000e1d48 0x00118c30>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1608000000 {
            opp-hz = <0x00000000 0x5fd82200>;
            opp-microvolt = <0x00106738 0x00106738 0x00118c30>;
            opp-microvolt-L0 = <0x00106738 0x00106738 0x00118c30>;
            opp-microvolt-L1 = <0x000f4240 0x000f4240 0x00118c30>;
            opp-microvolt-L2 = <0x000f4240 0x000f4240 0x00118c30>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1800000000 {
            opp-hz = <0x00000000 0x6b49d200>;
            opp-microvolt = <0x00112a88 0x00112a88 0x00118c30>;
            opp-microvolt-L0 = <0x00112a88 0x00112a88 0x00118c30>;
            opp-microvolt-L1 = <0x00100590 0x00100590 0x00118c30>;
            opp-microvolt-L2 = <0x00100590 0x00100590 0x00118c30>;
            clock-latency-ns = <0x00009c40>;
        };
        opp-1992000000 {
            opp-hz = <0x00000000 0x76bb8200>;
            opp-microvolt = <0x00118c30 0x00118c30 0x00118c30>;
            opp-microvolt-L0 = <0x00118c30 0x00118c30 0x00118c30>;
            opp-microvolt-L1 = <0x0010c8e0 0x0010c8e0 0x00118c30>;
            opp-microvolt-L2 = <0x00106738 0x00106738 0x00118c30>;
            clock-latency-ns = <0x00009c40>;
        };
    };
    arm-pmu {
        compatible = "arm,cortex-a55-pmu", "arm,armv8-pmuv3";
        interrupts = <0x00000000 0x000000e4 0x00000004 0x00000000 0x000000e5 0x00000004 0x00000000 0x000000e6 0x00000004 0x00000000 0x000000e7 0x00000004>;
        interrupt-affinity = <0x00000009 0x0000000a 0x0000000b 0x0000000c>;
    };
    cpuinfo {
        compatible = "rockchip,cpuinfo";
        nvmem-cells = <0x0000000d 0x0000000e 0x0000000f>;
        nvmem-cell-names = "id", "cpu-version", "cpu-code";
    };
    display-subsystem {
        compatible = "rockchip,display-subsystem";
        memory-region = <0x00000010 0x00000011>;
        memory-region-names = "drm-logo", "drm-cubic-lut";
        ports = <0x00000012>;
        devfreq = <0x00000013>;
        phandle = <0x00000141>;
        route {
            route-dsi0 {
                status = "disabled";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x00000014>;
                phandle = <0x00000142>;
            };
            route-dsi1 {
                status = "disabled";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x00000015>;
                phandle = <0x00000143>;
            };
            route-edp {
                cubic_lut,offset = <0x00002000>;
                overscan,bottom_margin = <0x00000064>;
                overscan,top_margin = <0x00000064>;
                overscan,right_margin = <0x00000064>;
                overscan,left_margin = <0x00000064>;
                video,aspect_ratio = <0x00000000>;
                video,flags = <0x00000009>;
                video,vrefresh = <0x0000003c>;
                video,crtc_vsync_end = <0x00000441>;
                video,crtc_hsync_end = <0x000007d0>;
                video,vdisplay = <0x00000438>;
                video,hdisplay = <0x00000780>;
                video,clock = <0x0002283a>;
                logo,ymirror = <0x00000000>;
                logo,bpp = <0x00000018>;
                logo,height = <0x000002d0>;
                logo,width = <0x00000500>;
                logo,offset = <0x007eb000>;
                status = "okay";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "fullscreen";
                charge_logo,mode = "center";
                connect = <0x00000016>;
                phandle = <0x00000144>;
            };
            route-hdmi {
                cubic_lut,offset = <0x00000000>;
                overscan,bottom_margin = <0x00000064>;
                overscan,top_margin = <0x00000064>;
                overscan,right_margin = <0x00000064>;
                overscan,left_margin = <0x00000064>;
                video,aspect_ratio = <0x00000000>;
                video,flags = <0x00000000>;
                video,vrefresh = <0x00000000>;
                video,crtc_vsync_end = <0x00000000>;
                video,crtc_hsync_end = <0x00000000>;
                video,vdisplay = <0x00000000>;
                video,hdisplay = <0x00000000>;
                video,clock = <0x00000000>;
                logo,ymirror = <0x00000000>;
                logo,bpp = <0x00000018>;
                logo,height = <0x000002d0>;
                logo,width = <0x00000500>;
                logo,offset = <0x007eb000>;
                status = "okay";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "fullscreen";
                charge_logo,mode = "center";
                connect = <0x00000017>;
                phandle = <0x00000145>;
            };
            route-lvds {
                status = "disabled";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x00000018>;
                phandle = <0x00000146>;
            };
            route-rgb {
                status = "disabled";
                logo,uboot = "logo.bmp";
                logo,kernel = "logo_kernel.bmp";
                logo,mode = "center";
                charge_logo,mode = "center";
                connect = <0x00000019>;
                phandle = <0x00000147>;
            };
        };
    };
    firmware {
        optee {
            compatible = "linaro,optee-tz";
            method = "smc";
            phandle = <0x00000148>;
        };
        scmi {
            compatible = "arm,scmi-smc";
            shmem = <0x0000001a>;
            arm,smc-id = <0x82000010>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            phandle = <0x00000149>;
            protocol@14 {
                reg = <0x00000014>;
                #clock-cells = <0x00000001>;
                rockchip,clk-init = "Tfr";
                phandle = <0x00000002>;
            };
        };
        sdei {
            compatible = "arm,sdei-1.0";
            method = "smc";
            phandle = <0x0000014a>;
        };
    };
    mpp-srv {
        compatible = "rockchip,mpp-service";
        rockchip,taskqueue-count = <0x00000006>;
        rockchip,resetgroup-count = <0x00000006>;
        status = "okay";
        phandle = <0x00000070>;
    };
    psci {
        compatible = "arm,psci-1.0";
        method = "smc";
    };
    reserved-memory {
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        phandle = <0x0000014b>;
        drm-logo@00000000 {
            compatible = "rockchip,drm-logo";
            reg = <0x00000000 0xedf00000 0x00000000 0x00a8e000>;
            phandle = <0x00000010>;
        };
        drm-cubic-lut@00000000 {
            compatible = "rockchip,drm-cubic-lut";
            reg = <0x00000000 0xeff00000 0x00000000 0x00008000>;
            phandle = <0x00000011>;
        };
        rknpu {
            compatible = "shared-dma-pool";
            inactive;
            reusable;
            size = <0x00000000 0x08000000>;
            alignment = <0x00000000 0x00001000>;
            phandle = <0x00000068>;
        };
        linux,cma {
            compatible = "shared-dma-pool";
            inactive;
            reusable;
            reg = <0x00000000 0x10000000 0x00000000 0x00800000>;
            linux,cma-default;
        };
        ramoops@110000 {
            compatible = "ramoops";
            reg = <0x00000000 0x00110000 0x00000000 0x000f0000>;
            record-size = <0x00020000>;
            console-size = <0x00080000>;
            ftrace-size = <0x00000000>;
            pmsg-size = <0x00050000>;
            phandle = <0x0000014c>;
        };
    };
    rockchip-suspend {
        compatible = "rockchip,pm-rk3568";
        status = "okay";
        rockchip,sleep-debug-en = <0x00000001>;
        rockchip,sleep-mode-config = <0x000005ec>;
        rockchip,wakeup-config = <0x00000010>;
        phandle = <0x0000014d>;
    };
    rockchip-system-monitor {
        compatible = "rockchip,system-monitor";
        rockchip,thermal-zone = "soc-thermal";
        phandle = <0x0000014e>;
    };
    thermal-zones {
        phandle = <0x0000014f>;
        soc-thermal {
            polling-delay-passive = <0x00000014>;
            polling-delay = <0x000003e8>;
            sustainable-power = <0x00000389>;
            thermal-sensors = <0x0000001b 0x00000000>;
            phandle = <0x00000150>;
            trips {
                trip-point-0 {
                    temperature = <0x000124f8>;
                    hysteresis = <0x000007d0>;
                    type = "passive";
                    phandle = <0x00000151>;
                };
                trip-point-1 {
                    temperature = <0x00014c08>;
                    hysteresis = <0x000007d0>;
                    type = "passive";
                    phandle = <0x0000001c>;
                };
                soc-crit {
                    temperature = <0x0001c138>;
                    hysteresis = <0x000007d0>;
                    type = "critical";
                    phandle = <0x00000152>;
                };
            };
            cooling-maps {
                map0 {
                    trip = <0x0000001c>;
                    cooling-device = <0x00000009 0xffffffff 0xffffffff>;
                    contribution = <0x00000400>;
                };
                map1 {
                    trip = <0x0000001c>;
                    cooling-device = <0x0000001d 0xffffffff 0xffffffff>;
                    contribution = <0x00000400>;
                };
            };
        };
        gpu-thermal {
            polling-delay-passive = <0x00000014>;
            polling-delay = <0x000003e8>;
            thermal-sensors = <0x0000001b 0x00000001>;
            phandle = <0x00000153>;
        };
    };
    timer {
        compatible = "arm,armv8-timer";
        interrupts = <0x00000001 0x0000000d 0x00000f04 0x00000001 0x0000000e 0x00000f04 0x00000001 0x0000000b 0x00000f04 0x00000001 0x0000000a 0x00000f04>;
        arm,no-tick-in-suspend;
    };
    external-gmac0-clock {
        compatible = "fixed-clock";
        clock-frequency = <0x07735940>;
        clock-output-names = "gmac0_clkin";
        #clock-cells = <0x00000000>;
        phandle = <0x00000154>;
    };
    external-gmac1-clock {
        compatible = "fixed-clock";
        clock-frequency = <0x07735940>;
        clock-output-names = "gmac1_clkin";
        #clock-cells = <0x00000000>;
        phandle = <0x00000155>;
    };
    xpcs-gmac0-clock {
        compatible = "fixed-clock";
        clock-frequency = <0x07735940>;
        clock-output-names = "clk_gmac0_xpcs_mii";
        #clock-cells = <0x00000000>;
        phandle = <0x00000156>;
    };
    xpcs-gmac1-clock {
        compatible = "fixed-clock";
        clock-frequency = <0x07735940>;
        clock-output-names = "clk_gmac1_xpcs_mii";
        #clock-cells = <0x00000000>;
        phandle = <0x00000157>;
    };
    i2s1-mclkin-rx {
        compatible = "fixed-clock";
        #clock-cells = <0x00000000>;
        clock-frequency = <0x00bb8000>;
        clock-output-names = "i2s1_mclkin_rx";
        phandle = <0x00000158>;
    };
    i2s1-mclkin-tx {
        compatible = "fixed-clock";
        #clock-cells = <0x00000000>;
        clock-frequency = <0x00bb8000>;
        clock-output-names = "i2s1_mclkin_tx";
        phandle = <0x00000159>;
    };
    i2s2-mclkin {
        compatible = "fixed-clock";
        #clock-cells = <0x00000000>;
        clock-frequency = <0x00bb8000>;
        clock-output-names = "i2s2_mclkin";
        phandle = <0x0000015a>;
    };
    i2s3-mclkin {
        compatible = "fixed-clock";
        #clock-cells = <0x00000000>;
        clock-frequency = <0x00bb8000>;
        clock-output-names = "i2s3_mclkin";
        phandle = <0x0000015b>;
    };
    mpll {
        compatible = "fixed-clock";
        #clock-cells = <0x00000000>;
        clock-frequency = <0x2faf0800>;
        clock-output-names = "mpll";
        phandle = <0x0000015c>;
    };
    xin24m {
        compatible = "fixed-clock";
        #clock-cells = <0x00000000>;
        clock-frequency = <0x016e3600>;
        clock-output-names = "xin24m";
        phandle = <0x0000015d>;
    };
    xin32k {
        compatible = "fixed-clock";
        clock-frequency = <0x00008000>;
        clock-output-names = "xin32k";
        #clock-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x0000001e>;
        phandle = <0x0000015e>;
    };
    scmi-shmem@10f000 {
        compatible = "arm,scmi-shmem";
        reg = <0x00000000 0x0010f000 0x00000000 0x00000100>;
        phandle = <0x0000001a>;
    };
    sata@fc000000 {
        compatible = "snps,dwc-ahci";
        reg = <0x00000000 0xfc000000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x00000096 0x0000001f 0x00000097 0x0000001f 0x00000098>;
        clock-names = "sata", "pmalive", "rxoob";
        interrupts = <0x00000000 0x0000005e 0x00000004>;
        interrupt-names = "hostc";
        phys = <0x00000020 0x00000001>;
        phy-names = "sata-phy";
        ports-implemented = <0x00000001>;
        power-domains = <0x00000021 0x0000000f>;
        status = "disabled";
        phandle = <0x0000015f>;
    };
    sata@fc400000 {
        compatible = "snps,dwc-ahci";
        reg = <0x00000000 0xfc400000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x0000009b 0x0000001f 0x0000009c 0x0000001f 0x0000009d>;
        clock-names = "sata", "pmalive", "rxoob";
        interrupts = <0x00000000 0x0000005f 0x00000004>;
        interrupt-names = "hostc";
        phys = <0x00000022 0x00000001>;
        phy-names = "sata-phy";
        ports-implemented = <0x00000001>;
        power-domains = <0x00000021 0x0000000f>;
        status = "disabled";
        phandle = <0x00000160>;
    };
    sata@fc800000 {
        compatible = "snps,dwc-ahci";
        reg = <0x00000000 0xfc800000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x000000a0 0x0000001f 0x000000a1 0x0000001f 0x000000a2>;
        clock-names = "sata", "pmalive", "rxoob";
        interrupts = <0x00000000 0x00000060 0x00000004>;
        interrupt-names = "hostc";
        phys = <0x00000023 0x00000001>;
        phy-names = "sata-phy";
        ports-implemented = <0x00000001>;
        power-domains = <0x00000021 0x0000000f>;
        status = "disabled";
        phandle = <0x00000161>;
    };
    usbdrd {
        compatible = "rockchip,rk3568-dwc3", "rockchip,rk3399-dwc3";
        clocks = <0x0000001f 0x000000a6 0x0000001f 0x000000a7 0x0000001f 0x000000a5 0x0000001f 0x0000007f>;
        clock-names = "ref_clk", "suspend_clk", "bus_clk", "pipe_clk";
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        status = "okay";
        phandle = <0x00000162>;
        dwc3@fcc00000 {
            compatible = "snps,dwc3";
            reg = <0x00000000 0xfcc00000 0x00000000 0x00400000>;
            interrupts = <0x00000000 0x000000a9 0x00000004>;
            dr_mode = "otg";
            phys = <0x00000024 0x00000020 0x00000004>;
            phy-names = "usb2-phy", "usb3-phy";
            phy_type = "utmi_wide";
            power-domains = <0x00000021 0x0000000f>;
            resets = <0x0000001f 0x00000094>;
            reset-names = "usb3-otg";
            snps,dis_enblslpm_quirk;
            snps,dis-u1u2-quirk;
            snps,dis-u2-freeclk-exists-quirk;
            snps,dis-del-phy-power-chg-quirk;
            snps,dis-tx-ipgap-linecheck-quirk;
            snps,dis_rxdet_inp3_quirk;
            snps,xhci-trb-ent-quirk;
            status = "okay";
            quirk-skip-phy-init;
            extcon = <0x00000025 0x00000026>;
            extcon_num = <0x00000002>;
            phandle = <0x00000163>;
        };
    };
    usbhost {
        compatible = "rockchip,rk3568-dwc3", "rockchip,rk3399-dwc3";
        clocks = <0x0000001f 0x000000a9 0x0000001f 0x000000aa 0x0000001f 0x000000a8 0x0000001f 0x0000007f>;
        clock-names = "ref_clk", "suspend_clk", "bus_clk", "pipe_clk";
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        status = "okay";
        phandle = <0x00000164>;
        dwc3@fd000000 {
            compatible = "snps,dwc3";
            reg = <0x00000000 0xfd000000 0x00000000 0x00400000>;
            interrupts = <0x00000000 0x000000aa 0x00000004>;
            dr_mode = "host";
            phys = <0x00000027 0x00000022 0x00000004>;
            phy-names = "usb2-phy", "usb3-phy";
            phy_type = "utmi_wide";
            power-domains = <0x00000021 0x0000000f>;
            resets = <0x0000001f 0x00000095>;
            reset-names = "usb3-host";
            snps,dis_enblslpm_quirk;
            snps,dis-u2-freeclk-exists-quirk;
            snps,dis-del-phy-power-chg-quirk;
            snps,dis-tx-ipgap-linecheck-quirk;
            snps,dis_rxdet_inp3_quirk;
            snps,xhci-trb-ent-quirk;
            status = "okay";
            phandle = <0x00000165>;
        };
    };
    interrupt-controller@fd400000 {
        compatible = "arm,gic-v3";
        #interrupt-cells = <0x00000003>;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        interrupt-controller;
        reg = <0x00000000 0xfd400000 0x00000000 0x00010000 0x00000000 0xfd460000 0x00000000 0x000c0000>;
        interrupts = <0x00000001 0x00000009 0x00000004>;
        phandle = <0x00000001>;
        interrupt-controller@fd440000 {
            compatible = "arm,gic-v3-its";
            msi-controller;
            #msi-cells = <0x00000001>;
            reg = <0x00000000 0xfd440000 0x00000000 0x00020000>;
            phandle = <0x000000ae>;
        };
    };
    usb@fd800000 {
        compatible = "generic-ehci";
        reg = <0x00000000 0xfd800000 0x00000000 0x00040000>;
        interrupts = <0x00000000 0x00000082 0x00000004>;
        clocks = <0x0000001f 0x000000bd 0x0000001f 0x000000be 0x0000001f 0x000000bc 0x00000028>;
        clock-names = "usbhost", "arbiter", "pclk", "utmi";
        phys = <0x00000029>;
        phy-names = "usb2-phy";
        status = "okay";
        phandle = <0x00000166>;
    };
    usb@fd840000 {
        compatible = "generic-ohci";
        reg = <0x00000000 0xfd840000 0x00000000 0x00040000>;
        interrupts = <0x00000000 0x00000083 0x00000004>;
        clocks = <0x0000001f 0x000000bd 0x0000001f 0x000000be 0x0000001f 0x000000bc 0x00000028>;
        clock-names = "usbhost", "arbiter", "pclk", "utmi";
        phys = <0x00000029>;
        phy-names = "usb2-phy";
        status = "okay";
        phandle = <0x00000167>;
    };
    usb@fd880000 {
        compatible = "generic-ehci";
        reg = <0x00000000 0xfd880000 0x00000000 0x00040000>;
        interrupts = <0x00000000 0x00000085 0x00000004>;
        clocks = <0x0000001f 0x000000bf 0x0000001f 0x000000c0 0x0000001f 0x000000bc 0x00000028>;
        clock-names = "usbhost", "arbiter", "pclk", "utmi";
        phys = <0x0000002a>;
        phy-names = "usb2-phy";
        status = "okay";
        phandle = <0x00000168>;
    };
    usb@fd8c0000 {
        compatible = "generic-ohci";
        reg = <0x00000000 0xfd8c0000 0x00000000 0x00040000>;
        interrupts = <0x00000000 0x00000086 0x00000004>;
        clocks = <0x0000001f 0x000000bf 0x0000001f 0x000000c0 0x0000001f 0x000000bc 0x00000028>;
        clock-names = "usbhost", "arbiter", "pclk", "utmi";
        phys = <0x0000002a>;
        phy-names = "usb2-phy";
        status = "okay";
        phandle = <0x00000169>;
    };
    syscon@fda00000 {
        compatible = "rockchip,rk3568-xpcs", "syscon";
        reg = <0x00000000 0xfda00000 0x00000000 0x00200000>;
        status = "okay";
        phandle = <0x0000016a>;
    };
    syscon@fdc20000 {
        compatible = "rockchip,rk3568-pmugrf", "syscon", "simple-mfd";
        reg = <0x00000000 0xfdc20000 0x00000000 0x00010000>;
        phandle = <0x00000036>;
        io-domains {
            compatible = "rockchip,rk3568-pmu-io-voltage-domain";
            status = "okay";
            pmuio1-supply = <0x0000002b>;
            pmuio2-supply = <0x0000002c>;
            vccio1-supply = <0x0000002d>;
            vccio3-supply = <0x0000002e>;
            vccio4-supply = <0x0000002c>;
            vccio5-supply = <0x0000002f>;
            vccio6-supply = <0x00000030>;
            vccio7-supply = <0x0000002f>;
            phandle = <0x0000016b>;
        };
        reboot-mode {
            compatible = "syscon-reboot-mode";
            offset = <0x00000200>;
            mode-bootloader = <0x5242c309>;
            mode-charge = <0x5242c30b>;
            mode-fastboot = <0x5242c303>;
            mode-loader = <0x5242c301>;
            mode-normal = <0x5242c300>;
            mode-recovery = <0x5242c303>;
            mode-ums = <0x5242c30c>;
            mode-panic = <0x5242c307>;
            mode-watchdog = <0x5242c308>;
            phandle = <0x0000016c>;
        };
    };
    syscon@fdc50000 {
        compatible = "rockchip,rk3568-pipegrf", "syscon";
        reg = <0x00000000 0xfdc50000 0x00000000 0x00001000>;
        phandle = <0x00000108>;
    };
    syscon@fdc60000 {
        compatible = "rockchip,rk3568-grf", "syscon", "simple-mfd";
        reg = <0x00000000 0xfdc60000 0x00000000 0x00010000>;
        phandle = <0x00000035>;
        io-domains {
            compatible = "rockchip,rk3568-io-voltage-domain";
            status = "disabled";
            phandle = <0x0000016d>;
        };
        lvds {
            compatible = "rockchip,rk3568-lvds";
            phys = <0x00000031>;
            phy-names = "phy";
            status = "disabled";
            phandle = <0x0000016e>;
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    endpoint@1 {
                        reg = <0x00000001>;
                        remote-endpoint = <0x00000018>;
                        status = "disabled";
                        phandle = <0x0000008f>;
                    };
                    endpoint@2 {
                        reg = <0x00000002>;
                        remote-endpoint = <0x00000032>;
                        status = "disabled";
                        phandle = <0x00000090>;
                    };
                };
            };
        };
        rgb {
            compatible = "rockchip,rk3568-rgb";
            pinctrl-names = "default";
            pinctrl-0 = <0x00000033>;
            status = "disabled";
            phandle = <0x0000016f>;
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    endpoint@2 {
                        reg = <0x00000002>;
                        remote-endpoint = <0x00000019>;
                        status = "disabled";
                        phandle = <0x00000091>;
                    };
                };
            };
        };
    };
    syscon@fdc70000 {
        compatible = "rockchip,pipe-phy-grf", "syscon";
        reg = <0x00000000 0xfdc70000 0x00000000 0x00001000>;
        phandle = <0x00000109>;
    };
    syscon@fdc80000 {
        compatible = "rockchip,pipe-phy-grf", "syscon";
        reg = <0x00000000 0xfdc80000 0x00000000 0x00001000>;
        phandle = <0x0000010a>;
    };
    syscon@fdc90000 {
        compatible = "rockchip,pipe-phy-grf", "syscon";
        reg = <0x00000000 0xfdc90000 0x00000000 0x00001000>;
        phandle = <0x0000010b>;
    };
    syscon@fdca0000 {
        compatible = "rockchip,rk3568-usb2phy-grf", "syscon";
        reg = <0x00000000 0xfdca0000 0x00000000 0x00008000>;
        phandle = <0x00000110>;
    };
    syscon@fdca8000 {
        compatible = "rockchip,rk3568-usb2phy-grf", "syscon";
        reg = <0x00000000 0xfdca8000 0x00000000 0x00008000>;
        phandle = <0x00000112>;
    };
    syscon@fdcb0000 {
        compatible = "rockchip,rk3568-edp-phy-grf", "syscon", "simple-mfd";
        reg = <0x00000000 0xfdcb0000 0x00000000 0x00000100>;
        clocks = <0x0000001f 0x00000192>;
        phandle = <0x00000170>;
        edp-phy {
            compatible = "rockchip,rk3568-edp-phy";
            clocks = <0x00000034 0x00000029>;
            clock-names = "refclk";
            #phy-cells = <0x00000000>;
            status = "okay";
            phandle = <0x000000a1>;
        };
    };
    syscon@fdcb8000 {
        compatible = "rockchip,pcie30-phy-grf", "syscon";
        reg = <0x00000000 0xfdcb8000 0x00000000 0x00010000>;
        phandle = <0x00000114>;
    };
    sram@fdcc0000 {
        compatible = "mmio-sram";
        reg = <0x00000000 0xfdcc0000 0x00000000 0x0000b000>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges = <0x00000000 0x00000000 0xfdcc0000 0x0000b000>;
        phandle = <0x00000171>;
        rkvdec-sram@0 {
            reg = <0x00000000 0x0000b000>;
            phandle = <0x00000079>;
        };
    };
    clock-controller@fdd00000 {
        compatible = "rockchip,rk3568-pmucru";
        reg = <0x00000000 0xfdd00000 0x00000000 0x00001000>;
        rockchip,grf = <0x00000035>;
        rockchip,pmugrf = <0x00000036>;
        #clock-cells = <0x00000001>;
        #reset-cells = <0x00000001>;
        assigned-clocks = <0x00000034 0x00000032>;
        assigned-clock-parents = <0x00000034 0x00000005>;
        phandle = <0x00000034>;
    };
    clock-controller@fdd20000 {
        compatible = "rockchip,rk3568-cru";
        reg = <0x00000000 0xfdd20000 0x00000000 0x00001000>;
        rockchip,grf = <0x00000035>;
        #clock-cells = <0x00000001>;
        #reset-cells = <0x00000001>;
        assigned-clocks = <0x00000034 0x00000005 0x0000001f 0x00000106 0x0000001f 0x0000010b 0x00000034 0x00000001 0x00000034 0x0000002b 0x0000001f 0x00000003 0x0000001f 0x0000019b 0x0000001f 0x00000009 0x0000001f 0x0000019c 0x0000001f 0x0000019d 0x0000001f 0x000001a1 0x0000001f 0x0000019e 0x0000001f 0x0000019f 0x0000001f 0x000001a0 0x0000001f 0x00000004 0x0000001f 0x0000010d 0x0000001f 0x0000010e 0x0000001f 0x00000173 0x0000001f 0x00000174 0x0000001f 0x00000175 0x0000001f 0x00000176 0x0000001f 0x000000c9 0x0000001f 0x000000ca 0x0000001f 0x00000006 0x0000001f 0x0000007e 0x0000001f 0x0000007f 0x0000001f 0x0000003d 0x0000001f 0x00000041 0x0000001f 0x00000045 0x0000001f 0x00000049 0x0000001f 0x0000004d 0x0000001f 0x0000004d 0x0000001f 0x00000055 0x0000001f 0x00000051 0x0000001f 0x0000005d 0x0000001f 0x000000dd 0x0000001f 0x0000019f>;
        assigned-clock-rates = <0x00008000 0x11e1a300 0x11e1a300 0x0bebc200 0x05f5e100 0x3b9aca00 0x1dcd6500 0x13d92d40 0x0ee6b280 0x07735940 0x05f5e100 0x03b9aca0 0x02faf080 0x017d7840 0x46cf7100 0x08f0d180 0x05f5e100 0x1dcd6500 0x17d78400 0x08f0d180 0x05f5e100 0x11e1a300 0x08f0d180 0x47868c00 0x17d78400 0x05f5e100 0x46cf7100 0x46cf7100 0x46cf7100 0x46cf7100 0x46cf7100 0x46cf7100 0x46cf7100 0x46cf7100 0x46cf7100 0x1dcd6500 0x0bebc200>;
        assigned-clock-parents = <0x00000034 0x00000008 0x0000001f 0x00000004 0x0000001f 0x00000004>;
        phandle = <0x0000001f>;
    };
    i2c@fdd40000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x00000000 0xfdd40000 0x00000000 0x00001000>;
        clocks = <0x00000034 0x00000007 0x00000034 0x0000002d>;
        clock-names = "i2c", "pclk";
        interrupts = <0x00000000 0x0000002e 0x00000004>;
        pinctrl-names = "default";
        pinctrl-0 = <0x00000037>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000172>;
        fusb30x@22 {
            compatible = "fairchild,fusb302";
            reg = <0x00000022>;
            pinctrl-names = "default";
            pinctrl-0 = <0x00000038>;
            vbus-supply = <0x00000039>;
            int-n-gpios = <0x0000003a 0x0000001d 0x00000000>;
            status = "okay";
            phandle = <0x00000025>;
        };
        husb311@4e {
            compatible = "hynetek,husb311";
            reg = <0x0000004e>;
            interrupt-parent = <0x0000003a>;
            interrupts = <0x0000001d 0x00000008>;
            pinctrl-names = "default";
            pinctrl-0 = <0x00000038>;
            vbus-supply = <0x00000039>;
            status = "okay";
            phandle = <0x00000026>;
            connector {
                data-role = "dual";
                power-role = "dual";
                try-power-role = "source";
                source-pdos = <0x040190c8>;
                sink-pdos = <0x040190c8>;
                op-sink-microwatt = <0x00989680>;
                phandle = <0x00000173>;
            };
        };
        syr837@40 {
            compatible = "silergy,syr827";
            reg = <0x00000040>;
            vin-supply = <0x0000003b>;
            regulator-compatible = "fan53555-reg";
            regulator-name = "vdd_cpu";
            regulator-min-microvolt = <0x000adf34>;
            regulator-max-microvolt = <0x001535b0>;
            regulator-ramp-delay = <0x000008fc>;
            fcs,suspend-voltage-selector = <0x00000001>;
            regulator-always-on;
            regulator-initial-state = <0x00000003>;
            phandle = <0x00000005>;
            regulator-state-mem {
                regulator-off-in-suspend;
            };
        };
        pmic@20 {
            compatible = "rockchip,rk817";
            reg = <0x00000020>;
            interrupt-parent = <0x0000003a>;
            interrupts = <0x00000003 0x00000008>;
            pinctrl-0 = <0x0000003c>;
            pinctrl-names = "default", "pmic-sleep", "pmic-power-off", "pmic-reset";
            pinctrl-1 = <0x0000003d 0x0000003e>;
            pinctrl-2 = <0x0000003f 0x00000040>;
            pinctrl-3 = <0x0000003f 0x00000041>;
            rockchip,system-power-controller;
            wakeup-source;
            #clock-cells = <0x00000001>;
            clock-output-names = "rk808-clkout1", "rk808-clkout2";
            pmic-reset-func = <0x00000000>;
            not-save-power-en = <0x00000001>;
            press-on-time = <0x00000001>;
            long-press-off-time-sec = <0x00000006>;
            long-press-restart = <0x00000001>;
            vcc1-supply = <0x0000003b>;
            vcc2-supply = <0x0000003b>;
            vcc3-supply = <0x0000003b>;
            vcc4-supply = <0x0000003b>;
            vcc5-supply = <0x0000003b>;
            vcc6-supply = <0x0000003b>;
            vcc7-supply = <0x0000003b>;
            vcc8-supply = <0x0000003b>;
            vcc9-supply = <0x0000003b>;
            phandle = <0x00000134>;
            pwrkey {
                status = "okay";
            };
            pinctrl_rk8xx {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                phandle = <0x00000174>;
                rk817_slppin_null {
                    pins = "gpio_slp";
                    function = "pin_fun0";
                    phandle = <0x00000175>;
                };
                rk817_slppin_slp {
                    pins = "gpio_slp";
                    function = "pin_fun1";
                    phandle = <0x0000003e>;
                };
                rk817_slppin_pwrdn {
                    pins = "gpio_slp";
                    function = "pin_fun2";
                    phandle = <0x00000040>;
                };
                rk817_slppin_rst {
                    pins = "gpio_slp";
                    function = "pin_fun3";
                    phandle = <0x00000041>;
                };
            };
            regulators {
                DCDC_REG1 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x00149970>;
                    regulator-init-microvolt = <0x000dbba0>;
                    regulator-ramp-delay = <0x00001771>;
                    regulator-initial-mode = <0x00000002>;
                    regulator-name = "vdd_logic";
                    phandle = <0x0000006c>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                        regulator-suspend-microvolt = <0x000dbba0>;
                    };
                };
                DCDC_REG2 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x00149970>;
                    regulator-init-microvolt = <0x000cf850>;
                    regulator-ramp-delay = <0x00001771>;
                    regulator-initial-mode = <0x00000002>;
                    regulator-name = "vdd_gpu";
                    phandle = <0x00000069>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                DCDC_REG3 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-initial-mode = <0x00000002>;
                    regulator-name = "vcc_ddr";
                    phandle = <0x00000176>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                    };
                };
                DCDC_REG4 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-initial-mode = <0x00000002>;
                    regulator-name = "vcc_3v3";
                    phandle = <0x0000002f>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <0x00325aa0>;
                    };
                };
                LDO_REG1 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-name = "vcca1v8_pmu";
                    phandle = <0x0000002c>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <0x001b7740>;
                    };
                };
                LDO_REG2 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x000dbba0>;
                    regulator-max-microvolt = <0x000dbba0>;
                    regulator-name = "vdda_0v9";
                    phandle = <0x00000177>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG3 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x000dbba0>;
                    regulator-max-microvolt = <0x000dbba0>;
                    regulator-name = "vdda0v9_pmu";
                    phandle = <0x00000178>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <0x000dbba0>;
                    };
                };
                LDO_REG4 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-name = "vccio_acodec";
                    phandle = <0x0000002d>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG5 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-name = "vccio_sd";
                    phandle = <0x0000002e>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG6 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-name = "vcc3v3_pmu";
                    phandle = <0x0000002b>;
                    regulator-state-mem {
                        regulator-on-in-suspend;
                        regulator-suspend-microvolt = <0x002dc6c0>;
                    };
                };
                LDO_REG7 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-name = "vcc_1v8";
                    phandle = <0x00000107>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG8 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-name = "vcc1v8_dvp";
                    phandle = <0x00000179>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                LDO_REG9 {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-name = "vcc2v8_dvp";
                    phandle = <0x00000030>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                BOOST {
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-min-microvolt = <0x004c4b40>;
                    regulator-max-microvolt = <0x004c4b40>;
                    regulator-name = "boost";
                    phandle = <0x0000017a>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
                OTG_SWITCH {
                    regulator-name = "otg_switch";
                    phandle = <0x0000017b>;
                    regulator-state-mem {
                        regulator-off-in-suspend;
                    };
                };
            };
            battery {
                compatible = "rk817,battery";
                ocv_table = <0x000019c8 0x00001ab8 0x00001b0a 0x00001b58 0x00001b98 0x00001bd2 0x00001bfa 0x00001c16 0x00001c32 0x00001c52 0x00001c7c 0x00001cc4 0x00001d18 0x00001d6c 0x00001dc2 0x00001e22 0x00001e84 0x00001eee 0x00001f5e 0x00001fde 0x000020aa>;
                design_capacity = <0x00001405>;
                design_qmax = <0x0000157c>;
                bat_res = <0x00000096>;
                sleep_enter_current = <0x0000012c>;
                sleep_exit_current = <0x0000012c>;
                sleep_filter_current = <0x00000064>;
                power_off_thresd = <0x000019c8>;
                zero_algorithm_vol = <0x00001e14>;
                max_soc_offset = <0x0000003c>;
                monitor_sec = <0x00000005>;
                sample_res = <0x0000000a>;
                virtual_power = <0x00000000>;
                bat_res_up = <0x0000006e>;
                bat_res_down = <0x0000001b>;
                bat_res_up_old = <0x000000e8>;
                bat_res_down_old = <0x00000032>;
                design_max_voltage = <0x0000209e>;
                charging-gpios = <0x00000042 0x00000010 0x00000000>;
                charger-done-gpios = <0x00000042 0x00000014 0x00000000>;
                io-channels = <0x00000043 0x00000001>;
                io-channel-names = "capacity-chan-1";
                battery-use-adc;
            };
            codec {
                #sound-dai-cells = <0x00000001>;
                compatible = "rockchip,rk809-codec", "rockchip,rk817-codec";
                clocks = <0x0000001f 0x000001a3>;
                clock-names = "mclk";
                assigned-clocks = <0x0000001f 0x000001a3 0x0000001f 0x000001a6>;
                assigned-clock-rates = <0x00bb8000>;
                assigned-clock-parents = <0x0000001f 0x00000048 0x0000001f 0x00000048>;
                pinctrl-names = "default";
                pinctrl-0 = <0x00000044>;
                hp-volume = <0x00000003>;
                spk-volume = <0x0000000a>;
                capture-volume = <0x00000030>;
                use-ext-amplifier;
                mic-in-differential;
                spk-ctl-gpios = <0x00000042 0x00000006 0x00000000>;
                spk-use-hp-channel;
                spk-use-aw8737s;
                status = "okay";
                phandle = <0x0000012b>;
            };
        };
    };
    serial@fdd50000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfdd50000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000074 0x00000004>;
        clocks = <0x00000034 0x0000000b 0x00000034 0x0000002c>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x00000000 0x00000045 0x00000001>;
        pinctrl-names = "default";
        pinctrl-0 = <0x00000046>;
        status = "disabled";
        phandle = <0x0000017c>;
    };
    pwm@fdd70000 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfdd70000 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x00000047>;
        clocks = <0x00000034 0x0000000d 0x00000034 0x00000030>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x0000017d>;
    };
    pwm@fdd70010 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfdd70010 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x00000048>;
        clocks = <0x00000034 0x0000000d 0x00000034 0x00000030>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x0000017e>;
    };
    pwm@fdd70020 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfdd70020 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x00000049>;
        clocks = <0x00000034 0x0000000d 0x00000034 0x00000030>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x0000017f>;
    };
    pwm@fdd70030 {
        compatible = "rockchip,remotectl-pwm";
        reg = <0x00000000 0xfdd70030 0x00000000 0x00000010>;
        interrupts = <0x00000000 0x00000052 0x00000004 0x00000000 0x00000056 0x00000004>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "default";
        pinctrl-0 = <0x0000004a>;
        clocks = <0x00000034 0x0000000d 0x00000034 0x00000030>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        remote_pwm_id = <0x00000003>;
        handle_cpu_id = <0x00000001>;
        remote_support_psci = <0x00000000>;
        phandle = <0x00000180>;
        ir_key1 {
            rockchip,usercode = <0x00004040>;
            rockchip,key_table = <0x000000f2 0x000000e8 0x000000ba 0x0000009e 0x000000f4 0x00000067 0x000000f1 0x0000006c 0x000000ef 0x00000069 0x000000ee 0x0000006a 0x000000bd 0x00000066 0x000000ea 0x00000073 0x000000e3 0x00000072 0x000000e2 0x000000d9 0x000000b2 0x00000074 0x000000bc 0x00000071 0x000000ec 0x0000008b 0x000000bf 0x00000190 0x000000e0 0x00000191 0x000000e1 0x00000192 0x000000e9 0x000000b7 0x000000e6 0x000000f8 0x000000e8 0x000000b9 0x000000e7 0x000000ba 0x000000f0 0x00000184 0x000000be 0x00000175>;
        };
        ir_key2 {
            rockchip,usercode = <0x0000ff00>;
            rockchip,key_table = <0x000000f9 0x00000066 0x000000bf 0x0000009e 0x000000fb 0x0000008b 0x000000aa 0x000000e8 0x000000b9 0x00000067 0x000000e9 0x0000006c 0x000000b8 0x00000069 0x000000ea 0x0000006a 0x000000eb 0x00000072 0x000000ef 0x00000073 0x000000f7 0x00000071 0x000000e7 0x00000074 0x000000fc 0x00000074 0x000000a9 0x00000072 0x000000a8 0x00000072 0x000000e0 0x00000072 0x000000a5 0x00000072 0x000000ab 0x000000b7 0x000000b7 0x00000184 0x000000e8 0x00000184 0x000000f8 0x000000b8 0x000000af 0x000000b9 0x000000ed 0x00000072 0x000000ee 0x000000ba 0x000000b3 0x00000072 0x000000f1 0x00000072 0x000000f2 0x00000072 0x000000f3 0x000000d9 0x000000b4 0x00000072 0x000000be 0x000000d9>;
        };
        ir_key3 {
            rockchip,usercode = <0x00001dcc>;
            rockchip,key_table = <0x000000ee 0x000000e8 0x000000f0 0x0000009e 0x000000f8 0x00000067 0x000000bb 0x0000006c 0x000000ef 0x00000069 0x000000ed 0x0000006a 0x000000fc 0x00000066 0x000000f1 0x00000073 0x000000fd 0x00000072 0x000000b7 0x000000d9 0x000000ff 0x00000074 0x000000f3 0x00000071 0x000000bf 0x0000008b 0x000000f9 0x00000191 0x000000f5 0x00000192 0x000000b3 0x00000184 0x000000be 0x00000002 0x000000ba 0x00000003 0x000000b2 0x00000004 0x000000bd 0x00000005 0x000000f9 0x00000006 0x000000b1 0x00000007 0x000000fc 0x00000008 0x000000f8 0x00000009 0x000000b0 0x0000000a 0x000000b6 0x0000000b 0x000000b5 0x0000000e>;
        };
    };
    power-management@fdd90000 {
        compatible = "rockchip,rk3568-pmu", "syscon", "simple-mfd";
        reg = <0x00000000 0xfdd90000 0x00000000 0x00001000>;
        phandle = <0x00000181>;
        power-controller {
            compatible = "rockchip,rk3568-power-controller";
            #power-domain-cells = <0x00000001>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            status = "okay";
            phandle = <0x00000021>;
            pd_npu@6 {
                reg = <0x00000006>;
                clocks = <0x0000001f 0x00000027 0x0000001f 0x00000025 0x0000001f 0x00000026>;
                pm_qos = <0x0000004b>;
            };
            pd_gpu@7 {
                reg = <0x00000007>;
                clocks = <0x0000001f 0x00000019 0x0000001f 0x0000001a>;
                pm_qos = <0x0000004c>;
            };
            pd_vi@8 {
                reg = <0x00000008>;
                clocks = <0x0000001f 0x000000cc 0x0000001f 0x000000cd>;
                pm_qos = <0x0000004d 0x0000004e 0x0000004f>;
            };
            pd_vo@9 {
                reg = <0x00000009>;
                clocks = <0x0000001f 0x000000da 0x0000001f 0x000000db 0x0000001f 0x000000dc>;
                pm_qos = <0x00000050 0x00000051 0x00000052>;
            };
            pd_rga@10 {
                reg = <0x0000000a>;
                clocks = <0x0000001f 0x000000f1 0x0000001f 0x000000f2>;
                pm_qos = <0x00000053 0x00000054 0x00000055 0x00000056 0x00000057 0x00000058>;
            };
            pd_vpu@11 {
                reg = <0x0000000b>;
                clocks = <0x0000001f 0x000000ed>;
                pm_qos = <0x00000059>;
            };
            pd_rkvdec@13 {
                clocks = <0x0000001f 0x00000107>;
                reg = <0x0000000d>;
                pm_qos = <0x0000005a>;
            };
            pd_rkvenc@14 {
                reg = <0x0000000e>;
                clocks = <0x0000001f 0x00000102>;
                pm_qos = <0x0000005b 0x0000005c 0x0000005d>;
            };
            pd_pipe@15 {
                reg = <0x0000000f>;
                clocks = <0x0000001f 0x0000007f>;
                pm_qos = <0x0000005e 0x0000005f 0x00000060 0x00000061 0x00000062 0x00000063 0x00000064 0x00000065>;
            };
        };
    };
    pvtm@fde00000 {
        compatible = "rockchip,rk3568-core-pvtm";
        reg = <0x00000000 0xfde00000 0x00000000 0x00000100>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pvtm@0 {
            reg = <0x00000000>;
            clocks = <0x0000001f 0x00000013 0x0000001f 0x000001c2>;
            clock-names = "clk", "pclk";
            resets = <0x0000001f 0x0000001a 0x0000001f 0x00000019>;
            reset-names = "rts", "rst-p";
            thermal-zone = "soc-thermal";
        };
    };
    npu@fde40000 {
        compatible = "rockchip,rk3568-rknpu", "rockchip,rknpu";
        reg = <0x00000000 0xfde40000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000097 0x00000004>;
        clocks = <0x00000002 0x00000002 0x0000001f 0x00000023 0x0000001f 0x00000028 0x0000001f 0x00000029>;
        clock-names = "scmi_clk", "clk", "aclk", "hclk";
        assigned-clocks = <0x0000001f 0x00000023>;
        assigned-clock-rates = <0x23c34600>;
        resets = <0x0000001f 0x0000002b 0x0000001f 0x0000002c>;
        reset-names = "srst_a", "srst_h";
        power-domains = <0x00000021 0x00000006>;
        operating-points-v2 = <0x00000066>;
        iommus = <0x00000067>;
        status = "disabled";
        memory-region = <0x00000068>;
        rknpu-supply = <0x00000069>;
        phandle = <0x00000182>;
    };
    npu-opp-table {
        compatible = "operating-points-v2";
        mbist-vmin = <0x000c96a8 0x000dbba0 0x000e7ef0>;
        nvmem-cells = <0x0000006a 0x00000007 0x00000008>;
        nvmem-cell-names = "leakage", "pvtm", "mbist-vmin";
        rockchip,temp-hysteresis = <0x00001388>;
        rockchip,low-temp = <0x00000000>;
        rockchip,low-temp-adjust-volt = <0x00000000 0x000002bc 0x0000c350>;
        rockchip,pvtm-voltage-sel = <0x00000000 0x00014820 0x00000000 0x00014821 0x00016378 0x00000001 0x00016379 0x000186a0 0x00000002>;
        rockchip,pvtm-ch = <0x00000000 0x00000005>;
        phandle = <0x00000066>;
        opp-200000000 {
            opp-hz = <0x00000000 0x0bebc200>;
            opp-microvolt = <0x000cf850 0x000cf850 0x000f4240>;
            opp-microvolt-L0 = <0x000cf850 0x000cf850 0x000f4240>;
            opp-microvolt-L1 = <0x000c96a8 0x000c96a8 0x000f4240>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 0x000f4240>;
        };
        opp-300000000 {
            opp-hz = <0x00000000 0x11b3dc40>;
            opp-microvolt = <0x000cf850 0x000cf850 0x000f4240>;
            opp-microvolt-L0 = <0x000cf850 0x000cf850 0x000f4240>;
            opp-microvolt-L1 = <0x000c96a8 0x000c96a8 0x000f4240>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 0x000f4240>;
        };
        opp-400000000 {
            opp-hz = <0x00000000 0x17d78400>;
            opp-microvolt = <0x000cf850 0x000cf850 0x000f4240>;
            opp-microvolt-L0 = <0x000cf850 0x000cf850 0x000f4240>;
            opp-microvolt-L1 = <0x000c96a8 0x000c96a8 0x000f4240>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 0x000f4240>;
        };
        opp-600000000 {
            opp-hz = <0x00000000 0x23c34600>;
            opp-microvolt = <0x000d59f8 0x000d59f8 0x000f4240>;
            opp-microvolt-L0 = <0x000d59f8 0x000d59f8 0x000f4240>;
            opp-microvolt-L1 = <0x000c96a8 0x000c96a8 0x000f4240>;
            opp-microvolt-L2 = <0x000c96a8 0x000c96a8 0x000f4240>;
        };
        opp-700000000 {
            opp-hz = <0x00000000 0x29b92700>;
            opp-microvolt = <0x000dbba0 0x000dbba0 0x000f4240>;
            opp-microvolt-L0 = <0x000dbba0 0x000dbba0 0x000f4240>;
            opp-microvolt-L1 = <0x000cf850 0x000cf850 0x000f4240>;
            opp-microvolt-L2 = <0x000cf850 0x000cf850 0x000f4240>;
        };
        opp-800000000 {
            opp-hz = <0x00000000 0x2faf0800>;
            opp-microvolt = <0x000e1d48 0x000e1d48 0x000f4240>;
            opp-microvolt-L0 = <0x000e1d48 0x000e1d48 0x000f4240>;
            opp-microvolt-L1 = <0x000d59f8 0x000d59f8 0x000f4240>;
            opp-microvolt-L2 = <0x000d59f8 0x000d59f8 0x000f4240>;
        };
        opp-900000000 {
            opp-hz = <0x00000000 0x35a4e900>;
            opp-microvolt = <0x000ee098 0x000ee098 0x000f4240>;
            opp-microvolt-L0 = <0x000ee098 0x000ee098 0x000f4240>;
            opp-microvolt-L1 = <0x000e1d48 0x000e1d48 0x000f4240>;
            opp-microvolt-L2 = <0x000dbba0 0x000dbba0 0x000f4240>;
        };
        opp-1000000000 {
            opp-hz = <0x00000000 0x3b9aca00>;
            opp-microvolt = <0x000f4240 0x000f4240 0x000f4240>;
            opp-microvolt-L0 = <0x000f4240 0x000f4240 0x000f4240>;
            opp-microvolt-L1 = <0x000e7ef0 0x000e7ef0 0x000f4240>;
            opp-microvolt-L2 = <0x000e1d48 0x000e1d48 0x000f4240>;
            status = "disabled";
        };
    };
    bus-npu {
        compatible = "rockchip,rk3568-bus";
        rockchip,busfreq-policy = "clkfreq";
        clocks = <0x00000002 0x00000002>;
        clock-names = "bus";
        operating-points-v2 = <0x0000006b>;
        status = "disabled";
        bus-supply = <0x0000006c>;
        pvtm-supply = <0x00000005>;
        phandle = <0x00000183>;
    };
    bus-npu-opp-table {
        compatible = "operating-points-v2";
        opp-shared;
        nvmem-cells = <0x00000007>;
        nvmem-cell-names = "pvtm";
        rockchip,pvtm-voltage-sel = <0x00000000 0x00014820 0x00000000 0x00014821 0x00016378 0x00000001 0x00016379 0x000186a0 0x00000002>;
        rockchip,pvtm-ch = <0x00000000 0x00000005>;
        phandle = <0x0000006b>;
        opp-700000000 {
            opp-hz = <0x00000000 0x29b92700>;
            opp-microvolt = <0x00000000>;
        };
        opp-900000000 {
            opp-hz = <0x00000000 0x35a4e900>;
            opp-microvolt = <0x000dbba0>;
        };
        opp-1000000000 {
            opp-hz = <0x00000000 0x3b9aca00>;
            opp-microvolt = <0x000e7ef0>;
            opp-microvolt-L0 = <0x000e7ef0>;
            opp-microvolt-L1 = <0x000e1d48>;
            opp-microvolt-L2 = <0x00000000>;
        };
    };
    iommu@fde4b000 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfde4b000 0x00000000 0x00000040>;
        interrupts = <0x00000000 0x00000097 0x00000004>;
        interrupt-names = "rknpu_mmu";
        clocks = <0x0000001f 0x00000028 0x0000001f 0x00000029>;
        clock-names = "aclk", "iface";
        power-domains = <0x00000021 0x00000006>;
        #iommu-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x00000067>;
    };
    gpu@fde60000 {
        compatible = "arm,mali-bifrost";
        reg = <0x00000000 0xfde60000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x00000027 0x00000004 0x00000000 0x00000029 0x00000004 0x00000000 0x00000028 0x00000004>;
        interrupt-names = "GPU", "MMU", "JOB";
        upthreshold = <0x00000028>;
        downdifferential = <0x0000000a>;
        clocks = <0x00000002 0x00000001 0x0000001f 0x0000001b>;
        clock-names = "clk_mali", "clk_gpu";
        power-domains = <0x00000021 0x00000007>;
        #cooling-cells = <0x00000002>;
        operating-points-v2 = <0x0000006d>;
        status = "okay";
        mali-supply = <0x00000069>;
        phandle = <0x0000001d>;
        power-model {
            compatible = "simple-power-model";
            leakage-range = <0x00000005 0x0000000f>;
            ls = <0xffffa23e 0x00005927 0x00000000>;
            static-coefficient = <0x000186a0>;
            dynamic-coefficient = <0x000003b9>;
            ts = <0xfffe56a6 0x0000f87a 0xfffffab5 0x00000014>;
            thermal-zone = "gpu-thermal";
            phandle = <0x00000184>;
        };
    };
    opp-table2 {
        compatible = "operating-points-v2";
        mbist-vmin = <0x000c96a8 0x000dbba0 0x000e7ef0>;
        nvmem-cells = <0x0000006e 0x00000007 0x00000008>;
        nvmem-cell-names = "leakage", "pvtm", "mbist-vmin";
        rockchip,pvtm-voltage-sel = <0x00000000 0x00014820 0x00000000 0x00014821 0x00016378 0x00000001 0x00016379 0x000186a0 0x00000002>;
        rockchip,pvtm-ch = <0x00000000 0x00000005>;
        phandle = <0x0000006d>;
        opp-200000000 {
            opp-hz = <0x00000000 0x0bebc200>;
            opp-microvolt = <0x000cf850>;
            opp-microvolt-L0 = <0x000cf850>;
            opp-microvolt-L1 = <0x000c96a8>;
            opp-microvolt-L2 = <0x000c96a8>;
        };
        opp-300000000 {
            opp-hz = <0x00000000 0x11e1a300>;
            opp-microvolt = <0x000cf850>;
            opp-microvolt-L0 = <0x000cf850>;
            opp-microvolt-L1 = <0x000c96a8>;
            opp-microvolt-L2 = <0x000c96a8>;
        };
        opp-400000000 {
            opp-hz = <0x00000000 0x17d78400>;
            opp-microvolt = <0x000cf850>;
            opp-microvolt-L0 = <0x000cf850>;
            opp-microvolt-L1 = <0x000c96a8>;
            opp-microvolt-L2 = <0x000c96a8>;
        };
        opp-600000000 {
            opp-hz = <0x00000000 0x23c34600>;
            opp-microvolt = <0x000d59f8>;
            opp-microvolt-L0 = <0x000d59f8>;
            opp-microvolt-L1 = <0x000c96a8>;
            opp-microvolt-L2 = <0x000c96a8>;
        };
        opp-700000000 {
            opp-hz = <0x00000000 0x29b92700>;
            opp-microvolt = <0x000e7ef0>;
            opp-microvolt-L0 = <0x000e7ef0>;
            opp-microvolt-L1 = <0x000dbba0>;
            opp-microvolt-L2 = <0x000cf850>;
        };
        opp-800000000 {
            opp-hz = <0x00000000 0x2faf0800>;
            opp-microvolt = <0x000f4240>;
            opp-microvolt-L0 = <0x000f4240>;
            opp-microvolt-L1 = <0x000e7ef0>;
            opp-microvolt-L2 = <0x000dbba0>;
        };
    };
    pvtm@fde80000 {
        compatible = "rockchip,rk3568-gpu-pvtm";
        reg = <0x00000000 0xfde80000 0x00000000 0x00000100>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pvtm@1 {
            reg = <0x00000001>;
            clocks = <0x0000001f 0x0000001e 0x0000001f 0x0000001d>;
            clock-names = "clk", "pclk";
            resets = <0x0000001f 0x00000024 0x0000001f 0x00000023>;
            reset-names = "rts", "rst-p";
            thermal-zone = "gpu-thermal";
        };
    };
    pvtm@fde90000 {
        compatible = "rockchip,rk3568-npu-pvtm";
        reg = <0x00000000 0xfde90000 0x00000000 0x00000100>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pvtm@2 {
            reg = <0x00000002>;
            clocks = <0x0000001f 0x0000002b 0x0000001f 0x0000002a 0x0000001f 0x00000025>;
            clock-names = "clk", "pclk", "hclk";
            resets = <0x0000001f 0x0000002e 0x0000001f 0x0000002d>;
            reset-names = "rts", "rst-p";
            thermal-zone = "soc-thermal";
        };
    };
    vdpu@fdea0400 {
        compatible = "rockchip,vpu-decoder-v2";
        reg = <0x00000000 0xfdea0400 0x00000000 0x00000400>;
        interrupts = <0x00000000 0x0000008b 0x00000004>;
        interrupt-names = "irq_dec";
        clocks = <0x0000001f 0x000000ee 0x0000001f 0x000000ef>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        resets = <0x0000001f 0x0000011a 0x0000001f 0x0000011b>;
        reset-names = "video_a", "video_h";
        iommus = <0x0000006f>;
        power-domains = <0x00000021 0x0000000b>;
        rockchip,srv = <0x00000070>;
        rockchip,taskqueue-node = <0x00000000>;
        rockchip,resetgroup-node = <0x00000000>;
        status = "okay";
        phandle = <0x00000185>;
    };
    iommu@fdea0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdea0800 0x00000000 0x00000040>;
        interrupts = <0x00000000 0x0000008a 0x00000004>;
        interrupt-names = "vdpu_mmu";
        clock-names = "aclk", "iface";
        clocks = <0x0000001f 0x000000ee 0x0000001f 0x000000ef>;
        power-domains = <0x00000021 0x0000000b>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x0000006f>;
    };
    rk_rga@fdeb0000 {
        compatible = "rockchip,rga2";
        reg = <0x00000000 0xfdeb0000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000005a 0x00000004>;
        clocks = <0x0000001f 0x000000f3 0x0000001f 0x000000f4 0x0000001f 0x000000f5>;
        clock-names = "aclk_rga", "hclk_rga", "clk_rga";
        power-domains = <0x00000021 0x0000000a>;
        status = "okay";
        phandle = <0x00000186>;
    };
    ebc@fdec0000 {
        compatible = "rockchip,rk3568-ebc-tcon";
        reg = <0x00000000 0xfdec0000 0x00000000 0x00005000>;
        interrupts = <0x00000000 0x00000011 0x00000004>;
        clocks = <0x0000001f 0x000000f9 0x0000001f 0x000000fa>;
        clock-names = "hclk", "dclk";
        power-domains = <0x00000021 0x0000000a>;
        rockchip,grf = <0x00000035>;
        pinctrl-names = "default";
        pinctrl-0 = <0x00000071>;
        status = "disabled";
        phandle = <0x00000187>;
    };
    jpegd@fded0000 {
        compatible = "rockchip,rkv-jpeg-decoder-v1";
        reg = <0x00000000 0xfded0000 0x00000000 0x00000400>;
        interrupts = <0x00000000 0x0000003e 0x00000004>;
        clocks = <0x0000001f 0x000000fb 0x0000001f 0x000000fc>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,disable-auto-freq;
        resets = <0x0000001f 0x0000012c 0x0000001f 0x0000012d>;
        reset-names = "video_a", "video_h";
        iommus = <0x00000072>;
        rockchip,srv = <0x00000070>;
        rockchip,taskqueue-node = <0x00000001>;
        rockchip,resetgroup-node = <0x00000001>;
        power-domains = <0x00000021 0x0000000a>;
        status = "okay";
        phandle = <0x00000188>;
    };
    iommu@fded0480 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfded0480 0x00000000 0x00000040>;
        interrupts = <0x00000000 0x0000003d 0x00000004>;
        interrupt-names = "jpegd_mmu";
        clock-names = "aclk", "iface";
        clocks = <0x0000001f 0x000000fb 0x0000001f 0x000000fc>;
        power-domains = <0x00000021 0x0000000a>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000072>;
    };
    vepu@fdee0000 {
        compatible = "rockchip,vpu-encoder-v2";
        reg = <0x00000000 0xfdee0000 0x00000000 0x00000400>;
        interrupts = <0x00000000 0x00000040 0x00000004>;
        clocks = <0x0000001f 0x000000fd 0x0000001f 0x000000fe>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
        rockchip,disable-auto-freq;
        resets = <0x0000001f 0x0000012e 0x0000001f 0x0000012f>;
        reset-names = "video_a", "video_h";
        iommus = <0x00000073>;
        rockchip,srv = <0x00000070>;
        rockchip,taskqueue-node = <0x00000002>;
        rockchip,resetgroup-node = <0x00000002>;
        power-domains = <0x00000021 0x0000000a>;
        status = "okay";
        phandle = <0x00000189>;
    };
    iommu@fdee0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdee0800 0x00000000 0x00000040>;
        interrupts = <0x00000000 0x0000003f 0x00000004>;
        interrupt-names = "vepu_mmu";
        clock-names = "aclk", "iface";
        clocks = <0x0000001f 0x000000fd 0x0000001f 0x000000fe>;
        power-domains = <0x00000021 0x0000000a>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000073>;
    };
    iep@fdef0000 {
        compatible = "rockchip,iep-v2";
        reg = <0x00000000 0xfdef0000 0x00000000 0x00000500>;
        interrupts = <0x00000000 0x00000038 0x00000004>;
        clocks = <0x0000001f 0x000000f6 0x0000001f 0x000000f7 0x0000001f 0x000000f8>;
        clock-names = "aclk", "hclk", "sclk";
        resets = <0x0000001f 0x00000127 0x0000001f 0x00000128 0x0000001f 0x00000129>;
        reset-names = "rst_a", "rst_h", "rst_s";
        power-domains = <0x00000021 0x0000000a>;
        rockchip,srv = <0x00000070>;
        rockchip,taskqueue-node = <0x00000005>;
        rockchip,resetgroup-node = <0x00000005>;
        iommus = <0x00000074>;
        status = "okay";
        phandle = <0x0000018a>;
    };
    iommu@fdef0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdef0800 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000038 0x00000004>;
        interrupt-names = "iep_mmu";
        clocks = <0x0000001f 0x000000f6 0x0000001f 0x000000f7>;
        clock-names = "aclk", "iface";
        #iommu-cells = <0x00000000>;
        power-domains = <0x00000021 0x0000000a>;
        status = "okay";
        phandle = <0x00000074>;
    };
    eink@fdf00000 {
        compatible = "rockchip,rk3568-eink-tcon";
        reg = <0x00000000 0xfdf00000 0x00000000 0x00000074>;
        interrupts = <0x00000000 0x000000b2 0x00000004>;
        clocks = <0x0000001f 0x000000ff 0x0000001f 0x00000100>;
        clock-names = "pclk", "hclk";
        status = "disabled";
        phandle = <0x0000018b>;
    };
    rkvenc@fdf40000 {
        compatible = "rockchip,rkv-encoder-v1";
        reg = <0x00000000 0xfdf40000 0x00000000 0x00000400>;
        interrupts = <0x00000000 0x0000008c 0x00000004>;
        interrupt-names = "irq_enc";
        clocks = <0x0000001f 0x00000103 0x0000001f 0x00000104 0x0000001f 0x00000105>;
        clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
        rockchip,normal-rates = <0x11b3dc40 0x00000000 0x11b3dc40>;
        resets = <0x0000001f 0x00000133 0x0000001f 0x00000134 0x0000001f 0x00000135>;
        reset-names = "video_a", "video_h", "video_core";
        assigned-clocks = <0x0000001f 0x00000103 0x0000001f 0x00000105>;
        assigned-clock-rates = <0x11b3dc40 0x11b3dc40>;
        iommus = <0x00000075>;
        node-name = "rkvenc";
        rockchip,srv = <0x00000070>;
        rockchip,taskqueue-node = <0x00000003>;
        rockchip,resetgroup-node = <0x00000003>;
        power-domains = <0x00000021 0x0000000e>;
        operating-points-v2 = <0x00000076>;
        status = "okay";
        venc-supply = <0x0000006c>;
        phandle = <0x0000018c>;
    };
    rkvenc-opp-table {
        compatible = "operating-points-v2";
        nvmem-cells = <0x00000007>;
        nvmem-cell-names = "pvtm";
        rockchip,pvtm-voltage-sel = <0x00000000 0x00014820 0x00000000 0x00014821 0x00016378 0x00000001 0x00016379 0x000186a0 0x00000002>;
        rockchip,pvtm-ch = <0x00000000 0x00000005>;
        phandle = <0x00000076>;
        opp-297000000 {
            opp-hz = <0x00000000 0x11b3dc40>;
            opp-microvolt = <0x00000000>;
        };
        opp-400000000 {
            opp-hz = <0x00000000 0x17d78400>;
            opp-microvolt = <0x000e7ef0>;
            opp-microvolt-L0 = <0x000e7ef0>;
            opp-microvolt-L1 = <0x000e1d48>;
            opp-microvolt-L2 = <0x00000000>;
        };
    };
    iommu@fdf40f00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdf40f00 0x00000000 0x00000040 0x00000000 0xfdf40f40 0x00000000 0x00000040>;
        interrupts = <0x00000000 0x0000008d 0x00000004 0x00000000 0x0000008e 0x00000004>;
        interrupt-names = "rkvenc_mmu0", "rkvenc_mmu1";
        clocks = <0x0000001f 0x00000103 0x0000001f 0x00000104>;
        clock-names = "aclk", "iface";
        rockchip,disable-mmu-reset;
        rockchip,enable-cmd-retry;
        #iommu-cells = <0x00000000>;
        power-domains = <0x00000021 0x0000000e>;
        status = "okay";
        phandle = <0x00000075>;
    };
    rkvdec@fdf80200 {
        compatible = "rockchip,rkv-decoder-rk3568", "rockchip,rkv-decoder-v2";
        reg = <0x00000000 0xfdf80200 0x00000000 0x00000400 0x00000000 0xfdf80100 0x00000000 0x00000100>;
        reg-names = "regs", "link";
        interrupts = <0x00000000 0x0000005b 0x00000004>;
        interrupt-names = "irq_dec";
        clocks = <0x0000001f 0x00000108 0x0000001f 0x00000109 0x0000001f 0x0000010a 0x0000001f 0x0000010b 0x0000001f 0x0000010c>;
        clock-names = "aclk_vcodec", "hclk_vcodec", "clk_cabac", "clk_core", "clk_hevc_cabac";
        rockchip,normal-rates = <0x11b3dc40 0x00000000 0x11b3dc40 0x11b3dc40 0x23c34600>;
        rockchip,advanced-rates = <0x179a7b00 0x00000000 0x179a7b00 0x179a7b00 0x23c34600>;
        rockchip,default-max-load = <0x001fe000>;
        resets = <0x0000001f 0x00000142 0x0000001f 0x00000143 0x0000001f 0x00000144 0x0000001f 0x00000145 0x0000001f 0x00000146>;
        assigned-clocks = <0x0000001f 0x00000108 0x0000001f 0x0000010a 0x0000001f 0x0000010b 0x0000001f 0x0000010c>;
        assigned-clock-rates = <0x11b3dc40 0x11b3dc40 0x11b3dc40 0x11b3dc40>;
        reset-names = "video_a", "video_h", "video_cabac", "video_core", "video_hevc_cabac";
        power-domains = <0x00000021 0x0000000d>;
        operating-points-v2 = <0x00000077>;
        vdec-supply = <0x0000006c>;
        iommus = <0x00000078>;
        rockchip,srv = <0x00000070>;
        rockchip,taskqueue-node = <0x00000004>;
        rockchip,resetgroup-node = <0x00000004>;
        rockchip,sram = <0x00000079>;
        rockchip,rcb-iova = <0x10000000 0x00010000>;
        rockchip,rcb-min-width = <0x00000200>;
        rockchip,task-capacity = <0x00000010>;
        status = "okay";
        phandle = <0x0000018d>;
    };
    rkvdec-opp-table {
        compatible = "operating-points-v2";
        phandle = <0x00000077>;
        opp-297000000 {
            opp-hz = <0x00000000 0x11b3dc40>;
            opp-microvolt = <0x00000000>;
        };
        opp-400000000 {
            opp-hz = <0x00000000 0x17d78400>;
            opp-microvolt = <0x000dbba0>;
        };
    };
    iommu@fdf80800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdf80800 0x00000000 0x00000040 0x00000000 0xfdf80840 0x00000000 0x00000040>;
        interrupts = <0x00000000 0x0000005c 0x00000004>;
        interrupt-names = "rkvdec_mmu";
        clocks = <0x0000001f 0x00000108 0x0000001f 0x00000109>;
        clock-names = "aclk", "iface";
        power-domains = <0x00000021 0x0000000d>;
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000078>;
    };
    mipi-csi2@fdfb0000 {
        compatible = "rockchip,rk3568-mipi-csi2";
        reg = <0x00000000 0xfdfb0000 0x00000000 0x00010000>;
        reg-names = "csihost_regs";
        interrupts = <0x00000000 0x00000008 0x00000004 0x00000000 0x00000009 0x00000004>;
        interrupt-names = "csi-intr1", "csi-intr2";
        clocks = <0x0000001f 0x000000d5>;
        clock-names = "pclk_csi2host";
        resets = <0x0000001f 0x000000ff>;
        reset-names = "srst_csihost_p";
        status = "disabled";
        phandle = <0x0000018e>;
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port@0 {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x0000007a>;
                    data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
                    phandle = <0x0000010e>;
                };
            };
            port@1 {
                reg = <0x00000001>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x0000007b>;
                    data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
                    phandle = <0x0000007f>;
                };
            };
        };
    };
    rkcif@fdfe0000 {
        compatible = "rockchip,rk3568-cif";
        reg = <0x00000000 0xfdfe0000 0x00000000 0x00008000>;
        reg-names = "cif_regs";
        interrupts = <0x00000000 0x00000092 0x00000004>;
        interrupt-names = "cif-intr";
        clocks = <0x0000001f 0x000000ce 0x0000001f 0x000000cf 0x0000001f 0x000000d0 0x0000001f 0x000000d1>;
        clock-names = "aclk_cif", "hclk_cif", "dclk_cif", "iclk_cif_g";
        resets = <0x0000001f 0x000000f7 0x0000001f 0x000000f8 0x0000001f 0x000000f9 0x0000001f 0x000000fb 0x0000001f 0x000000fa>;
        reset-names = "rst_cif_a", "rst_cif_h", "rst_cif_d", "rst_cif_p", "rst_cif_i";
        assigned-clocks = <0x0000001f 0x000000d0>;
        assigned-clock-rates = <0x11e1a300>;
        power-domains = <0x00000021 0x00000008>;
        rockchip,grf = <0x00000035>;
        iommus = <0x0000007c>;
        status = "disabled";
        phandle = <0x0000007d>;
    };
    iommu@fdfe0800 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdfe0800 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000092 0x00000004>;
        interrupt-names = "cif_mmu";
        clocks = <0x0000001f 0x000000ce 0x0000001f 0x000000cf>;
        clock-names = "aclk", "iface";
        power-domains = <0x00000021 0x00000008>;
        rockchip,disable-mmu-reset;
        #iommu-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x0000007c>;
    };
    rkcif_dvp {
        compatible = "rockchip,rkcif-dvp";
        rockchip,hw = <0x0000007d>;
        status = "disabled";
        phandle = <0x0000007e>;
    };
    rkcif_dvp_sditf {
        compatible = "rockchip,rkcif-sditf";
        rockchip,cif = <0x0000007e>;
        status = "disabled";
        phandle = <0x0000018f>;
    };
    rkcif_mipi_lvds {
        compatible = "rockchip,rkcif-mipi-lvds";
        rockchip,hw = <0x0000007d>;
        status = "disabled";
        phandle = <0x00000080>;
        port {
            endpoint {
                remote-endpoint = <0x0000007f>;
                data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
                phandle = <0x0000007b>;
            };
        };
    };
    rkcif_mipi_lvds_sditf {
        compatible = "rockchip,rkcif-sditf";
        rockchip,cif = <0x00000080>;
        status = "disabled";
        phandle = <0x00000190>;
    };
    rkisp@fdff0000 {
        compatible = "rockchip,rk3568-rkisp";
        reg = <0x00000000 0xfdff0000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000039 0x00000004 0x00000000 0x0000003a 0x00000004 0x00000000 0x0000003c 0x00000004>;
        interrupt-names = "mipi_irq", "mi_irq", "isp_irq";
        clocks = <0x0000001f 0x000000d2 0x0000001f 0x000000d3 0x0000001f 0x000000d4>;
        clock-names = "aclk_isp", "hclk_isp", "clk_isp";
        resets = <0x0000001f 0x000000fd 0x0000001f 0x000000fc>;
        reset-names = "isp", "isp-h";
        rockchip,grf = <0x00000035>;
        power-domains = <0x00000021 0x00000008>;
        iommus = <0x00000081>;
        rockchip,iq-feature = <0x000003fb 0xfffe67ff>;
        status = "disabled";
        phandle = <0x00000082>;
    };
    iommu@fdff1a00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfdff1a00 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x0000003b 0x00000004>;
        interrupt-names = "isp_mmu";
        clocks = <0x0000001f 0x000000d2 0x0000001f 0x000000d3>;
        clock-names = "aclk", "iface";
        power-domains = <0x00000021 0x00000008>;
        #iommu-cells = <0x00000000>;
        rockchip,disable-mmu-reset;
        status = "disabled";
        phandle = <0x00000081>;
    };
    rkisp-vir0 {
        compatible = "rockchip,rkisp-vir";
        rockchip,hw = <0x00000082>;
        status = "disabled";
        phandle = <0x00000191>;
    };
    rkisp-vir1 {
        compatible = "rockchip,rkisp-vir";
        rockchip,hw = <0x00000082>;
        status = "disabled";
        phandle = <0x00000192>;
    };
    ethernet@fe010000 {
        local-mac-address = [42 e6 60 23 a0 6f];
        compatible = "rockchip,rk3568-gmac", "snps,dwmac-4.20a";
        reg = <0x00000000 0xfe010000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000020 0x00000004 0x00000000 0x0000001d 0x00000004>;
        interrupt-names = "macirq", "eth_wake_irq";
        rockchip,grf = <0x00000035>;
        clocks = <0x0000001f 0x00000186 0x0000001f 0x00000189 0x0000001f 0x00000189 0x0000001f 0x000000c7 0x0000001f 0x000000c3 0x0000001f 0x000000c4 0x0000001f 0x00000189 0x0000001f 0x000000c8 0x0000001f 0x000000ac>;
        clock-names = "stmmaceth", "mac_clk_rx", "mac_clk_tx", "clk_mac_refout", "aclk_mac", "pclk_mac", "clk_mac_speed", "ptp_ref", "pclk_xpcs";
        resets = <0x0000001f 0x000000ec>;
        reset-names = "stmmaceth";
        snps,mixed-burst;
        snps,tso;
        snps,axi-config = <0x00000083>;
        snps,mtl-rx-config = <0x00000084>;
        snps,mtl-tx-config = <0x00000085>;
        status = "disabled";
        phandle = <0x00000193>;
        mdio {
            compatible = "snps,dwmac-mdio";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            phandle = <0x00000194>;
            phy@0 {
                compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
                reg = <0x00000000>;
                phandle = <0x00000195>;
            };
            phy@1 {
                compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
                reg = <0x00000001>;
                phandle = <0x00000196>;
            };
            phy@2 {
                compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
                reg = <0x00000002>;
                phandle = <0x00000197>;
            };
            phy@3 {
                compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
                reg = <0x00000003>;
                phandle = <0x00000198>;
            };
        };
        stmmac-axi-config {
            snps,wr_osr_lmt = <0x00000004>;
            snps,rd_osr_lmt = <0x00000008>;
            snps,blen = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000010 0x00000008 0x00000004>;
            phandle = <0x00000083>;
        };
        rx-queues-config {
            snps,rx-queues-to-use = <0x00000001>;
            phandle = <0x00000084>;
            queue0 {
            };
        };
        tx-queues-config {
            snps,tx-queues-to-use = <0x00000001>;
            phandle = <0x00000085>;
            queue0 {
            };
        };
    };
    vop@fe040000 {
        compatible = "rockchip,rk3568-vop";
        reg = <0x00000000 0xfe040000 0x00000000 0x00003000 0x00000000 0xfe044000 0x00000000 0x00001000>;
        reg-names = "regs", "gamma_lut";
        rockchip,grf = <0x00000035>;
        interrupts = <0x00000000 0x00000094 0x00000004>;
        clocks = <0x0000001f 0x000000dd 0x0000001f 0x000000de 0x0000001f 0x000000df 0x0000001f 0x000000e0 0x0000001f 0x000000e1>;
        clock-names = "aclk_vop", "hclk_vop", "dclk_vp0", "dclk_vp1", "dclk_vp2";
        iommus = <0x00000086>;
        power-domains = <0x00000021 0x00000009>;
        status = "okay";
        assigned-clocks = <0x0000001f 0x000000df 0x0000001f 0x000000e0>;
        assigned-clock-parents = <0x00000034 0x00000002 0x0000001f 0x00000005>;
        support-multi-area;
        phandle = <0x00000199>;
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            phandle = <0x00000012>;
            port@0 {
                rockchip,primary-plane = <0x00000005>;
                rockchip,plane-mask = <0x0000002a>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                reg = <0x00000000>;
                phandle = <0x0000019a>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x00000087>;
                    phandle = <0x00000014>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x00000088>;
                    phandle = <0x00000015>;
                };
                endpoint@2 {
                    reg = <0x00000002>;
                    remote-endpoint = <0x00000089>;
                    phandle = <0x000000a2>;
                };
                endpoint@3 {
                    reg = <0x00000003>;
                    remote-endpoint = <0x0000008a>;
                    phandle = <0x00000017>;
                };
            };
            port@1 {
                rockchip,primary-plane = <0x00000004>;
                rockchip,plane-mask = <0x00000015>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                reg = <0x00000001>;
                phandle = <0x0000019b>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x0000008b>;
                    phandle = <0x00000092>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x0000008c>;
                    phandle = <0x00000098>;
                };
                endpoint@2 {
                    reg = <0x00000002>;
                    remote-endpoint = <0x0000008d>;
                    phandle = <0x00000016>;
                };
                endpoint@3 {
                    reg = <0x00000003>;
                    remote-endpoint = <0x0000008e>;
                    phandle = <0x000000a0>;
                };
                endpoint@4 {
                    reg = <0x00000004>;
                    remote-endpoint = <0x0000008f>;
                    phandle = <0x00000018>;
                };
            };
            port@2 {
                rockchip,primary-plane = <0x00000000>;
                rockchip,plane-mask = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                reg = <0x00000002>;
                phandle = <0x0000019c>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x00000090>;
                    phandle = <0x00000032>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x00000091>;
                    phandle = <0x00000019>;
                };
            };
        };
    };
    iommu@fe043e00 {
        compatible = "rockchip,iommu-v2";
        reg = <0x00000000 0xfe043e00 0x00000000 0x00000100 0x00000000 0xfe043f00 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000094 0x00000004>;
        interrupt-names = "vop_mmu";
        clocks = <0x0000001f 0x000000dd 0x0000001f 0x000000de>;
        clock-names = "aclk", "iface";
        #iommu-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000086>;
    };
    dsi@fe060000 {
        compatible = "rockchip,rk3568-mipi-dsi";
        reg = <0x00000000 0xfe060000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000044 0x00000004>;
        clocks = <0x0000001f 0x000000e8 0x0000001f 0x000000da 0x00000031>;
        clock-names = "pclk", "hclk", "hs_clk";
        resets = <0x0000001f 0x00000110>;
        reset-names = "apb";
        phys = <0x00000031>;
        phy-names = "mipi_dphy";
        power-domains = <0x00000021 0x00000009>;
        rockchip,grf = <0x00000035>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x0000019d>;
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port@0 {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                phandle = <0x0000019e>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x00000014>;
                    status = "disabled";
                    phandle = <0x00000087>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x00000092>;
                    status = "disabled";
                    phandle = <0x0000008b>;
                };
            };
            port@1 {
                reg = <0x00000001>;
                endpoint {
                    remote-endpoint = <0x00000093>;
                    phandle = <0x00000096>;
                };
            };
        };
        panel@0 {
            status = "okay";
            compatible = "simple-panel-dsi";
            reg = <0x00000000>;
            backlight = <0x00000094>;
            reset-delay-ms = <0x0000003c>;
            enable-delay-ms = <0x0000003c>;
            prepare-delay-ms = <0x0000003c>;
            unprepare-delay-ms = <0x0000003c>;
            disable-delay-ms = <0x0000003c>;
            dsi,flags = <0x00000a03>;
            dsi,format = <0x00000000>;
            dsi,lanes = <0x00000004>;
            panel-init-sequence = [23 00 02 fe 21 23 00 02 04 00 23 00 02 00 64 23 00 02 2a 00 23 00 02 26 64 23 00 02 54 00 23 00 02 50 64 23 00 02 7b 00 23 00 02 77 64 23 00 02 a2 00 23 00 02 9d 64 23 00 02 c9 00 23 00 02 c5 64 23 00 02 01 71 23 00 02 27 71 23 00 02 51 71 23 00 02 78 71 23 00 02 9e 71 23 00 02 c6 71 23 00 02 02 89 23 00 02 28 89 23 00 02 52 89 23 00 02 79 89 23 00 02 9f 89 23 00 02 c7 89 23 00 02 03 9e 23 00 02 29 9e 23 00 02 53 9e 23 00 02 7a 9e 23 00 02 a0 9e 23 00 02 c8 9e 23 00 02 09 00 23 00 02 05 b0 23 00 02 31 00 23 00 02 2b b0 23 00 02 5a 00 23 00 02 55 b0 23 00 02 80 00 23 00 02 7c b0 23 00 02 a7 00 23 00 02 a3 b0 23 00 02 ce 00 23 00 02 ca b0 23 00 02 06 c0 23 00 02 2d c0 23 00 02 56 c0 23 00 02 7d c0 23 00 02 a4 c0 23 00 02 cb c0 23 00 02 07 cf 23 00 02 2f cf 23 00 02 58 cf 23 00 02 7e cf 23 00 02 a5 cf 23 00 02 cc cf 23 00 02 08 dd 23 00 02 30 dd 23 00 02 59 dd 23 00 02 7f dd 23 00 02 a6 dd 23 00 02 cd dd 23 00 02 0e 15 23 00 02 0a e9 23 00 02 36 15 23 00 02 32 e9 23 00 02 5f 15 23 00 02 5b e9 23 00 02 85 15 23 00 02 81 e9 23 00 02 ad 15 23 00 02 a9 e9 23 00 02 d3 15 23 00 02 cf e9 23 00 02 0b 14 23 00 02 33 14 23 00 02 5c 14 23 00 02 82 14 23 00 02 aa 14 23 00 02 d0 14 23 00 02 0c 36 23 00 02 34 36 23 00 02 5d 36 23 00 02 83 36 23 00 02 ab 36 23 00 02 d1 36 23 00 02 0d 6b 23 00 02 35 6b 23 00 02 5e 6b 23 00 02 84 6b 23 00 02 ac 6b 23 00 02 d2 6b 23 00 02 13 5a 23 00 02 0f 94 23 00 02 3b 5a 23 00 02 37 94 23 00 02 64 5a 23 00 02 60 94 23 00 02 8a 5a 23 00 02 86 94 23 00 02 b2 5a 23 00 02 ae 94 23 00 02 d8 5a 23 00 02 d4 94 23 00 02 10 d1 23 00 02 38 d1 23 00 02 61 d1 23 00 02 87 d1 23 00 02 af d1 23 00 02 d5 d1 23 00 02 11 04 23 00 02 39 04 23 00 02 62 04 23 00 02 88 04 23 00 02 b0 04 23 00 02 d6 04 23 00 02 12 05 23 00 02 3a 05 23 00 02 63 05 23 00 02 89 05 23 00 02 b1 05 23 00 02 d7 05 23 00 02 18 aa 23 00 02 14 36 23 00 02 42 aa 23 00 02 3d 36 23 00 02 69 aa 23 00 02 65 36 23 00 02 8f aa 23 00 02 8b 36 23 00 02 b7 aa 23 00 02 b3 36 23 00 02 dd aa 23 00 02 d9 36 23 00 02 15 74 23 00 02 3f 74 23 00 02 66 74 23 00 02 8c 74 23 00 02 b4 74 23 00 02 da 74 23 00 02 16 9f 23 00 02 40 9f 23 00 02 67 9f 23 00 02 8d 9f 23 00 02 b5 9f 23 00 02 db 9f 23 00 02 17 dc 23 00 02 41 dc 23 00 02 68 dc 23 00 02 8e dc 23 00 02 b6 dc 23 00 02 dc dc 23 00 02 1d ff 23 00 02 19 03 23 00 02 47 ff 23 00 02 43 03 23 00 02 6e ff 23 00 02 6a 03 23 00 02 94 ff 23 00 02 90 03 23 00 02 bc ff 23 00 02 b8 03 23 00 02 e2 ff 23 00 02 de 03 23 00 02 1a 35 23 00 02 44 35 23 00 02 6b 35 23 00 02 91 35 23 00 02 b9 35 23 00 02 df 35 23 00 02 1b 45 23 00 02 45 45 23 00 02 6c 45 23 00 02 92 45 23 00 02 ba 45 23 00 02 e0 45 23 00 02 1c 55 23 00 02 46 55 23 00 02 6d 55 23 00 02 93 55 23 00 02 bb 55 23 00 02 e1 55 23 00 02 22 ff 23 00 02 1e 68 23 00 02 4c ff 23 00 02 48 68 23 00 02 73 ff 23 00 02 6f 68 23 00 02 99 ff 23 00 02 95 68 23 00 02 c1 ff 23 00 02 bd 68 23 00 02 e7 ff 23 00 02 e3 68 23 00 02 1f 7e 23 00 02 49 7e 23 00 02 70 7e 23 00 02 96 7e 23 00 02 be 7e 23 00 02 e4 7e 23 00 02 20 97 23 00 02 4a 97 23 00 02 71 97 23 00 02 97 97 23 00 02 bf 97 23 00 02 e5 97 23 00 02 21 b5 23 00 02 4b b5 23 00 02 72 b5 23 00 02 98 b5 23 00 02 c0 b5 23 00 02 e6 b5 23 00 02 25 f0 23 00 02 23 e8 23 00 02 4f f0 23 00 02 4d e8 23 00 02 76 f0 23 00 02 74 e8 23 00 02 9c f0 23 00 02 9a e8 23 00 02 c4 f0 23 00 02 c2 e8 23 00 02 ea f0 23 00 02 e8 e8 23 00 02 24 ff 23 00 02 4e ff 23 00 02 75 ff 23 00 02 9b ff 23 00 02 c3 ff 23 00 02 e9 ff 23 00 02 fe 3d 23 00 02 00 04 23 00 02 fe 23 23 00 02 08 82 23 00 02 0a 00 23 00 02 0b 00 23 00 02 0c 01 23 00 02 16 00 23 00 02 18 02 23 00 02 1b 04 23 00 02 19 04 23 00 02 1c 81 23 00 02 1f 00 23 00 02 20 03 23 00 02 23 04 23 00 02 21 01 23 00 02 54 63 23 00 02 55 54 23 00 02 6e 45 23 00 02 6d 36 23 00 02 fe 3d 23 00 02 55 78 23 00 02 fe 20 23 00 02 26 30 23 00 02 fe 3d 23 00 02 20 71 23 00 02 50 8f 23 00 02 51 8f 23 00 02 fe 00 23 00 02 35 00 05 78 01 11 05 1e 01 29];
            panel-exit-sequence = <0x05000128 0x05000110>;
            phandle = <0x0000019f>;
            display-timings {
                native-mode = <0x00000095>;
                phandle = <0x000001a0>;
                timing0 {
                    clock-frequency = <0x07de2900>;
                    hactive = <0x00000438>;
                    vactive = <0x00000780>;
                    hfront-porch = <0x0000000f>;
                    hsync-len = <0x00000002>;
                    hback-porch = <0x0000001e>;
                    vfront-porch = <0x0000000f>;
                    vsync-len = <0x00000002>;
                    vback-porch = <0x0000000f>;
                    hsync-active = <0x00000000>;
                    vsync-active = <0x00000000>;
                    de-active = <0x00000000>;
                    pixelclk-active = <0x00000001>;
                    phandle = <0x00000095>;
                };
            };
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000096>;
                        phandle = <0x00000093>;
                    };
                };
            };
        };
    };
    dsi@fe070000 {
        compatible = "rockchip,rk3568-mipi-dsi";
        reg = <0x00000000 0xfe070000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000045 0x00000004>;
        clocks = <0x0000001f 0x000000e9 0x0000001f 0x000000da 0x00000097>;
        clock-names = "pclk", "hclk", "hs_clk";
        resets = <0x0000001f 0x00000111>;
        reset-names = "apb";
        phys = <0x00000097>;
        phy-names = "mipi_dphy";
        power-domains = <0x00000021 0x00000009>;
        rockchip,grf = <0x00000035>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x000001a1>;
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port@0 {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                phandle = <0x000001a2>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x00000015>;
                    status = "disabled";
                    phandle = <0x00000088>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x00000098>;
                    status = "disabled";
                    phandle = <0x0000008c>;
                };
            };
            port@1 {
                reg = <0x00000001>;
                endpoint {
                    remote-endpoint = <0x00000099>;
                    phandle = <0x0000009c>;
                };
            };
        };
        panel@0 {
            status = "okay";
            compatible = "simple-panel-dsi";
            reg = <0x00000000>;
            backlight = <0x0000009a>;
            reset-delay-ms = <0x0000003c>;
            enable-delay-ms = <0x0000003c>;
            prepare-delay-ms = <0x0000003c>;
            unprepare-delay-ms = <0x0000003c>;
            disable-delay-ms = <0x0000003c>;
            dsi,flags = <0x00000a03>;
            dsi,format = <0x00000000>;
            dsi,lanes = <0x00000004>;
            panel-init-sequence = [23 00 02 fe 21 23 00 02 04 00 23 00 02 00 64 23 00 02 2a 00 23 00 02 26 64 23 00 02 54 00 23 00 02 50 64 23 00 02 7b 00 23 00 02 77 64 23 00 02 a2 00 23 00 02 9d 64 23 00 02 c9 00 23 00 02 c5 64 23 00 02 01 71 23 00 02 27 71 23 00 02 51 71 23 00 02 78 71 23 00 02 9e 71 23 00 02 c6 71 23 00 02 02 89 23 00 02 28 89 23 00 02 52 89 23 00 02 79 89 23 00 02 9f 89 23 00 02 c7 89 23 00 02 03 9e 23 00 02 29 9e 23 00 02 53 9e 23 00 02 7a 9e 23 00 02 a0 9e 23 00 02 c8 9e 23 00 02 09 00 23 00 02 05 b0 23 00 02 31 00 23 00 02 2b b0 23 00 02 5a 00 23 00 02 55 b0 23 00 02 80 00 23 00 02 7c b0 23 00 02 a7 00 23 00 02 a3 b0 23 00 02 ce 00 23 00 02 ca b0 23 00 02 06 c0 23 00 02 2d c0 23 00 02 56 c0 23 00 02 7d c0 23 00 02 a4 c0 23 00 02 cb c0 23 00 02 07 cf 23 00 02 2f cf 23 00 02 58 cf 23 00 02 7e cf 23 00 02 a5 cf 23 00 02 cc cf 23 00 02 08 dd 23 00 02 30 dd 23 00 02 59 dd 23 00 02 7f dd 23 00 02 a6 dd 23 00 02 cd dd 23 00 02 0e 15 23 00 02 0a e9 23 00 02 36 15 23 00 02 32 e9 23 00 02 5f 15 23 00 02 5b e9 23 00 02 85 15 23 00 02 81 e9 23 00 02 ad 15 23 00 02 a9 e9 23 00 02 d3 15 23 00 02 cf e9 23 00 02 0b 14 23 00 02 33 14 23 00 02 5c 14 23 00 02 82 14 23 00 02 aa 14 23 00 02 d0 14 23 00 02 0c 36 23 00 02 34 36 23 00 02 5d 36 23 00 02 83 36 23 00 02 ab 36 23 00 02 d1 36 23 00 02 0d 6b 23 00 02 35 6b 23 00 02 5e 6b 23 00 02 84 6b 23 00 02 ac 6b 23 00 02 d2 6b 23 00 02 13 5a 23 00 02 0f 94 23 00 02 3b 5a 23 00 02 37 94 23 00 02 64 5a 23 00 02 60 94 23 00 02 8a 5a 23 00 02 86 94 23 00 02 b2 5a 23 00 02 ae 94 23 00 02 d8 5a 23 00 02 d4 94 23 00 02 10 d1 23 00 02 38 d1 23 00 02 61 d1 23 00 02 87 d1 23 00 02 af d1 23 00 02 d5 d1 23 00 02 11 04 23 00 02 39 04 23 00 02 62 04 23 00 02 88 04 23 00 02 b0 04 23 00 02 d6 04 23 00 02 12 05 23 00 02 3a 05 23 00 02 63 05 23 00 02 89 05 23 00 02 b1 05 23 00 02 d7 05 23 00 02 18 aa 23 00 02 14 36 23 00 02 42 aa 23 00 02 3d 36 23 00 02 69 aa 23 00 02 65 36 23 00 02 8f aa 23 00 02 8b 36 23 00 02 b7 aa 23 00 02 b3 36 23 00 02 dd aa 23 00 02 d9 36 23 00 02 15 74 23 00 02 3f 74 23 00 02 66 74 23 00 02 8c 74 23 00 02 b4 74 23 00 02 da 74 23 00 02 16 9f 23 00 02 40 9f 23 00 02 67 9f 23 00 02 8d 9f 23 00 02 b5 9f 23 00 02 db 9f 23 00 02 17 dc 23 00 02 41 dc 23 00 02 68 dc 23 00 02 8e dc 23 00 02 b6 dc 23 00 02 dc dc 23 00 02 1d ff 23 00 02 19 03 23 00 02 47 ff 23 00 02 43 03 23 00 02 6e ff 23 00 02 6a 03 23 00 02 94 ff 23 00 02 90 03 23 00 02 bc ff 23 00 02 b8 03 23 00 02 e2 ff 23 00 02 de 03 23 00 02 1a 35 23 00 02 44 35 23 00 02 6b 35 23 00 02 91 35 23 00 02 b9 35 23 00 02 df 35 23 00 02 1b 45 23 00 02 45 45 23 00 02 6c 45 23 00 02 92 45 23 00 02 ba 45 23 00 02 e0 45 23 00 02 1c 55 23 00 02 46 55 23 00 02 6d 55 23 00 02 93 55 23 00 02 bb 55 23 00 02 e1 55 23 00 02 22 ff 23 00 02 1e 68 23 00 02 4c ff 23 00 02 48 68 23 00 02 73 ff 23 00 02 6f 68 23 00 02 99 ff 23 00 02 95 68 23 00 02 c1 ff 23 00 02 bd 68 23 00 02 e7 ff 23 00 02 e3 68 23 00 02 1f 7e 23 00 02 49 7e 23 00 02 70 7e 23 00 02 96 7e 23 00 02 be 7e 23 00 02 e4 7e 23 00 02 20 97 23 00 02 4a 97 23 00 02 71 97 23 00 02 97 97 23 00 02 bf 97 23 00 02 e5 97 23 00 02 21 b5 23 00 02 4b b5 23 00 02 72 b5 23 00 02 98 b5 23 00 02 c0 b5 23 00 02 e6 b5 23 00 02 25 f0 23 00 02 23 e8 23 00 02 4f f0 23 00 02 4d e8 23 00 02 76 f0 23 00 02 74 e8 23 00 02 9c f0 23 00 02 9a e8 23 00 02 c4 f0 23 00 02 c2 e8 23 00 02 ea f0 23 00 02 e8 e8 23 00 02 24 ff 23 00 02 4e ff 23 00 02 75 ff 23 00 02 9b ff 23 00 02 c3 ff 23 00 02 e9 ff 23 00 02 fe 3d 23 00 02 00 04 23 00 02 fe 23 23 00 02 08 82 23 00 02 0a 00 23 00 02 0b 00 23 00 02 0c 01 23 00 02 16 00 23 00 02 18 02 23 00 02 1b 04 23 00 02 19 04 23 00 02 1c 81 23 00 02 1f 00 23 00 02 20 03 23 00 02 23 04 23 00 02 21 01 23 00 02 54 63 23 00 02 55 54 23 00 02 6e 45 23 00 02 6d 36 23 00 02 fe 3d 23 00 02 55 78 23 00 02 fe 20 23 00 02 26 30 23 00 02 fe 3d 23 00 02 20 71 23 00 02 50 8f 23 00 02 51 8f 23 00 02 fe 00 23 00 02 35 00 05 78 01 11 05 1e 01 29];
            panel-exit-sequence = <0x05000128 0x05000110>;
            phandle = <0x000001a3>;
            display-timings {
                native-mode = <0x0000009b>;
                phandle = <0x000001a4>;
                timing0 {
                    clock-frequency = <0x07de2900>;
                    hactive = <0x00000438>;
                    vactive = <0x00000780>;
                    hfront-porch = <0x0000000f>;
                    hsync-len = <0x00000002>;
                    hback-porch = <0x0000001e>;
                    vfront-porch = <0x0000000f>;
                    vsync-len = <0x00000002>;
                    vback-porch = <0x0000000f>;
                    hsync-active = <0x00000000>;
                    vsync-active = <0x00000000>;
                    de-active = <0x00000000>;
                    pixelclk-active = <0x00000001>;
                    phandle = <0x0000009b>;
                };
            };
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x0000009c>;
                        phandle = <0x00000099>;
                    };
                };
            };
        };
    };
    hdmi@fe0a0000 {
        compatible = "rockchip,rk3568-dw-hdmi";
        reg = <0x00000000 0xfe0a0000 0x00000000 0x00020000>;
        interrupts = <0x00000000 0x0000002d 0x00000004>;
        clocks = <0x0000001f 0x000000e6 0x0000001f 0x000000e7 0x0000001f 0x00000193 0x00000034 0x00000002 0x0000001f 0x000000de>;
        clock-names = "iahb", "isfr", "cec", "ref", "hclk";
        power-domains = <0x00000021 0x00000009>;
        reg-io-width = <0x00000004>;
        rockchip,grf = <0x00000035>;
        #sound-dai-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x0000009d 0x0000009e 0x0000009f>;
        status = "okay";
        rockchip,phy-table = <0x058834d4 0x00008009 0x00000000 0x00000270 0x09d5b340 0x0000800b 0x00000000 0x0000026d 0x0b1069a8 0x0000800b 0x00000000 0x000001ed 0x11b3dc40 0x0000800b 0x00000000 0x000001ad 0x2367b880 0x00008029 0x00000000 0x00000088 0x00000000 0x00000000 0x00000000 0x00000000>;
        phandle = <0x00000127>;
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                phandle = <0x000001a5>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x00000017>;
                    status = "okay";
                    phandle = <0x0000008a>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x000000a0>;
                    status = "disabled";
                    phandle = <0x0000008e>;
                };
            };
        };
    };
    edp@fe0c0000 {
        compatible = "rockchip,rk3568-edp";
        reg = <0x00000000 0xfe0c0000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000012 0x00000004>;
        clocks = <0x00000034 0x00000029 0x0000001f 0x000000ea 0x0000001f 0x000000eb 0x0000001f 0x000000da>;
        clock-names = "dp", "pclk", "spdif", "hclk";
        resets = <0x0000001f 0x00000113 0x0000001f 0x00000112>;
        reset-names = "dp", "apb";
        phys = <0x000000a1>;
        phy-names = "dp";
        power-domains = <0x00000021 0x00000009>;
        status = "okay";
        force-hpd;
        phandle = <0x000001a6>;
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port@0 {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                phandle = <0x000001a7>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x000000a2>;
                    status = "disabled";
                    phandle = <0x00000089>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x00000016>;
                    status = "okay";
                    phandle = <0x0000008d>;
                };
            };
            port@1 {
                reg = <0x00000001>;
                endpoint {
                    remote-endpoint = <0x000000a3>;
                    phandle = <0x00000140>;
                };
            };
        };
    };
    nocp-cpu@fe102000 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x00000000 0xfe102000 0x00000000 0x00000400>;
        phandle = <0x000000a5>;
    };
    nocp-gpu-vpu-rga-venc@fe102400 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x00000000 0xfe102400 0x00000000 0x00000400>;
        phandle = <0x000001a8>;
    };
    nocp-vdec@fe102800 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x00000000 0xfe102800 0x00000000 0x00000400>;
        phandle = <0x000001a9>;
    };
    nocp-vi-usb-peri-pipe@fe102c00 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x00000000 0xfe102c00 0x00000000 0x00000400>;
        phandle = <0x000001aa>;
    };
    nocp-vo@fe103000 {
        compatible = "rockchip,rk3568-nocp";
        reg = <0x00000000 0xfe103000 0x00000000 0x00000400>;
        phandle = <0x000001ab>;
    };
    qos@fe128000 {
        compatible = "syscon";
        reg = <0x00000000 0xfe128000 0x00000000 0x00000020>;
        phandle = <0x0000004c>;
    };
    qos@fe138080 {
        compatible = "syscon";
        reg = <0x00000000 0xfe138080 0x00000000 0x00000020>;
        phandle = <0x0000005b>;
    };
    qos@fe138100 {
        compatible = "syscon";
        reg = <0x00000000 0xfe138100 0x00000000 0x00000020>;
        phandle = <0x0000005c>;
    };
    qos@fe138180 {
        compatible = "syscon";
        reg = <0x00000000 0xfe138180 0x00000000 0x00000020>;
        phandle = <0x0000005d>;
    };
    qos@fe148000 {
        compatible = "syscon";
        reg = <0x00000000 0xfe148000 0x00000000 0x00000020>;
        phandle = <0x0000004d>;
    };
    qos@fe148080 {
        compatible = "syscon";
        reg = <0x00000000 0xfe148080 0x00000000 0x00000020>;
        phandle = <0x0000004e>;
    };
    qos@fe148100 {
        compatible = "syscon";
        reg = <0x00000000 0xfe148100 0x00000000 0x00000020>;
        phandle = <0x0000004f>;
    };
    qos@fe150000 {
        compatible = "syscon";
        reg = <0x00000000 0xfe150000 0x00000000 0x00000020>;
        phandle = <0x00000059>;
    };
    qos@fe158000 {
        compatible = "syscon";
        reg = <0x00000000 0xfe158000 0x00000000 0x00000020>;
        phandle = <0x00000053>;
    };
    qos@fe158100 {
        compatible = "syscon";
        reg = <0x00000000 0xfe158100 0x00000000 0x00000020>;
        phandle = <0x00000054>;
    };
    qos@fe158180 {
        compatible = "syscon";
        reg = <0x00000000 0xfe158180 0x00000000 0x00000020>;
        phandle = <0x00000055>;
    };
    qos@fe158200 {
        compatible = "syscon";
        reg = <0x00000000 0xfe158200 0x00000000 0x00000020>;
        phandle = <0x00000056>;
    };
    qos@fe158280 {
        compatible = "syscon";
        reg = <0x00000000 0xfe158280 0x00000000 0x00000020>;
        phandle = <0x00000057>;
    };
    qos@fe158300 {
        compatible = "syscon";
        reg = <0x00000000 0xfe158300 0x00000000 0x00000020>;
        phandle = <0x00000058>;
    };
    qos@fe180000 {
        compatible = "syscon";
        reg = <0x00000000 0xfe180000 0x00000000 0x00000020>;
        phandle = <0x0000004b>;
    };
    qos@fe190000 {
        compatible = "syscon";
        reg = <0x00000000 0xfe190000 0x00000000 0x00000020>;
        phandle = <0x0000005e>;
    };
    qos@fe190080 {
        compatible = "syscon";
        reg = <0x00000000 0xfe190080 0x00000000 0x00000020>;
        phandle = <0x0000005f>;
    };
    qos@fe190100 {
        compatible = "syscon";
        reg = <0x00000000 0xfe190100 0x00000000 0x00000020>;
        phandle = <0x00000060>;
    };
    qos@fe190200 {
        compatible = "syscon";
        reg = <0x00000000 0xfe190200 0x00000000 0x00000020>;
        phandle = <0x00000061>;
    };
    qos@fe190280 {
        compatible = "syscon";
        reg = <0x00000000 0xfe190280 0x00000000 0x00000020>;
        phandle = <0x00000062>;
    };
    qos@fe190300 {
        compatible = "syscon";
        reg = <0x00000000 0xfe190300 0x00000000 0x00000020>;
        phandle = <0x00000063>;
    };
    qos@fe190380 {
        compatible = "syscon";
        reg = <0x00000000 0xfe190380 0x00000000 0x00000020>;
        phandle = <0x00000064>;
    };
    qos@fe190400 {
        compatible = "syscon";
        reg = <0x00000000 0xfe190400 0x00000000 0x00000020>;
        phandle = <0x00000065>;
    };
    qos@fe198000 {
        compatible = "syscon";
        reg = <0x00000000 0xfe198000 0x00000000 0x00000020>;
        phandle = <0x0000005a>;
    };
    qos@fe1a8000 {
        compatible = "syscon";
        reg = <0x00000000 0xfe1a8000 0x00000000 0x00000020>;
        phandle = <0x00000050>;
    };
    qos@fe1a8080 {
        compatible = "syscon";
        reg = <0x00000000 0xfe1a8080 0x00000000 0x00000020>;
        phandle = <0x00000051>;
    };
    qos@fe1a8100 {
        compatible = "syscon";
        reg = <0x00000000 0xfe1a8100 0x00000000 0x00000020>;
        phandle = <0x00000052>;
    };
    dwmmc@fe000000 {
        compatible = "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc";
        reg = <0x00000000 0xfe000000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x00000064 0x00000004>;
        max-frequency = <0x08f0d180>;
        clocks = <0x0000001f 0x000000c1 0x0000001f 0x000000c2 0x0000001f 0x0000018e 0x0000001f 0x0000018f>;
        clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
        fifo-depth = <0x00000100>;
        resets = <0x0000001f 0x000000eb>;
        reset-names = "reset";
        status = "disabled";
        phandle = <0x000001ac>;
    };
    dfi@fe230000 {
        reg = <0x00000000 0xfe230000 0x00000000 0x00000400>;
        compatible = "rockchip,rk3568-dfi";
        rockchip,pmugrf = <0x00000036>;
        status = "okay";
        phandle = <0x000000a4>;
    };
    dmc {
        compatible = "rockchip,rk3568-dmc";
        interrupts = <0x00000000 0x0000000a 0x00000004>;
        interrupt-names = "complete";
        devfreq-events = <0x000000a4 0x000000a5>;
        clocks = <0x00000002 0x00000003>;
        clock-names = "dmc_clk";
        operating-points-v2 = <0x000000a6>;
        vop-bw-dmc-freq = <0x00000000 0x0000011e 0x0004f1a0 0x0000011f 0x0001869f 0x00080e80>;
        vop-frame-bw-dmc-freq = <0x00000000 0x0000026c 0x0004f1a0 0x0000026d 0x0001869f 0x000be6e0>;
        cpu-bw-dmc-freq = <0x00000000 0x0000015e 0x0004f1a0 0x0000015f 0x00000190 0x00080e80 0x00000191 0x0001869f 0x000be6e0>;
        upthreshold = <0x00000028>;
        downdifferential = <0x00000014>;
        system-status-level = <0x00000001 0x00000004 0x00000008 0x00000008 0x00000002 0x00000001 0x00000010 0x00000004 0x00010000 0x00000004 0x00001000 0x00000008 0x00004000 0x00000008 0x00002000 0x00000008 0x00000c00 0x00000008>;
        auto-min-freq = <0x0004f1a0>;
        auto-freq-en = <0x00000001>;
        #cooling-cells = <0x00000002>;
        status = "okay";
        center-supply = <0x0000006c>;
        phandle = <0x00000013>;
    };
    dmc-fsp {
        compatible = "rockchip,rk3568-dmc-fsp";
        debug_print_level = <0x00000000>;
        ddr3_params = <0x000000a7>;
        ddr4_params = <0x000000a8>;
        lpddr3_params = <0x000000a9>;
        lpddr4_params = <0x000000aa>;
        lpddr4x_params = <0x000000ab>;
        status = "okay";
        phandle = <0x000001ad>;
    };
    dmc-opp-table {
        compatible = "operating-points-v2";
        mbist-vmin = <0x000c96a8 0x000dbba0 0x000e7ef0>;
        nvmem-cells = <0x000000ac 0x00000007 0x00000008>;
        nvmem-cell-names = "leakage", "pvtm", "mbist-vmin";
        rockchip,temp-hysteresis = <0x00001388>;
        rockchip,low-temp = <0x00000000>;
        rockchip,low-temp-adjust-volt = <0x00000000 0x00000618 0x000124f8>;
        rockchip,leakage-voltage-sel = <0x00000001 0x00000050 0x00000000 0x00000051 0x000000fe 0x00000001>;
        rockchip,pvtm-voltage-sel = <0x00000000 0x00014820 0x00000000 0x00014821 0x000186a0 0x00000001>;
        rockchip,pvtm-ch = <0x00000000 0x00000005>;
        phandle = <0x000000a6>;
        opp-1560000000 {
            opp-hz = <0x00000000 0x5cfbb600>;
            opp-microvolt = <0x000dbba0>;
            opp-microvolt-L0 = <0x000dbba0>;
            opp-microvolt-L1 = <0x000cf850>;
        };
    };
    dmcdbg {
        compatible = "rockchip,rk3568-dmcdbg";
        status = "disabled";
        phandle = <0x000001ae>;
    };
    pcie@fe260000 {
        compatible = "rockchip,rk3568-pcie", "snps,dw-pcie";
        #address-cells = <0x00000003>;
        #size-cells = <0x00000002>;
        bus-range = <0x00000000 0x0000000f>;
        clocks = <0x0000001f 0x00000081 0x0000001f 0x00000082 0x0000001f 0x00000083 0x0000001f 0x00000084 0x0000001f 0x00000085>;
        clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux";
        device_type = "pci";
        interrupts = <0x00000000 0x0000004b 0x00000004 0x00000000 0x0000004a 0x00000004 0x00000000 0x00000049 0x00000004 0x00000000 0x00000048 0x00000004 0x00000000 0x00000047 0x00000004>;
        interrupt-names = "sys", "pmc", "msg", "legacy", "err";
        #interrupt-cells = <0x00000001>;
        interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
        interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000001 0x000000ad 0x00000000 0x00000000 0x00000000 0x00000000 0x00000002 0x000000ad 0x00000001 0x00000000 0x00000000 0x00000000 0x00000003 0x000000ad 0x00000002 0x00000000 0x00000000 0x00000000 0x00000004 0x000000ad 0x00000003>;
        linux,pci-domain = <0x00000000>;
        num-ib-windows = <0x00000006>;
        num-viewport = <0x00000008>;
        num-ob-windows = <0x00000002>;
        max-link-speed = <0x00000002>;
        msi-map = <0x00000000 0x000000ae 0x00000000 0x00001000>;
        num-lanes = <0x00000001>;
        phys = <0x00000023 0x00000002>;
        phy-names = "pcie-phy";
        power-domains = <0x00000021 0x0000000f>;
        ranges = <0x00000800 0x00000000 0xf4000000 0x00000000 0xf4000000 0x00000000 0x00100000 0x81000000 0x00000000 0xf4100000 0x00000000 0xf4100000 0x00000000 0x00100000 0x82000000 0x00000000 0xf4200000 0x00000000 0xf4200000 0x00000000 0x01e00000 0xc3000000 0x00000003 0x00000000 0x00000003 0x00000000 0x00000000 0x40000000>;
        reg = <0x00000003 0xc0000000 0x00000000 0x00400000 0x00000000 0xfe260000 0x00000000 0x00010000>;
        reg-names = "pcie-dbi", "pcie-apb";
        resets = <0x0000001f 0x000000a1>;
        reset-names = "pipe";
        status = "disabled";
        phandle = <0x000001af>;
        legacy-interrupt-controller {
            interrupt-controller;
            #address-cells = <0x00000000>;
            #interrupt-cells = <0x00000001>;
            interrupt-parent = <0x00000001>;
            interrupts = <0x00000000 0x00000048 0x00000001>;
            phandle = <0x000000ad>;
        };
    };
    pcie@fe270000 {
        compatible = "rockchip,rk3568-pcie", "snps,dw-pcie";
        #address-cells = <0x00000003>;
        #size-cells = <0x00000002>;
        bus-range = <0x00000010 0x0000001f>;
        clocks = <0x0000001f 0x00000088 0x0000001f 0x00000089 0x0000001f 0x0000008a 0x0000001f 0x0000008b 0x0000001f 0x0000008c>;
        clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux";
        device_type = "pci";
        interrupts = <0x00000000 0x000000a0 0x00000004 0x00000000 0x0000009f 0x00000004 0x00000000 0x0000009e 0x00000004 0x00000000 0x0000009d 0x00000004 0x00000000 0x0000009c 0x00000004>;
        interrupt-names = "sys", "pmc", "msg", "legacy", "err";
        #interrupt-cells = <0x00000001>;
        interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
        interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000001 0x000000af 0x00000000 0x00000000 0x00000000 0x00000000 0x00000002 0x000000af 0x00000001 0x00000000 0x00000000 0x00000000 0x00000003 0x000000af 0x00000002 0x00000000 0x00000000 0x00000000 0x00000004 0x000000af 0x00000003>;
        linux,pci-domain = <0x00000001>;
        num-ib-windows = <0x00000006>;
        num-ob-windows = <0x00000002>;
        num-viewport = <0x00000008>;
        max-link-speed = <0x00000003>;
        msi-map = <0x00001000 0x000000ae 0x00001000 0x00001000>;
        num-lanes = <0x00000001>;
        phys = <0x000000b0>;
        phy-names = "pcie-phy";
        power-domains = <0x00000021 0x0000000f>;
        ranges = <0x00000800 0x00000000 0xf2000000 0x00000000 0xf2000000 0x00000000 0x00100000 0x81000000 0x00000000 0xf2100000 0x00000000 0xf2100000 0x00000000 0x00100000 0x82000000 0x00000000 0xf2200000 0x00000000 0xf2200000 0x00000000 0x01e00000 0xc3000000 0x00000003 0x40000000 0x00000003 0x40000000 0x00000000 0x40000000>;
        reg = <0x00000003 0xc0400000 0x00000000 0x00400000 0x00000000 0xfe270000 0x00000000 0x00010000>;
        reg-names = "pcie-dbi", "pcie-apb";
        resets = <0x0000001f 0x000000b1>;
        reset-names = "pipe";
        status = "disabled";
        phandle = <0x000001b0>;
        legacy-interrupt-controller {
            interrupt-controller;
            #address-cells = <0x00000000>;
            #interrupt-cells = <0x00000001>;
            interrupt-parent = <0x00000001>;
            interrupts = <0x00000000 0x0000009d 0x00000001>;
            phandle = <0x000000af>;
        };
    };
    pcie@fe280000 {
        compatible = "rockchip,rk3568-pcie", "snps,dw-pcie";
        #address-cells = <0x00000003>;
        #size-cells = <0x00000002>;
        bus-range = <0x00000020 0x0000002f>;
        clocks = <0x0000001f 0x0000008f 0x0000001f 0x00000090 0x0000001f 0x00000091 0x0000001f 0x00000092 0x0000001f 0x00000093>;
        clock-names = "aclk_mst", "aclk_slv", "aclk_dbi", "pclk", "aux";
        device_type = "pci";
        interrupts = <0x00000000 0x000000a5 0x00000004 0x00000000 0x000000a4 0x00000004 0x00000000 0x000000a3 0x00000004 0x00000000 0x000000a2 0x00000004 0x00000000 0x000000a1 0x00000004>;
        interrupt-names = "sys", "pmc", "msg", "legacy", "err";
        #interrupt-cells = <0x00000001>;
        interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
        interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000001 0x000000b1 0x00000000 0x00000000 0x00000000 0x00000000 0x00000002 0x000000b1 0x00000001 0x00000000 0x00000000 0x00000000 0x00000003 0x000000b1 0x00000002 0x00000000 0x00000000 0x00000000 0x00000004 0x000000b1 0x00000003>;
        linux,pci-domain = <0x00000002>;
        num-ib-windows = <0x00000006>;
        num-viewport = <0x00000008>;
        num-ob-windows = <0x00000002>;
        max-link-speed = <0x00000003>;
        msi-map = <0x00002000 0x000000ae 0x00002000 0x00001000>;
        num-lanes = <0x00000002>;
        phys = <0x000000b0>;
        phy-names = "pcie-phy";
        power-domains = <0x00000021 0x0000000f>;
        ranges = <0x00000800 0x00000000 0xf0000000 0x00000000 0xf0000000 0x00000000 0x00100000 0x81000000 0x00000000 0xf0100000 0x00000000 0xf0100000 0x00000000 0x00100000 0x82000000 0x00000000 0xf0200000 0x00000000 0xf0200000 0x00000000 0x01e00000 0xc3000000 0x00000003 0x80000000 0x00000003 0x80000000 0x00000000 0x40000000>;
        reg = <0x00000003 0xc0800000 0x00000000 0x00400000 0x00000000 0xfe280000 0x00000000 0x00010000>;
        reg-names = "pcie-dbi", "pcie-apb";
        resets = <0x0000001f 0x000000c1>;
        reset-names = "pipe";
        status = "disabled";
        phandle = <0x000001b1>;
        legacy-interrupt-controller {
            interrupt-controller;
            #address-cells = <0x00000000>;
            #interrupt-cells = <0x00000001>;
            interrupt-parent = <0x00000001>;
            interrupts = <0x00000000 0x000000a2 0x00000001>;
            phandle = <0x000000b1>;
        };
    };
    ethernet@fe2a0000 {
        local-mac-address = [3e e6 60 23 a0 6f];
        compatible = "rockchip,rk3568-gmac", "snps,dwmac-4.20a";
        reg = <0x00000000 0xfe2a0000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x0000001b 0x00000004 0x00000000 0x00000018 0x00000004>;
        interrupt-names = "macirq", "eth_wake_irq";
        rockchip,grf = <0x00000035>;
        clocks = <0x0000001f 0x00000182 0x0000001f 0x00000185 0x0000001f 0x00000185 0x0000001f 0x000000b8 0x0000001f 0x000000b4 0x0000001f 0x000000b5 0x0000001f 0x00000185 0x0000001f 0x000000b9 0x0000001f 0x000000ac>;
        clock-names = "stmmaceth", "mac_clk_rx", "mac_clk_tx", "clk_mac_refout", "aclk_mac", "pclk_mac", "clk_mac_speed", "ptp_ref", "pclk_xpcs";
        resets = <0x0000001f 0x000000d7>;
        reset-names = "stmmaceth";
        snps,mixed-burst;
        snps,tso;
        snps,axi-config = <0x000000b2>;
        snps,mtl-rx-config = <0x000000b3>;
        snps,mtl-tx-config = <0x000000b4>;
        status = "disabled";
        phandle = <0x000001b2>;
        mdio {
            compatible = "snps,dwmac-mdio";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            phandle = <0x000001b3>;
        };
        stmmac-axi-config {
            snps,wr_osr_lmt = <0x00000004>;
            snps,rd_osr_lmt = <0x00000008>;
            snps,blen = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000010 0x00000008 0x00000004>;
            phandle = <0x000000b2>;
        };
        rx-queues-config {
            snps,rx-queues-to-use = <0x00000001>;
            phandle = <0x000000b3>;
            queue0 {
            };
        };
        tx-queues-config {
            snps,tx-queues-to-use = <0x00000001>;
            phandle = <0x000000b4>;
            queue0 {
            };
        };
    };
    dwmmc@fe2b0000 {
        compatible = "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc";
        reg = <0x00000000 0xfe2b0000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x00000062 0x00000004>;
        max-frequency = <0x08f0d180>;
        clocks = <0x0000001f 0x000000b0 0x0000001f 0x000000b1 0x0000001f 0x0000018a 0x0000001f 0x0000018b>;
        clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
        fifo-depth = <0x00000100>;
        resets = <0x0000001f 0x000000d4>;
        reset-names = "reset";
        status = "disabled";
        supports-sd;
        bus-width = <0x00000004>;
        cap-mmc-highspeed;
        cap-sd-highspeed;
        disable-wp;
        sd-uhs-sdr104;
        vmmc-supply = <0x0000002f>;
        vqmmc-supply = <0x0000002e>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000b5 0x000000b6 0x000000b7 0x000000b8>;
        phandle = <0x000001b4>;
    };
    dwmmc@fe2c0000 {
        compatible = "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc";
        reg = <0x00000000 0xfe2c0000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x00000063 0x00000004>;
        max-frequency = <0x0bebc200>;
        clocks = <0x0000001f 0x000000b2 0x0000001f 0x000000b3 0x0000001f 0x0000018c 0x0000001f 0x0000018d>;
        clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
        fifo-depth = <0x00000100>;
        resets = <0x0000001f 0x000000d6>;
        reset-names = "reset";
        status = "okay";
        supports-sdio;
        bus-width = <0x00000004>;
        disable-wp;
        cap-sd-highspeed;
        cap-mmc-highspeed;
        cap-sdio-irq;
        keep-power-in-suspend;
        mmc-pwrseq = <0x000000b9>;
        non-removable;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000ba 0x000000bb 0x000000bc>;
        sd-uhs-sdr104;
        phandle = <0x000001b5>;
    };
    sfc@fe300000 {
        compatible = "rockchip,sfc";
        reg = <0x00000000 0xfe300000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x00000065 0x00000004>;
        clocks = <0x0000001f 0x00000078 0x0000001f 0x00000076>;
        clock-names = "clk_sfc", "hclk_sfc";
        assigned-clocks = <0x0000001f 0x00000078>;
        assigned-clock-rates = <0x05f5e100>;
        status = "okay";
        phandle = <0x000001b6>;
    };
    sdhci@fe310000 {
        compatible = "rockchip,dwcmshc-sdhci", "snps,dwcmshc-sdhci";
        reg = <0x00000000 0xfe310000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000013 0x00000004>;
        assigned-clocks = <0x0000001f 0x0000007b 0x0000001f 0x0000007d 0x0000001f 0x0000007c>;
        assigned-clock-rates = <0x0bebc200 0x016e3600 0x0bebc200>;
        clocks = <0x0000001f 0x0000007c 0x0000001f 0x0000007a 0x0000001f 0x00000079 0x0000001f 0x0000007b 0x0000001f 0x0000007d>;
        clock-names = "core", "bus", "axi", "block", "timer";
        status = "okay";
        bus-width = <0x00000008>;
        supports-emmc;
        non-removable;
        max-frequency = <0x0bebc200>;
        phandle = <0x000001b7>;
    };
    nandc@fe330000 {
        compatible = "rockchip,rk-nandc-v9";
        reg = <0x00000000 0xfe330000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x00000046 0x00000004>;
        nandc_id = <0x00000000>;
        clocks = <0x0000001f 0x00000075 0x0000001f 0x00000074>;
        clock-names = "clk_nandc", "hclk_nandc";
        status = "okay";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        phandle = <0x000001b8>;
        nand@0 {
            reg = <0x00000000>;
            nand-bus-width = <0x00000008>;
            nand-ecc-mode = "hw";
            nand-ecc-strength = <0x00000010>;
            nand-ecc-step-size = <0x00000400>;
        };
    };
    crypto@fe380000 {
        compatible = "rockchip,rk3568-crypto";
        reg = <0x00000000 0xfe380000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        clocks = <0x0000001f 0x0000006a 0x0000001f 0x0000006b 0x0000001f 0x0000006c 0x0000001f 0x0000006d>;
        clock-names = "aclk", "hclk", "sclk", "apb_pclk";
        assigned-clocks = <0x0000001f 0x0000006c>;
        assigned-clock-rates = <0x0bebc200>;
        resets = <0x0000001f 0x00000069>;
        reset-names = "crypto-rst";
        status = "disabled";
        phandle = <0x000001b9>;
    };
    rng@fe388000 {
        compatible = "rockchip,cryptov2-rng";
        reg = <0x00000000 0xfe388000 0x00000000 0x00002000>;
        clocks = <0x0000001f 0x00000070 0x0000001f 0x0000006f>;
        clock-names = "clk_trng", "hclk_trng";
        resets = <0x0000001f 0x0000006d>;
        reset-names = "reset";
        status = "okay";
        phandle = <0x000001ba>;
    };
    otp@fe38c000 {
        compatible = "rockchip,rk3568-otp";
        reg = <0x00000000 0xfe38c000 0x00000000 0x00004000>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        clocks = <0x0000001f 0x00000073 0x0000001f 0x00000072 0x0000001f 0x00000071 0x0000001f 0x00000181>;
        clock-names = "usr", "sbpi", "apb", "phy";
        resets = <0x0000001f 0x000001cf>;
        reset-names = "otp_phy";
        phandle = <0x000001bb>;
        cpu-code@2 {
            reg = <0x00000002 0x00000002>;
            phandle = <0x0000000f>;
        };
        cpu-version@8 {
            reg = <0x00000008 0x00000001>;
            bits = <0x00000003 0x00000003>;
            phandle = <0x0000000e>;
        };
        mbist-vmin@9 {
            reg = <0x00000009 0x00000001>;
            bits = <0x00000000 0x00000004>;
            phandle = <0x00000008>;
        };
        id@a {
            reg = <0x0000000a 0x00000010>;
            phandle = <0x0000000d>;
        };
        cpu-leakage@1a {
            reg = <0x0000001a 0x00000001>;
            phandle = <0x00000006>;
        };
        log-leakage@1b {
            reg = <0x0000001b 0x00000001>;
            phandle = <0x000000ac>;
        };
        npu-leakage@1c {
            reg = <0x0000001c 0x00000001>;
            phandle = <0x0000006a>;
        };
        gpu-leakage@1d {
            reg = <0x0000001d 0x00000001>;
            phandle = <0x0000006e>;
        };
        core-pvtm@2a {
            reg = <0x0000002a 0x00000002>;
            phandle = <0x00000007>;
        };
    };
    i2s@fe400000 {
        compatible = "rockchip,rk3568-i2s-tdm";
        reg = <0x00000000 0xfe400000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000034 0x00000004>;
        clocks = <0x0000001f 0x0000003f 0x0000001f 0x00000043 0x0000001f 0x00000039>;
        clock-names = "mclk_tx", "mclk_rx", "hclk";
        dmas = <0x000000bd 0x00000000>;
        dma-names = "tx";
        resets = <0x0000001f 0x00000050 0x0000001f 0x00000051>;
        reset-names = "tx-m", "rx-m";
        rockchip,cru = <0x0000001f>;
        rockchip,grf = <0x00000035>;
        rockchip,playback-only;
        #sound-dai-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000126>;
    };
    i2s@fe410000 {
        compatible = "rockchip,rk3568-i2s-tdm";
        reg = <0x00000000 0xfe410000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000035 0x00000004>;
        clocks = <0x0000001f 0x00000047 0x0000001f 0x0000004b 0x0000001f 0x0000003a>;
        clock-names = "mclk_tx", "mclk_rx", "hclk";
        dmas = <0x000000bd 0x00000002 0x000000bd 0x00000003>;
        dma-names = "tx", "rx";
        resets = <0x0000001f 0x00000052 0x0000001f 0x00000053>;
        reset-names = "tx-m", "rx-m";
        rockchip,cru = <0x0000001f>;
        rockchip,grf = <0x00000035>;
        #sound-dai-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000be 0x000000bf 0x000000c0 0x000000c1>;
        status = "okay";
        rockchip,clk-trcm = <0x00000001>;
        phandle = <0x0000012a>;
    };
    i2s@fe420000 {
        compatible = "rockchip,rk3568-i2s-tdm";
        reg = <0x00000000 0xfe420000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000036 0x00000004>;
        clocks = <0x0000001f 0x0000004f 0x0000001f 0x0000004f 0x0000001f 0x0000003b>;
        clock-names = "mclk_tx", "mclk_rx", "hclk";
        dmas = <0x000000bd 0x00000004 0x000000bd 0x00000005>;
        dma-names = "tx", "rx";
        rockchip,cru = <0x0000001f>;
        rockchip,grf = <0x00000035>;
        rockchip,clk-trcm = <0x00000001>;
        #sound-dai-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000c2 0x000000c3 0x000000c4 0x000000c5>;
        status = "okay";
        rockchip,bclk-fs = <0x00000020>;
        phandle = <0x0000013c>;
    };
    i2s@fe430000 {
        compatible = "rockchip,rk3568-i2s-tdm";
        reg = <0x00000000 0xfe430000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000037 0x00000004>;
        clocks = <0x0000001f 0x00000053 0x0000001f 0x00000057 0x0000001f 0x0000003c>;
        clock-names = "mclk_tx", "mclk_rx", "hclk";
        dmas = <0x000000bd 0x00000006 0x000000bd 0x00000007>;
        dma-names = "tx", "rx";
        resets = <0x0000001f 0x00000055 0x0000001f 0x00000056>;
        reset-names = "tx-m", "rx-m";
        rockchip,cru = <0x0000001f>;
        rockchip,grf = <0x00000035>;
        rockchip,clk-trcm = <0x00000001>;
        #sound-dai-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000c6 0x000000c7 0x000000c8 0x000000c9>;
        status = "disabled";
        phandle = <0x00000121>;
    };
    pdm@fe440000 {
        compatible = "rockchip,rk3568-pdm";
        reg = <0x00000000 0xfe440000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x0000005a 0x0000001f 0x00000059>;
        clock-names = "pdm_clk", "pdm_hclk";
        dmas = <0x000000bd 0x00000009>;
        dma-names = "rx";
        pinctrl-names = "default";
        pinctrl-0 = <0x000000ca 0x000000cb 0x000000cc 0x000000cd 0x000000ce 0x000000cf>;
        #sound-dai-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x00000128>;
    };
    vad@fe450000 {
        compatible = "rockchip,rk3568-vad";
        reg = <0x00000000 0xfe450000 0x00000000 0x00010000>;
        reg-names = "vad";
        clocks = <0x0000001f 0x0000005b>;
        clock-names = "hclk";
        interrupts = <0x00000000 0x00000089 0x00000004>;
        rockchip,audio-src = <0x00000000>;
        rockchip,det-channel = <0x00000000>;
        rockchip,mode = <0x00000000>;
        #sound-dai-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x000001bc>;
    };
    spdif@fe460000 {
        compatible = "rockchip,rk3568-spdif";
        reg = <0x00000000 0xfe460000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000066 0x00000004>;
        dmas = <0x000000bd 0x00000001>;
        dma-names = "tx";
        clock-names = "mclk", "hclk";
        clocks = <0x0000001f 0x0000005f 0x0000001f 0x0000005c>;
        #sound-dai-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000d0>;
        status = "disabled";
        phandle = <0x0000012c>;
    };
    audpwm@fe470000 {
        compatible = "rockchip,rk3568-audio-pwm", "rockchip,audio-pwm-v1";
        reg = <0x00000000 0xfe470000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x00000063 0x0000001f 0x00000060>;
        clock-names = "clk", "hclk";
        dmas = <0x000000bd 0x00000008>;
        dma-names = "tx";
        #sound-dai-cells = <0x00000000>;
        rockchip,sample-width-bits = <0x0000000b>;
        rockchip,interpolat-points = <0x00000001>;
        status = "disabled";
        phandle = <0x000001bd>;
    };
    codec-digital@fe478000 {
        compatible = "rockchip,rk3568-codec-digital", "rockchip,codec-digital-v1";
        reg = <0x00000000 0xfe478000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x00000067 0x0000001f 0x00000066 0x0000001f 0x00000065 0x0000001f 0x00000064>;
        clock-names = "adc", "dac", "i2c", "pclk";
        pinctrl-names = "default";
        pinctrl-0 = <0x000000d1>;
        resets = <0x0000001f 0x0000005f>;
        reset-names = "reset";
        rockchip,grf = <0x00000035>;
        #sound-dai-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x00000122>;
    };
    dmac@fe530000 {
        compatible = "arm,pl330", "arm,primecell";
        reg = <0x00000000 0xfe530000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x0000000e 0x00000004 0x00000000 0x0000000d 0x00000004>;
        clocks = <0x0000001f 0x0000010d>;
        clock-names = "apb_pclk";
        #dma-cells = <0x00000001>;
        arm,pl330-periph-burst;
        phandle = <0x00000045>;
    };
    dmac@fe550000 {
        compatible = "arm,pl330", "arm,primecell";
        reg = <0x00000000 0xfe550000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x00000010 0x00000004 0x00000000 0x0000000f 0x00000004>;
        clocks = <0x0000001f 0x0000010d>;
        clock-names = "apb_pclk";
        #dma-cells = <0x00000001>;
        arm,pl330-periph-burst;
        phandle = <0x000000bd>;
    };
    rkscr@fe560000 {
        compatible = "rockchip-scr";
        reg = <0x00000000 0xfe560000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000061 0x00000004>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000d2>;
        clocks = <0x0000001f 0x00000114>;
        clock-names = "g_pclk_sim_card";
        status = "disabled";
        phandle = <0x000001be>;
    };
    can@fe570000 {
        compatible = "rockchip,canfd-1.0";
        reg = <0x00000000 0xfe570000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000001 0x00000004>;
        clocks = <0x0000001f 0x00000141 0x0000001f 0x00000140>;
        clock-names = "baudclk", "apb_pclk";
        resets = <0x0000001f 0x00000155 0x0000001f 0x00000154>;
        reset-names = "can", "can-apb";
        tx-fifo-depth = <0x00000001>;
        rx-fifo-depth = <0x00000006>;
        status = "disabled";
        assigned-clocks = <0x0000001f 0x00000141>;
        assigned-clock-rates = <0x08f0d180>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000d3>;
        phandle = <0x000001bf>;
    };
    can@fe580000 {
        compatible = "rockchip,canfd-1.0";
        reg = <0x00000000 0xfe580000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000002 0x00000004>;
        clocks = <0x0000001f 0x00000143 0x0000001f 0x00000142>;
        clock-names = "baudclk", "apb_pclk";
        resets = <0x0000001f 0x00000157 0x0000001f 0x00000156>;
        reset-names = "can", "can-apb";
        tx-fifo-depth = <0x00000001>;
        rx-fifo-depth = <0x00000006>;
        status = "disabled";
        assigned-clocks = <0x0000001f 0x00000143>;
        assigned-clock-rates = <0x08f0d180>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000d4>;
        phandle = <0x000001c0>;
    };
    can@fe590000 {
        compatible = "rockchip,canfd-1.0";
        reg = <0x00000000 0xfe590000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000003 0x00000004>;
        clocks = <0x0000001f 0x00000145 0x0000001f 0x00000144>;
        clock-names = "baudclk", "apb_pclk";
        resets = <0x0000001f 0x00000159 0x0000001f 0x00000158>;
        reset-names = "can", "can-apb";
        tx-fifo-depth = <0x00000001>;
        rx-fifo-depth = <0x00000006>;
        status = "disabled";
        assigned-clocks = <0x0000001f 0x00000145>;
        assigned-clock-rates = <0x08f0d180>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000d5>;
        phandle = <0x000001c1>;
    };
    i2c@fe5a0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x00000000 0xfe5a0000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x00000148 0x0000001f 0x00000147>;
        clock-names = "i2c", "pclk";
        interrupts = <0x00000000 0x0000002f 0x00000004>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000d6>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x000001c2>;
    };
    i2c@fe5b0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x00000000 0xfe5b0000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x0000014a 0x0000001f 0x00000149>;
        clock-names = "i2c", "pclk";
        interrupts = <0x00000000 0x00000030 0x00000004>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000d7>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x000001c3>;
    };
    i2c@fe5c0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x00000000 0xfe5c0000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x0000014c 0x0000001f 0x0000014b>;
        clock-names = "i2c", "pclk";
        interrupts = <0x00000000 0x00000031 0x00000004>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000d8>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x000001c4>;
        lt6911uxc@2b {
            status = "okay";
            reg = <0x0000002b>;
            compatible = "lontium,lt6911uxc";
            clocks = <0x000000d9>;
            clock-names = "xvclk";
            interrupt-parent = <0x000000da>;
            interrupts = <0x00000010 0x00000008>;
            power-gpios = <0x0000003a 0x0000001d 0x00000000>;
            reset-gpios = <0x000000da 0x0000001a 0x00000001>;
            plugin-det-gpios = <0x0000003a 0x0000001e 0x00000001>;
            hpd-ctl-gpios = <0x00000042 0x0000001b 0x00000001>;
            rockchip,camera-module-index = <0x00000000>;
            rockchip,camera-module-facing = "back";
            rockchip,camera-module-name = "LT6911UXC";
            rockchip,camera-module-lens-name = "NC";
            phandle = <0x000001c5>;
            port {
                endpoint {
                    remote-endpoint = <0x000000db>;
                    data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
                    phandle = <0x0000010d>;
                };
            };
        };
    };
    i2c@fe5d0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x00000000 0xfe5d0000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x0000014e 0x0000001f 0x0000014d>;
        clock-names = "i2c", "pclk";
        interrupts = <0x00000000 0x00000032 0x00000004>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000dc>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x000001c6>;
        gs_mxc6655xa@15 {
            status = "okay";
            compatible = "gs_mxc6655xa";
            pinctrl-names = "default";
            pinctrl-0 = <0x000000dd>;
            reg = <0x00000015>;
            irq-gpio = <0x00000042 0x0000001f 0x00000008>;
            irq_enable = <0x00000000>;
            poll_delay_ms = <0x0000001e>;
            type = <0x00000002>;
            power-off-in-suspend = <0x00000001>;
            layout = <0x00000001>;
            phandle = <0x000001c7>;
        };
    };
    i2c@fe5e0000 {
        compatible = "rockchip,rk3399-i2c";
        reg = <0x00000000 0xfe5e0000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x00000150 0x0000001f 0x0000014f>;
        clock-names = "i2c", "pclk";
        interrupts = <0x00000000 0x00000033 0x00000004>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000de>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x000001c8>;
        mxc6655xa@15 {
            status = "okay";
            compatible = "gs_mxc6655xa";
            pinctrl-names = "default";
            pinctrl-0 = <0x000000dd>;
            reg = <0x00000015>;
            irq-gpio = <0x00000042 0x00000011 0x00000008>;
            irq_enable = <0x00000000>;
            poll_delay_ms = <0x0000001e>;
            type = <0x00000002>;
            power-off-in-suspend = <0x00000001>;
            layout = <0x00000001>;
            phandle = <0x000001c9>;
        };
    };
    timer@fe5f0000 {
        compatible = "rockchip,rk3568-timer", "rockchip,rk3288-timer";
        reg = <0x00000000 0xfe5f0000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000006d 0x00000004>;
        clocks = <0x0000001f 0x0000016c 0x0000001f 0x0000016d>;
        clock-names = "pclk", "timer";
        phandle = <0x000001ca>;
    };
    watchdog@fe600000 {
        compatible = "snps,dw-wdt";
        reg = <0x00000000 0xfe600000 0x00000000 0x00000100>;
        clocks = <0x0000001f 0x00000116 0x0000001f 0x00000115>;
        clock-names = "tclk", "pclk";
        interrupts = <0x00000000 0x00000095 0x00000004>;
        status = "okay";
        phandle = <0x000001cb>;
    };
    spi@fe610000 {
        compatible = "rockchip,rk3066-spi";
        reg = <0x00000000 0xfe610000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000067 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clocks = <0x0000001f 0x00000152 0x0000001f 0x00000151>;
        clock-names = "spiclk", "apb_pclk";
        dmas = <0x00000045 0x00000014 0x00000045 0x00000015>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "high_speed";
        pinctrl-0 = <0x000000df 0x000000e0 0x000000e1>;
        pinctrl-1 = <0x000000df 0x000000e0 0x000000e2>;
        status = "disabled";
        phandle = <0x000001cc>;
    };
    spi@fe620000 {
        compatible = "rockchip,rk3066-spi";
        reg = <0x00000000 0xfe620000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000068 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clocks = <0x0000001f 0x00000154 0x0000001f 0x00000153>;
        clock-names = "spiclk", "apb_pclk";
        dmas = <0x00000045 0x00000016 0x00000045 0x00000017>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "high_speed";
        pinctrl-0 = <0x000000e3 0x000000e4 0x000000e5>;
        pinctrl-1 = <0x000000e3 0x000000e4 0x000000e6>;
        status = "disabled";
        phandle = <0x000001cd>;
    };
    spi@fe630000 {
        compatible = "rockchip,rk3066-spi";
        reg = <0x00000000 0xfe630000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000069 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clocks = <0x0000001f 0x00000156 0x0000001f 0x00000155>;
        clock-names = "spiclk", "apb_pclk";
        dmas = <0x00000045 0x00000018 0x00000045 0x00000019>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "high_speed";
        pinctrl-0 = <0x000000e7 0x000000e8 0x000000e9>;
        pinctrl-1 = <0x000000e7 0x000000e8 0x000000ea>;
        status = "disabled";
        phandle = <0x000001ce>;
    };
    spi@fe640000 {
        compatible = "rockchip,rk3066-spi";
        reg = <0x00000000 0xfe640000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000006a 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clocks = <0x0000001f 0x00000158 0x0000001f 0x00000157>;
        clock-names = "spiclk", "apb_pclk";
        dmas = <0x00000045 0x0000001a 0x00000045 0x0000001b>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "high_speed";
        pinctrl-0 = <0x000000eb 0x000000ec 0x000000ed>;
        pinctrl-1 = <0x000000eb 0x000000ec 0x000000ee>;
        status = "disabled";
        phandle = <0x000001cf>;
    };
    serial@fe650000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfe650000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000075 0x00000004>;
        clocks = <0x0000001f 0x0000011f 0x0000001f 0x0000011c>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x00000002 0x00000045 0x00000003>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000ef 0x000000f0>;
        status = "okay";
        phandle = <0x000001d0>;
    };
    serial@fe660000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfe660000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000076 0x00000004>;
        clocks = <0x0000001f 0x00000123 0x0000001f 0x00000120>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x00000004 0x00000045 0x00000005>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000f1>;
        status = "disabled";
        phandle = <0x000001d1>;
    };
    serial@fe670000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfe670000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000077 0x00000004>;
        clocks = <0x0000001f 0x00000127 0x0000001f 0x00000124>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x00000006 0x00000045 0x00000007>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000f2>;
        status = "disabled";
        phandle = <0x000001d2>;
    };
    serial@fe680000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfe680000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000078 0x00000004>;
        clocks = <0x0000001f 0x0000012b 0x0000001f 0x00000128>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x00000008 0x00000045 0x00000009>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000f3>;
        status = "disabled";
        phandle = <0x000001d3>;
    };
    serial@fe690000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfe690000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000079 0x00000004>;
        clocks = <0x0000001f 0x0000012f 0x0000001f 0x0000012c>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x0000000a 0x00000045 0x0000000b>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000f4>;
        status = "disabled";
        phandle = <0x000001d4>;
    };
    serial@fe6a0000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfe6a0000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x0000007a 0x00000004>;
        clocks = <0x0000001f 0x00000133 0x0000001f 0x00000130>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x0000000c 0x00000045 0x0000000d>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000f5>;
        status = "disabled";
        phandle = <0x000001d5>;
    };
    serial@fe6b0000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfe6b0000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x0000007b 0x00000004>;
        clocks = <0x0000001f 0x00000137 0x0000001f 0x00000134>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x0000000e 0x00000045 0x0000000f>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000f6>;
        status = "disabled";
        phandle = <0x000001d6>;
    };
    serial@fe6c0000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfe6c0000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x0000007c 0x00000004>;
        clocks = <0x0000001f 0x0000013b 0x0000001f 0x00000138>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x00000010 0x00000045 0x00000011>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000f7>;
        status = "disabled";
        phandle = <0x000001d7>;
    };
    serial@fe6d0000 {
        compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
        reg = <0x00000000 0xfe6d0000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x0000007d 0x00000004>;
        clocks = <0x0000001f 0x0000013f 0x0000001f 0x0000013c>;
        clock-names = "baudclk", "apb_pclk";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x00000045 0x00000012 0x00000045 0x00000013>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000f8>;
        status = "disabled";
        phandle = <0x000001d8>;
    };
    pwm@fe6e0000 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe6e0000 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x000000f9>;
        clocks = <0x0000001f 0x0000015a 0x0000001f 0x00000159>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x000001d9>;
    };
    pwm@fe6e0010 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe6e0010 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x000000fa>;
        clocks = <0x0000001f 0x0000015a 0x0000001f 0x00000159>;
        clock-names = "pwm", "pclk";
        status = "okay";
        phandle = <0x00000124>;
    };
    pwm@fe6e0020 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe6e0020 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x000000fb>;
        clocks = <0x0000001f 0x0000015a 0x0000001f 0x00000159>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x000001da>;
    };
    pwm@fe6e0030 {
        compatible = "rockchip,remotectl-pwm";
        reg = <0x00000000 0xfe6e0030 0x00000000 0x00000010>;
        interrupts = <0x00000000 0x00000053 0x00000004 0x00000000 0x00000057 0x00000004>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000fc>;
        clocks = <0x0000001f 0x0000015a 0x0000001f 0x00000159>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        remote_pwm_id = <0x00000003>;
        handle_cpu_id = <0x00000001>;
        remote_support_psci = <0x00000000>;
        phandle = <0x000001db>;
        ir_key1 {
            rockchip,usercode = <0x00004040>;
            rockchip,key_table = <0x000000f2 0x000000e8 0x000000ba 0x0000009e 0x000000f4 0x00000067 0x000000f1 0x0000006c 0x000000ef 0x00000069 0x000000ee 0x0000006a 0x000000bd 0x00000066 0x000000ea 0x00000073 0x000000e3 0x00000072 0x000000e2 0x000000d9 0x000000b2 0x00000074 0x000000bc 0x00000071 0x000000ec 0x0000008b 0x000000bf 0x00000190 0x000000e0 0x00000191 0x000000e1 0x00000192 0x000000e9 0x000000b7 0x000000e6 0x000000f8 0x000000e8 0x000000b9 0x000000e7 0x000000ba 0x000000f0 0x00000184 0x000000be 0x00000175>;
        };
        ir_key2 {
            rockchip,usercode = <0x0000ff00>;
            rockchip,key_table = <0x000000f9 0x00000066 0x000000bf 0x0000009e 0x000000fb 0x0000008b 0x000000aa 0x000000e8 0x000000b9 0x00000067 0x000000e9 0x0000006c 0x000000b8 0x00000069 0x000000ea 0x0000006a 0x000000eb 0x00000072 0x000000ef 0x00000073 0x000000f7 0x00000071 0x000000e7 0x00000074 0x000000fc 0x00000074 0x000000a9 0x00000072 0x000000a8 0x00000072 0x000000e0 0x00000072 0x000000a5 0x00000072 0x000000ab 0x000000b7 0x000000b7 0x00000184 0x000000e8 0x00000184 0x000000f8 0x000000b8 0x000000af 0x000000b9 0x000000ed 0x00000072 0x000000ee 0x000000ba 0x000000b3 0x00000072 0x000000f1 0x00000072 0x000000f2 0x00000072 0x000000f3 0x000000d9 0x000000b4 0x00000072 0x000000be 0x000000d9>;
        };
        ir_key3 {
            rockchip,usercode = <0x00001dcc>;
            rockchip,key_table = <0x000000ee 0x000000e8 0x000000f0 0x0000009e 0x000000f8 0x00000067 0x000000bb 0x0000006c 0x000000ef 0x00000069 0x000000ed 0x0000006a 0x000000fc 0x00000066 0x000000f1 0x00000073 0x000000fd 0x00000072 0x000000b7 0x000000d9 0x000000ff 0x00000074 0x000000f3 0x00000071 0x000000bf 0x0000008b 0x000000f9 0x00000191 0x000000f5 0x00000192 0x000000b3 0x00000184 0x000000be 0x00000002 0x000000ba 0x00000003 0x000000b2 0x00000004 0x000000bd 0x00000005 0x000000f9 0x00000006 0x000000b1 0x00000007 0x000000fc 0x00000008 0x000000f8 0x00000009 0x000000b0 0x0000000a 0x000000b6 0x0000000b 0x000000b5 0x0000000e>;
        };
    };
    pwm@fe6f0000 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe6f0000 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x000000fd>;
        clocks = <0x0000001f 0x0000015d 0x0000001f 0x0000015c>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x000001dc>;
    };
    pwm@fe6f0010 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe6f0010 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x000000fe>;
        clocks = <0x0000001f 0x0000015d 0x0000001f 0x0000015c>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x000001dd>;
    };
    pwm@fe6f0020 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe6f0020 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x000000ff>;
        clocks = <0x0000001f 0x0000015d 0x0000001f 0x0000015c>;
        clock-names = "pwm", "pclk";
        status = "okay";
        phandle = <0x00000123>;
    };
    pwm@fe6f0030 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe6f0030 0x00000000 0x00000010>;
        interrupts = <0x00000000 0x00000054 0x00000004 0x00000000 0x00000058 0x00000004>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x00000100>;
        clocks = <0x0000001f 0x0000015d 0x0000001f 0x0000015c>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x000001de>;
    };
    pwm@fe700000 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe700000 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x00000101>;
        clocks = <0x0000001f 0x00000160 0x0000001f 0x0000015f>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x000001df>;
    };
    pwm@fe700010 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe700010 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x00000102>;
        clocks = <0x0000001f 0x00000160 0x0000001f 0x0000015f>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x000001e0>;
    };
    pwm@fe700020 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe700020 0x00000000 0x00000010>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x00000103>;
        clocks = <0x0000001f 0x00000160 0x0000001f 0x0000015f>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x000001e1>;
    };
    pwm@fe700030 {
        compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
        reg = <0x00000000 0xfe700030 0x00000000 0x00000010>;
        interrupts = <0x00000000 0x00000055 0x00000004 0x00000000 0x00000059 0x00000004>;
        #pwm-cells = <0x00000003>;
        pinctrl-names = "active";
        pinctrl-0 = <0x00000104>;
        clocks = <0x0000001f 0x00000160 0x0000001f 0x0000015f>;
        clock-names = "pwm", "pclk";
        status = "disabled";
        phandle = <0x000001e2>;
    };
    tsadc@fe710000 {
        compatible = "rockchip,rk3568-tsadc";
        reg = <0x00000000 0xfe710000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000073 0x00000004>;
        rockchip,grf = <0x00000035>;
        clocks = <0x0000001f 0x00000111 0x0000001f 0x0000010f>;
        clock-names = "tsadc", "apb_pclk";
        assigned-clocks = <0x0000001f 0x00000110 0x0000001f 0x00000111>;
        assigned-clock-rates = <0x01036640 0x000aae60>;
        resets = <0x0000001f 0x00000182 0x0000001f 0x00000181 0x0000001f 0x000001d7>;
        reset-names = "tsadc", "tsadc-apb", "tsadc-phy";
        #thermal-sensor-cells = <0x00000001>;
        rockchip,hw-tshut-temp = <0x0001d4c0>;
        rockchip,hw-tshut-mode = <0x00000000>;
        rockchip,hw-tshut-polarity = <0x00000000>;
        pinctrl-names = "gpio", "otpout";
        pinctrl-0 = <0x00000105>;
        pinctrl-1 = <0x00000106>;
        status = "okay";
        phandle = <0x0000001b>;
    };
    saradc@fe720000 {
        compatible = "rockchip,rk3568-saradc", "rockchip,rk3399-saradc";
        reg = <0x00000000 0xfe720000 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x0000005d 0x00000004>;
        #io-channel-cells = <0x00000001>;
        clocks = <0x0000001f 0x00000113 0x0000001f 0x00000112>;
        clock-names = "saradc", "apb_pclk";
        resets = <0x0000001f 0x00000180>;
        reset-names = "saradc-apb";
        status = "okay";
        vref-supply = <0x00000107>;
        phandle = <0x00000043>;
    };
    mailbox@fe780000 {
        compatible = "rockchip,rk3568-mailbox", "rockchip,rk3368-mailbox";
        reg = <0x00000000 0xfe780000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000b7 0x00000004 0x00000000 0x000000b8 0x00000004 0x00000000 0x000000b9 0x00000004 0x00000000 0x000000ba 0x00000004>;
        clocks = <0x0000001f 0x0000011b>;
        clock-names = "pclk_mailbox";
        #mbox-cells = <0x00000001>;
        status = "disabled";
        phandle = <0x000001e3>;
    };
    phy@fe820000 {
        compatible = "rockchip,rk3568-naneng-combphy";
        reg = <0x00000000 0xfe820000 0x00000000 0x00000100>;
        #phy-cells = <0x00000001>;
        clocks = <0x00000034 0x0000001f 0x0000001f 0x0000017c 0x0000001f 0x0000007f>;
        clock-names = "refclk", "apbclk", "pipe_clk";
        assigned-clocks = <0x00000034 0x0000001f>;
        assigned-clock-rates = <0x05f5e100>;
        resets = <0x0000001f 0x000001c4 0x0000001f 0x000001c5>;
        reset-names = "combphy-apb", "combphy";
        rockchip,pipe-grf = <0x00000108>;
        rockchip,pipe-phy-grf = <0x00000109>;
        status = "okay";
        phandle = <0x00000020>;
    };
    phy@fe830000 {
        compatible = "rockchip,rk3568-naneng-combphy";
        reg = <0x00000000 0xfe830000 0x00000000 0x00000100>;
        #phy-cells = <0x00000001>;
        clocks = <0x00000034 0x00000022 0x0000001f 0x0000017d 0x0000001f 0x0000007f>;
        clock-names = "refclk", "apbclk", "pipe_clk";
        assigned-clocks = <0x00000034 0x00000022>;
        assigned-clock-rates = <0x05f5e100>;
        resets = <0x0000001f 0x000001c6 0x0000001f 0x000001c7>;
        reset-names = "combphy-apb", "combphy";
        rockchip,pipe-grf = <0x00000108>;
        rockchip,pipe-phy-grf = <0x0000010a>;
        status = "okay";
        phandle = <0x00000022>;
    };
    phy@fe840000 {
        compatible = "rockchip,rk3568-naneng-combphy";
        reg = <0x00000000 0xfe840000 0x00000000 0x00000100>;
        #phy-cells = <0x00000001>;
        clocks = <0x00000034 0x00000025 0x0000001f 0x0000017e 0x0000001f 0x0000007f>;
        clock-names = "refclk", "apbclk", "pipe_clk";
        assigned-clocks = <0x00000034 0x00000025>;
        assigned-clock-rates = <0x05f5e100>;
        resets = <0x0000001f 0x000001c8 0x0000001f 0x000001c9>;
        reset-names = "combphy-apb", "combphy";
        rockchip,pipe-grf = <0x00000108>;
        rockchip,pipe-phy-grf = <0x0000010b>;
        status = "okay";
        phandle = <0x00000023>;
    };
    video-phy@fe850000 {
        compatible = "rockchip,rk3568-video-phy";
        reg = <0x00000000 0xfe850000 0x00000000 0x00010000 0x00000000 0xfe060000 0x00000000 0x00010000>;
        clocks = <0x00000034 0x00000017 0x0000001f 0x0000017a 0x0000001f 0x000000e8>;
        clock-names = "ref", "pclk_phy", "pclk_host";
        #clock-cells = <0x00000000>;
        resets = <0x0000001f 0x000001bb>;
        reset-names = "rst";
        power-domains = <0x00000021 0x00000009>;
        #phy-cells = <0x00000000>;
        status = "okay";
        phandle = <0x00000031>;
    };
    video-phy@fe860000 {
        compatible = "rockchip,rk3568-video-phy";
        reg = <0x00000000 0xfe860000 0x00000000 0x00010000 0x00000000 0xfe070000 0x00000000 0x00010000>;
        clocks = <0x00000034 0x00000019 0x0000001f 0x0000017b 0x0000001f 0x000000e9>;
        clock-names = "ref", "pclk_phy", "pclk_host";
        #clock-cells = <0x00000000>;
        resets = <0x0000001f 0x000001bc>;
        reset-names = "rst";
        power-domains = <0x00000021 0x00000009>;
        #phy-cells = <0x00000000>;
        status = "disabled";
        phandle = <0x00000097>;
    };
    csi2-dphy-hw@fe870000 {
        compatible = "rockchip,rk3568-csi2-dphy-hw";
        reg = <0x00000000 0xfe870000 0x00000000 0x00001000>;
        clocks = <0x0000001f 0x00000179>;
        clock-names = "pclk";
        rockchip,grf = <0x00000035>;
        status = "disabled";
        phandle = <0x0000010c>;
    };
    csi2-dphy0 {
        compatible = "rockchip,rk3568-csi2-dphy";
        rockchip,hw = <0x0000010c>;
        status = "disabled";
        phandle = <0x000001e4>;
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port@0 {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x0000010d>;
                    data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
                    phandle = <0x000000db>;
                };
            };
            port@1 {
                reg = <0x00000001>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x0000010e>;
                    data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
                    phandle = <0x0000007a>;
                };
            };
        };
    };
    csi2-dphy1 {
        compatible = "rockchip,rk3568-csi2-dphy";
        rockchip,hw = <0x0000010c>;
        status = "disabled";
        phandle = <0x000001e5>;
    };
    csi2-dphy2 {
        compatible = "rockchip,rk3568-csi2-dphy";
        rockchip,hw = <0x0000010c>;
        status = "disabled";
        phandle = <0x000001e6>;
    };
    usb2-phy@fe8a0000 {
        compatible = "rockchip,rk3568-usb2phy";
        reg = <0x00000000 0xfe8a0000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000087 0x00000004>;
        clocks = <0x00000034 0x00000013>;
        clock-names = "phyclk";
        #clock-cells = <0x00000000>;
        assigned-clocks = <0x0000001f 0x0000000b>;
        assigned-clock-parents = <0x0000010f>;
        clock-output-names = "usb480m_phy";
        rockchip,usbgrf = <0x00000110>;
        status = "okay";
        extcon = <0x00000025 0x00000026>;
        extcon_num = <0x00000002>;
        phandle = <0x0000010f>;
        host-port {
            #phy-cells = <0x00000000>;
            status = "okay";
            phy-supply = <0x00000111>;
            phandle = <0x00000027>;
        };
        otg-port {
            #phy-cells = <0x00000000>;
            status = "okay";
            phandle = <0x00000024>;
        };
    };
    usb2-phy@fe8b0000 {
        compatible = "rockchip,rk3568-usb2phy";
        reg = <0x00000000 0xfe8b0000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000088 0x00000004>;
        clocks = <0x00000034 0x00000015>;
        clock-names = "phyclk";
        #clock-cells = <0x00000000>;
        rockchip,usbgrf = <0x00000112>;
        status = "okay";
        phandle = <0x00000028>;
        host-port {
            #phy-cells = <0x00000000>;
            status = "okay";
            phy-supply = <0x00000113>;
            phandle = <0x0000002a>;
        };
        otg-port {
            #phy-cells = <0x00000000>;
            status = "okay";
            phy-supply = <0x00000113>;
            phandle = <0x00000029>;
        };
    };
    phy@fe8c0000 {
        compatible = "rockchip,rk3568-pcie3-phy";
        reg = <0x00000000 0xfe8c0000 0x00000000 0x00020000>;
        #phy-cells = <0x00000000>;
        clocks = <0x00000034 0x00000026 0x00000034 0x00000027 0x0000001f 0x00000177>;
        clock-names = "refclk_m", "refclk_n", "pclk";
        resets = <0x0000001f 0x000001be>;
        reset-names = "phy";
        rockchip,phy-grf = <0x00000114>;
        status = "disabled";
        phandle = <0x000000b0>;
    };
    pinctrl {
        compatible = "rockchip,rk3568-pinctrl";
        rockchip,grf = <0x00000035>;
        rockchip,pmu = <0x00000036>;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        phandle = <0x00000115>;
        gpio@fdd60000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfdd60000 0x00000000 0x00000100>;
            interrupts = <0x00000000 0x00000021 0x00000004>;
            clocks = <0x00000034 0x0000002e 0x00000034 0x0000000c>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000115 0x00000000 0x00000000 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x0000003a>;
        };
        gpio@fe740000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfe740000 0x00000000 0x00000100>;
            interrupts = <0x00000000 0x00000022 0x00000004>;
            clocks = <0x0000001f 0x00000163 0x0000001f 0x00000164>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000115 0x00000000 0x00000020 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x000001e7>;
        };
        gpio@fe750000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfe750000 0x00000000 0x00000100>;
            interrupts = <0x00000000 0x00000023 0x00000004>;
            clocks = <0x0000001f 0x00000165 0x0000001f 0x00000166>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000115 0x00000000 0x00000040 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x00000131>;
        };
        gpio@fe760000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfe760000 0x00000000 0x00000100>;
            interrupts = <0x00000000 0x00000024 0x00000004>;
            clocks = <0x0000001f 0x00000167 0x0000001f 0x00000168>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000115 0x00000000 0x00000060 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x00000042>;
        };
        gpio@fe770000 {
            compatible = "rockchip,gpio-bank";
            reg = <0x00000000 0xfe770000 0x00000000 0x00000100>;
            interrupts = <0x00000000 0x00000025 0x00000004>;
            clocks = <0x0000001f 0x00000169 0x0000001f 0x0000016a>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            gpio-ranges = <0x00000115 0x00000000 0x00000080 0x00000020>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            phandle = <0x000000da>;
        };
        pcfg-pull-up {
            bias-pull-up;
            phandle = <0x00000118>;
        };
        pcfg-pull-down {
            bias-pull-down;
            phandle = <0x0000011f>;
        };
        pcfg-pull-none {
            bias-disable;
            phandle = <0x00000116>;
        };
        pcfg-pull-none-drv-level-1 {
            bias-disable;
            drive-strength = <0x00000001>;
            phandle = <0x0000011a>;
        };
        pcfg-pull-none-drv-level-2 {
            bias-disable;
            drive-strength = <0x00000002>;
            phandle = <0x00000119>;
        };
        pcfg-pull-none-drv-level-3 {
            bias-disable;
            drive-strength = <0x00000003>;
            phandle = <0x0000011c>;
        };
        pcfg-pull-up-drv-level-1 {
            bias-pull-up;
            drive-strength = <0x00000001>;
            phandle = <0x0000011e>;
        };
        pcfg-pull-up-drv-level-2 {
            bias-pull-up;
            drive-strength = <0x00000002>;
            phandle = <0x00000117>;
        };
        pcfg-pull-none-smt {
            bias-disable;
            input-schmitt-enable;
            phandle = <0x0000011b>;
        };
        pcfg-output-low-pull-down {
            output-low;
            bias-pull-down;
            phandle = <0x0000011d>;
        };
        acodec {
            acodec-pins {
                rockchip,pins = <0x00000001 0x00000009 0x00000005 0x00000116 0x00000001 0x00000001 0x00000005 0x00000116 0x00000001 0x00000000 0x00000005 0x00000116 0x00000001 0x00000007 0x00000005 0x00000116 0x00000001 0x00000008 0x00000005 0x00000116 0x00000001 0x00000003 0x00000005 0x00000116 0x00000001 0x00000005 0x00000005 0x00000116>;
                phandle = <0x000000d1>;
            };
        };
        can0 {
            can0m1-pins {
                rockchip,pins = <0x00000002 0x00000002 0x00000004 0x00000116 0x00000002 0x00000001 0x00000004 0x00000116>;
                phandle = <0x000000d3>;
            };
        };
        can1 {
            can1m1-pins {
                rockchip,pins = <0x00000004 0x00000012 0x00000003 0x00000116 0x00000004 0x00000013 0x00000003 0x00000116>;
                phandle = <0x000000d4>;
            };
        };
        can2 {
            can2m1-pins {
                rockchip,pins = <0x00000002 0x00000009 0x00000004 0x00000116 0x00000002 0x0000000a 0x00000004 0x00000116>;
                phandle = <0x000000d5>;
            };
        };
        clk32k {
            clk32k-out0 {
                rockchip,pins = <0x00000000 0x00000008 0x00000002 0x00000116>;
                phandle = <0x0000001e>;
            };
        };
        ebc {
            ebc-pins {
                rockchip,pins = <0x00000004 0x00000010 0x00000002 0x00000116 0x00000004 0x0000000b 0x00000002 0x00000116 0x00000004 0x0000000c 0x00000002 0x00000116 0x00000004 0x00000006 0x00000002 0x00000116 0x00000004 0x00000011 0x00000002 0x00000116 0x00000003 0x00000016 0x00000002 0x00000116 0x00000003 0x00000017 0x00000002 0x00000116 0x00000003 0x00000018 0x00000002 0x00000116 0x00000003 0x00000019 0x00000002 0x00000116 0x00000003 0x0000001a 0x00000002 0x00000116 0x00000003 0x0000001b 0x00000002 0x00000116 0x00000003 0x0000001c 0x00000002 0x00000116 0x00000003 0x0000001d 0x00000002 0x00000116 0x00000003 0x0000001e 0x00000002 0x00000116 0x00000003 0x0000001f 0x00000002 0x00000116 0x00000004 0x00000000 0x00000002 0x00000116 0x00000004 0x00000001 0x00000002 0x00000116 0x00000004 0x00000002 0x00000002 0x00000116 0x00000004 0x00000003 0x00000002 0x00000116 0x00000004 0x00000004 0x00000002 0x00000116 0x00000004 0x00000005 0x00000002 0x00000116 0x00000004 0x0000000e 0x00000002 0x00000116 0x00000004 0x0000000f 0x00000002 0x00000116>;
                phandle = <0x00000071>;
            };
        };
        hdmitx {
            hdmitxm0-cec {
                rockchip,pins = <0x00000004 0x00000019 0x00000001 0x00000116>;
                phandle = <0x0000009f>;
            };
            hdmitx-scl {
                rockchip,pins = <0x00000004 0x00000017 0x00000001 0x00000116>;
                phandle = <0x0000009d>;
            };
            hdmitx-sda {
                rockchip,pins = <0x00000004 0x00000018 0x00000001 0x00000116>;
                phandle = <0x0000009e>;
            };
            hdmitx-scl-gpio {
                rockchip,pins = <0x00000004 0x00000017 0x00000000 0x00000116>;
                phandle = <0x000001e8>;
            };
        };
        i2c0 {
            i2c0-xfer {
                rockchip,pins = <0x00000000 0x00000009 0x00000001 0x0000011b 0x00000000 0x0000000a 0x00000001 0x0000011b>;
                phandle = <0x00000037>;
            };
        };
        i2c1 {
            i2c1-xfer {
                rockchip,pins = <0x00000000 0x0000000b 0x00000001 0x0000011b 0x00000000 0x0000000c 0x00000001 0x0000011b>;
                phandle = <0x000000d6>;
            };
        };
        i2c2 {
            i2c2m0-xfer {
                rockchip,pins = <0x00000000 0x0000000d 0x00000001 0x0000011b 0x00000000 0x0000000e 0x00000001 0x0000011b>;
                phandle = <0x000000d7>;
            };
        };
        i2c3 {
            i2c3m0-xfer {
                rockchip,pins = <0x00000001 0x00000001 0x00000001 0x0000011b 0x00000001 0x00000000 0x00000001 0x0000011b>;
                phandle = <0x000000d8>;
            };
        };
        i2c4 {
            i2c4m0-xfer {
                rockchip,pins = <0x00000004 0x0000000b 0x00000001 0x0000011b 0x00000004 0x0000000a 0x00000001 0x0000011b>;
                phandle = <0x000000dc>;
            };
        };
        i2c5 {
            i2c5m0-xfer {
                rockchip,pins = <0x00000003 0x0000000b 0x00000004 0x0000011b 0x00000003 0x0000000c 0x00000004 0x0000011b>;
                phandle = <0x000000de>;
            };
        };
        i2s1 {
            i2s1m0-lrcktx {
                rockchip,pins = <0x00000001 0x00000005 0x00000001 0x00000116>;
                phandle = <0x000000bf>;
            };
            i2s1m0-mclk {
                rockchip,pins = <0x00000001 0x00000002 0x00000001 0x00000116>;
                phandle = <0x00000044>;
            };
            i2s1m0-sclktx {
                rockchip,pins = <0x00000001 0x00000003 0x00000001 0x00000116>;
                phandle = <0x000000be>;
            };
            i2s1m0-sdi0 {
                rockchip,pins = <0x00000001 0x0000000b 0x00000001 0x00000116>;
                phandle = <0x000000c0>;
            };
            i2s1m0-sdo0 {
                rockchip,pins = <0x00000001 0x00000007 0x00000001 0x00000116>;
                phandle = <0x000000c1>;
            };
        };
        i2s2 {
            i2s2m0-lrcktx {
                rockchip,pins = <0x00000002 0x00000013 0x00000001 0x00000116>;
                phandle = <0x000000c3>;
            };
            i2s2m0-sclktx {
                rockchip,pins = <0x00000002 0x00000012 0x00000001 0x00000116>;
                phandle = <0x000000c2>;
            };
            i2s2m0-sdi {
                rockchip,pins = <0x00000002 0x00000015 0x00000001 0x00000116>;
                phandle = <0x000000c4>;
            };
            i2s2m0-sdo {
                rockchip,pins = <0x00000002 0x00000014 0x00000001 0x00000116>;
                phandle = <0x000000c5>;
            };
        };
        i2s3 {
            i2s3m0-lrck {
                rockchip,pins = <0x00000003 0x00000004 0x00000004 0x00000116>;
                phandle = <0x000000c7>;
            };
            i2s3m0-sclk {
                rockchip,pins = <0x00000003 0x00000003 0x00000004 0x00000116>;
                phandle = <0x000000c6>;
            };
            i2s3m0-sdi {
                rockchip,pins = <0x00000003 0x00000006 0x00000004 0x00000116>;
                phandle = <0x000000c8>;
            };
            i2s3m0-sdo {
                rockchip,pins = <0x00000003 0x00000005 0x00000004 0x00000116>;
                phandle = <0x000000c9>;
            };
        };
        lcdc {
            lcdc-ctl {
                rockchip,pins = <0x00000003 0x00000000 0x00000001 0x0000011c 0x00000002 0x00000018 0x00000001 0x00000116 0x00000002 0x00000019 0x00000001 0x00000116 0x00000002 0x0000001a 0x00000001 0x00000116 0x00000002 0x0000001b 0x00000001 0x00000116 0x00000002 0x0000001c 0x00000001 0x00000116 0x00000002 0x0000001d 0x00000001 0x00000116 0x00000002 0x0000001e 0x00000001 0x00000116 0x00000002 0x0000001f 0x00000001 0x00000116 0x00000003 0x00000001 0x00000001 0x00000116 0x00000003 0x00000002 0x00000001 0x00000116 0x00000003 0x00000003 0x00000001 0x00000116 0x00000003 0x00000004 0x00000001 0x00000116 0x00000003 0x00000005 0x00000001 0x00000116 0x00000003 0x00000006 0x00000001 0x00000116 0x00000003 0x00000007 0x00000001 0x00000116 0x00000003 0x00000008 0x00000001 0x00000116 0x00000003 0x00000009 0x00000001 0x00000116 0x00000003 0x0000000a 0x00000001 0x00000116 0x00000003 0x0000000b 0x00000001 0x00000116 0x00000003 0x0000000c 0x00000001 0x00000116 0x00000003 0x0000000d 0x00000001 0x00000116 0x00000003 0x0000000e 0x00000001 0x00000116 0x00000003 0x0000000f 0x00000001 0x00000116 0x00000003 0x00000010 0x00000001 0x00000116 0x00000003 0x00000013 0x00000001 0x00000116 0x00000003 0x00000011 0x00000001 0x00000116 0x00000003 0x00000012 0x00000001 0x00000116>;
                phandle = <0x00000033>;
            };
        };
        pdm {
            pdmm0-clk {
                rockchip,pins = <0x00000001 0x00000006 0x00000003 0x00000116>;
                phandle = <0x000000ca>;
            };
            pdmm0-clk1 {
                rockchip,pins = <0x00000001 0x00000004 0x00000003 0x00000116>;
                phandle = <0x000000cb>;
            };
            pdmm0-sdi0 {
                rockchip,pins = <0x00000001 0x0000000b 0x00000002 0x00000116>;
                phandle = <0x000000cc>;
            };
            pdmm0-sdi1 {
                rockchip,pins = <0x00000001 0x0000000a 0x00000003 0x00000116>;
                phandle = <0x000000cd>;
            };
            pdmm0-sdi2 {
                rockchip,pins = <0x00000001 0x00000009 0x00000003 0x00000116>;
                phandle = <0x000000ce>;
            };
            pdmm0-sdi3 {
                rockchip,pins = <0x00000001 0x00000008 0x00000003 0x00000116>;
                phandle = <0x000000cf>;
            };
        };
        pmic {
            pmic_int {
                rockchip,pins = <0x00000000 0x00000003 0x00000000 0x00000118>;
                phandle = <0x0000003c>;
            };
            soc_slppin_gpio {
                rockchip,pins = <0x00000000 0x00000002 0x00000000 0x0000011d>;
                phandle = <0x0000003f>;
            };
            soc_slppin_slp {
                rockchip,pins = <0x00000000 0x00000002 0x00000001 0x00000118>;
                phandle = <0x0000003d>;
            };
            soc_slppin_rst {
                rockchip,pins = <0x00000000 0x00000002 0x00000002 0x00000116>;
                phandle = <0x000001e9>;
            };
        };
        pwm0 {
            pwm0m0-pins {
                rockchip,pins = <0x00000000 0x0000000f 0x00000001 0x00000116>;
                phandle = <0x00000047>;
            };
        };
        pwm1 {
            pwm1m0-pins {
                rockchip,pins = <0x00000000 0x00000010 0x00000001 0x00000116>;
                phandle = <0x00000048>;
            };
        };
        pwm2 {
            pwm2m0-pins {
                rockchip,pins = <0x00000000 0x00000011 0x00000001 0x00000116>;
                phandle = <0x00000049>;
            };
        };
        pwm3 {
            pwm3-pins {
                rockchip,pins = <0x00000000 0x00000012 0x00000001 0x00000116>;
                phandle = <0x0000004a>;
            };
        };
        pwm4 {
            pwm4-pins {
                rockchip,pins = <0x00000000 0x00000013 0x00000001 0x00000116>;
                phandle = <0x000000f9>;
            };
        };
        pwm5 {
            pwm5-pins {
                rockchip,pins = <0x00000000 0x00000014 0x00000001 0x00000116>;
                phandle = <0x000000fa>;
            };
        };
        pwm6 {
            pwm6-pins {
                rockchip,pins = <0x00000000 0x00000015 0x00000001 0x00000116>;
                phandle = <0x000000fb>;
            };
        };
        pwm7 {
            pwm7-pins {
                rockchip,pins = <0x00000000 0x00000016 0x00000001 0x00000116>;
                phandle = <0x000000fc>;
            };
        };
        pwm8 {
            pwm8m0-pins {
                rockchip,pins = <0x00000003 0x00000009 0x00000005 0x00000116>;
                phandle = <0x000000fd>;
            };
        };
        pwm9 {
            pwm9m0-pins {
                rockchip,pins = <0x00000003 0x0000000a 0x00000005 0x00000116>;
                phandle = <0x000000fe>;
            };
        };
        pwm10 {
            pwm10m0-pins {
                rockchip,pins = <0x00000003 0x0000000d 0x00000005 0x00000116>;
                phandle = <0x000000ff>;
            };
        };
        pwm11 {
            pwm11m0-pins {
                rockchip,pins = <0x00000003 0x0000000e 0x00000005 0x00000116>;
                phandle = <0x00000100>;
            };
        };
        pwm12 {
            pwm12m0-pins {
                rockchip,pins = <0x00000003 0x0000000f 0x00000002 0x00000116>;
                phandle = <0x00000101>;
            };
        };
        pwm13 {
            pwm13m0-pins {
                rockchip,pins = <0x00000003 0x00000010 0x00000002 0x00000116>;
                phandle = <0x00000102>;
            };
        };
        pwm14 {
            pwm14m0-pins {
                rockchip,pins = <0x00000003 0x00000014 0x00000001 0x00000116>;
                phandle = <0x00000103>;
            };
        };
        pwm15 {
            pwm15m0-pins {
                rockchip,pins = <0x00000003 0x00000015 0x00000001 0x00000116>;
                phandle = <0x00000104>;
            };
        };
        scr {
            scr-pins {
                rockchip,pins = <0x00000001 0x00000002 0x00000003 0x00000116 0x00000001 0x00000007 0x00000003 0x00000118 0x00000001 0x00000003 0x00000003 0x00000118 0x00000001 0x00000005 0x00000003 0x00000116>;
                phandle = <0x000000d2>;
            };
        };
        sdmmc0 {
            sdmmc0-bus4 {
                rockchip,pins = <0x00000001 0x0000001d 0x00000001 0x00000117 0x00000001 0x0000001e 0x00000001 0x00000117 0x00000001 0x0000001f 0x00000001 0x00000117 0x00000002 0x00000000 0x00000001 0x00000117>;
                phandle = <0x000000b5>;
            };
            sdmmc0-clk {
                rockchip,pins = <0x00000002 0x00000002 0x00000001 0x00000117>;
                phandle = <0x000000b6>;
            };
            sdmmc0-cmd {
                rockchip,pins = <0x00000002 0x00000001 0x00000001 0x00000117>;
                phandle = <0x000000b7>;
            };
            sdmmc0-det {
                rockchip,pins = <0x00000000 0x00000004 0x00000001 0x00000118>;
                phandle = <0x000000b8>;
            };
        };
        sdmmc1 {
            sdmmc1-bus4 {
                rockchip,pins = <0x00000002 0x00000003 0x00000001 0x00000117 0x00000002 0x00000004 0x00000001 0x00000117 0x00000002 0x00000005 0x00000001 0x00000117 0x00000002 0x00000006 0x00000001 0x00000117>;
                phandle = <0x000000ba>;
            };
            sdmmc1-clk {
                rockchip,pins = <0x00000002 0x00000008 0x00000001 0x00000117>;
                phandle = <0x000000bc>;
            };
            sdmmc1-cmd {
                rockchip,pins = <0x00000002 0x00000007 0x00000001 0x00000117>;
                phandle = <0x000000bb>;
            };
        };
        spdif {
            spdifm0-tx {
                rockchip,pins = <0x00000001 0x00000004 0x00000004 0x00000116>;
                phandle = <0x000000d0>;
            };
        };
        spi0 {
            spi0m0-pins {
                rockchip,pins = <0x00000000 0x0000000d 0x00000002 0x00000116 0x00000000 0x00000015 0x00000002 0x00000116 0x00000000 0x0000000e 0x00000002 0x00000116>;
                phandle = <0x000000e1>;
            };
            spi0m0-cs0 {
                rockchip,pins = <0x00000000 0x00000016 0x00000002 0x00000116>;
                phandle = <0x000000df>;
            };
            spi0m0-cs1 {
                rockchip,pins = <0x00000000 0x00000014 0x00000002 0x00000116>;
                phandle = <0x000000e0>;
            };
        };
        spi1 {
            spi1m0-pins {
                rockchip,pins = <0x00000002 0x0000000d 0x00000003 0x00000116 0x00000002 0x0000000e 0x00000003 0x00000116 0x00000002 0x0000000f 0x00000004 0x00000116>;
                phandle = <0x000000e5>;
            };
            spi1m0-cs0 {
                rockchip,pins = <0x00000002 0x00000010 0x00000004 0x00000116>;
                phandle = <0x000000e3>;
            };
            spi1m0-cs1 {
                rockchip,pins = <0x00000002 0x00000016 0x00000003 0x00000116>;
                phandle = <0x000000e4>;
            };
        };
        spi2 {
            spi2m0-pins {
                rockchip,pins = <0x00000002 0x00000011 0x00000004 0x00000116 0x00000002 0x00000012 0x00000004 0x00000116 0x00000002 0x00000013 0x00000004 0x00000116>;
                phandle = <0x000000e9>;
            };
            spi2m0-cs0 {
                rockchip,pins = <0x00000002 0x00000014 0x00000004 0x00000116>;
                phandle = <0x000000e7>;
            };
            spi2m0-cs1 {
                rockchip,pins = <0x00000002 0x00000015 0x00000004 0x00000116>;
                phandle = <0x000000e8>;
            };
        };
        spi3 {
            spi3m0-pins {
                rockchip,pins = <0x00000004 0x0000000b 0x00000004 0x00000116 0x00000004 0x00000008 0x00000004 0x00000116 0x00000004 0x0000000a 0x00000004 0x00000116>;
                phandle = <0x000000ed>;
            };
            spi3m0-cs0 {
                rockchip,pins = <0x00000004 0x00000006 0x00000004 0x00000116>;
                phandle = <0x000000eb>;
            };
            spi3m0-cs1 {
                rockchip,pins = <0x00000004 0x00000007 0x00000004 0x00000116>;
                phandle = <0x000000ec>;
            };
        };
        tsadc {
            tsadc-shutorg {
                rockchip,pins = <0x00000000 0x00000001 0x00000002 0x00000116>;
                phandle = <0x00000106>;
            };
        };
        uart0 {
            uart0-xfer {
                rockchip,pins = <0x00000000 0x00000010 0x00000003 0x00000118 0x00000000 0x00000011 0x00000003 0x00000118>;
                phandle = <0x00000046>;
            };
        };
        uart1 {
            uart1m0-xfer {
                rockchip,pins = <0x00000002 0x0000000b 0x00000002 0x00000118 0x00000002 0x0000000c 0x00000002 0x00000118>;
                phandle = <0x000000ef>;
            };
            uart1m0-ctsn {
                rockchip,pins = <0x00000002 0x0000000e 0x00000002 0x00000116>;
                phandle = <0x000000f0>;
            };
            uart1m0-rtsn {
                rockchip,pins = <0x00000002 0x0000000d 0x00000002 0x00000116>;
                phandle = <0x00000137>;
            };
        };
        uart2 {
            uart2m0-xfer {
                rockchip,pins = <0x00000000 0x00000018 0x00000001 0x00000118 0x00000000 0x00000019 0x00000001 0x00000118>;
                phandle = <0x000000f1>;
            };
        };
        uart3 {
            uart3m0-xfer {
                rockchip,pins = <0x00000001 0x00000000 0x00000002 0x00000118 0x00000001 0x00000001 0x00000002 0x00000118>;
                phandle = <0x000000f2>;
            };
        };
        uart4 {
            uart4m0-xfer {
                rockchip,pins = <0x00000001 0x00000004 0x00000002 0x00000118 0x00000001 0x00000006 0x00000002 0x00000118>;
                phandle = <0x000000f3>;
            };
        };
        uart5 {
            uart5m0-xfer {
                rockchip,pins = <0x00000002 0x00000001 0x00000003 0x00000118 0x00000002 0x00000002 0x00000003 0x00000118>;
                phandle = <0x000000f4>;
            };
        };
        uart6 {
            uart6m0-xfer {
                rockchip,pins = <0x00000002 0x00000003 0x00000003 0x00000118 0x00000002 0x00000004 0x00000003 0x00000118>;
                phandle = <0x000000f5>;
            };
        };
        uart7 {
            uart7m0-xfer {
                rockchip,pins = <0x00000002 0x00000005 0x00000003 0x00000118 0x00000002 0x00000006 0x00000003 0x00000118>;
                phandle = <0x000000f6>;
            };
        };
        uart8 {
            uart8m0-xfer {
                rockchip,pins = <0x00000002 0x00000016 0x00000002 0x00000118 0x00000002 0x00000015 0x00000003 0x00000118>;
                phandle = <0x000000f7>;
            };
        };
        uart9 {
            uart9m0-xfer {
                rockchip,pins = <0x00000002 0x00000007 0x00000003 0x00000118 0x00000002 0x00000008 0x00000003 0x00000118>;
                phandle = <0x000000f8>;
            };
        };
        spi0-hs {
            spi0m0-pins {
                rockchip,pins = <0x00000000 0x0000000d 0x00000002 0x0000011e 0x00000000 0x00000015 0x00000002 0x0000011e 0x00000000 0x0000000e 0x00000002 0x0000011e>;
                phandle = <0x000000e2>;
            };
        };
        spi1-hs {
            spi1m0-pins {
                rockchip,pins = <0x00000002 0x0000000d 0x00000003 0x0000011e 0x00000002 0x0000000e 0x00000003 0x0000011e 0x00000002 0x0000000f 0x00000004 0x0000011e>;
                phandle = <0x000000e6>;
            };
        };
        spi2-hs {
            spi2m0-pins {
                rockchip,pins = <0x00000002 0x00000011 0x00000004 0x0000011e 0x00000002 0x00000012 0x00000004 0x0000011e 0x00000002 0x00000013 0x00000004 0x0000011e>;
                phandle = <0x000000ea>;
            };
        };
        spi3-hs {
            spi3m0-pins {
                rockchip,pins = <0x00000004 0x0000000b 0x00000004 0x0000011e 0x00000004 0x00000008 0x00000004 0x0000011e 0x00000004 0x0000000a 0x00000004 0x0000011e>;
                phandle = <0x000000ee>;
            };
        };
        gpio-func {
            tsadc-gpio-func {
                rockchip,pins = <0x00000000 0x00000001 0x00000000 0x00000116>;
                phandle = <0x00000105>;
            };
        };
        mxc6655xa {
            mxc6655xa_irq_gpio {
                rockchip,pins = <0x00000003 0x0000001f 0x00000000 0x00000116>;
                phandle = <0x000000dd>;
            };
        };
        touch {
            touch-gpio {
                rockchip,pins = <0x00000000 0x0000000d 0x00000000 0x00000118 0x00000000 0x0000000e 0x00000000 0x00000116>;
                phandle = <0x000001ea>;
            };
        };
        sdio-pwrseq {
            wifi-enable-h {
                rockchip,pins = <0x00000000 0x00000011 0x00000000 0x00000116>;
                phandle = <0x00000135>;
            };
        };
        usb {
            vcc5v0-host-en {
                rockchip,pins = <0x00000003 0x0000000e 0x00000000 0x00000116>;
                phandle = <0x00000130>;
            };
            vcc5v0-otg-pwr-en {
                rockchip,pins = <0x00000003 0x0000000f 0x00000000 0x00000116>;
                phandle = <0x0000012f>;
            };
            vcc5v0-otg-en {
                rockchip,pins = <0x00000002 0x0000001d 0x00000000 0x00000116>;
                phandle = <0x00000132>;
            };
        };
        wireless-bluetooth {
            uart8-gpios {
                rockchip,pins = <0x00000002 0x00000009 0x00000000 0x00000116>;
                phandle = <0x000001eb>;
            };
            uart1-gpios {
                rockchip,pins = <0x00000002 0x0000000d 0x00000000 0x00000116>;
                phandle = <0x00000138>;
            };
        };
        vsel-gpio {
            rockchip,pins = <0x00000000 0x00000002 0x00000000 0x00000118>;
            phandle = <0x000001ec>;
        };
        fusb30x {
            fusb0-int {
                rockchip,pins = <0x00000000 0x0000001d 0x00000000 0x00000118>;
                phandle = <0x00000038>;
            };
        };
        headphone {
            hp-det {
                rockchip,pins = <0x00000003 0x0000000a 0x00000000 0x00000118>;
                phandle = <0x00000139>;
            };
        };
        power-dc {
            dc-det-gpio-pin {
                rockchip,pins = <0x00000003 0x00000005 0x00000000 0x00000118>;
                phandle = <0x0000013a>;
            };
        };
        sii902x {
            sii902x-hdmi-int {
                rockchip,pins = <0x00000003 0x00000000 0x00000000 0x00000118>;
                phandle = <0x000001ed>;
            };
        };
        hallsensor {
            mh-248 {
                rockchip,pins = <0x00000000 0x00000016 0x00000000 0x00000118>;
                phandle = <0x0000013e>;
            };
        };
        wireless-wlan {
            wifi-host-wake-irq {
                rockchip,pins = <0x00000000 0x00000014 0x00000000 0x0000011f>;
                phandle = <0x00000136>;
            };
        };
    };
    adc-keys {
        status = "disabled";
        compatible = "adc-keys";
        io-channels = <0x00000043 0x00000000>;
        io-channel-names = "buttons";
        keyup-threshold-microvolt = <0x001b7740>;
        poll-interval = <0x00000064>;
        phandle = <0x000001ee>;
        vol-up-key {
            label = "volume up";
            linux,code = <0x00000073>;
            press-threshold-microvolt = <0x000006d6>;
        };
        vol-down-key {
            label = "volume down";
            linux,code = <0x00000072>;
            press-threshold-microvolt = <0x00048a1c>;
        };
        menu-key {
            label = "menu";
            linux,code = <0x0000008b>;
            press-threshold-microvolt = <0x000ef420>;
        };
        back-key {
            label = "back";
            linux,code = <0x0000009e>;
            press-threshold-microvolt = <0x0013eb9c>;
        };
    };
    audiopwmout-diff {
        status = "disabled";
        compatible = "simple-audio-card";
        simple-audio-card,format = "i2s";
        simple-audio-card,name = "rockchip,audiopwmout-diff";
        simple-audio-card,mclk-fs = <0x00000100>;
        simple-audio-card,bitclock-master = <0x00000120>;
        simple-audio-card,frame-master = <0x00000120>;
        phandle = <0x000001ef>;
        simple-audio-card,cpu {
            sound-dai = <0x00000121>;
        };
        simple-audio-card,codec {
            sound-dai = <0x00000122>;
            phandle = <0x00000120>;
        };
    };
    backlight {
        compatible = "pwm-backlight";
        pwms = <0x00000123 0x00000000 0x000061a8 0x00000000>;
        brightness-levels = <0x00000000 0x00000014 0x00000014 0x00000015 0x00000015 0x00000016 0x00000016 0x00000017 0x00000017 0x00000018 0x00000018 0x00000019 0x00000019 0x0000001a 0x0000001a 0x0000001b 0x0000001b 0x0000001c 0x0000001c 0x0000001d 0x0000001d 0x0000001e 0x0000001e 0x0000001f 0x0000001f 0x00000020 0x00000020 0x00000021 0x00000021 0x00000022 0x00000022 0x00000023 0x00000023 0x00000024 0x00000024 0x00000025 0x00000025 0x00000026 0x00000026 0x00000027 0x00000028 0x00000029 0x0000002a 0x0000002b 0x0000002c 0x0000002d 0x0000002e 0x0000002f 0x00000030 0x00000031 0x00000032 0x00000033 0x00000034 0x00000035 0x00000036 0x00000037 0x00000038 0x00000039 0x0000003a 0x0000003b 0x0000003c 0x0000003d 0x0000003e 0x0000003f 0x00000040 0x00000041 0x00000042 0x00000043 0x00000044 0x00000045 0x00000046 0x00000047 0x00000048 0x00000049 0x0000004a 0x0000004b 0x0000004c 0x0000004d 0x0000004e 0x0000004f 0x00000050 0x00000051 0x00000052 0x00000053 0x00000054 0x00000055 0x00000056 0x00000057 0x00000058 0x00000059 0x0000005a 0x0000005b 0x0000005c 0x0000005d 0x0000005e 0x0000005f 0x00000060 0x00000061 0x00000062 0x00000063 0x00000064 0x00000065 0x00000066 0x00000067 0x00000068 0x00000069 0x0000006a 0x0000006b 0x0000006c 0x0000006d 0x0000006e 0x0000006f 0x00000070 0x00000071 0x00000072 0x00000073 0x00000074 0x00000075 0x00000076 0x00000077 0x00000078 0x00000079 0x0000007a 0x0000007b 0x0000007c 0x0000007d 0x0000007e 0x0000007f 0x00000080 0x00000081 0x00000082 0x00000083 0x00000084 0x00000085 0x00000086 0x00000087 0x00000088 0x00000089 0x0000008a 0x0000008b 0x0000008c 0x0000008d 0x0000008e 0x0000008f 0x00000090 0x00000091 0x00000092 0x00000093 0x00000094 0x00000095 0x00000096 0x00000097 0x00000098 0x00000099 0x0000009a 0x0000009b 0x0000009c 0x0000009d 0x0000009e 0x0000009f 0x000000a0 0x000000a1 0x000000a2 0x000000a3 0x000000a4 0x000000a5 0x000000a6 0x000000a7 0x000000a8 0x000000a9 0x000000aa 0x000000ab 0x000000ac 0x000000ad 0x000000ae 0x000000af 0x000000b0 0x000000b1 0x000000b2 0x000000b3 0x000000b4 0x000000b5 0x000000b6 0x000000b7 0x000000b8 0x000000b9 0x000000ba 0x000000bb 0x000000bc 0x000000bd 0x000000be 0x000000bf 0x000000c0 0x000000c1 0x000000c2 0x000000c3 0x000000c4 0x000000c5 0x000000c6 0x000000c7 0x000000c8 0x000000c9 0x000000ca 0x000000cb 0x000000cc 0x000000cd 0x000000ce 0x000000cf 0x000000d0 0x000000d1 0x000000d2 0x000000d3 0x000000d4 0x000000d5 0x000000d6 0x000000d7 0x000000d8 0x000000d9 0x000000da 0x000000db 0x000000dc 0x000000dd 0x000000de 0x000000df 0x000000e0 0x000000e1 0x000000e2 0x000000e3 0x000000e4 0x000000e5 0x000000e6 0x000000e7 0x000000e8 0x000000e9 0x000000ea 0x000000eb 0x000000ec 0x000000ed 0x000000ee 0x000000ef 0x000000f0 0x000000f1 0x000000f2 0x000000f3 0x000000f4 0x000000f5 0x000000f6 0x000000f7 0x000000f8 0x000000f9 0x000000fa 0x000000fb 0x000000fc 0x000000fd 0x000000fe 0x000000ff>;
        default-brightness-level = <0x000000c8>;
        phandle = <0x00000094>;
    };
    backlight1 {
        compatible = "pwm-backlight";
        pwms = <0x00000124 0x00000000 0x000061a8 0x00000000>;
        brightness-levels = <0x00000000 0x00000014 0x00000014 0x00000015 0x00000015 0x00000016 0x00000016 0x00000017 0x00000017 0x00000018 0x00000018 0x00000019 0x00000019 0x0000001a 0x0000001a 0x0000001b 0x0000001b 0x0000001c 0x0000001c 0x0000001d 0x0000001d 0x0000001e 0x0000001e 0x0000001f 0x0000001f 0x00000020 0x00000020 0x00000021 0x00000021 0x00000022 0x00000022 0x00000023 0x00000023 0x00000024 0x00000024 0x00000025 0x00000025 0x00000026 0x00000026 0x00000027 0x00000028 0x00000029 0x0000002a 0x0000002b 0x0000002c 0x0000002d 0x0000002e 0x0000002f 0x00000030 0x00000031 0x00000032 0x00000033 0x00000034 0x00000035 0x00000036 0x00000037 0x00000038 0x00000039 0x0000003a 0x0000003b 0x0000003c 0x0000003d 0x0000003e 0x0000003f 0x00000040 0x00000041 0x00000042 0x00000043 0x00000044 0x00000045 0x00000046 0x00000047 0x00000048 0x00000049 0x0000004a 0x0000004b 0x0000004c 0x0000004d 0x0000004e 0x0000004f 0x00000050 0x00000051 0x00000052 0x00000053 0x00000054 0x00000055 0x00000056 0x00000057 0x00000058 0x00000059 0x0000005a 0x0000005b 0x0000005c 0x0000005d 0x0000005e 0x0000005f 0x00000060 0x00000061 0x00000062 0x00000063 0x00000064 0x00000065 0x00000066 0x00000067 0x00000068 0x00000069 0x0000006a 0x0000006b 0x0000006c 0x0000006d 0x0000006e 0x0000006f 0x00000070 0x00000071 0x00000072 0x00000073 0x00000074 0x00000075 0x00000076 0x00000077 0x00000078 0x00000079 0x0000007a 0x0000007b 0x0000007c 0x0000007d 0x0000007e 0x0000007f 0x00000080 0x00000081 0x00000082 0x00000083 0x00000084 0x00000085 0x00000086 0x00000087 0x00000088 0x00000089 0x0000008a 0x0000008b 0x0000008c 0x0000008d 0x0000008e 0x0000008f 0x00000090 0x00000091 0x00000092 0x00000093 0x00000094 0x00000095 0x00000096 0x00000097 0x00000098 0x00000099 0x0000009a 0x0000009b 0x0000009c 0x0000009d 0x0000009e 0x0000009f 0x000000a0 0x000000a1 0x000000a2 0x000000a3 0x000000a4 0x000000a5 0x000000a6 0x000000a7 0x000000a8 0x000000a9 0x000000aa 0x000000ab 0x000000ac 0x000000ad 0x000000ae 0x000000af 0x000000b0 0x000000b1 0x000000b2 0x000000b3 0x000000b4 0x000000b5 0x000000b6 0x000000b7 0x000000b8 0x000000b9 0x000000ba 0x000000bb 0x000000bc 0x000000bd 0x000000be 0x000000bf 0x000000c0 0x000000c1 0x000000c2 0x000000c3 0x000000c4 0x000000c5 0x000000c6 0x000000c7 0x000000c8 0x000000c9 0x000000ca 0x000000cb 0x000000cc 0x000000cd 0x000000ce 0x000000cf 0x000000d0 0x000000d1 0x000000d2 0x000000d3 0x000000d4 0x000000d5 0x000000d6 0x000000d7 0x000000d8 0x000000d9 0x000000da 0x000000db 0x000000dc 0x000000dd 0x000000de 0x000000df 0x000000e0 0x000000e1 0x000000e2 0x000000e3 0x000000e4 0x000000e5 0x000000e6 0x000000e7 0x000000e8 0x000000e9 0x000000ea 0x000000eb 0x000000ec 0x000000ed 0x000000ee 0x000000ef 0x000000f0 0x000000f1 0x000000f2 0x000000f3 0x000000f4 0x000000f5 0x000000f6 0x000000f7 0x000000f8 0x000000f9 0x000000fa 0x000000fb 0x000000fc 0x000000fd 0x000000fe 0x000000ff>;
        default-brightness-level = <0x000000c8>;
        phandle = <0x0000009a>;
    };
    charge-animation {
        compatible = "rockchip,uboot-charge";
        rockchip,uboot-charge-on = <0x00000001>;
        rockchip,android-charge-on = <0x00000000>;
        rockchip,uboot-low-power-voltage = <0x00000d16>;
        rockchip,screen-on-voltage = <0x00000d48>;
        status = "okay";
    };
    dc-12v {
        compatible = "regulator-fixed";
        regulator-name = "dc_12v";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <0x00b71b00>;
        regulator-max-microvolt = <0x00b71b00>;
        phandle = <0x00000125>;
    };
    vcc-sys {
        compatible = "regulator-fixed";
        regulator-name = "vcc_sys";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <0x00325aa0>;
        regulator-max-microvolt = <0x00325aa0>;
        vin-supply = <0x00000125>;
        phandle = <0x0000003b>;
    };
    hdmi-sound {
        status = "okay";
        compatible = "rockchip,hdmi";
        rockchip,mclk-fs = <0x00000080>;
        rockchip,card-name = "rockchip,hdmi";
        rockchip,cpu = <0x00000126>;
        rockchip,codec = <0x00000127>;
        phandle = <0x000001f0>;
    };
    leds {
        compatible = "gpio-leds";
        phandle = <0x000001f1>;
        work {
            gpios = <0x0000003a 0x0000000f 0x00000001>;
            phandle = <0x000001f2>;
        };
    };
    dummy-codec {
        status = "disabled";
        compatible = "rockchip,dummy-codec";
        #sound-dai-cells = <0x00000000>;
        phandle = <0x00000129>;
    };
    pdm-mic-array {
        status = "disabled";
        compatible = "simple-audio-card";
        simple-audio-card,name = "rockchip,pdm-mic-array";
        phandle = <0x000001f3>;
        simple-audio-card,cpu {
            sound-dai = <0x00000128>;
        };
        simple-audio-card,codec {
            sound-dai = <0x00000129>;
        };
    };
    rk817-sound {
        status = "okay";
        compatible = "simple-audio-card";
        simple-audio-card,format = "i2s";
        simple-audio-card,name = "rockchip,rk817-codec";
        simple-audio-card,mclk-fs = <0x00000100>;
        phandle = <0x000001f4>;
        simple-audio-card,cpu {
            sound-dai = <0x0000012a>;
        };
        simple-audio-card,codec {
            sound-dai = <0x0000012b 0x00000001>;
        };
    };
    spdif-sound {
        status = "disabled";
        compatible = "simple-audio-card";
        simple-audio-card,name = "ROCKCHIP,SPDIF";
        simple-audio-card,cpu {
            sound-dai = <0x0000012c>;
        };
        simple-audio-card,codec {
            sound-dai = <0x0000012d>;
        };
    };
    spdif-out {
        status = "disabled";
        compatible = "linux,spdif-dit";
        #sound-dai-cells = <0x00000000>;
        phandle = <0x0000012d>;
    };
    vcc3v3-sys {
        compatible = "regulator-fixed";
        regulator-name = "vcc3v3_sys";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <0x00325aa0>;
        regulator-max-microvolt = <0x00325aa0>;
        vin-supply = <0x00000125>;
        phandle = <0x00000133>;
    };
    vcc5v0-sys {
        compatible = "regulator-fixed";
        regulator-name = "vcc5v0_sys";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <0x004c4b40>;
        regulator-max-microvolt = <0x004c4b40>;
        vin-supply = <0x00000125>;
        phandle = <0x0000012e>;
    };
    vcc5v0-usb {
        compatible = "regulator-fixed";
        regulator-name = "vcc5v0_usb";
        regulator-always-on;
        regulator-boot-on;
        regulator-min-microvolt = <0x004c4b40>;
        regulator-max-microvolt = <0x004c4b40>;
        enable-active-high;
        gpio = <0x00000042 0x0000000f 0x00000000>;
        vin-supply = <0x0000012e>;
        pinctrl-names = "default";
        pinctrl-0 = <0x0000012f>;
        phandle = <0x00000111>;
    };
    vcc5v0-host-regulator {
        compatible = "regulator-fixed";
        regulator-name = "vcc5v0_host";
        regulator-boot-on;
        regulator-always-on;
        regulator-min-microvolt = <0x004c4b40>;
        regulator-max-microvolt = <0x004c4b40>;
        enable-active-high;
        gpio = <0x00000042 0x0000000e 0x00000000>;
        vin-supply = <0x0000012e>;
        pinctrl-names = "default";
        pinctrl-0 = <0x00000130>;
        phandle = <0x00000113>;
    };
    vcc5v0-otg-regulator {
        compatible = "regulator-fixed";
        regulator-name = "vcc5v0_otg";
        regulator-min-microvolt = <0x004c4b40>;
        regulator-max-microvolt = <0x004c4b40>;
        enable-active-high;
        gpio = <0x00000131 0x0000001d 0x00000000>;
        vin-supply = <0x0000012e>;
        pinctrl-names = "default";
        pinctrl-0 = <0x00000132>;
        phandle = <0x00000039>;
    };
    vcc3v3-lcd0-n {
        compatible = "regulator-fixed";
        regulator-name = "vcc3v3_lcd0_n";
        regulator-boot-on;
        regulator-min-microvolt = <0x00325aa0>;
        regulator-max-microvolt = <0x00325aa0>;
        enable-active-high;
        gpio = <0x0000003a 0x00000017 0x00000000>;
        vin-supply = <0x00000133>;
        phandle = <0x0000013f>;
        regulator-state-mem {
            regulator-off-in-suspend;
        };
    };
    sdio-pwrseq {
        status = "okay";
        compatible = "mmc-pwrseq-simple";
        clocks = <0x00000134 0x00000001>;
        clock-names = "ext_clock";
        pinctrl-names = "default";
        pinctrl-0 = <0x00000135>;
        reset-gpios = <0x0000003a 0x00000010 0x00000001>;
        phandle = <0x000000b9>;
    };
    wireless-wlan {
        compatible = "wlan-platdata";
        rockchip,grf = <0x00000035>;
        wifi_chip_type = "rtl8821cs";
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <0x00000136>;
        WIFI,host_wake_irq = <0x0000003a 0x00000014 0x00000000>;
        phandle = <0x000001f5>;
    };
    wireless-bluetooth {
        compatible = "bluetooth-platdata";
        clocks = <0x00000134 0x00000001>;
        clock-names = "ext_clock";
        uart_rts_gpios = <0x00000131 0x0000000d 0x00000001>;
        pinctrl-names = "default", "rts_gpio";
        pinctrl-0 = <0x00000137>;
        pinctrl-1 = <0x00000138>;
        BT,reset_gpio = <0x0000003a 0x00000011 0x00000000>;
        BT,wake_gpio = <0x0000003a 0x0000000e 0x00000000>;
        status = "okay";
        phandle = <0x000001f6>;
    };
    test-power {
        status = "okay";
    };
    rk-headset {
        compatible = "rockchip_headset";
        headset_gpio = <0x00000042 0x0000000a 0x00000000>;
        mic_sw_gpio = <0x00000131 0x00000019 0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x00000139>;
        phandle = <0x000001f7>;
    };
    dc-det {
        compatible = "sunniwell_dc_det";
        dc_det_gpio = <0x00000042 0x00000005 0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x0000013a>;
        phandle = <0x000001f8>;
    };
    bt-sco {
        compatible = "delta,dfbmcs320";
        #sound-dai-cells = <0x00000000>;
        status = "okay";
        phandle = <0x0000013d>;
    };
    bt-sound {
        compatible = "simple-audio-card";
        simple-audio-card,format = "dsp_b";
        simple-audio-card,bitclock-inversion = <0x00000001>;
        simple-audio-card,mclk-fs = <0x00000100>;
        simple-audio-card,name = "rockchip,bt";
        simple-audio-card,bitclock-master = <0x0000013b>;
        simple-audio-card,frame-master = <0x0000013b>;
        simple-audio-card,cpu {
            sound-dai = <0x0000013c>;
        };
        simple-audio-card,codec {
            sound-dai = <0x0000013d>;
            phandle = <0x0000013b>;
        };
    };
    hall-mh248 {
        compatible = "hall-mh248";
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <0x0000013e>;
        irq-gpio = <0x0000003a 0x00000016 0x00000008>;
        hall-active = <0x00000001>;
        phandle = <0x000001f9>;
    };
    external-camera-clock {
        compatible = "fixed-clock";
        clock-frequency = <0x016e3600>;
        clock-output-names = "CLK_CAMERA_24MHZ";
        #clock-cells = <0x00000000>;
        phandle = <0x000000d9>;
    };
    edp_panel {
        compatible = "simple-panel";
        power-supply = <0x0000013f>;
        backlight = <0x00000094>;
        enable-gpios = <0x00000042 0x00000003 0x00000000>;
        bus-format = <0x0000100a>;
        bpc = <0x00000008>;
        ports {
            endpoint {
                remote-endpoint = <0x00000140>;
                phandle = <0x000000a3>;
            };
        };
    };
    chosen {
        linux,initrd-end = <0x00000000 0x0a2c8c37>;
        linux,initrd-start = <0x00000000 0x0a200000>;
        bootargs_ext = "androidboot.boot_devices=fe310000.sdhci,fe330000.nandc";
        bootargs = "storagemedia=emmc androidboot.storagemedia=emmc androidboot.mode=normal  androidboot.dtb_idx=0 androidboot.dtbo_idx=0 console=ttyFIQ0 androidboot.console=ttyFIQ0  androidboot.verifiedbootstate=orange androidboot.serialno=S561-0AA9-00005339 console=ttyFIQ0 androidboot.baseband=N/A androidboot.wificountrycode=CN androidboot.veritymode=enforcing androidboot.hardware=rk30board androidboot.console=ttyFIQ0 androidboot.verifiedbootstate=orange firmware_class.path=/vendor/etc/firmware init=/init rootwait ro loop.max_part=7 androidboot.selinux=permissive buildvariant=userdebug earlycon=uart8250,mmio32,0xfe660000 androidboot.boot_devices=fe310000.sdhci,fe330000.nandc";
        phandle = <0x000001fa>;
    };
    fiq-debugger {
        compatible = "rockchip,fiq-debugger";
        rockchip,serial-id = <0x00000002>;
        rockchip,wake-irq = <0x00000000>;
        rockchip,irq-mode-enable = <0x00000001>;
        rockchip,baudrate = <0x0016e360>;
        interrupts = <0x00000000 0x000000fc 0x00000008>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000f1>;
        status = "okay";
    };
    debug@fd904000 {
        compatible = "rockchip,debug";
        reg = <0x00000000 0xfd904000 0x00000000 0x00001000 0x00000000 0xfd905000 0x00000000 0x00001000 0x00000000 0xfd906000 0x00000000 0x00001000 0x00000000 0xfd907000 0x00000000 0x00001000>;
        phandle = <0x000001fb>;
    };
    cspmu@fd90c000 {
        compatible = "rockchip,cspmu";
        reg = <0x00000000 0xfd90c000 0x00000000 0x00001000 0x00000000 0xfd90d000 0x00000000 0x00001000 0x00000000 0xfd90e000 0x00000000 0x00001000 0x00000000 0xfd90f000 0x00000000 0x00001000>;
        phandle = <0x000001fc>;
    };
    __symbols__ {
        ddr3_params = "/ddr3-params";
        ddr4_params = "/ddr4-params";
        lpddr3_params = "/lpddr3-params";
        lpddr4_params = "/lpddr4-params";
        lpddr4x_params = "/lpddr4x-params";
        cpu0 = "/cpus/cpu@0";
        cpu1 = "/cpus/cpu@100";
        cpu2 = "/cpus/cpu@200";
        cpu3 = "/cpus/cpu@300";
        CPU_SLEEP = "/cpus/idle-states/cpu-sleep";
        cpu0_opp_table = "/cpu0-opp-table";
        display_subsystem = "/display-subsystem";
        route_dsi0 = "/display-subsystem/route/route-dsi0";
        route_dsi1 = "/display-subsystem/route/route-dsi1";
        route_edp = "/display-subsystem/route/route-edp";
        route_hdmi = "/display-subsystem/route/route-hdmi";
        route_lvds = "/display-subsystem/route/route-lvds";
        route_rgb = "/display-subsystem/route/route-rgb";
        optee = "/firmware/optee";
        scmi = "/firmware/scmi";
        scmi_clk = "/firmware/scmi/protocol@14";
        sdei = "/firmware/sdei";
        mpp_srv = "/mpp-srv";
        reserved_memory = "/reserved-memory";
        drm_logo = "/reserved-memory/drm-logo@00000000";
        drm_cubic_lut = "/reserved-memory/drm-cubic-lut@00000000";
        rknpu_reserved = "/reserved-memory/rknpu";
        ramoops = "/reserved-memory/ramoops@110000";
        rockchip_suspend = "/rockchip-suspend";
        rockchip_system_monitor = "/rockchip-system-monitor";
        thermal_zones = "/thermal-zones";
        soc_thermal = "/thermal-zones/soc-thermal";
        threshold = "/thermal-zones/soc-thermal/trips/trip-point-0";
        target = "/thermal-zones/soc-thermal/trips/trip-point-1";
        soc_crit = "/thermal-zones/soc-thermal/trips/soc-crit";
        gpu_thermal = "/thermal-zones/gpu-thermal";
        gmac0_clkin = "/external-gmac0-clock";
        gmac1_clkin = "/external-gmac1-clock";
        gmac0_xpcsclk = "/xpcs-gmac0-clock";
        gmac1_xpcsclk = "/xpcs-gmac1-clock";
        i2s1_mclkin_rx = "/i2s1-mclkin-rx";
        i2s1_mclkin_tx = "/i2s1-mclkin-tx";
        i2s2_mclkin = "/i2s2-mclkin";
        i2s3_mclkin = "/i2s3-mclkin";
        mpll = "/mpll";
        xin24m = "/xin24m";
        xin32k = "/xin32k";
        scmi_shmem = "/scmi-shmem@10f000";
        sata0 = "/sata@fc000000";
        sata1 = "/sata@fc400000";
        sata2 = "/sata@fc800000";
        usbdrd30 = "/usbdrd";
        usbdrd_dwc3 = "/usbdrd/dwc3@fcc00000";
        usbhost30 = "/usbhost";
        usbhost_dwc3 = "/usbhost/dwc3@fd000000";
        gic = "/interrupt-controller@fd400000";
        its = "/interrupt-controller@fd400000/interrupt-controller@fd440000";
        usb_host0_ehci = "/usb@fd800000";
        usb_host0_ohci = "/usb@fd840000";
        usb_host1_ehci = "/usb@fd880000";
        usb_host1_ohci = "/usb@fd8c0000";
        xpcs = "/syscon@fda00000";
        pmugrf = "/syscon@fdc20000";
        pmu_io_domains = "/syscon@fdc20000/io-domains";
        reboot_mode = "/syscon@fdc20000/reboot-mode";
        pipegrf = "/syscon@fdc50000";
        grf = "/syscon@fdc60000";
        io_domains = "/syscon@fdc60000/io-domains";
        lvds = "/syscon@fdc60000/lvds";
        lvds_in_vp1 = "/syscon@fdc60000/lvds/ports/port@0/endpoint@1";
        lvds_in_vp2 = "/syscon@fdc60000/lvds/ports/port@0/endpoint@2";
        rgb = "/syscon@fdc60000/rgb";
        rgb_in_vp2 = "/syscon@fdc60000/rgb/ports/port@0/endpoint@2";
        pipe_phy_grf0 = "/syscon@fdc70000";
        pipe_phy_grf1 = "/syscon@fdc80000";
        pipe_phy_grf2 = "/syscon@fdc90000";
        usb2phy0_grf = "/syscon@fdca0000";
        usb2phy1_grf = "/syscon@fdca8000";
        edp_phy_grf = "/syscon@fdcb0000";
        edp_phy = "/syscon@fdcb0000/edp-phy";
        pcie30_phy_grf = "/syscon@fdcb8000";
        sram = "/sram@fdcc0000";
        rkvdec_sram = "/sram@fdcc0000/rkvdec-sram@0";
        pmucru = "/clock-controller@fdd00000";
        cru = "/clock-controller@fdd20000";
        i2c0 = "/i2c@fdd40000";
        fusb0 = "/i2c@fdd40000/fusb30x@22";
        husb0 = "/i2c@fdd40000/husb311@4e";
        usb_con = "/i2c@fdd40000/husb311@4e/connector";
        vdd_cpu = "/i2c@fdd40000/syr837@40";
        rk817 = "/i2c@fdd40000/pmic@20";
        pinctrl_rk8xx = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx";
        rk817_slppin_null = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx/rk817_slppin_null";
        rk817_slppin_slp = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx/rk817_slppin_slp";
        rk817_slppin_pwrdn = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx/rk817_slppin_pwrdn";
        rk817_slppin_rst = "/i2c@fdd40000/pmic@20/pinctrl_rk8xx/rk817_slppin_rst";
        vdd_logic = "/i2c@fdd40000/pmic@20/regulators/DCDC_REG1";
        vdd_gpu = "/i2c@fdd40000/pmic@20/regulators/DCDC_REG2";
        vcc_ddr = "/i2c@fdd40000/pmic@20/regulators/DCDC_REG3";
        vcc_3v3 = "/i2c@fdd40000/pmic@20/regulators/DCDC_REG4";
        vcca1v8_pmu = "/i2c@fdd40000/pmic@20/regulators/LDO_REG1";
        vdda_0v9 = "/i2c@fdd40000/pmic@20/regulators/LDO_REG2";
        vdda0v9_pmu = "/i2c@fdd40000/pmic@20/regulators/LDO_REG3";
        vccio_acodec = "/i2c@fdd40000/pmic@20/regulators/LDO_REG4";
        vccio_sd = "/i2c@fdd40000/pmic@20/regulators/LDO_REG5";
        vcc3v3_pmu = "/i2c@fdd40000/pmic@20/regulators/LDO_REG6";
        vcc_1v8 = "/i2c@fdd40000/pmic@20/regulators/LDO_REG7";
        vcc1v8_dvp = "/i2c@fdd40000/pmic@20/regulators/LDO_REG8";
        vcc2v8_dvp = "/i2c@fdd40000/pmic@20/regulators/LDO_REG9";
        boost = "/i2c@fdd40000/pmic@20/regulators/BOOST";
        otg_switch = "/i2c@fdd40000/pmic@20/regulators/OTG_SWITCH";
        rk817_codec = "/i2c@fdd40000/pmic@20/codec";
        uart0 = "/serial@fdd50000";
        pwm0 = "/pwm@fdd70000";
        pwm1 = "/pwm@fdd70010";
        pwm2 = "/pwm@fdd70020";
        pwm3 = "/pwm@fdd70030";
        pmu = "/power-management@fdd90000";
        power = "/power-management@fdd90000/power-controller";
        rknpu = "/npu@fde40000";
        npu_opp_table = "/npu-opp-table";
        bus_npu = "/bus-npu";
        bus_npu_opp_table = "/bus-npu-opp-table";
        rknpu_mmu = "/iommu@fde4b000";
        gpu = "/gpu@fde60000";
        gpu_power_model = "/gpu@fde60000/power-model";
        gpu_opp_table = "/opp-table2";
        vdpu = "/vdpu@fdea0400";
        vdpu_mmu = "/iommu@fdea0800";
        rk_rga = "/rk_rga@fdeb0000";
        ebc = "/ebc@fdec0000";
        jpegd = "/jpegd@fded0000";
        jpegd_mmu = "/iommu@fded0480";
        vepu = "/vepu@fdee0000";
        vepu_mmu = "/iommu@fdee0800";
        iep = "/iep@fdef0000";
        iep_mmu = "/iommu@fdef0800";
        eink = "/eink@fdf00000";
        rkvenc = "/rkvenc@fdf40000";
        rkvenc_opp_table = "/rkvenc-opp-table";
        rkvenc_mmu = "/iommu@fdf40f00";
        rkvdec = "/rkvdec@fdf80200";
        rkvdec_opp_table = "/rkvdec-opp-table";
        rkvdec_mmu = "/iommu@fdf80800";
        mipi_csi2 = "/mipi-csi2@fdfb0000";
        mipi_csi2_input = "/mipi-csi2@fdfb0000/ports/port@0/endpoint@1";
        mipi_csi2_output = "/mipi-csi2@fdfb0000/ports/port@1/endpoint@0";
        rkcif = "/rkcif@fdfe0000";
        rkcif_mmu = "/iommu@fdfe0800";
        rkcif_dvp = "/rkcif_dvp";
        rkcif_dvp_sditf = "/rkcif_dvp_sditf";
        rkcif_mipi_lvds = "/rkcif_mipi_lvds";
        cif_mipi_in = "/rkcif_mipi_lvds/port/endpoint";
        rkcif_mipi_lvds_sditf = "/rkcif_mipi_lvds_sditf";
        rkisp = "/rkisp@fdff0000";
        rkisp_mmu = "/iommu@fdff1a00";
        rkisp_vir0 = "/rkisp-vir0";
        rkisp_vir1 = "/rkisp-vir1";
        gmac1 = "/ethernet@fe010000";
        mdio1 = "/ethernet@fe010000/mdio";
        qsgmii_phy0 = "/ethernet@fe010000/mdio/phy@0";
        qsgmii_phy1 = "/ethernet@fe010000/mdio/phy@1";
        qsgmii_phy2 = "/ethernet@fe010000/mdio/phy@2";
        qsgmii_phy3 = "/ethernet@fe010000/mdio/phy@3";
        gmac1_stmmac_axi_setup = "/ethernet@fe010000/stmmac-axi-config";
        gmac1_mtl_rx_setup = "/ethernet@fe010000/rx-queues-config";
        gmac1_mtl_tx_setup = "/ethernet@fe010000/tx-queues-config";
        vop = "/vop@fe040000";
        vop_out = "/vop@fe040000/ports";
        vp0 = "/vop@fe040000/ports/port@0";
        vp0_out_dsi0 = "/vop@fe040000/ports/port@0/endpoint@0";
        vp0_out_dsi1 = "/vop@fe040000/ports/port@0/endpoint@1";
        vp0_out_edp = "/vop@fe040000/ports/port@0/endpoint@2";
        vp0_out_hdmi = "/vop@fe040000/ports/port@0/endpoint@3";
        vp1 = "/vop@fe040000/ports/port@1";
        vp1_out_dsi0 = "/vop@fe040000/ports/port@1/endpoint@0";
        vp1_out_dsi1 = "/vop@fe040000/ports/port@1/endpoint@1";
        vp1_out_edp = "/vop@fe040000/ports/port@1/endpoint@2";
        vp1_out_hdmi = "/vop@fe040000/ports/port@1/endpoint@3";
        vp1_out_lvds = "/vop@fe040000/ports/port@1/endpoint@4";
        vp2 = "/vop@fe040000/ports/port@2";
        vp2_out_lvds = "/vop@fe040000/ports/port@2/endpoint@0";
        vp2_out_rgb = "/vop@fe040000/ports/port@2/endpoint@1";
        vop_mmu = "/iommu@fe043e00";
        dsi0 = "/dsi@fe060000";
        dsi0_in = "/dsi@fe060000/ports/port@0";
        dsi0_in_vp0 = "/dsi@fe060000/ports/port@0/endpoint@0";
        dsi0_in_vp1 = "/dsi@fe060000/ports/port@0/endpoint@1";
        dsi_out_panel = "/dsi@fe060000/ports/port@1/endpoint";
        dsi0_panel = "/dsi@fe060000/panel@0";
        disp_timings0 = "/dsi@fe060000/panel@0/display-timings";
        dsi0_timing0 = "/dsi@fe060000/panel@0/display-timings/timing0";
        panel_in_dsi = "/dsi@fe060000/panel@0/ports/port@0/endpoint";
        dsi1 = "/dsi@fe070000";
        dsi1_in = "/dsi@fe070000/ports/port@0";
        dsi1_in_vp0 = "/dsi@fe070000/ports/port@0/endpoint@0";
        dsi1_in_vp1 = "/dsi@fe070000/ports/port@0/endpoint@1";
        dsi1_out_panel = "/dsi@fe070000/ports/port@1/endpoint";
        dsi1_panel = "/dsi@fe070000/panel@0";
        disp_timings1 = "/dsi@fe070000/panel@0/display-timings";
        dsi1_timing0 = "/dsi@fe070000/panel@0/display-timings/timing0";
        panel_in_dsi1 = "/dsi@fe070000/panel@0/ports/port@0/endpoint";
        hdmi = "/hdmi@fe0a0000";
        hdmi_in = "/hdmi@fe0a0000/ports/port";
        hdmi_in_vp0 = "/hdmi@fe0a0000/ports/port/endpoint@0";
        hdmi_in_vp1 = "/hdmi@fe0a0000/ports/port/endpoint@1";
        edp = "/edp@fe0c0000";
        edp_in = "/edp@fe0c0000/ports/port@0";
        edp_in_vp0 = "/edp@fe0c0000/ports/port@0/endpoint@0";
        edp_in_vp1 = "/edp@fe0c0000/ports/port@0/endpoint@1";
        edp_out_panel = "/edp@fe0c0000/ports/port@1/endpoint";
        nocp_cpu = "/nocp-cpu@fe102000";
        nocp_gpu_vpu_rga_venc = "/nocp-gpu-vpu-rga-venc@fe102400";
        nocp_npu_vdec = "/nocp-vdec@fe102800";
        nocp_vi_usb_peri_pipe = "/nocp-vi-usb-peri-pipe@fe102c00";
        nocp_vo = "/nocp-vo@fe103000";
        qos_gpu = "/qos@fe128000";
        qos_rkvenc_rd_m0 = "/qos@fe138080";
        qos_rkvenc_rd_m1 = "/qos@fe138100";
        qos_rkvenc_wr_m0 = "/qos@fe138180";
        qos_isp = "/qos@fe148000";
        qos_vicap0 = "/qos@fe148080";
        qos_vicap1 = "/qos@fe148100";
        qos_vpu = "/qos@fe150000";
        qos_ebc = "/qos@fe158000";
        qos_iep = "/qos@fe158100";
        qos_jpeg_dec = "/qos@fe158180";
        qos_jpeg_enc = "/qos@fe158200";
        qos_rga_rd = "/qos@fe158280";
        qos_rga_wr = "/qos@fe158300";
        qos_npu = "/qos@fe180000";
        qos_pcie2x1 = "/qos@fe190000";
        qos_pcie3x1 = "/qos@fe190080";
        qos_pcie3x2 = "/qos@fe190100";
        qos_sata0 = "/qos@fe190200";
        qos_sata1 = "/qos@fe190280";
        qos_sata2 = "/qos@fe190300";
        qos_usb3_0 = "/qos@fe190380";
        qos_usb3_1 = "/qos@fe190400";
        qos_rkvdec = "/qos@fe198000";
        qos_hdcp = "/qos@fe1a8000";
        qos_vop_m0 = "/qos@fe1a8080";
        qos_vop_m1 = "/qos@fe1a8100";
        sdmmc2 = "/dwmmc@fe000000";
        dfi = "/dfi@fe230000";
        dmc = "/dmc";
        dmc_fsp = "/dmc-fsp";
        dmc_opp_table = "/dmc-opp-table";
        dmcdbg = "/dmcdbg";
        pcie2x1 = "/pcie@fe260000";
        pcie2x1_intc = "/pcie@fe260000/legacy-interrupt-controller";
        pcie3x1 = "/pcie@fe270000";
        pcie3x1_intc = "/pcie@fe270000/legacy-interrupt-controller";
        pcie3x2 = "/pcie@fe280000";
        pcie3x2_intc = "/pcie@fe280000/legacy-interrupt-controller";
        gmac0 = "/ethernet@fe2a0000";
        mdio0 = "/ethernet@fe2a0000/mdio";
        gmac0_stmmac_axi_setup = "/ethernet@fe2a0000/stmmac-axi-config";
        gmac0_mtl_rx_setup = "/ethernet@fe2a0000/rx-queues-config";
        gmac0_mtl_tx_setup = "/ethernet@fe2a0000/tx-queues-config";
        sdmmc0 = "/dwmmc@fe2b0000";
        sdmmc1 = "/dwmmc@fe2c0000";
        sfc = "/sfc@fe300000";
        sdhci = "/sdhci@fe310000";
        nandc0 = "/nandc@fe330000";
        crypto = "/crypto@fe380000";
        rng = "/rng@fe388000";
        otp = "/otp@fe38c000";
        cpu_code = "/otp@fe38c000/cpu-code@2";
        otp_cpu_version = "/otp@fe38c000/cpu-version@8";
        mbist_vmin = "/otp@fe38c000/mbist-vmin@9";
        otp_id = "/otp@fe38c000/id@a";
        cpu_leakage = "/otp@fe38c000/cpu-leakage@1a";
        log_leakage = "/otp@fe38c000/log-leakage@1b";
        npu_leakage = "/otp@fe38c000/npu-leakage@1c";
        gpu_leakage = "/otp@fe38c000/gpu-leakage@1d";
        core_pvtm = "/otp@fe38c000/core-pvtm@2a";
        i2s0_8ch = "/i2s@fe400000";
        i2s1_8ch = "/i2s@fe410000";
        i2s2_2ch = "/i2s@fe420000";
        i2s3_2ch = "/i2s@fe430000";
        pdm = "/pdm@fe440000";
        vad = "/vad@fe450000";
        spdif_8ch = "/spdif@fe460000";
        audpwm = "/audpwm@fe470000";
        dig_acodec = "/codec-digital@fe478000";
        dmac0 = "/dmac@fe530000";
        dmac1 = "/dmac@fe550000";
        scr = "/rkscr@fe560000";
        can0 = "/can@fe570000";
        can1 = "/can@fe580000";
        can2 = "/can@fe590000";
        i2c1 = "/i2c@fe5a0000";
        i2c2 = "/i2c@fe5b0000";
        i2c3 = "/i2c@fe5c0000";
        lt6911uxc = "/i2c@fe5c0000/lt6911uxc@2b";
        lt6911uxc_out = "/i2c@fe5c0000/lt6911uxc@2b/port/endpoint";
        i2c4 = "/i2c@fe5d0000";
        gs_mxc6655xa = "/i2c@fe5d0000/gs_mxc6655xa@15";
        i2c5 = "/i2c@fe5e0000";
        mxc6655xa = "/i2c@fe5e0000/mxc6655xa@15";
        rktimer = "/timer@fe5f0000";
        wdt = "/watchdog@fe600000";
        spi0 = "/spi@fe610000";
        spi1 = "/spi@fe620000";
        spi2 = "/spi@fe630000";
        spi3 = "/spi@fe640000";
        uart1 = "/serial@fe650000";
        uart2 = "/serial@fe660000";
        uart3 = "/serial@fe670000";
        uart4 = "/serial@fe680000";
        uart5 = "/serial@fe690000";
        uart6 = "/serial@fe6a0000";
        uart7 = "/serial@fe6b0000";
        uart8 = "/serial@fe6c0000";
        uart9 = "/serial@fe6d0000";
        pwm4 = "/pwm@fe6e0000";
        pwm5 = "/pwm@fe6e0010";
        pwm6 = "/pwm@fe6e0020";
        pwm7 = "/pwm@fe6e0030";
        pwm8 = "/pwm@fe6f0000";
        pwm9 = "/pwm@fe6f0010";
        pwm10 = "/pwm@fe6f0020";
        pwm11 = "/pwm@fe6f0030";
        pwm12 = "/pwm@fe700000";
        pwm13 = "/pwm@fe700010";
        pwm14 = "/pwm@fe700020";
        pwm15 = "/pwm@fe700030";
        tsadc = "/tsadc@fe710000";
        saradc = "/saradc@fe720000";
        mailbox = "/mailbox@fe780000";
        combphy0_us = "/phy@fe820000";
        combphy1_usq = "/phy@fe830000";
        combphy2_psq = "/phy@fe840000";
        video_phy0 = "/video-phy@fe850000";
        video_phy1 = "/video-phy@fe860000";
        csi2_dphy_hw = "/csi2-dphy-hw@fe870000";
        csi2_dphy0 = "/csi2-dphy0";
        hdmi_to_mipi_in = "/csi2-dphy0/ports/port@0/endpoint@1";
        csidphy_out = "/csi2-dphy0/ports/port@1/endpoint@1";
        csi2_dphy1 = "/csi2-dphy1";
        csi2_dphy2 = "/csi2-dphy2";
        usb2phy0 = "/usb2-phy@fe8a0000";
        u2phy0_host = "/usb2-phy@fe8a0000/host-port";
        u2phy0_otg = "/usb2-phy@fe8a0000/otg-port";
        usb2phy1 = "/usb2-phy@fe8b0000";
        u2phy1_host = "/usb2-phy@fe8b0000/host-port";
        u2phy1_otg = "/usb2-phy@fe8b0000/otg-port";
        pcie30phy = "/phy@fe8c0000";
        pinctrl = "/pinctrl";
        gpio0 = "/pinctrl/gpio@fdd60000";
        gpio1 = "/pinctrl/gpio@fe740000";
        gpio2 = "/pinctrl/gpio@fe750000";
        gpio3 = "/pinctrl/gpio@fe760000";
        gpio4 = "/pinctrl/gpio@fe770000";
        pcfg_pull_up = "/pinctrl/pcfg-pull-up";
        pcfg_pull_down = "/pinctrl/pcfg-pull-down";
        pcfg_pull_none = "/pinctrl/pcfg-pull-none";
        pcfg_pull_none_drv_level_1 = "/pinctrl/pcfg-pull-none-drv-level-1";
        pcfg_pull_none_drv_level_2 = "/pinctrl/pcfg-pull-none-drv-level-2";
        pcfg_pull_none_drv_level_3 = "/pinctrl/pcfg-pull-none-drv-level-3";
        pcfg_pull_up_drv_level_1 = "/pinctrl/pcfg-pull-up-drv-level-1";
        pcfg_pull_up_drv_level_2 = "/pinctrl/pcfg-pull-up-drv-level-2";
        pcfg_pull_none_smt = "/pinctrl/pcfg-pull-none-smt";
        pcfg_output_low_pull_down = "/pinctrl/pcfg-output-low-pull-down";
        acodec_pins = "/pinctrl/acodec/acodec-pins";
        can0m1_pins = "/pinctrl/can0/can0m1-pins";
        can1m1_pins = "/pinctrl/can1/can1m1-pins";
        can2m1_pins = "/pinctrl/can2/can2m1-pins";
        clk32k_out0 = "/pinctrl/clk32k/clk32k-out0";
        ebc_pins = "/pinctrl/ebc/ebc-pins";
        hdmitxm0_cec = "/pinctrl/hdmitx/hdmitxm0-cec";
        hdmitx_scl = "/pinctrl/hdmitx/hdmitx-scl";
        hdmitx_sda = "/pinctrl/hdmitx/hdmitx-sda";
        hdmitx_scl_gpio = "/pinctrl/hdmitx/hdmitx-scl-gpio";
        i2c0_xfer = "/pinctrl/i2c0/i2c0-xfer";
        i2c1_xfer = "/pinctrl/i2c1/i2c1-xfer";
        i2c2m0_xfer = "/pinctrl/i2c2/i2c2m0-xfer";
        i2c3m0_xfer = "/pinctrl/i2c3/i2c3m0-xfer";
        i2c4m0_xfer = "/pinctrl/i2c4/i2c4m0-xfer";
        i2c5m0_xfer = "/pinctrl/i2c5/i2c5m0-xfer";
        i2s1m0_lrcktx = "/pinctrl/i2s1/i2s1m0-lrcktx";
        i2s1m0_mclk = "/pinctrl/i2s1/i2s1m0-mclk";
        i2s1m0_sclktx = "/pinctrl/i2s1/i2s1m0-sclktx";
        i2s1m0_sdi0 = "/pinctrl/i2s1/i2s1m0-sdi0";
        i2s1m0_sdo0 = "/pinctrl/i2s1/i2s1m0-sdo0";
        i2s2m0_lrcktx = "/pinctrl/i2s2/i2s2m0-lrcktx";
        i2s2m0_sclktx = "/pinctrl/i2s2/i2s2m0-sclktx";
        i2s2m0_sdi = "/pinctrl/i2s2/i2s2m0-sdi";
        i2s2m0_sdo = "/pinctrl/i2s2/i2s2m0-sdo";
        i2s3m0_lrck = "/pinctrl/i2s3/i2s3m0-lrck";
        i2s3m0_sclk = "/pinctrl/i2s3/i2s3m0-sclk";
        i2s3m0_sdi = "/pinctrl/i2s3/i2s3m0-sdi";
        i2s3m0_sdo = "/pinctrl/i2s3/i2s3m0-sdo";
        lcdc_ctl = "/pinctrl/lcdc/lcdc-ctl";
        pdmm0_clk = "/pinctrl/pdm/pdmm0-clk";
        pdmm0_clk1 = "/pinctrl/pdm/pdmm0-clk1";
        pdmm0_sdi0 = "/pinctrl/pdm/pdmm0-sdi0";
        pdmm0_sdi1 = "/pinctrl/pdm/pdmm0-sdi1";
        pdmm0_sdi2 = "/pinctrl/pdm/pdmm0-sdi2";
        pdmm0_sdi3 = "/pinctrl/pdm/pdmm0-sdi3";
        pmic_int = "/pinctrl/pmic/pmic_int";
        soc_slppin_gpio = "/pinctrl/pmic/soc_slppin_gpio";
        soc_slppin_slp = "/pinctrl/pmic/soc_slppin_slp";
        soc_slppin_rst = "/pinctrl/pmic/soc_slppin_rst";
        pwm0m0_pins = "/pinctrl/pwm0/pwm0m0-pins";
        pwm1m0_pins = "/pinctrl/pwm1/pwm1m0-pins";
        pwm2m0_pins = "/pinctrl/pwm2/pwm2m0-pins";
        pwm3_pins = "/pinctrl/pwm3/pwm3-pins";
        pwm4_pins = "/pinctrl/pwm4/pwm4-pins";
        pwm5_pins = "/pinctrl/pwm5/pwm5-pins";
        pwm6_pins = "/pinctrl/pwm6/pwm6-pins";
        pwm7_pins = "/pinctrl/pwm7/pwm7-pins";
        pwm8m0_pins = "/pinctrl/pwm8/pwm8m0-pins";
        pwm9m0_pins = "/pinctrl/pwm9/pwm9m0-pins";
        pwm10m0_pins = "/pinctrl/pwm10/pwm10m0-pins";
        pwm11m0_pins = "/pinctrl/pwm11/pwm11m0-pins";
        pwm12m0_pins = "/pinctrl/pwm12/pwm12m0-pins";
        pwm13m0_pins = "/pinctrl/pwm13/pwm13m0-pins";
        pwm14m0_pins = "/pinctrl/pwm14/pwm14m0-pins";
        pwm15m0_pins = "/pinctrl/pwm15/pwm15m0-pins";
        scr_pins = "/pinctrl/scr/scr-pins";
        sdmmc0_bus4 = "/pinctrl/sdmmc0/sdmmc0-bus4";
        sdmmc0_clk = "/pinctrl/sdmmc0/sdmmc0-clk";
        sdmmc0_cmd = "/pinctrl/sdmmc0/sdmmc0-cmd";
        sdmmc0_det = "/pinctrl/sdmmc0/sdmmc0-det";
        sdmmc1_bus4 = "/pinctrl/sdmmc1/sdmmc1-bus4";
        sdmmc1_clk = "/pinctrl/sdmmc1/sdmmc1-clk";
        sdmmc1_cmd = "/pinctrl/sdmmc1/sdmmc1-cmd";
        spdifm0_tx = "/pinctrl/spdif/spdifm0-tx";
        spi0m0_pins = "/pinctrl/spi0/spi0m0-pins";
        spi0m0_cs0 = "/pinctrl/spi0/spi0m0-cs0";
        spi0m0_cs1 = "/pinctrl/spi0/spi0m0-cs1";
        spi1m0_pins = "/pinctrl/spi1/spi1m0-pins";
        spi1m0_cs0 = "/pinctrl/spi1/spi1m0-cs0";
        spi1m0_cs1 = "/pinctrl/spi1/spi1m0-cs1";
        spi2m0_pins = "/pinctrl/spi2/spi2m0-pins";
        spi2m0_cs0 = "/pinctrl/spi2/spi2m0-cs0";
        spi2m0_cs1 = "/pinctrl/spi2/spi2m0-cs1";
        spi3m0_pins = "/pinctrl/spi3/spi3m0-pins";
        spi3m0_cs0 = "/pinctrl/spi3/spi3m0-cs0";
        spi3m0_cs1 = "/pinctrl/spi3/spi3m0-cs1";
        tsadc_shutorg = "/pinctrl/tsadc/tsadc-shutorg";
        uart0_xfer = "/pinctrl/uart0/uart0-xfer";
        uart1m0_xfer = "/pinctrl/uart1/uart1m0-xfer";
        uart1m0_ctsn = "/pinctrl/uart1/uart1m0-ctsn";
        uart1m0_rtsn = "/pinctrl/uart1/uart1m0-rtsn";
        uart2m0_xfer = "/pinctrl/uart2/uart2m0-xfer";
        uart3m0_xfer = "/pinctrl/uart3/uart3m0-xfer";
        uart4m0_xfer = "/pinctrl/uart4/uart4m0-xfer";
        uart5m0_xfer = "/pinctrl/uart5/uart5m0-xfer";
        uart6m0_xfer = "/pinctrl/uart6/uart6m0-xfer";
        uart7m0_xfer = "/pinctrl/uart7/uart7m0-xfer";
        uart8m0_xfer = "/pinctrl/uart8/uart8m0-xfer";
        uart9m0_xfer = "/pinctrl/uart9/uart9m0-xfer";
        spi0m0_pins_hs = "/pinctrl/spi0-hs/spi0m0-pins";
        spi1m0_pins_hs = "/pinctrl/spi1-hs/spi1m0-pins";
        spi2m0_pins_hs = "/pinctrl/spi2-hs/spi2m0-pins";
        spi3m0_pins_hs = "/pinctrl/spi3-hs/spi3m0-pins";
        tsadc_gpio_func = "/pinctrl/gpio-func/tsadc-gpio-func";
        mxc6655xa_irq_gpio = "/pinctrl/mxc6655xa/mxc6655xa_irq_gpio";
        touch_gpio = "/pinctrl/touch/touch-gpio";
        wifi_enable_h = "/pinctrl/sdio-pwrseq/wifi-enable-h";
        vcc5v0_host_en = "/pinctrl/usb/vcc5v0-host-en";
        vcc5v0_otg_pwr_en = "/pinctrl/usb/vcc5v0-otg-pwr-en";
        vcc5v0_otg_en = "/pinctrl/usb/vcc5v0-otg-en";
        uart8_gpios = "/pinctrl/wireless-bluetooth/uart8-gpios";
        uart1_gpios = "/pinctrl/wireless-bluetooth/uart1-gpios";
        vsel_gpio = "/pinctrl/vsel-gpio";
        fusb0_int = "/pinctrl/fusb30x/fusb0-int";
        hp_det = "/pinctrl/headphone/hp-det";
        dc_det_gpio_pin = "/pinctrl/power-dc/dc-det-gpio-pin";
        sii902x_hdmi_int = "/pinctrl/sii902x/sii902x-hdmi-int";
        mh248 = "/pinctrl/hallsensor/mh-248";
        wifi_host_wake_irq = "/pinctrl/wireless-wlan/wifi-host-wake-irq";
        adc_keys = "/adc-keys";
        audiopwmout_diff = "/audiopwmout-diff";
        master = "/audiopwmout-diff/simple-audio-card,codec";
        backlight = "/backlight";
        backlight1 = "/backlight1";
        dc_12v = "/dc-12v";
        vcc_sys = "/vcc-sys";
        hdmi_sound = "/hdmi-sound";
        leds = "/leds";
        work_led = "/leds/work";
        pdmics = "/dummy-codec";
        pdm_mic_array = "/pdm-mic-array";
        rk817_sound = "/rk817-sound";
        spdif_out = "/spdif-out";
        vcc3v3_sys = "/vcc3v3-sys";
        vcc5v0_sys = "/vcc5v0-sys";
        vcc5v0_usb = "/vcc5v0-usb";
        vcc5v0_host = "/vcc5v0-host-regulator";
        vcc5v0_otg = "/vcc5v0-otg-regulator";
        vcc3v3_lcd0_n = "/vcc3v3-lcd0-n";
        sdio_pwrseq = "/sdio-pwrseq";
        wireless_wlan = "/wireless-wlan";
        wireless_bluetooth = "/wireless-bluetooth";
        rk_headset = "/rk-headset";
        dc_det = "/dc-det";
        bt_sco = "/bt-sco";
        sound2_master = "/bt-sound/simple-audio-card,codec";
        hall_mh248 = "/hall-mh248";
        ext_cam_clk = "/external-camera-clock";
        panel_in_edp = "/edp_panel/ports/endpoint";
        chosen = "/chosen";
        debug = "/debug@fd904000";
        cspmu = "/cspmu@fd90c000";
    };
};
