{"sha": "9bddde52b4cf9c9a4609e2288893c57a1da0abd7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWJkZGRlNTJiNGNmOWM5YTQ2MDllMjI4ODg5M2M1N2ExZGEwYWJkNw==", "commit": {"author": {"name": "Aldy Hernandez", "email": "aldyh@redhat.com", "date": "2001-11-15T15:04:10Z"}, "committer": {"name": "Aldy Hernandez", "email": "aldyh@gcc.gnu.org", "date": "2001-11-15T15:04:10Z"}, "message": "rs6000.md: Use spaces instead of tabs in output templates.\n\n      * config/rs6000/rs6000.md: Use spaces instead of tabs in output\n        templates.\n\nFrom-SVN: r47059", "tree": {"sha": "2bdd399b8e962c8e00ce97ba15cad810ddc2900f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2bdd399b8e962c8e00ce97ba15cad810ddc2900f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9bddde52b4cf9c9a4609e2288893c57a1da0abd7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9bddde52b4cf9c9a4609e2288893c57a1da0abd7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9bddde52b4cf9c9a4609e2288893c57a1da0abd7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9bddde52b4cf9c9a4609e2288893c57a1da0abd7/comments", "author": {"login": "aldyh", "id": 12937877, "node_id": "MDQ6VXNlcjEyOTM3ODc3", "avatar_url": "https://avatars.githubusercontent.com/u/12937877?v=4", "gravatar_id": "", "url": "https://api.github.com/users/aldyh", "html_url": "https://github.com/aldyh", "followers_url": "https://api.github.com/users/aldyh/followers", "following_url": "https://api.github.com/users/aldyh/following{/other_user}", "gists_url": "https://api.github.com/users/aldyh/gists{/gist_id}", "starred_url": "https://api.github.com/users/aldyh/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/aldyh/subscriptions", "organizations_url": "https://api.github.com/users/aldyh/orgs", "repos_url": "https://api.github.com/users/aldyh/repos", "events_url": "https://api.github.com/users/aldyh/events{/privacy}", "received_events_url": "https://api.github.com/users/aldyh/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "fea54805d1cfdd197167865a35b198ac95df0eca", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fea54805d1cfdd197167865a35b198ac95df0eca", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fea54805d1cfdd197167865a35b198ac95df0eca"}], "stats": {"total": 245, "additions": 125, "deletions": 120}, "files": [{"sha": "3bd66d3659fd3baa07bebd61e9efc157e2820f33", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9bddde52b4cf9c9a4609e2288893c57a1da0abd7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9bddde52b4cf9c9a4609e2288893c57a1da0abd7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9bddde52b4cf9c9a4609e2288893c57a1da0abd7", "patch": "@@ -1,3 +1,8 @@\n+2001-11-15  Aldy Hernandez  <aldyh@redhat.com>\n+\n+\t* config/rs6000/rs6000.md: Use spaces instead of tabs in output\n+\ttemplates.\n+\n Thu Nov 15 08:36:39 2001  Richard Kenner  <kenner@vlsi1.ultra.nyu.edu>\n \n \t* final.c (alter_subreg): If simplify_subreg can't do anything,"}, {"sha": "c9dfa968b10efec883412f426d1c84c7caead727", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 120, "deletions": 120, "changes": 240, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9bddde52b4cf9c9a4609e2288893c57a1da0abd7/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9bddde52b4cf9c9a4609e2288893c57a1da0abd7/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=9bddde52b4cf9c9a4609e2288893c57a1da0abd7", "patch": "@@ -13369,15 +13369,15 @@\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n \t(match_operand:V4SI 1 \"memory_operand\" \"m\"))]\n   \"TARGET_ALTIVEC\"\n-  \"lvx\\t%0,%y1\"\n+  \"lvx %0,%y1\"\n   [(set_attr \"type\" \"altivec\")])\n \n ;; Generic STVX store instruction.\n (define_insn \"altivec_stvx\"\n   [(set (match_operand:V4SI 0 \"memory_operand\" \"=m\")\n \t(match_operand:V4SI 1 \"register_operand\" \"v\"))]\n   \"TARGET_ALTIVEC\"\n-  \"stvx\\t%1,%y0\"\n+  \"stvx %1,%y0\"\n   [(set_attr \"type\" \"altivec\")])\n \n ;; Vector move instructions.\n@@ -13392,9 +13392,9 @@\n \t(match_operand:V4SI 1 \"input_operand\" \"v,m,v\"))]\n   \"TARGET_ALTIVEC\"\n   \"@\n-   stvx\\t%1,%y0\n-   ldvx\\t%0,%y1\n-   vor\\t%0,%1,%1\"\n+   stvx %1,%y0\n+   ldvx %0,%y1\n+   vor %0,%1,%1\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_expand \"movv8hi\"\n@@ -13408,9 +13408,9 @@\n \t(match_operand:V8HI 1 \"input_operand\" \"v,m,v\"))]\n   \"TARGET_ALTIVEC\"\n   \"@\n-   stvx\\t%1,%y0\n-   ldvx\\t%0,%y1\n-   vor\\t%0,%1,%1\"\n+   stvx %1,%y0\n+   ldvx %0,%y1\n+   vor %0,%1,%1\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_expand \"movv16qi\"\n@@ -13424,9 +13424,9 @@\n \t(match_operand:V16QI 1 \"input_operand\" \"v,m,v\"))]\n   \"TARGET_ALTIVEC\"\n   \"@\n-   stvx\\t%1,%y0\n-   ldvx\\t%0,%y1\n-   vor\\t%0,%1,%1\"\n+   stvx %1,%y0\n+   ldvx %0,%y1\n+   vor %0,%1,%1\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_expand \"movv4sf\"\n@@ -13440,9 +13440,9 @@\n \t(match_operand:V4SF 1 \"input_operand\" \"v,m,v\"))]\n   \"TARGET_ALTIVEC\"\n   \"@\n-   stvx\\t%1,%y0\n-   ldvx\\t%0,%y1\n-   vor\\t%0,%1,%1\"\n+   stvx %1,%y0\n+   ldvx %0,%y1\n+   vor %0,%1,%1\"\n   [(set_attr \"type\" \"altivec\")])\n \n ;; Simple binary operations.\n@@ -13452,845 +13452,845 @@\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 31))]\n   \"TARGET_ALTIVEC\"\n-  \"vaddubm\\t%0,%1,%2\"\n+  \"vaddubm %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vadduhm\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 32))]\n   \"TARGET_ALTIVEC\"\n-  \"vadduhm\\t%0,%1,%2\"\n+  \"vadduhm %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vadduwm\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 33))]\n   \"TARGET_ALTIVEC\"\n-  \"vadduwm\\t%0,%1,%2\"\n+  \"vadduwm %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vaddfp\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n                       (match_operand:V4SF 2 \"register_operand\" \"v\")] 34))]\n   \"TARGET_ALTIVEC\"\n-  \"vaddfp\\t%0,%1,%2\"\n+  \"vaddfp %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vaddcuw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 35))]\n   \"TARGET_ALTIVEC\"\n-  \"vaddcuw\\t%0,%1,%2\"\n+  \"vaddcuw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vaddubs\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 36))]\n   \"TARGET_ALTIVEC\"\n-  \"vaddubs\\t%0,%1,%2\"\n+  \"vaddubs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vaddsbs\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 37))]\n   \"TARGET_ALTIVEC\"\n-  \"vaddsbs\\t%0,%1,%2\"\n+  \"vaddsbs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vadduhs\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 38))]\n   \"TARGET_ALTIVEC\"\n-  \"vadduhs\\t%0,%1,%2\"\n+  \"vadduhs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vaddshs\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 39))]\n   \"TARGET_ALTIVEC\"\n-  \"vaddshs\\t%0,%1,%2\"\n+  \"vaddshs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vadduws\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 40))]\n   \"TARGET_ALTIVEC\"\n-  \"vadduws\\t%0,%1,%2\"\n+  \"vadduws %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vaddsws\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 41))]\n   \"TARGET_ALTIVEC\"\n-  \"vaddsws\\t%0,%1,%2\"\n+  \"vaddsws %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vand\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 42))]\n   \"TARGET_ALTIVEC\"\n-  \"vand\\t%0,%1,%2\"\n+  \"vand %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vandc\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 43))]\n   \"TARGET_ALTIVEC\"\n-  \"vandc\\t%0,%1,%2\"\n+  \"vandc %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vavgub\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 44))]\n   \"TARGET_ALTIVEC\"\n-  \"vavgub\\t%0,%1,%2\"\n+  \"vavgub %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vavgsb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 45))]\n   \"TARGET_ALTIVEC\"\n-  \"vavgsb\\t%0,%1,%2\"\n+  \"vavgsb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vavguh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 46))]\n   \"TARGET_ALTIVEC\"\n-  \"vavguh\\t%0,%1,%2\"\n+  \"vavguh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vavgsh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 47))]\n   \"TARGET_ALTIVEC\"\n-  \"vavgsh\\t%0,%1,%2\"\n+  \"vavgsh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vavguw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 48))]\n   \"TARGET_ALTIVEC\"\n-  \"vavguw\\t%0,%1,%2\"\n+  \"vavguw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vavgsw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 49))]\n   \"TARGET_ALTIVEC\"\n-  \"vavgsw\\t%0,%1,%2\"\n+  \"vavgsw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpbfp\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n                       (match_operand:V4SF 2 \"register_operand\" \"v\")] 50))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpbfp\\t%0,%1,%2\"\n+  \"vcmpbfp %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpequb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 51))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpequb\\t%0,%1,%2\"\n+  \"vcmpequb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpequh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 52))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpequh\\t%0,%1,%2\"\n+  \"vcmpequh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpequw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 53))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpequw\\t%0,%1,%2\"\n+  \"vcmpequw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpeqfp\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n                       (match_operand:V4SF 2 \"register_operand\" \"v\")] 54))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpeqfp\\t%0,%1,%2\"\n+  \"vcmpeqfp %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpgefp\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n                       (match_operand:V4SF 2 \"register_operand\" \"v\")] 55))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpgefp\\t%0,%1,%2\"\n+  \"vcmpgefp %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpgtub\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 56))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpgtub\\t%0,%1,%2\"\n+  \"vcmpgtub %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpgtsb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 57))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpgtsb\\t%0,%1,%2\"\n+  \"vcmpgtsb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpgtuh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 58))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpgtuh\\t%0,%1,%2\"\n+  \"vcmpgtuh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpgtsh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 59))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpgtsh\\t%0,%1,%2\"\n+  \"vcmpgtsh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpgtuw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 60))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpgtuw\\t%0,%1,%2\"\n+  \"vcmpgtuw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpgtsw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 61))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpgtsw\\t%0,%1,%2\"\n+  \"vcmpgtsw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vcmpgtfp\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SF 1 \"register_operand\" \"v\")\n                       (match_operand:V4SF 2 \"register_operand\" \"v\")] 62))]\n   \"TARGET_ALTIVEC\"\n-  \"vcmpgtfp\\t%0,%1,%2\"\n+  \"vcmpgtfp %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmaxub\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 63))]\n   \"TARGET_ALTIVEC\"\n-  \"vmaxub\\t%0,%1,%2\"\n+  \"vmaxub %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmaxsb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 64))]\n   \"TARGET_ALTIVEC\"\n-  \"vmaxsb\\t%0,%1,%2\"\n+  \"vmaxsb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmaxuh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 65))]\n   \"TARGET_ALTIVEC\"\n-  \"vmaxuh\\t%0,%1,%2\"\n+  \"vmaxuh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmaxsh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 66))]\n   \"TARGET_ALTIVEC\"\n-  \"vmaxsh\\t%0,%1,%2\"\n+  \"vmaxsh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmaxuw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 67))]\n   \"TARGET_ALTIVEC\"\n-  \"vmaxuw\\t%0,%1,%2\"\n+  \"vmaxuw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmaxsw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 68))]\n   \"TARGET_ALTIVEC\"\n-  \"vmaxsw\\t%0,%1,%2\"\n+  \"vmaxsw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmaxfp\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n                       (match_operand:V4SF 2 \"register_operand\" \"v\")] 69))]\n   \"TARGET_ALTIVEC\"\n-  \"vmaxfp\\t%0,%1,%2\"\n+  \"vmaxfp %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmrghb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 70))]\n   \"TARGET_ALTIVEC\"\n-  \"vmrghb\\t%0,%1,%2\"\n+  \"vmrghb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmrghh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 71))]\n   \"TARGET_ALTIVEC\"\n-  \"vmrghh\\t%0,%1,%2\"\n+  \"vmrghh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmrghw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 72))]\n   \"TARGET_ALTIVEC\"\n-  \"vmrghw\\t%0,%1,%2\"\n+  \"vmrghw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmrglb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 73))]\n   \"TARGET_ALTIVEC\"\n-  \"vmrglb\\t%0,%1,%2\"\n+  \"vmrglb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmrglh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 74))]\n   \"TARGET_ALTIVEC\"\n-  \"vmrglh\\t%0,%1,%2\"\n+  \"vmrglh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmrglw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 75))]\n   \"TARGET_ALTIVEC\"\n-  \"vmrglw\\t%0,%1,%2\"\n+  \"vmrglw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vminub\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 76))]\n   \"TARGET_ALTIVEC\"\n-  \"vminub\\t%0,%1,%2\"\n+  \"vminub %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vminsb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 77))]\n   \"TARGET_ALTIVEC\"\n-  \"vminsb\\t%0,%1,%2\"\n+  \"vminsb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vminuh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 78))]\n   \"TARGET_ALTIVEC\"\n-  \"vminuh\\t%0,%1,%2\"\n+  \"vminuh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vminsh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 79))]\n   \"TARGET_ALTIVEC\"\n-  \"vminsh\\t%0,%1,%2\"\n+  \"vminsh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vminuw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 80))]\n   \"TARGET_ALTIVEC\"\n-  \"vminuw\\t%0,%1,%2\"\n+  \"vminuw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vminsw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 81))]\n   \"TARGET_ALTIVEC\"\n-  \"vminsw\\t%0,%1,%2\"\n+  \"vminsw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vminfp\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n                       (match_operand:V4SF 2 \"register_operand\" \"v\")] 82))]\n   \"TARGET_ALTIVEC\"\n-  \"vminfp\\t%0,%1,%2\"\n+  \"vminfp %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmuleub\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 83))]\n   \"TARGET_ALTIVEC\"\n-  \"vmuleub\\t%0,%1,%2\"\n+  \"vmuleub %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmulesb\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 84))]\n   \"TARGET_ALTIVEC\"\n-  \"vmulesb\\t%0,%1,%2\"\n+  \"vmulesb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmuleuh\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 85))]\n   \"TARGET_ALTIVEC\"\n-  \"vmuleuh\\t%0,%1,%2\"\n+  \"vmuleuh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmulesh\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 86))]\n   \"TARGET_ALTIVEC\"\n-  \"vmulesh\\t%0,%1,%2\"\n+  \"vmulesh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmuloub\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 87))]\n   \"TARGET_ALTIVEC\"\n-  \"vmuloub\\t%0,%1,%2\"\n+  \"vmuloub %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmulosb\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V16QI 2 \"register_operand\" \"v\")] 88))]\n   \"TARGET_ALTIVEC\"\n-  \"vmulosb\\t%0,%1,%2\"\n+  \"vmulosb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmulouh\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 89))]\n   \"TARGET_ALTIVEC\"\n-  \"vmulouh\\t%0,%1,%2\"\n+  \"vmulouh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vmulosh\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 90))]\n   \"TARGET_ALTIVEC\"\n-  \"vmulosh\\t%0,%1,%2\"\n+  \"vmulosh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vnor\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 91))]\n   \"TARGET_ALTIVEC\"\n-  \"vnor\\t%0,%1,%2\"\n+  \"vnor %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vor\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 92))]\n   \"TARGET_ALTIVEC\"\n-  \"vor\\t%0,%1,%2\"\n+  \"vor %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkuhum\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                        (match_operand:V8HI 2 \"register_operand\" \"v\")] 93))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkuhum\\t%0,%1,%2\"\n+  \"vpkuhum %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkuwum\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 94))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkuwum\\t%0,%1,%2\"\n+  \"vpkuwum %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkpx\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 95))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkpx\\t%0,%1,%2\"\n+  \"vpkpx %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkuhss\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                        (match_operand:V8HI 2 \"register_operand\" \"v\")] 96))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkuhss\\t%0,%1,%2\"\n+  \"vpkuhss %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkshss\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                        (match_operand:V8HI 2 \"register_operand\" \"v\")] 97))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkshss\\t%0,%1,%2\"\n+  \"vpkshss %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkuwss\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 98))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkuwss\\t%0,%1,%2\"\n+  \"vpkuwss %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkswss\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 99))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkswss\\t%0,%1,%2\"\n+  \"vpkswss %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkuhus\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                        (match_operand:V8HI 2 \"register_operand\" \"v\")] 100))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkuhus\\t%0,%1,%2\"\n+  \"vpkuhus %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkshus\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                        (match_operand:V8HI 2 \"register_operand\" \"v\")] 101))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkshus\\t%0,%1,%2\"\n+  \"vpkshus %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkuwus\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 102))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkuwus\\t%0,%1,%2\"\n+  \"vpkuwus %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vpkswus\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 103))]\n   \"TARGET_ALTIVEC\"\n-  \"vpkswus\\t%0,%1,%2\"\n+  \"vpkswus %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vrlb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 104))]\n   \"TARGET_ALTIVEC\"\n-  \"vrlb\\t%0,%1,%2\"\n+  \"vrlb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vrlh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 105))]\n   \"TARGET_ALTIVEC\"\n-  \"vrlh\\t%0,%1,%2\"\n+  \"vrlh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vrlw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 106))]\n   \"TARGET_ALTIVEC\"\n-  \"vrlw\\t%0,%1,%2\"\n+  \"vrlw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vslb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 107))]\n   \"TARGET_ALTIVEC\"\n-  \"vslb\\t%0,%1,%2\"\n+  \"vslb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vslh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 108))]\n   \"TARGET_ALTIVEC\"\n-  \"vslh\\t%0,%1,%2\"\n+  \"vslh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vslw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 109))]\n   \"TARGET_ALTIVEC\"\n-  \"vslw\\t%0,%1,%2\"\n+  \"vslw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsl\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 110))]\n   \"TARGET_ALTIVEC\"\n-  \"vsl\\t%0,%1,%2\"\n+  \"vsl %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vslo\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 111))]\n   \"TARGET_ALTIVEC\"\n-  \"vslo\\t%0,%1,%2\"\n+  \"vslo %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsrb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 112))]\n   \"TARGET_ALTIVEC\"\n-  \"vsrb\\t%0,%1,%2\"\n+  \"vsrb %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vrsh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 113))]\n   \"TARGET_ALTIVEC\"\n-  \"vrsh\\t%0,%1,%2\"\n+  \"vrsh %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vrsw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 114))]\n   \"TARGET_ALTIVEC\"\n-  \"vrsw\\t%0,%1,%2\"\n+  \"vrsw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsrab\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 115))]\n   \"TARGET_ALTIVEC\"\n-  \"vsrab\\t%0,%1,%2\"\n+  \"vsrab %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsrah\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 116))]\n   \"TARGET_ALTIVEC\"\n-  \"vsrah\\t%0,%1,%2\"\n+  \"vsrah %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsraw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 117))]\n   \"TARGET_ALTIVEC\"\n-  \"vsraw\\t%0,%1,%2\"\n+  \"vsraw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsr\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 118))]\n   \"TARGET_ALTIVEC\"\n-  \"vsr\\t%0,%1,%2\"\n+  \"vsr %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsro\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 119))]\n   \"TARGET_ALTIVEC\"\n-  \"vsro\\t%0,%1,%2\"\n+  \"vsro %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsububm\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 120))]\n   \"TARGET_ALTIVEC\"\n-  \"vsububm\\t%0,%1,%2\"\n+  \"vsububm %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsubuhm\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 121))]\n   \"TARGET_ALTIVEC\"\n-  \"vsubuhm\\t%0,%1,%2\"\n+  \"vsubuhm %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsubuwm\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 122))]\n   \"TARGET_ALTIVEC\"\n-  \"vsubuwm\\t%0,%1,%2\"\n+  \"vsubuwm %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsubfp\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")\n                       (match_operand:V4SF 2 \"register_operand\" \"v\")] 123))]\n   \"TARGET_ALTIVEC\"\n-  \"vsubfp\\t%0,%1,%2\"\n+  \"vsubfp %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsubcuw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 124))]\n   \"TARGET_ALTIVEC\"\n-  \"vsubcuw\\t%0,%1,%2\"\n+  \"vsubcuw %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsububs\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 125))]\n   \"TARGET_ALTIVEC\"\n-  \"vsububs\\t%0,%1,%2\"\n+  \"vsububs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsubsbs\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                        (match_operand:V16QI 2 \"register_operand\" \"v\")] 126))]\n   \"TARGET_ALTIVEC\"\n-  \"vsubsbs\\t%0,%1,%2\"\n+  \"vsubsbs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsubuhs\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 127))]\n   \"TARGET_ALTIVEC\"\n-  \"vsubuhs\\t%0,%1,%2\"\n+  \"vsubuhs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsubshs\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V8HI 2 \"register_operand\" \"v\")] 128))]\n   \"TARGET_ALTIVEC\"\n-  \"vsubshs\\t%0,%1,%2\"\n+  \"vsubshs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsubuws\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 129))]\n   \"TARGET_ALTIVEC\"\n-  \"vsubuws\\t%0,%1,%2\"\n+  \"vsubuws %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsubsws\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 130))]\n   \"TARGET_ALTIVEC\"\n-  \"vsubsws\\t%0,%1,%2\"\n+  \"vsubsws %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsum4ubs\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 131))]\n   \"TARGET_ALTIVEC\"\n-  \"vsum4ubs\\t%0,%1,%2\"\n+  \"vsum4ubs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsum4sbs\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 132))]\n   \"TARGET_ALTIVEC\"\n-  \"vsum4sbs\\t%0,%1,%2\"\n+  \"vsum4sbs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsum4shs\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 133))]\n   \"TARGET_ALTIVEC\"\n-  \"vsum4shs\\t%0,%1,%2\"\n+  \"vsum4shs %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsum2sws\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 134))]\n   \"TARGET_ALTIVEC\"\n-  \"vsum2sws\\t%0,%1,%2\"\n+  \"vsum2sws %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vsumsws\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 135))]\n   \"TARGET_ALTIVEC\"\n-  \"vsumsws\\t%0,%1,%2\"\n+  \"vsumsws %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])\n \n (define_insn \"altivec_vxor\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")] 136))]\n   \"TARGET_ALTIVEC\"\n-  \"vxor\\t%0,%1,%2\"\n+  \"vxor %0,%1,%2\"\n   [(set_attr \"type\" \"altivec\")])"}]}