# Learning Verilog using Xilinx VIVADO
