<dec f='llvm/llvm/utils/TableGen/CodeGenTarget.h' l='132' type='std::vector&lt;ValueTypeByHwMode&gt; llvm::CodeGenTarget::getRegisterVTs(llvm::Record * R) const'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenTarget.h' l='130'>/// getRegisterVTs - Find the union of all possible SimpleValueTypes for the
  /// specified physical register.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='2172' u='c' c='_ZL15getImplicitTypePN4llvm6RecordEjbbRNS_11TreePatternE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.cpp' l='464' u='c' c='_ZNK4llvm18CodeGenInstruction28HasOneImplicitDefWithKnownVTERKNS_13CodeGenTargetE'/>
<def f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='401' ll='416' type='std::vector&lt;ValueTypeByHwMode&gt; llvm::CodeGenTarget::getRegisterVTs(llvm::Record * R) const'/>
