
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 330.938 ; gain = 121.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v:12]
INFO: [Synth 8-638] synthesizing module 'dataMux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:12]
WARNING: [Synth 8-153] case item 2'b1x will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:21]
INFO: [Synth 8-256] done synthesizing module 'dataMux' (1#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:12]
INFO: [Synth 8-638] synthesizing module 'data_memory' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:12]
WARNING: [Synth 8-567] referenced signal 'wmem' should be on the sensitivity list [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:23]
WARNING: [Synth 8-567] referenced signal 'write_data' should be on the sensitivity list [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (2#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:12]
INFO: [Synth 8-638] synthesizing module 'shift_two_left' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v:13]
INFO: [Synth 8-256] done synthesizing module 'shift_two_left' (3#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v:13]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v:12]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU_A_Mux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_A_Mux' (5#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU_B_Mux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_B_Mux' (6#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v:12]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v:13]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v:13]
INFO: [Synth 8-638] synthesizing module 'pcMux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v:13]
INFO: [Synth 8-256] done synthesizing module 'pcMux' (8#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v:13]
INFO: [Synth 8-638] synthesizing module 'WN_Input_Mux' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v:13]
WARNING: [Synth 8-153] case item 2'b1x will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v:21]
INFO: [Synth 8-256] done synthesizing module 'WN_Input_Mux' (9#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v:13]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v:12]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (10#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v:12]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:13]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (11#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v:13]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:13]
WARNING: [Synth 8-567] referenced signal 'ALUOp' should be on the sensitivity list [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:323]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (12#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:13]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:12]
WARNING: [Synth 8-324] index 0 out of range [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:43]
WARNING: [Synth 8-5788] Register register_reg[11] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[12] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[13] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[14] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[15] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[16] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[17] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[18] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[19] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[20] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[21] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[22] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[23] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[24] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[25] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[26] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[27] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[28] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[29] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[30] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
WARNING: [Synth 8-5788] Register register_reg[31] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:22]
INFO: [Synth 8-256] done synthesizing module 'regfile' (13#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v:12]
INFO: [Synth 8-638] synthesizing module 'MIPSALU' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:12]
WARNING: [Synth 8-153] case item 4'bx000 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx100 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx001 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx101 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx010 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
WARNING: [Synth 8-153] case item 4'bx110 will never be executed [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:21]
INFO: [Synth 8-256] done synthesizing module 'MIPSALU' (14#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v:12]
WARNING: [Synth 8-3848] Net bogus in module/entity CPU does not have driver. [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v:15]
INFO: [Synth 8-256] done synthesizing module 'CPU' (15#1) [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v:12]
WARNING: [Synth 8-3331] design MIPSALU has unconnected port branch
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[31]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[30]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[29]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[28]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[27]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[26]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[25]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[24]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[23]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[22]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[21]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[20]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[19]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[18]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[17]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[16]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[15]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[14]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[13]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[12]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[11]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[10]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[9]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[8]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[7]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[6]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[5]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[4]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[3]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[2]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[1]
WARNING: [Synth 8-3331] design dataMux has unconnected port PCPlusFour_Result[0]
WARNING: [Synth 8-3331] design CPU has unconnected port bogus
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 382.051 ; gain = 172.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 382.051 ; gain = 172.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'Clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc:1]
Finished Parsing XDC File [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 690.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "instruction" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regrt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'dataMux_out_reg' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[0]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[2]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[3]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[4]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[5]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[6]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[7]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[8]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[9]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[10]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[11]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[12]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[13]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[14]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[15]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[16]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[17]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[18]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[19]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[20]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[21]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[22]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[23]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[24]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[25]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[26]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[27]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[28]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[29]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[30]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[31]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[32]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[33]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[34]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[35]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[36]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[37]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[38]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[39]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[40]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[41]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[42]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[43]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[44]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[45]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[46]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[47]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[48]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[49]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[50]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[51]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[52]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[53]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[54]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[55]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[56]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[57]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[58]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[59]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[60]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[61]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[62]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[63]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[64]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[65]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[66]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[67]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[68]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[69]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[70]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[71]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[72]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[73]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[74]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[75]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[76]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[77]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[78]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[79]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[80]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[81]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[82]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[83]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[84]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[85]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[86]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[87]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[88]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[89]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[90]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[91]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[92]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[93]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[94]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[95]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[96]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[97]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[98]' [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v:21]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 303   
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   5 Input      1 Bit        Muxes := 101   
	   9 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dataMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module data_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 303   
	   5 Input      1 Bit        Muxes := 101   
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ALU_A_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU_B_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sign_extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pcMux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module WN_Input_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module program_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instruction_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 5     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module MIPSALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design CPU has unconnected port bogus
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (myDataMux/dataMux_out_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (data_reg[0][7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[0][6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[0][5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[0][4]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[0][3]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[0][2]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[0][1]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[0][0]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[1][7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[1][6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[1][5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[1][4]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[1][3]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[1][2]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[1][1]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[1][0]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[2][7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[2][6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[2][5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[2][4]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[2][3]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[2][2]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[2][1]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[2][0]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[3][7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[3][6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[3][5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[3][4]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[3][3]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[3][2]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[3][1]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[3][0]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[4][7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[4][6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[4][5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[4][4]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[4][3]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[4][2]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[4][1]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[4][0]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[5][7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[5][6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[5][5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[5][4]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[5][3]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[5][2]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[5][1]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[5][0]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[6][7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[6][6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[6][5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[6][4]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[6][3]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[6][2]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[6][1]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[6][0]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[7][7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[7][6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[7][5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[7][4]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[7][3]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[7][2]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[7][1]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[7][0]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[8][7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[8][6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[8][5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (data_reg[8][4]) is unused and will be removed from module data_memory.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 690.801 ; gain = 481.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1979 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 690.801 ; gain = 123.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 690.801 ; gain = 481.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
193 Infos, 269 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 690.801 ; gain = 442.441
INFO: [Common 17-1381] The checkpoint 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/synth_1/CPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 690.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 04:40:22 2016...
