0.7
2020.2
May 22 2024
18:54:44
/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/project_1/project_1.srcs/sim_1/new/number_adder_4bit_tb.v,1732031640,verilog,,,,number_adder_4bit_tb,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/project_1/project_1.srcs/sources_1/new/full_adder.v,1732031047,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/project_1/project_1.srcs/sources_1/new/number_adder_4bit.v,,full_adder,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/project_1/project_1.srcs/sources_1/new/number_adder_4bit.v,1732031330,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/project_1/project_1.srcs/sim_1/new/number_adder_4bit_tb.v,,number_adder_4bit,,,,,,,,
