{
  "module_name": "rk3308-cru.h",
  "hash_id": "6eb2ff6971a11658bcd22cb1fc4c78a8400ab7bd5b99b404e2fb709e237fbd8d",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rk3308-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3308_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RK3308_H\n\n \n#define PLL_APLL\t\t1\n#define PLL_DPLL\t\t2\n#define PLL_VPLL0\t\t3\n#define PLL_VPLL1\t\t4\n#define ARMCLK\t\t\t5\n\n \n#define USB480M\t\t\t14\n#define SCLK_RTC32K\t\t15\n#define SCLK_PVTM_CORE\t\t16\n#define SCLK_UART0\t\t17\n#define SCLK_UART1\t\t18\n#define SCLK_UART2\t\t19\n#define SCLK_UART3\t\t20\n#define SCLK_UART4\t\t21\n#define SCLK_I2C0\t\t22\n#define SCLK_I2C1\t\t23\n#define SCLK_I2C2\t\t24\n#define SCLK_I2C3\t\t25\n#define SCLK_PWM0\t\t26\n#define SCLK_SPI0\t\t27\n#define SCLK_SPI1\t\t28\n#define SCLK_SPI2\t\t29\n#define SCLK_TIMER0\t\t30\n#define SCLK_TIMER1\t\t31\n#define SCLK_TIMER2\t\t32\n#define SCLK_TIMER3\t\t33\n#define SCLK_TIMER4\t\t34\n#define SCLK_TIMER5\t\t35\n#define SCLK_TSADC\t\t36\n#define SCLK_SARADC\t\t37\n#define SCLK_OTP\t\t38\n#define SCLK_OTP_USR\t\t39\n#define SCLK_CPU_BOOST\t\t40\n#define SCLK_CRYPTO\t\t41\n#define SCLK_CRYPTO_APK\t\t42\n#define SCLK_NANDC_DIV\t\t43\n#define SCLK_NANDC_DIV50\t44\n#define SCLK_NANDC\t\t45\n#define SCLK_SDMMC_DIV\t\t46\n#define SCLK_SDMMC_DIV50\t47\n#define SCLK_SDMMC\t\t48\n#define SCLK_SDMMC_DRV\t\t49\n#define SCLK_SDMMC_SAMPLE\t50\n#define SCLK_SDIO_DIV\t\t51\n#define SCLK_SDIO_DIV50\t\t52\n#define SCLK_SDIO\t\t53\n#define SCLK_SDIO_DRV\t\t54\n#define SCLK_SDIO_SAMPLE\t55\n#define SCLK_EMMC_DIV\t\t56\n#define SCLK_EMMC_DIV50\t\t57\n#define SCLK_EMMC\t\t58\n#define SCLK_EMMC_DRV\t\t59\n#define SCLK_EMMC_SAMPLE\t60\n#define SCLK_SFC\t\t61\n#define SCLK_OTG_ADP\t\t62\n#define SCLK_MAC_SRC\t\t63\n#define SCLK_MAC\t\t64\n#define SCLK_MAC_REF\t\t65\n#define SCLK_MAC_RX_TX\t\t66\n#define SCLK_MAC_RMII\t\t67\n#define SCLK_DDR_MON_TIMER\t68\n#define SCLK_DDR_MON\t\t69\n#define SCLK_DDRCLK\t\t70\n#define SCLK_PMU\t\t71\n#define SCLK_USBPHY_REF\t\t72\n#define SCLK_WIFI\t\t73\n#define SCLK_PVTM_PMU\t\t74\n#define SCLK_PDM\t\t75\n#define SCLK_I2S0_8CH_TX\t76\n#define SCLK_I2S0_8CH_TX_OUT\t77\n#define SCLK_I2S0_8CH_RX\t78\n#define SCLK_I2S0_8CH_RX_OUT\t79\n#define SCLK_I2S1_8CH_TX\t80\n#define SCLK_I2S1_8CH_TX_OUT\t81\n#define SCLK_I2S1_8CH_RX\t82\n#define SCLK_I2S1_8CH_RX_OUT\t83\n#define SCLK_I2S2_8CH_TX\t84\n#define SCLK_I2S2_8CH_TX_OUT\t85\n#define SCLK_I2S2_8CH_RX\t86\n#define SCLK_I2S2_8CH_RX_OUT\t87\n#define SCLK_I2S3_8CH_TX\t88\n#define SCLK_I2S3_8CH_TX_OUT\t89\n#define SCLK_I2S3_8CH_RX\t90\n#define SCLK_I2S3_8CH_RX_OUT\t91\n#define SCLK_I2S0_2CH\t\t92\n#define SCLK_I2S0_2CH_OUT\t93\n#define SCLK_I2S1_2CH\t\t94\n#define SCLK_I2S1_2CH_OUT\t95\n#define SCLK_SPDIF_TX_DIV\t96\n#define SCLK_SPDIF_TX_DIV50\t97\n#define SCLK_SPDIF_TX\t\t98\n#define SCLK_SPDIF_RX_DIV\t99\n#define SCLK_SPDIF_RX_DIV50\t100\n#define SCLK_SPDIF_RX\t\t101\n#define SCLK_I2S0_8CH_TX_MUX\t102\n#define SCLK_I2S0_8CH_RX_MUX\t103\n#define SCLK_I2S1_8CH_TX_MUX\t104\n#define SCLK_I2S1_8CH_RX_MUX\t105\n#define SCLK_I2S2_8CH_TX_MUX\t106\n#define SCLK_I2S2_8CH_RX_MUX\t107\n#define SCLK_I2S3_8CH_TX_MUX\t108\n#define SCLK_I2S3_8CH_RX_MUX\t109\n#define SCLK_I2S0_8CH_TX_SRC\t110\n#define SCLK_I2S0_8CH_RX_SRC\t111\n#define SCLK_I2S1_8CH_TX_SRC\t112\n#define SCLK_I2S1_8CH_RX_SRC\t113\n#define SCLK_I2S2_8CH_TX_SRC\t114\n#define SCLK_I2S2_8CH_RX_SRC\t115\n#define SCLK_I2S3_8CH_TX_SRC\t116\n#define SCLK_I2S3_8CH_RX_SRC\t117\n#define SCLK_I2S0_2CH_SRC\t118\n#define SCLK_I2S1_2CH_SRC\t119\n#define SCLK_PWM1\t\t120\n#define SCLK_PWM2\t\t121\n#define SCLK_OWIRE\t\t122\n\n \n#define DCLK_VOP\t\t125\n\n \n#define ACLK_BUS_SRC\t\t130\n#define ACLK_BUS\t\t131\n#define ACLK_PERI_SRC\t\t132\n#define ACLK_PERI\t\t133\n#define ACLK_MAC\t\t134\n#define ACLK_CRYPTO\t\t135\n#define ACLK_VOP\t\t136\n#define ACLK_GIC\t\t137\n#define ACLK_DMAC0\t\t138\n#define ACLK_DMAC1\t\t139\n\n \n#define HCLK_BUS\t\t150\n#define HCLK_PERI\t\t151\n#define HCLK_AUDIO\t\t152\n#define HCLK_NANDC\t\t153\n#define HCLK_SDMMC\t\t154\n#define HCLK_SDIO\t\t155\n#define HCLK_EMMC\t\t156\n#define HCLK_SFC\t\t157\n#define HCLK_OTG\t\t158\n#define HCLK_HOST\t\t159\n#define HCLK_HOST_ARB\t\t160\n#define HCLK_PDM\t\t161\n#define HCLK_SPDIFTX\t\t162\n#define HCLK_SPDIFRX\t\t163\n#define HCLK_I2S0_8CH\t\t164\n#define HCLK_I2S1_8CH\t\t165\n#define HCLK_I2S2_8CH\t\t166\n#define HCLK_I2S3_8CH\t\t167\n#define HCLK_I2S0_2CH\t\t168\n#define HCLK_I2S1_2CH\t\t169\n#define HCLK_VAD\t\t170\n#define HCLK_CRYPTO\t\t171\n#define HCLK_VOP\t\t172\n\n \n#define PCLK_BUS\t\t190\n#define PCLK_DDR\t\t191\n#define PCLK_PERI\t\t192\n#define PCLK_PMU\t\t193\n#define PCLK_AUDIO\t\t194\n#define PCLK_MAC\t\t195\n#define PCLK_ACODEC\t\t196\n#define PCLK_UART0\t\t197\n#define PCLK_UART1\t\t198\n#define PCLK_UART2\t\t199\n#define PCLK_UART3\t\t200\n#define PCLK_UART4\t\t201\n#define PCLK_I2C0\t\t202\n#define PCLK_I2C1\t\t203\n#define PCLK_I2C2\t\t204\n#define PCLK_I2C3\t\t205\n#define PCLK_PWM0\t\t206\n#define PCLK_SPI0\t\t207\n#define PCLK_SPI1\t\t208\n#define PCLK_SPI2\t\t209\n#define PCLK_SARADC\t\t210\n#define PCLK_TSADC\t\t211\n#define PCLK_TIMER\t\t212\n#define PCLK_OTP_NS\t\t213\n#define PCLK_WDT\t\t214\n#define PCLK_GPIO0\t\t215\n#define PCLK_GPIO1\t\t216\n#define PCLK_GPIO2\t\t217\n#define PCLK_GPIO3\t\t218\n#define PCLK_GPIO4\t\t219\n#define PCLK_SGRF\t\t220\n#define PCLK_GRF\t\t221\n#define PCLK_USBSD_DET\t\t222\n#define PCLK_DDR_UPCTL\t\t223\n#define PCLK_DDR_MON\t\t224\n#define PCLK_DDRPHY\t\t225\n#define PCLK_DDR_STDBY\t\t226\n#define PCLK_USB_GRF\t\t227\n#define PCLK_CRU\t\t228\n#define PCLK_OTP_PHY\t\t229\n#define PCLK_CPU_BOOST\t\t230\n#define PCLK_PWM1\t\t231\n#define PCLK_PWM2\t\t232\n#define PCLK_CAN\t\t233\n#define PCLK_OWIRE\t\t234\n\n#define CLK_NR_CLKS\t\t(PCLK_OWIRE + 1)\n\n \n\n \n#define SRST_CORE0_PO\t\t0\n#define SRST_CORE1_PO\t\t1\n#define SRST_CORE2_PO\t\t2\n#define SRST_CORE3_PO\t\t3\n#define SRST_CORE0\t\t4\n#define SRST_CORE1\t\t5\n#define SRST_CORE2\t\t6\n#define SRST_CORE3\t\t7\n#define SRST_CORE0_DBG\t\t8\n#define SRST_CORE1_DBG\t\t9\n#define SRST_CORE2_DBG\t\t10\n#define SRST_CORE3_DBG\t\t11\n#define SRST_TOPDBG\t\t12\n#define SRST_CORE_NOC\t\t13\n#define SRST_STRC_A\t\t14\n#define SRST_L2C\t\t15\n\n \n#define SRST_DAP\t\t16\n#define SRST_CORE_PVTM\t\t17\n#define SRST_CORE_PRF\t\t18\n#define SRST_CORE_GRF\t\t19\n#define SRST_DDRUPCTL\t\t20\n#define SRST_DDRUPCTL_P\t\t22\n#define SRST_MSCH\t\t23\n#define SRST_DDRMON_P\t\t25\n#define SRST_DDRSTDBY_P\t\t26\n#define SRST_DDRSTDBY\t\t27\n#define SRST_DDRPHY\t\t28\n#define SRST_DDRPHY_DIV\t\t29\n#define SRST_DDRPHY_P\t\t30\n\n \n#define SRST_BUS_NIU_H\t\t32\n#define SRST_USB_NIU_P\t\t33\n#define SRST_CRYPTO_A\t\t34\n#define SRST_CRYPTO_H\t\t35\n#define SRST_CRYPTO\t\t36\n#define SRST_CRYPTO_APK\t\t37\n#define SRST_VOP_A\t\t38\n#define SRST_VOP_H\t\t39\n#define SRST_VOP_D\t\t40\n#define SRST_INTMEM_A\t\t41\n#define SRST_ROM_H\t\t42\n#define SRST_GIC_A\t\t43\n#define SRST_UART0_P\t\t44\n#define SRST_UART0\t\t45\n#define SRST_UART1_P\t\t46\n#define SRST_UART1\t\t47\n\n \n#define SRST_UART2_P\t\t48\n#define SRST_UART2\t\t49\n#define SRST_UART3_P\t\t50\n#define SRST_UART3\t\t51\n#define SRST_UART4_P\t\t52\n#define SRST_UART4\t\t53\n#define SRST_I2C0_P\t\t54\n#define SRST_I2C0\t\t55\n#define SRST_I2C1_P\t\t56\n#define SRST_I2C1\t\t57\n#define SRST_I2C2_P\t\t58\n#define SRST_I2C2\t\t59\n#define SRST_I2C3_P\t\t60\n#define SRST_I2C3\t\t61\n#define SRST_PWM0_P\t\t62\n#define SRST_PWM0\t\t63\n\n \n#define SRST_SPI0_P\t\t64\n#define SRST_SPI0\t\t65\n#define SRST_SPI1_P\t\t66\n#define SRST_SPI1\t\t67\n#define SRST_SPI2_P\t\t68\n#define SRST_SPI2\t\t69\n#define SRST_SARADC_P\t\t70\n#define SRST_TSADC_P\t\t71\n#define SRST_TSADC\t\t72\n#define SRST_TIMER0_P\t\t73\n#define SRST_TIMER0\t\t74\n#define SRST_TIMER1\t\t75\n#define SRST_TIMER2\t\t76\n#define SRST_TIMER3\t\t77\n#define SRST_TIMER4\t\t78\n#define SRST_TIMER5\t\t79\n\n \n#define SRST_OTP_NS_P\t\t80\n#define SRST_OTP_NS_SBPI\t81\n#define SRST_OTP_NS_USR\t\t82\n#define SRST_OTP_PHY_P\t\t83\n#define SRST_OTP_PHY\t\t84\n#define SRST_GPIO0_P\t\t86\n#define SRST_GPIO1_P\t\t87\n#define SRST_GPIO2_P\t\t88\n#define SRST_GPIO3_P\t\t89\n#define SRST_GPIO4_P\t\t90\n#define SRST_GRF_P\t\t91\n#define SRST_USBSD_DET_P\t92\n#define SRST_PMU\t\t93\n#define SRST_PMU_PVTM\t\t94\n#define SRST_USB_GRF_P\t\t95\n\n \n#define SRST_CPU_BOOST\t\t96\n#define SRST_CPU_BOOST_P\t97\n#define SRST_PWM1_P\t\t98\n#define SRST_PWM1\t\t99\n#define SRST_PWM2_P\t\t100\n#define SRST_PWM2\t\t101\n#define SRST_PERI_NIU_A\t\t104\n#define SRST_PERI_NIU_H\t\t105\n#define SRST_PERI_NIU_p\t\t106\n#define SRST_USB2OTG_H\t\t107\n#define SRST_USB2OTG\t\t108\n#define SRST_USB2OTG_ADP\t109\n#define SRST_USB2HOST_H\t\t110\n#define SRST_USB2HOST_ARB_H\t111\n\n \n#define SRST_USB2HOST_AUX_H\t112\n#define SRST_USB2HOST_EHCI\t113\n#define SRST_USB2HOST\t\t114\n#define SRST_USBPHYPOR\t\t115\n#define SRST_UTMI0\t\t116\n#define SRST_UTMI1\t\t117\n#define SRST_SDIO_H\t\t118\n#define SRST_EMMC_H\t\t119\n#define SRST_SFC_H\t\t120\n#define SRST_SFC\t\t121\n#define SRST_SD_H\t\t122\n#define SRST_NANDC_H\t\t123\n#define SRST_NANDC_N\t\t124\n#define SRST_MAC_A\t\t125\n#define SRST_CAN_P\t\t126\n#define SRST_OWIRE_P\t\t127\n\n \n#define SRST_AUDIO_NIU_H\t128\n#define SRST_AUDIO_NIU_P\t129\n#define SRST_PDM_H\t\t130\n#define SRST_PDM_M\t\t131\n#define SRST_SPDIFTX_H\t\t132\n#define SRST_SPDIFTX_M\t\t133\n#define SRST_SPDIFRX_H\t\t134\n#define SRST_SPDIFRX_M\t\t135\n#define SRST_I2S0_8CH_H\t\t136\n#define SRST_I2S0_8CH_TX_M\t137\n#define SRST_I2S0_8CH_RX_M\t138\n#define SRST_I2S1_8CH_H\t\t139\n#define SRST_I2S1_8CH_TX_M\t140\n#define SRST_I2S1_8CH_RX_M\t141\n#define SRST_I2S2_8CH_H\t\t142\n#define SRST_I2S2_8CH_TX_M\t143\n\n \n#define SRST_I2S2_8CH_RX_M\t144\n#define SRST_I2S3_8CH_H\t\t145\n#define SRST_I2S3_8CH_TX_M\t146\n#define SRST_I2S3_8CH_RX_M\t147\n#define SRST_I2S0_2CH_H\t\t148\n#define SRST_I2S0_2CH_M\t\t149\n#define SRST_I2S1_2CH_H\t\t150\n#define SRST_I2S1_2CH_M\t\t151\n#define SRST_VAD_H\t\t152\n#define SRST_ACODEC_P\t\t153\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}