(S (NP (NP (NN Timing) (HYPH -) (JJ abstract)) (CC and) (NP (NP (NML (NN transaction) (HYPH -) (NN level)) (NN design)) (VP (VBG using) (NP (NNP TL) (HYPH -) (NNP Verilog))))) (VP (VBP have) (VP (VBN shown) (NP (JJ significant) (NN productivity) (NNS gains)) (PP (IN for) (NP (NN logic) (NN design))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBD explored) (NP (NP (DT the) (JJ natural) (NN extension)) (PP (IN of) (NP (NML (NN transaction) (HYPH -) (NN level)) (NN design) (NN methodology)))) (PP (IN into) (NP (JJ formal) (NN verification)))) (. .))
(S (NP (NN WARP) (HYPH -) (NN V)) (VP (VBZ is) (NP (NP (DT a) (NN CPU) (NN core) (NN generator)) (VP (VBN written) (PP (IN in) (NP (NNP TL) (HYPH -) (NNP Verilog)))))) (. .))
(S (NP (NP (PRP$ Our) (JJ primary) (NN verification) (NN vehicle)) (PP (IN for) (NP (NN WARP) (HYPH -) (NN V)))) (VP (VBD was) (NP (NP (NP (NP (DT a) (JJ formal) (NN verification) (NN framework)) (PP (IN for) (NP (NNP RISC) (HYPH -) (NNP V)))) (, ,) (VP (VBN called))) (ADJP (NP (NN riscv)) (HYPH -) (JJ formal)))) (. .))
(S (NP (NP (DT The) (NN timing) (HYPH -) (JJ abstract)) (CC and) (NP (NP (NML (NN transaction) (HYPH -) (NN level)) (NN logic) (NN modeling) (NNS techniques)) (PP (IN of) (NP (NNP TL) (HYPH -) (NNP Verilog))))) (ADVP (RB greatly)) (VP (VBD simplified) (NP (NP (DT the) (NN task)) (PP (IN of) (S (VP (VBG creating) (NP (DT a) (NN harness)) (S (VP (VBG connecting) (NP (DT the) (NML (NN WARP) (HYPH -) (NN V)) (NN model)) (PP (IN to) (NP (NP (DT the) (NN verification)) (ADJP (NP (NP (NN interface)) (PP (IN of) (NP (NN riscv)))) (HYPH -) (JJ formal))))))))))) (. .))
(S (ADVP (RB Furthermore)) (, ,) (NP (DT the) (JJ same) (NN harness)) (VP (VBZ works) (PP (IN across) (NP (NP (DT all) (NML (NNP RISC) (HYPH -) (NNP V)) (NNS configurations)) (PP (IN of) (NP (NNP WARP) (HYPH -) (NNP V.)))))))
