@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":652:8:652:9|Sequential instance m2s010_som_sb_0.CORECONFIGP_0.SDIF_RELEASED_q1 reduced to a combinational gate by constant propagation 
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core
@W: BN401 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":218:20:218:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":142:12:142:63|Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC\.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":441:17:441:34|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC\.un25_read_reg_en appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd":34:4:34:7|Net m2s010_som_sb_0.CAM_SPI_1_CLK_Y[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Register bit paddr[16] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[31] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[30] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[29] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[28] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[27] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[26] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[25] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[24] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[23] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[22] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[21] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[20] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[19] is always 0, optimizing ...
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[44] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[45] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[46] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[47] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[49] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3384:3:3384:8|No read/write conflict check. Possible simulation mismatch!
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[43] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[44] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[45] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[46] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[47] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3388:2:3388:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":3384:3:3384:8|No read/write conflict check. Possible simulation mismatch!
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\interrupts.vhd":123:31:124:55|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":443:12:443:25|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":142:12:142:63|Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":408:8:408:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_169_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":408:8:408:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\debounce.vhd":52:11:52:27|Net CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_290_mux_i_i_a2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd":34:4:34:7|Net m2s010_som_sb_0.CAM_SPI_1_CLK.CAM_SPI_1_CLK_Y[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\interrupts.vhd":123:31:124:55|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":443:12:443:25|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_0_sqmuxa_i_0_o2_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\readfifo_write_sm.vhd":142:12:142:63|Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_tx_collision_detect appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":408:8:408:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_169_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\up_if.vhd":408:8:408:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\hdl\debounce.vhd":52:11:52:27|Net CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_8Kx9_0.L31\.U_corefifo_async.N_290_mux_i_i_a2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\cam_spi_1_clk\m2s010_som_sb_cam_spi_1_clk_io.vhd":34:4:34:7|Net m2s010_som_sb_0.CAM_SPI_1_CLK.CAM_SPI_1_CLK_Y[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT246 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd":66:4:66:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\pulsar\projects\ppi\poweredrail\common_module_soc\commonmodule_rev1_5common\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 5.99ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 5.99ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"
@W: MT420 |Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"
@W: MT420 |Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"
@W: MT420 |Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"
@W: MT420 |Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 5.99ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"
