{
    "name": "riskow",
    "folder": "riskow",
    "sim_files": [],
    "files": [
        "top.v",
        "cpu/alu.v",
        "cpu/comp.v",
        "cpu/cpu.v",
        "cpu/instruction_decoder.v",
        "cpu/program_counter.v",
        "cpu/register_bank.v",
        "devices/digital_port.v",
        "devices/timer.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/racerxdl/riskow",
    "top_module": "CPU",
    "extra_flags": [],
    "language_version": "1800-2017",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": false
}