Authentication-Results: smtp.subspace.kernel.org; arc=pass header.oldest-pass=0 smtp.remote-ip=100.103.45.18
ARC-Seal: i=2; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=pass;
	t=1794471620;
	b=I4TDHfs1zZq+u/mR047RBEb91N7VNC797LYmNZjI6TgpyptgIFaGHnwFvMMG23EqP/TD
	 fcH6UtPgrhVX3glh1zQMSEfNPmoW+zdxKTN20GXWNhkvWrhxA7NLFpli2HsybCbl51u3d
	 A4Fud2A1Ds5ZxD/aJGWeqWLtYMkIc3JZQUF0gyRcmYtA9V6pHDN60T33EWaq/GfHah675
	 vGMnOZfpjTO/vI+hrTXRMOz43B5jfWGQ/qbY00WMN5Vz5zfvMZlt4c2kDlJoq16Tk8hCM
	 v9Wh9qRWfUWcH29mRmyhINP+DD1dLNjQQAdzMjJAn9nfmcsLz5/vBEGTWHUP4yar0uw==
ARC-Message-Signature: i=2; d=subspace.kernel.org; s=arc20261015;
	a=rsa-sha256; c=relaxed/relaxed; t=1794471620;
	h=Received:DKIM-Signature:Received:From:Date:Subject:MIME-Version:
	 Content-Type:Message-Id:X-B4-Tracking:X-Change-ID:To:Cc:X-Mailer:
	 X-Developer-Signature:X-Developer-Key:X-Endpoint-Received:
	 X-Original-From:Reply-To:Content-Transfer-Encoding;
	bh=FdqVVWOxFkbFsE6ZV1qJmxaxC6EDeXb8IgATHhWIBQc=;
	b=YrtuHevzFx4vKBE8DzrAwNQfUv6xYls/f2M3B8p8ZFpWioYo005o4WDzdbMgi5Af5uU1
	 UojAQ57pLAIvcEmYvLYZ6uxsSb4hTuwWwFSt5IXMEjHEsLqozHAWPwNNmtfjuS0lD8YQu
	 VuTE/iJZIB5q6x4T59IBpxTuQscOr7e9fYy/+OxJomUi8z4//cy8oM8GTAb1kzbZ1Hsy/
	 UB+Yx1HE3PbYgX4yfGGJy6yBWt4xR9vPBZqWZgB059rN06FlmKM/DGIlbOQdEib3R0M9t
	 +V1tOeHghZ7YYEDIqGo8c3pe1OPVCKWXqK5aKjAn23Qnj2Fb2Q5NZgG1qdgz4F98EJQ==
ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; 
	dkim=pass header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=CnLIUx79;
	arc=pass header.oldest-pass=0 smtp.remote-ip=100.103.45.18
Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8AE4A606A31C;
	Thu, 12 Nov 2026 08:20:20 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=CnLIUx79
Authentication-Results: smtp.kernel.org; arc=none smtp.remote-ip=100.80.115.77
ARC-Seal: i=1; d=kernel.org; s=arc20260519; a=rsa-sha256; cv=none;
	t=1794471620;
	b=QZOkzsdxkjt3e/2QV5LeS/U8wbFGaKQFbBrRo02aHmZG/FA1ZOTL1WW4oQawpS8yRS0g
	 J0N+U4tMs3whUNsy0UL4Vfk1kkQjQIogeZiVFn8BezvcbNXH+ZrlEPg72cqyOWHbH4Hxq
	 OWlfoPFJfjncuakJrbjovmfOSwi7KaMs2Ka31JmaHQ1u5AVMWtWQTm1pvLCnwfC8rPp0k
	 Mrne97+D3B31dQAvOV0ugRywlybILPnvRgBX0kwUzu6IZAiB3YzFYtJoZQGqfkoJzlKFz
	 6eG6WcZj4bEyatBNlYgLewCjgHAlXQ+XyB/AAn7JzOeQA9bFybv+SNsr1byAXdLwMmQ==
ARC-Message-Signature: i=1; d=kernel.org; s=arc20260519; a=rsa-sha256;
	c=relaxed/relaxed; t=1794471620;
	h=DKIM-Signature:Received:From:Date:Subject:MIME-Version:Content-Type:
	 Message-Id:X-B4-Tracking:X-Change-ID:To:Cc:X-Mailer:
	 X-Developer-Signature:X-Developer-Key:X-Endpoint-Received:
	 X-Original-From:Reply-To:Content-Transfer-Encoding;
	bh=FdqVVWOxFkbFsE6ZV1qJmxaxC6EDeXb8IgATHhWIBQc=;
	b=vQAiHzbPbcPWf13mL4PwHEMggkJo6cukKwH00BXpf7JaKGF6qquQIxPnxFxDjn8030D2
	 ixy6wqAJphhk8TgdYNPOWzO0jgs/4bbUB02FPsEPQpAue7BFfeycfn6r0fS7G4Td7+6IO
	 VSSSDSfRK2YddzMvWHXD4NhEnHlkBJyWotu3ijGtknbdXC2irDFwzac87CcZUaraLmfuz
	 SD2H4+2zNrLrYMvwGkUhNPiosZAWgtFeXlS1+SCm1Q73NSUZ1Q5JOJdjKeAP96ByrJwT2
	 xWyvFaqCKOHLgJgCt2HeYCq7tOg+xNUmWbort1Liu2s9nwLk2rCH9Z8uDlZ5IDxs/gw==
ARC-Authentication-Results: i=1; smtp.kernel.org; 
	arc=none smtp.remote-ip=100.80.115.77
Received: from lkml.kernel.org (nexus.subspace.kernel.org [100.80.115.77])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256)
	(No client certificate requested)
	by smtp.kernel.org (Postfix) with ESMTPS id A01A11F00A05;
	Thu, 12 Nov 2026 08:20:19 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1794471620;
	bh=FdqVVWOxFkbFsE6ZV1qJmxaxC6EDeXb8IgATHhWIBQc=;
	h=From:Date:Subject:To:Cc:Reply-To;
	b=CnLIUx791o6mNCf/kN3ic0erEOZkhtM2CIjhArkcjs6pEzuN2rb4Ne5OIqd7qkiip
	 WUJ1VjYWjCjmu9cbFI3rVoOLGblZsI7Z6r5td4trZm6MukZQdwgh0rOZ1IlRkHFolK
	 S/BYfoBpX1Fyro04Aqs2EAp4TkZ2LvuPm9i/rEEl4PB2xH4SINXLc8QLqmRv48GV3r
	 JyAZyxxlPTkVa1mFAqnbvRtJTwVcmlPon0nUeRRQbJtZNlzrcna1tewK7eWOiUTmtm
	 uB7cstYTtBP8q5voUEfQaGkNtyz65HlYv0x7Qm8n3C1wvFb1zD2s6hWKoJUsBhb2V3
	 PNwaVQa/SL6MA==
Received: from nexus.subspace.kernel.org (localhost [IPv6:::1])
	by lkml.kernel.org (Postfix) with ESMTP id F1AC049336;
	Thu, 12 Nov 2026 08:20:18 +0000 (UTC)
From: Arun Iyengar via B4 Relay <devnull+aiyengar1990.gmail.com@kernel.org>
Date: Thu, 12 Nov 2026 08:20:19 +0000
Subject: [PATCH] iommu/arm-smmu-v3: Don't leak the CMDQV device on a bad
 #iommu-cells
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Post: <mailto:linux-kernel@vger.kernel.org>
List-Help: <mailto:linux-kernel+help@vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
List-Owner: <mailto:linux-kernel+owner@vger.kernel.org>
Precedence: list
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Message-Id: <20261112-smmu-cmdqv-leak-v1-1-7ea8e34277ea@gmail.com>
X-B4-Tracking: v=1; b=H4sIAAAAAAAC/yXMwQ5EMBCA4VeROe8kbQVZr7LZAzUYq5YOIhHvr
 jh+h//fQcgzCeTRDp5WFv4PAfoVgW2LoSHkKhiMMqnW2qA4t6B11bRiT8UPlYprk8VlQskbQjV
 6qnm7j5/vY1nKjux8beA4TrVEBzxzAAAA
X-Change-ID: 20261112-smmu-cmdqv-leak-003f273b5e59
To: Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>, 
 "Joerg Roedel (AMD)" <joro@8bytes.org>, Ashish Mhetre <amhetre@nvidia.com>, 
 Jon Hunter <jonathanh@nvidia.com>, Nicolin Chen <nicolinc@nvidia.com>
Cc: linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, 
 linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org, 
 Thierry Reding <thierry.reding@kernel.org>, 
 Arun Iyengar <aiyengar1990@gmail.com>
X-Mailer: b4 0.15.2
X-Developer-Signature: v=1; a=ed25519-sha256; t=1794471618; l=2672;
 i=aiyengar1990@gmail.com; s=20261110; h=from:subject:message-id;
 bh=JFxmFN3cIRJr2/Ra6ODT1qA+wurdLXBaqRClozZogq4=;
 b=71xTMvY1LLFHX7uxj1jX748drTLI3BNM2UqILmAnNnTNAEEWxNJAzSMLcLAeqggXptxOpstUx
 nCLe/jcbtjJDHddsDeK88Pvs/8aM7Mx5rzcpgzKi4qhVEDZA/Uyy7vm
X-Developer-Key: i=aiyengar1990@gmail.com; a=ed25519;
 pk=zXpRgUTrhaFe6jLyPqbBy3ccfkj04w0g2690Wv3mg+0=
X-Endpoint-Received: by B4 Relay for aiyengar1990@gmail.com/20261110 with
 auth_id=1480
X-Original-From: Arun Iyengar <aiyengar1990@gmail.com>
Reply-To: aiyengar1990@gmail.com
Content-Transfer-Encoding: 7bit

From: Arun Iyengar <aiyengar1990@gmail.com>

arm_smmu_device_dt_probe() only logs a missing or invalid #iommu-cells
and carries on with ret = -EINVAL. For "nvidia,tegra264-smmu" it then
calls tegra_cmdqv_dt_probe(), which takes a reference on the CMDQV
platform device in smmu->impl_dev, and returns the error. That reference
is only dropped by tegra241_cmdqv_probe() via arm_smmu_impl_probe(),
which is never reached, so every failed probe leaks it.

Return the error as soon as #iommu-cells is found to be wrong, before
anything takes a reference.

Fixes: ea69dc4e207b ("iommu/arm-smmu-v3: Add device-tree support for CMDQV driver")
Reported-by: Sashiko <sashiko-bot@kernel.org>
Closes: https://lore.kernel.org/all/sashiko-outbox-206486@kernel.org/
Signed-off-by: Arun Iyengar <aiyengar1990@gmail.com>
---
The Sashiko AI review found this leak while reviewing my series
"iommu/arm-smmu-v3: Keep the clock of the RK3588 PCIe SMMU running"
[1]. It is not related to that series, so it is sent on its own.

Only compile-tested (arm64 allmodconfig, W=1): I have no Tegra264
hardware.

This patch was developed with Claude (Anthropic) as a coding assistant:
it wrote the code and the commit message, and I reviewed it.

[1] https://lore.kernel.org/r/20261110-smmu-v3-pcie-pd-v1-0-628819ca44b9@gmail.com
---
 drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 13 +++++++------
 1 file changed, 7 insertions(+), 6 deletions(-)

diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
index 6d4520c47308..f685ed0c01b3 100644
--- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
+++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
@@ -5661,14 +5661,15 @@ static int arm_smmu_device_dt_probe(struct platform_device *pdev,
 {
 	struct device *dev = &pdev->dev;
 	u32 cells;
-	int ret = -EINVAL;
 
-	if (of_property_read_u32(dev->of_node, "#iommu-cells", &cells))
+	if (of_property_read_u32(dev->of_node, "#iommu-cells", &cells)) {
 		dev_err(dev, "missing #iommu-cells property\n");
-	else if (cells != 1)
+		return -EINVAL;
+	}
+	if (cells != 1) {
 		dev_err(dev, "invalid #iommu-cells value (%d)\n", cells);
-	else
-		ret = 0;
+		return -EINVAL;
+	}
 
 	parse_driver_options(smmu);
 
@@ -5680,7 +5681,7 @@ static int arm_smmu_device_dt_probe(struct platform_device *pdev,
 		static_branch_enable(&arm_smmu_erratum_repeat_tlbi_cfgi_key);
 	}
 
-	return ret;
+	return 0;
 }
 
 static unsigned long arm_smmu_resource_size(struct arm_smmu_device *smmu)

---
base-commit: 2cf4be57b301ed2d7af82e70cff5dfd96894d8de
change-id: 20261112-smmu-cmdqv-leak-003f273b5e59

Best regards,
--  
Arun Iyengar <aiyengar1990@gmail.com>


