/*
 * Autogenerated by xlsx-amap2cpp
 * Generated by xlsx-amap2cpp 2024-11-05
 * amapgen/amapgen.py --sheetname Sheet1 --baseaddr-decimal --basename-column B --baseaddr-column K --size-column L --start-row 8 --end-row 411 --prefixname MM_NPI_ --baseaddr-offset 0xF6000000 --csv xc2ve3358.csv
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:

 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */
#define MM_NPI_NPI_NIR_0	0xf6000000
#define MM_NPI_NPI_NIR_0_SIZE	0x10000
#define MM_NPI_NOC2_NSU_0	0xf6010000
#define MM_NPI_NOC2_NSU_0_SIZE	0x2000
#define MM_NPI_NOC2_NSU_1	0xf6012000
#define MM_NPI_NOC2_NSU_1_SIZE	0x2000
#define MM_NPI_NOC2_NMU_0	0xf6014000
#define MM_NPI_NOC2_NMU_0_SIZE	0x2000
#define MM_NPI_NOC2_NMU_1	0xf6016000
#define MM_NPI_NOC2_NMU_1_SIZE	0x2000
#define MM_NPI_NOC2_NMU_2	0xf6018000
#define MM_NPI_NOC2_NMU_2_SIZE	0x2000
#define MM_NPI_NOC2_NPS_0	0xf601a000
#define MM_NPI_NOC2_NPS_0_SIZE	0x6000
#define MM_NPI_CMPHY_OCTAD_CFG_0	0xf6020000
#define MM_NPI_CMPHY_OCTAD_CFG_0_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_1	0xf6020800
#define MM_NPI_CMPHY_OCTAD_CFG_1_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_2	0xf6021000
#define MM_NPI_CMPHY_OCTAD_CFG_2_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_3	0xf6021800
#define MM_NPI_CMPHY_OCTAD_CFG_3_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_0	0xf6023000
#define MM_NPI_XCVR_X2_CFG_0_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_1	0xf6023200
#define MM_NPI_XCVR_X2_CFG_1_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_2	0xf6023400
#define MM_NPI_XCVR_X2_CFG_2_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_3	0xf6023600
#define MM_NPI_XCVR_X2_CFG_3_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_4	0xf6023800
#define MM_NPI_XCVR_X2_CFG_4_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_5	0xf6023a00
#define MM_NPI_XCVR_X2_CFG_5_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_6	0xf6023c00
#define MM_NPI_XCVR_X2_CFG_6_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_7	0xf6023e00
#define MM_NPI_XCVR_X2_CFG_7_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_8	0xf6024000
#define MM_NPI_XCVR_X2_CFG_8_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_9	0xf6024200
#define MM_NPI_XCVR_X2_CFG_9_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_10	0xf6024400
#define MM_NPI_XCVR_X2_CFG_10_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_11	0xf6024600
#define MM_NPI_XCVR_X2_CFG_11_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_12	0xf6024800
#define MM_NPI_XCVR_X2_CFG_12_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_13	0xf6024a00
#define MM_NPI_XCVR_X2_CFG_13_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_14	0xf6024c00
#define MM_NPI_XCVR_X2_CFG_14_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_15	0xf6024e00
#define MM_NPI_XCVR_X2_CFG_15_SIZE	0x1200
#define MM_NPI_CMT_XPLL_0	0xf6026000
#define MM_NPI_CMT_XPLL_0_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_0	0xf6026800
#define MM_NPI_CMPHY_CMU_X32_CFG_0_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_0	0xf6027000
#define MM_NPI_X5PHIO_CMU_X32_CFG_0_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_0	0xf6027200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_0_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_4	0xf6028000
#define MM_NPI_CMPHY_OCTAD_CFG_4_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_5	0xf6028800
#define MM_NPI_CMPHY_OCTAD_CFG_5_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_6	0xf6029000
#define MM_NPI_CMPHY_OCTAD_CFG_6_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_7	0xf6029800
#define MM_NPI_CMPHY_OCTAD_CFG_7_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_16	0xf602b000
#define MM_NPI_XCVR_X2_CFG_16_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_17	0xf602b200
#define MM_NPI_XCVR_X2_CFG_17_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_18	0xf602b400
#define MM_NPI_XCVR_X2_CFG_18_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_19	0xf602b600
#define MM_NPI_XCVR_X2_CFG_19_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_20	0xf602b800
#define MM_NPI_XCVR_X2_CFG_20_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_21	0xf602ba00
#define MM_NPI_XCVR_X2_CFG_21_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_22	0xf602bc00
#define MM_NPI_XCVR_X2_CFG_22_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_23	0xf602be00
#define MM_NPI_XCVR_X2_CFG_23_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_24	0xf602c000
#define MM_NPI_XCVR_X2_CFG_24_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_25	0xf602c200
#define MM_NPI_XCVR_X2_CFG_25_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_26	0xf602c400
#define MM_NPI_XCVR_X2_CFG_26_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_27	0xf602c600
#define MM_NPI_XCVR_X2_CFG_27_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_28	0xf602c800
#define MM_NPI_XCVR_X2_CFG_28_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_29	0xf602ca00
#define MM_NPI_XCVR_X2_CFG_29_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_30	0xf602cc00
#define MM_NPI_XCVR_X2_CFG_30_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_31	0xf602ce00
#define MM_NPI_XCVR_X2_CFG_31_SIZE	0x1200
#define MM_NPI_CMT_XPLL_1	0xf602e000
#define MM_NPI_CMT_XPLL_1_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_1	0xf602e800
#define MM_NPI_CMPHY_CMU_X32_CFG_1_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_1	0xf602f000
#define MM_NPI_X5PHIO_CMU_X32_CFG_1_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_1	0xf602f200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_1_SIZE	0x30e00
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_0	0xf6060000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_0_SIZE	0x10000
#define MM_NPI_NOC2_NPS_1	0xf6070000
#define MM_NPI_NOC2_NPS_1_SIZE	0x2000
#define MM_NPI_NOC2_NPS_2	0xf6072000
#define MM_NPI_NOC2_NPS_2_SIZE	0x2000
#define MM_NPI_NOC2_NPS_3	0xf6074000
#define MM_NPI_NOC2_NPS_3_SIZE	0x2000
#define MM_NPI_NOC2_NPS_4	0xf6076000
#define MM_NPI_NOC2_NPS_4_SIZE	0x2000
#define MM_NPI_NOC2_XBR4X2_0	0xf6078000
#define MM_NPI_NOC2_XBR4X2_0_SIZE	0x8000
#define MM_NPI_NOC2_NMU_3	0xf6080000
#define MM_NPI_NOC2_NMU_3_SIZE	0x2000
#define MM_NPI_NOC2_NMU_4	0xf6082000
#define MM_NPI_NOC2_NMU_4_SIZE	0x2000
#define MM_NPI_NOC2_NMU_5	0xf6084000
#define MM_NPI_NOC2_NMU_5_SIZE	0x2000
#define MM_NPI_NOC2_NMU_6	0xf6086000
#define MM_NPI_NOC2_NMU_6_SIZE	0xa000
#define MM_NPI_NOC2_NPS_5	0xf6090000
#define MM_NPI_NOC2_NPS_5_SIZE	0x2000
#define MM_NPI_NOC2_NPS_6	0xf6092000
#define MM_NPI_NOC2_NPS_6_SIZE	0x2000
#define MM_NPI_NOC2_NPS_7	0xf6094000
#define MM_NPI_NOC2_NPS_7_SIZE	0x2000
#define MM_NPI_NOC2_NPS_8	0xf6096000
#define MM_NPI_NOC2_NPS_8_SIZE	0x2000
#define MM_NPI_NOC2_XBR4X2_1	0xf6098000
#define MM_NPI_NOC2_XBR4X2_1_SIZE	0x8000
#define MM_NPI_NOC2_NMU_7	0xf60a0000
#define MM_NPI_NOC2_NMU_7_SIZE	0x2000
#define MM_NPI_NOC2_NMU_8	0xf60a2000
#define MM_NPI_NOC2_NMU_8_SIZE	0x2000
#define MM_NPI_NOC2_NMU_9	0xf60a4000
#define MM_NPI_NOC2_NMU_9_SIZE	0x2000
#define MM_NPI_NOC2_NMU_10	0xf60a6000
#define MM_NPI_NOC2_NMU_10_SIZE	0xa000
#define MM_NPI_NOC2_NPS_9	0xf60b0000
#define MM_NPI_NOC2_NPS_9_SIZE	0x2000
#define MM_NPI_NOC2_NPS_10	0xf60b2000
#define MM_NPI_NOC2_NPS_10_SIZE	0x2000
#define MM_NPI_NOC2_NPS_11	0xf60b4000
#define MM_NPI_NOC2_NPS_11_SIZE	0x2000
#define MM_NPI_NOC2_NPS_12	0xf60b6000
#define MM_NPI_NOC2_NPS_12_SIZE	0xa000
#define MM_NPI_NOC2_NMU_11	0xf60c0000
#define MM_NPI_NOC2_NMU_11_SIZE	0x2000
#define MM_NPI_NOC2_NSU_2	0xf60c2000
#define MM_NPI_NOC2_NSU_2_SIZE	0x2000
#define MM_NPI_NOC2_NSU_3	0xf60c4000
#define MM_NPI_NOC2_NSU_3_SIZE	0x2000
#define MM_NPI_NOC2_NSU_4	0xf60c6000
#define MM_NPI_NOC2_NSU_4_SIZE	0x2000
#define MM_NPI_NOC2_NSU_5	0xf60c8000
#define MM_NPI_NOC2_NSU_5_SIZE	0x8000
#define MM_NPI_CMPHY_OCTAD_CFG_8	0xf60d0000
#define MM_NPI_CMPHY_OCTAD_CFG_8_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_9	0xf60d0800
#define MM_NPI_CMPHY_OCTAD_CFG_9_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_10	0xf60d1000
#define MM_NPI_CMPHY_OCTAD_CFG_10_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_11	0xf60d1800
#define MM_NPI_CMPHY_OCTAD_CFG_11_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_32	0xf60d3000
#define MM_NPI_XCVR_X2_CFG_32_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_33	0xf60d3200
#define MM_NPI_XCVR_X2_CFG_33_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_34	0xf60d3400
#define MM_NPI_XCVR_X2_CFG_34_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_35	0xf60d3600
#define MM_NPI_XCVR_X2_CFG_35_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_36	0xf60d3800
#define MM_NPI_XCVR_X2_CFG_36_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_37	0xf60d3a00
#define MM_NPI_XCVR_X2_CFG_37_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_38	0xf60d3c00
#define MM_NPI_XCVR_X2_CFG_38_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_39	0xf60d3e00
#define MM_NPI_XCVR_X2_CFG_39_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_40	0xf60d4000
#define MM_NPI_XCVR_X2_CFG_40_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_41	0xf60d4200
#define MM_NPI_XCVR_X2_CFG_41_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_42	0xf60d4400
#define MM_NPI_XCVR_X2_CFG_42_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_43	0xf60d4600
#define MM_NPI_XCVR_X2_CFG_43_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_44	0xf60d4800
#define MM_NPI_XCVR_X2_CFG_44_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_45	0xf60d4a00
#define MM_NPI_XCVR_X2_CFG_45_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_46	0xf60d4c00
#define MM_NPI_XCVR_X2_CFG_46_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_47	0xf60d4e00
#define MM_NPI_XCVR_X2_CFG_47_SIZE	0x1200
#define MM_NPI_CMT_XPLL_2	0xf60d6000
#define MM_NPI_CMT_XPLL_2_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_2	0xf60d6800
#define MM_NPI_CMPHY_CMU_X32_CFG_2_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_2	0xf60d7000
#define MM_NPI_X5PHIO_CMU_X32_CFG_2_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_2	0xf60d7200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_2_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_12	0xf60d8000
#define MM_NPI_CMPHY_OCTAD_CFG_12_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_13	0xf60d8800
#define MM_NPI_CMPHY_OCTAD_CFG_13_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_14	0xf60d9000
#define MM_NPI_CMPHY_OCTAD_CFG_14_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_15	0xf60d9800
#define MM_NPI_CMPHY_OCTAD_CFG_15_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_48	0xf60db000
#define MM_NPI_XCVR_X2_CFG_48_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_49	0xf60db200
#define MM_NPI_XCVR_X2_CFG_49_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_50	0xf60db400
#define MM_NPI_XCVR_X2_CFG_50_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_51	0xf60db600
#define MM_NPI_XCVR_X2_CFG_51_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_52	0xf60db800
#define MM_NPI_XCVR_X2_CFG_52_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_53	0xf60dba00
#define MM_NPI_XCVR_X2_CFG_53_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_54	0xf60dbc00
#define MM_NPI_XCVR_X2_CFG_54_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_55	0xf60dbe00
#define MM_NPI_XCVR_X2_CFG_55_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_56	0xf60dc000
#define MM_NPI_XCVR_X2_CFG_56_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_57	0xf60dc200
#define MM_NPI_XCVR_X2_CFG_57_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_58	0xf60dc400
#define MM_NPI_XCVR_X2_CFG_58_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_59	0xf60dc600
#define MM_NPI_XCVR_X2_CFG_59_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_60	0xf60dc800
#define MM_NPI_XCVR_X2_CFG_60_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_61	0xf60dca00
#define MM_NPI_XCVR_X2_CFG_61_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_62	0xf60dcc00
#define MM_NPI_XCVR_X2_CFG_62_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_63	0xf60dce00
#define MM_NPI_XCVR_X2_CFG_63_SIZE	0x1200
#define MM_NPI_CMT_XPLL_3	0xf60de000
#define MM_NPI_CMT_XPLL_3_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_3	0xf60de800
#define MM_NPI_CMPHY_CMU_X32_CFG_3_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_3	0xf60df000
#define MM_NPI_X5PHIO_CMU_X32_CFG_3_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_3	0xf60df200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_3_SIZE	0x30e00
#define MM_NPI_CMT_DPLL_0	0xf6110000
#define MM_NPI_CMT_DPLL_0_SIZE	0x4000
#define MM_NPI_CMT_MMCM_0	0xf6114000
#define MM_NPI_CMT_MMCM_0_SIZE	0xc000
#define MM_NPI_NOC2_NPS_13	0xf6120000
#define MM_NPI_NOC2_NPS_13_SIZE	0x2000
#define MM_NPI_NOC2_NPS_14	0xf6122000
#define MM_NPI_NOC2_NPS_14_SIZE	0x2000
#define MM_NPI_NOC2_NPS_15	0xf6124000
#define MM_NPI_NOC2_NPS_15_SIZE	0x2000
#define MM_NPI_NOC2_NPS_16	0xf6126000
#define MM_NPI_NOC2_NPS_16_SIZE	0xa000
#define MM_NPI_CMPHY_OCTAD_CFG_16	0xf6130000
#define MM_NPI_CMPHY_OCTAD_CFG_16_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_17	0xf6130800
#define MM_NPI_CMPHY_OCTAD_CFG_17_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_18	0xf6131000
#define MM_NPI_CMPHY_OCTAD_CFG_18_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_19	0xf6131800
#define MM_NPI_CMPHY_OCTAD_CFG_19_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_64	0xf6133000
#define MM_NPI_XCVR_X2_CFG_64_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_65	0xf6133200
#define MM_NPI_XCVR_X2_CFG_65_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_66	0xf6133400
#define MM_NPI_XCVR_X2_CFG_66_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_67	0xf6133600
#define MM_NPI_XCVR_X2_CFG_67_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_68	0xf6133800
#define MM_NPI_XCVR_X2_CFG_68_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_69	0xf6133a00
#define MM_NPI_XCVR_X2_CFG_69_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_70	0xf6133c00
#define MM_NPI_XCVR_X2_CFG_70_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_71	0xf6133e00
#define MM_NPI_XCVR_X2_CFG_71_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_72	0xf6134000
#define MM_NPI_XCVR_X2_CFG_72_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_73	0xf6134200
#define MM_NPI_XCVR_X2_CFG_73_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_74	0xf6134400
#define MM_NPI_XCVR_X2_CFG_74_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_75	0xf6134600
#define MM_NPI_XCVR_X2_CFG_75_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_76	0xf6134800
#define MM_NPI_XCVR_X2_CFG_76_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_77	0xf6134a00
#define MM_NPI_XCVR_X2_CFG_77_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_78	0xf6134c00
#define MM_NPI_XCVR_X2_CFG_78_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_79	0xf6134e00
#define MM_NPI_XCVR_X2_CFG_79_SIZE	0x1200
#define MM_NPI_CMT_XPLL_4	0xf6136000
#define MM_NPI_CMT_XPLL_4_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_4	0xf6136800
#define MM_NPI_CMPHY_CMU_X32_CFG_4_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_4	0xf6137000
#define MM_NPI_X5PHIO_CMU_X32_CFG_4_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_4	0xf6137200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_4_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_20	0xf6138000
#define MM_NPI_CMPHY_OCTAD_CFG_20_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_21	0xf6138800
#define MM_NPI_CMPHY_OCTAD_CFG_21_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_22	0xf6139000
#define MM_NPI_CMPHY_OCTAD_CFG_22_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_23	0xf6139800
#define MM_NPI_CMPHY_OCTAD_CFG_23_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_80	0xf613b000
#define MM_NPI_XCVR_X2_CFG_80_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_81	0xf613b200
#define MM_NPI_XCVR_X2_CFG_81_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_82	0xf613b400
#define MM_NPI_XCVR_X2_CFG_82_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_83	0xf613b600
#define MM_NPI_XCVR_X2_CFG_83_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_84	0xf613b800
#define MM_NPI_XCVR_X2_CFG_84_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_85	0xf613ba00
#define MM_NPI_XCVR_X2_CFG_85_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_86	0xf613bc00
#define MM_NPI_XCVR_X2_CFG_86_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_87	0xf613be00
#define MM_NPI_XCVR_X2_CFG_87_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_88	0xf613c000
#define MM_NPI_XCVR_X2_CFG_88_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_89	0xf613c200
#define MM_NPI_XCVR_X2_CFG_89_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_90	0xf613c400
#define MM_NPI_XCVR_X2_CFG_90_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_91	0xf613c600
#define MM_NPI_XCVR_X2_CFG_91_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_92	0xf613c800
#define MM_NPI_XCVR_X2_CFG_92_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_93	0xf613ca00
#define MM_NPI_XCVR_X2_CFG_93_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_94	0xf613cc00
#define MM_NPI_XCVR_X2_CFG_94_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_95	0xf613ce00
#define MM_NPI_XCVR_X2_CFG_95_SIZE	0x1200
#define MM_NPI_CMT_XPLL_5	0xf613e000
#define MM_NPI_CMT_XPLL_5_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_5	0xf613e800
#define MM_NPI_CMPHY_CMU_X32_CFG_5_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_5	0xf613f000
#define MM_NPI_X5PHIO_CMU_X32_CFG_5_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_5	0xf613f200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_5_SIZE	0x30e00
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_1	0xf6170000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_1_SIZE	0x10000
#define MM_NPI_NOC2_NPS_17	0xf6180000
#define MM_NPI_NOC2_NPS_17_SIZE	0x2000
#define MM_NPI_NOC2_NPS_18	0xf6182000
#define MM_NPI_NOC2_NPS_18_SIZE	0x2000
#define MM_NPI_NOC2_NPS_19	0xf6184000
#define MM_NPI_NOC2_NPS_19_SIZE	0x2000
#define MM_NPI_NOC2_NPS_20	0xf6186000
#define MM_NPI_NOC2_NPS_20_SIZE	0x2000
#define MM_NPI_NOC2_XBR4X2_2	0xf6188000
#define MM_NPI_NOC2_XBR4X2_2_SIZE	0x8000
#define MM_NPI_NOC2_NPS_21	0xf6190000
#define MM_NPI_NOC2_NPS_21_SIZE	0x2000
#define MM_NPI_NOC2_NPS_22	0xf6192000
#define MM_NPI_NOC2_NPS_22_SIZE	0x2000
#define MM_NPI_NOC2_NPS_23	0xf6194000
#define MM_NPI_NOC2_NPS_23_SIZE	0x2000
#define MM_NPI_NOC2_NPS_24	0xf6196000
#define MM_NPI_NOC2_NPS_24_SIZE	0xa000
#define MM_NPI_CMPHY_OCTAD_CFG_24	0xf61a0000
#define MM_NPI_CMPHY_OCTAD_CFG_24_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_25	0xf61a0800
#define MM_NPI_CMPHY_OCTAD_CFG_25_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_26	0xf61a1000
#define MM_NPI_CMPHY_OCTAD_CFG_26_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_27	0xf61a1800
#define MM_NPI_CMPHY_OCTAD_CFG_27_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_96	0xf61a3000
#define MM_NPI_XCVR_X2_CFG_96_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_97	0xf61a3200
#define MM_NPI_XCVR_X2_CFG_97_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_98	0xf61a3400
#define MM_NPI_XCVR_X2_CFG_98_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_99	0xf61a3600
#define MM_NPI_XCVR_X2_CFG_99_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_100	0xf61a3800
#define MM_NPI_XCVR_X2_CFG_100_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_101	0xf61a3a00
#define MM_NPI_XCVR_X2_CFG_101_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_102	0xf61a3c00
#define MM_NPI_XCVR_X2_CFG_102_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_103	0xf61a3e00
#define MM_NPI_XCVR_X2_CFG_103_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_104	0xf61a4000
#define MM_NPI_XCVR_X2_CFG_104_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_105	0xf61a4200
#define MM_NPI_XCVR_X2_CFG_105_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_106	0xf61a4400
#define MM_NPI_XCVR_X2_CFG_106_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_107	0xf61a4600
#define MM_NPI_XCVR_X2_CFG_107_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_108	0xf61a4800
#define MM_NPI_XCVR_X2_CFG_108_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_109	0xf61a4a00
#define MM_NPI_XCVR_X2_CFG_109_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_110	0xf61a4c00
#define MM_NPI_XCVR_X2_CFG_110_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_111	0xf61a4e00
#define MM_NPI_XCVR_X2_CFG_111_SIZE	0x1200
#define MM_NPI_CMT_XPLL_6	0xf61a6000
#define MM_NPI_CMT_XPLL_6_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_6	0xf61a6800
#define MM_NPI_CMPHY_CMU_X32_CFG_6_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_6	0xf61a7000
#define MM_NPI_X5PHIO_CMU_X32_CFG_6_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_6	0xf61a7200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_6_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_28	0xf61a8000
#define MM_NPI_CMPHY_OCTAD_CFG_28_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_29	0xf61a8800
#define MM_NPI_CMPHY_OCTAD_CFG_29_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_30	0xf61a9000
#define MM_NPI_CMPHY_OCTAD_CFG_30_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_31	0xf61a9800
#define MM_NPI_CMPHY_OCTAD_CFG_31_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_112	0xf61ab000
#define MM_NPI_XCVR_X2_CFG_112_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_113	0xf61ab200
#define MM_NPI_XCVR_X2_CFG_113_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_114	0xf61ab400
#define MM_NPI_XCVR_X2_CFG_114_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_115	0xf61ab600
#define MM_NPI_XCVR_X2_CFG_115_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_116	0xf61ab800
#define MM_NPI_XCVR_X2_CFG_116_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_117	0xf61aba00
#define MM_NPI_XCVR_X2_CFG_117_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_118	0xf61abc00
#define MM_NPI_XCVR_X2_CFG_118_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_119	0xf61abe00
#define MM_NPI_XCVR_X2_CFG_119_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_120	0xf61ac000
#define MM_NPI_XCVR_X2_CFG_120_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_121	0xf61ac200
#define MM_NPI_XCVR_X2_CFG_121_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_122	0xf61ac400
#define MM_NPI_XCVR_X2_CFG_122_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_123	0xf61ac600
#define MM_NPI_XCVR_X2_CFG_123_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_124	0xf61ac800
#define MM_NPI_XCVR_X2_CFG_124_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_125	0xf61aca00
#define MM_NPI_XCVR_X2_CFG_125_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_126	0xf61acc00
#define MM_NPI_XCVR_X2_CFG_126_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_127	0xf61ace00
#define MM_NPI_XCVR_X2_CFG_127_SIZE	0x1200
#define MM_NPI_CMT_XPLL_7	0xf61ae000
#define MM_NPI_CMT_XPLL_7_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_7	0xf61ae800
#define MM_NPI_CMPHY_CMU_X32_CFG_7_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_7	0xf61af000
#define MM_NPI_X5PHIO_CMU_X32_CFG_7_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_7	0xf61af200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_7_SIZE	0x30e00
#define MM_NPI_CMT_DPLL_1	0xf61e0000
#define MM_NPI_CMT_DPLL_1_SIZE	0x4000
#define MM_NPI_CMT_MMCM_1	0xf61e4000
#define MM_NPI_CMT_MMCM_1_SIZE	0xc000
#define MM_NPI_NOC2_NMU_12	0xf61f0000
#define MM_NPI_NOC2_NMU_12_SIZE	0x2000
#define MM_NPI_NOC2_NMU_13	0xf61f2000
#define MM_NPI_NOC2_NMU_13_SIZE	0x2000
#define MM_NPI_NOC2_NSU_6	0xf61f4000
#define MM_NPI_NOC2_NSU_6_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_0	0xf61f6000
#define MM_NPI_NOC2_NPS6X_0_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_1	0xf61f8000
#define MM_NPI_NOC2_NPS6X_1_SIZE	0x8000
#define MM_NPI_VPP_NPI_0	0xf6200000
#define MM_NPI_VPP_NPI_0_SIZE	0x20000
#define MM_NPI_NOC2_NMU_14	0xf6220000
#define MM_NPI_NOC2_NMU_14_SIZE	0x2000
#define MM_NPI_NOC2_NMU_15	0xf6222000
#define MM_NPI_NOC2_NMU_15_SIZE	0x2000
#define MM_NPI_NOC2_NMU_16	0xf6224000
#define MM_NPI_NOC2_NMU_16_SIZE	0x2000
#define MM_NPI_NOC2_NMU_17	0xf6226000
#define MM_NPI_NOC2_NMU_17_SIZE	0x2000
#define MM_NPI_NOC2_NSU_7	0xf6228000
#define MM_NPI_NOC2_NSU_7_SIZE	0x8000
#define MM_NPI_NOC2_NPS6X_2	0xf6230000
#define MM_NPI_NOC2_NPS6X_2_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_3	0xf6232000
#define MM_NPI_NOC2_NPS6X_3_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_4	0xf6234000
#define MM_NPI_NOC2_NPS6X_4_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_5	0xf6236000
#define MM_NPI_NOC2_NPS6X_5_SIZE	0xa000
#define MM_NPI_NOC2_NMU_18	0xf6240000
#define MM_NPI_NOC2_NMU_18_SIZE	0x2000
#define MM_NPI_NOC2_NMU_19	0xf6242000
#define MM_NPI_NOC2_NMU_19_SIZE	0x2000
#define MM_NPI_NOC2_NSU_8	0xf6244000
#define MM_NPI_NOC2_NSU_8_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_6	0xf6246000
#define MM_NPI_NOC2_NPS6X_6_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_7	0xf6248000
#define MM_NPI_NOC2_NPS6X_7_SIZE	0x8000
#define MM_NPI_NOC2_NMU_20	0xf6250000
#define MM_NPI_NOC2_NMU_20_SIZE	0x2000
#define MM_NPI_NOC2_NMU_21	0xf6252000
#define MM_NPI_NOC2_NMU_21_SIZE	0xe000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_2	0xf6260000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_2_SIZE	0x10000
#define MM_NPI_AMS_SAT_0	0xf6270000
#define MM_NPI_AMS_SAT_0_SIZE	0x10000
#define MM_NPI_CMT_DPLL_2	0xf6280000
#define MM_NPI_CMT_DPLL_2_SIZE	0x4000
#define MM_NPI_CMT_MMCM_2	0xf6284000
#define MM_NPI_CMT_MMCM_2_SIZE	0xc000
#define MM_NPI_DDRMC5E_MAIN_0	0xf6290000
#define MM_NPI_DDRMC5E_MAIN_0_SIZE	0x10000
#define MM_NPI_DDRMC5E_NOC_0	0xf62a0000
#define MM_NPI_DDRMC5E_NOC_0_SIZE	0x20000
#define MM_NPI_DDRMC5E_UB_0	0xf62c0000
#define MM_NPI_DDRMC5E_UB_0_SIZE	0x40000
#define MM_NPI_DDRMC5E_CRYPTO_MAIN_0	0xf6300000
#define MM_NPI_DDRMC5E_CRYPTO_MAIN_0_SIZE	0x10000
#define MM_NPI_NOC2_NMU_22	0xf6310000
#define MM_NPI_NOC2_NMU_22_SIZE	0x2000
#define MM_NPI_NOC2_NSU_9	0xf6312000
#define MM_NPI_NOC2_NSU_9_SIZE	0x2000
#define MM_NPI_NOC2_NPS_25	0xf6314000
#define MM_NPI_NOC2_NPS_25_SIZE	0x2000
#define MM_NPI_NOC2_NPS_26	0xf6316000
#define MM_NPI_NOC2_NPS_26_SIZE	0xa000
#define MM_NPI_AMS_SAT_1	0xf6320000
#define MM_NPI_AMS_SAT_1_SIZE	0x10000
#define MM_NPI_CLK_VERT_TO_HSR_CORE_0	0xf6330000
#define MM_NPI_CLK_VERT_TO_HSR_CORE_0_SIZE	0x10000
#define MM_NPI_NOC2_NMU_23	0xf6340000
#define MM_NPI_NOC2_NMU_23_SIZE	0x2000
#define MM_NPI_NOC2_NSU_10	0xf6342000
#define MM_NPI_NOC2_NSU_10_SIZE	0x2000
#define MM_NPI_NOC2_NPS_27	0xf6344000
#define MM_NPI_NOC2_NPS_27_SIZE	0x2000
#define MM_NPI_NOC2_NPS_28	0xf6346000
#define MM_NPI_NOC2_NPS_28_SIZE	0xa000
#define MM_NPI_CLK_REBUF_VERT_CORE_0	0xf6350000
#define MM_NPI_CLK_REBUF_VERT_CORE_0_SIZE	0x10000
#define MM_NPI_CLKE2_VNOC_PS_CORE_0	0xf6360000
#define MM_NPI_CLKE2_VNOC_PS_CORE_0_SIZE	0x10000
#define MM_NPI_NOC2_NMU_24	0xf6370000
#define MM_NPI_NOC2_NMU_24_SIZE	0x2000
#define MM_NPI_NOC2_NSU_11	0xf6372000
#define MM_NPI_NOC2_NSU_11_SIZE	0x2000
#define MM_NPI_NOC2_NPS_29	0xf6374000
#define MM_NPI_NOC2_NPS_29_SIZE	0x2000
#define MM_NPI_NOC2_NPS_30	0xf6376000
#define MM_NPI_NOC2_NPS_30_SIZE	0xa000
#define MM_NPI_AMS_SAT_2	0xf6380000
#define MM_NPI_AMS_SAT_2_SIZE	0x10000
#define MM_NPI_NOC2_NMU_25	0xf6390000
#define MM_NPI_NOC2_NMU_25_SIZE	0x2000
#define MM_NPI_NOC2_NSU_12	0xf6392000
#define MM_NPI_NOC2_NSU_12_SIZE	0x2000
#define MM_NPI_NOC2_NPS_31	0xf6394000
#define MM_NPI_NOC2_NPS_31_SIZE	0x2000
#define MM_NPI_NOC2_NPS_32	0xf6396000
#define MM_NPI_NOC2_NPS_32_SIZE	0xa000
#define MM_NPI_CLK_REBUF_VERT_CORE_1	0xf63a0000
#define MM_NPI_CLK_REBUF_VERT_CORE_1_SIZE	0x10000
#define MM_NPI_CLKE2_VNOC_PS_CORE_1	0xf63b0000
#define MM_NPI_CLKE2_VNOC_PS_CORE_1_SIZE	0x10000
#define MM_NPI_NOC2_NMU_26	0xf63c0000
#define MM_NPI_NOC2_NMU_26_SIZE	0x2000
#define MM_NPI_NOC2_NMU_27	0xf63c2000
#define MM_NPI_NOC2_NMU_27_SIZE	0xe000
#define MM_NPI_AIE2P_S_NPI_0	0xf63d0000
#define MM_NPI_AIE2P_S_NPI_0_SIZE	0x10000
#define MM_NPI_NOC2_NMU_28	0xf63e0000
#define MM_NPI_NOC2_NMU_28_SIZE	0x2000
#define MM_NPI_NOC2_NSU_13	0xf63e2000
#define MM_NPI_NOC2_NSU_13_SIZE	0x2000
#define MM_NPI_NOC2_NMU_29	0xf63e4000
#define MM_NPI_NOC2_NMU_29_SIZE	0x2000
#define MM_NPI_NOC2_NMU_30	0xf63e6000
#define MM_NPI_NOC2_NMU_30_SIZE	0x2000
#define MM_NPI_NOC2_NMU_31	0xf63e8000
#define MM_NPI_NOC2_NMU_31_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_8	0xf63ea000
#define MM_NPI_NOC2_NPS6X_8_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_9	0xf63ec000
#define MM_NPI_NOC2_NPS6X_9_SIZE	0x4000
#define MM_NPI_CLK_REBUF_HSR_ME_TNOC_CORE_0	0xf63f0000
#define MM_NPI_CLK_REBUF_HSR_ME_TNOC_CORE_0_SIZE	0x10000
#define MM_NPI_AMS_SAT_3	0xf6400000
#define MM_NPI_AMS_SAT_3_SIZE	0x10000
#define MM_NPI_NOC2_NMU_32	0xf6410000
#define MM_NPI_NOC2_NMU_32_SIZE	0x2000
#define MM_NPI_NOC2_NSU_14	0xf6412000
#define MM_NPI_NOC2_NSU_14_SIZE	0x2000
#define MM_NPI_NOC2_NMU_33	0xf6414000
#define MM_NPI_NOC2_NMU_33_SIZE	0x2000
#define MM_NPI_NOC2_NMU_34	0xf6416000
#define MM_NPI_NOC2_NMU_34_SIZE	0x2000
#define MM_NPI_NOC2_NMU_35	0xf6418000
#define MM_NPI_NOC2_NMU_35_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_10	0xf641a000
#define MM_NPI_NOC2_NPS6X_10_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_11	0xf641c000
#define MM_NPI_NOC2_NPS6X_11_SIZE	0x4000
#define MM_NPI_CLK_REBUF_HSR_ME_TNOC_CORE_1	0xf6420000
#define MM_NPI_CLK_REBUF_HSR_ME_TNOC_CORE_1_SIZE	0x10000
#define MM_NPI_AMS_SAT_4	0xf6430000
#define MM_NPI_AMS_SAT_4_SIZE	0x10000
#define MM_NPI_AMS_SAT_5	0xf6440000
#define MM_NPI_AMS_SAT_5_SIZE	0x10000
#define MM_NPI_CLKE2_GT_CORE_0	0xf6450000
#define MM_NPI_CLKE2_GT_CORE_0_SIZE	0x10000
#define MM_NPI_GTYP_NPI_SLAVE_0	0xf6460000
#define MM_NPI_GTYP_NPI_SLAVE_0_SIZE	0x20000
#define MM_NPI_CLK_REBUF_VERT_GT_CORE_0	0xf6480000
#define MM_NPI_CLK_REBUF_VERT_GT_CORE_0_SIZE	0x10000
#define MM_NPI_CMT_DPLL_3	0xf6490000
#define MM_NPI_CMT_DPLL_3_SIZE	0x10000
#define MM_NPI_AMS_SAT_6	0xf64a0000
#define MM_NPI_AMS_SAT_6_SIZE	0x10000
#define MM_NPI_ISP2_NPI_0	0xf64b0000
#define MM_NPI_ISP2_NPI_0_SIZE	0x20000
#define MM_NPI_CMT_DPLL_4	0xf64d0000
#define MM_NPI_CMT_DPLL_4_SIZE	0x10000
#define MM_NPI_AMS_SAT_7	0xf64e0000
#define MM_NPI_AMS_SAT_7_SIZE	0x10000
#define MM_NPI_CLKE2_GT_CORE_1	0xf64f0000
#define MM_NPI_CLKE2_GT_CORE_1_SIZE	0x10000
#define MM_NPI_CLK_REBUF_VERT_GT_CORE_1	0xf6500000
#define MM_NPI_CLK_REBUF_VERT_GT_CORE_1_SIZE	0x10000
#define MM_NPI_CMT_DPLL_5	0xf6510000
#define MM_NPI_CMT_DPLL_5_SIZE	0x10000
#define MM_NPI_AMS_SAT_8	0xf6520000
#define MM_NPI_AMS_SAT_8_SIZE	0x10000
#define MM_NPI_CLK_VERT_TO_HSR_GT_CORE_0	0xf6530000
#define MM_NPI_CLK_VERT_TO_HSR_GT_CORE_0_SIZE	0x10000
#define MM_NPI_VCU2_NPI_0	0xf6540000
#define MM_NPI_VCU2_NPI_0_SIZE	0x20000
#define MM_NPI_CMT_DPLL_6	0xf6560000
#define MM_NPI_CMT_DPLL_6_SIZE	0x10000
#define MM_NPI_NOC2_NMU_36	0xf6570000
#define MM_NPI_NOC2_NMU_36_SIZE	0x2000
#define MM_NPI_NOC2_NMU_37	0xf6572000
#define MM_NPI_NOC2_NMU_37_SIZE	0x2000
#define MM_NPI_NOC2_NSU_15	0xf6574000
#define MM_NPI_NOC2_NSU_15_SIZE	0x2000
#define MM_NPI_NOC2_NMU_38	0xf6576000
#define MM_NPI_NOC2_NMU_38_SIZE	0x2000
#define MM_NPI_NOC2_NPS6X_12	0xf6578000
#define MM_NPI_NOC2_NPS6X_12_SIZE	0x8000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_3	0xf6580000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_3_SIZE	0x10000
#define MM_NPI_CMT_DPLL_7	0xf6590000
#define MM_NPI_CMT_DPLL_7_SIZE	0x4000
#define MM_NPI_CMT_MMCM_3	0xf6594000
#define MM_NPI_CMT_MMCM_3_SIZE	0xc000
#define MM_NPI_AMS_SAT_9	0xf65a0000
#define MM_NPI_AMS_SAT_9_SIZE	0x10000
#define MM_NPI_DDRMC5E_MAIN_1	0xf65b0000
#define MM_NPI_DDRMC5E_MAIN_1_SIZE	0x10000
#define MM_NPI_DDRMC5E_NOC_1	0xf65c0000
#define MM_NPI_DDRMC5E_NOC_1_SIZE	0x20000
#define MM_NPI_DDRMC5E_UB_1	0xf65e0000
#define MM_NPI_DDRMC5E_UB_1_SIZE	0x40000
#define MM_NPI_DDRMC5E_CRYPTO_MAIN_1	0xf6620000
#define MM_NPI_DDRMC5E_CRYPTO_MAIN_1_SIZE	0x10000
#define MM_NPI_CMT_DPLL_8	0xf6630000
#define MM_NPI_CMT_DPLL_8_SIZE	0x4000
#define MM_NPI_CMT_MMCM_4	0xf6634000
#define MM_NPI_CMT_MMCM_4_SIZE	0xc000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_4	0xf6640000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_4_SIZE	0x10000
#define MM_NPI_CMPHY_OCTAD_CFG_32	0xf6650000
#define MM_NPI_CMPHY_OCTAD_CFG_32_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_33	0xf6650800
#define MM_NPI_CMPHY_OCTAD_CFG_33_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_34	0xf6651000
#define MM_NPI_CMPHY_OCTAD_CFG_34_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_35	0xf6651800
#define MM_NPI_CMPHY_OCTAD_CFG_35_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_128	0xf6653000
#define MM_NPI_XCVR_X2_CFG_128_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_129	0xf6653200
#define MM_NPI_XCVR_X2_CFG_129_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_130	0xf6653400
#define MM_NPI_XCVR_X2_CFG_130_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_131	0xf6653600
#define MM_NPI_XCVR_X2_CFG_131_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_132	0xf6653800
#define MM_NPI_XCVR_X2_CFG_132_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_133	0xf6653a00
#define MM_NPI_XCVR_X2_CFG_133_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_134	0xf6653c00
#define MM_NPI_XCVR_X2_CFG_134_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_135	0xf6653e00
#define MM_NPI_XCVR_X2_CFG_135_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_136	0xf6654000
#define MM_NPI_XCVR_X2_CFG_136_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_137	0xf6654200
#define MM_NPI_XCVR_X2_CFG_137_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_138	0xf6654400
#define MM_NPI_XCVR_X2_CFG_138_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_139	0xf6654600
#define MM_NPI_XCVR_X2_CFG_139_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_140	0xf6654800
#define MM_NPI_XCVR_X2_CFG_140_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_141	0xf6654a00
#define MM_NPI_XCVR_X2_CFG_141_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_142	0xf6654c00
#define MM_NPI_XCVR_X2_CFG_142_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_143	0xf6654e00
#define MM_NPI_XCVR_X2_CFG_143_SIZE	0x1200
#define MM_NPI_CMT_XPLL_8	0xf6656000
#define MM_NPI_CMT_XPLL_8_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_8	0xf6656800
#define MM_NPI_CMPHY_CMU_X32_CFG_8_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_8	0xf6657000
#define MM_NPI_X5PHIO_CMU_X32_CFG_8_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_8	0xf6657200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_8_SIZE	0xe00
#define MM_NPI_CMPHY_OCTAD_CFG_36	0xf6658000
#define MM_NPI_CMPHY_OCTAD_CFG_36_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_37	0xf6658800
#define MM_NPI_CMPHY_OCTAD_CFG_37_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_38	0xf6659000
#define MM_NPI_CMPHY_OCTAD_CFG_38_SIZE	0x800
#define MM_NPI_CMPHY_OCTAD_CFG_39	0xf6659800
#define MM_NPI_CMPHY_OCTAD_CFG_39_SIZE	0x1800
#define MM_NPI_XCVR_X2_CFG_144	0xf665b000
#define MM_NPI_XCVR_X2_CFG_144_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_145	0xf665b200
#define MM_NPI_XCVR_X2_CFG_145_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_146	0xf665b400
#define MM_NPI_XCVR_X2_CFG_146_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_147	0xf665b600
#define MM_NPI_XCVR_X2_CFG_147_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_148	0xf665b800
#define MM_NPI_XCVR_X2_CFG_148_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_149	0xf665ba00
#define MM_NPI_XCVR_X2_CFG_149_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_150	0xf665bc00
#define MM_NPI_XCVR_X2_CFG_150_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_151	0xf665be00
#define MM_NPI_XCVR_X2_CFG_151_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_152	0xf665c000
#define MM_NPI_XCVR_X2_CFG_152_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_153	0xf665c200
#define MM_NPI_XCVR_X2_CFG_153_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_154	0xf665c400
#define MM_NPI_XCVR_X2_CFG_154_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_155	0xf665c600
#define MM_NPI_XCVR_X2_CFG_155_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_156	0xf665c800
#define MM_NPI_XCVR_X2_CFG_156_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_157	0xf665ca00
#define MM_NPI_XCVR_X2_CFG_157_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_158	0xf665cc00
#define MM_NPI_XCVR_X2_CFG_158_SIZE	0x200
#define MM_NPI_XCVR_X2_CFG_159	0xf665ce00
#define MM_NPI_XCVR_X2_CFG_159_SIZE	0x1200
#define MM_NPI_CMT_XPLL_9	0xf665e000
#define MM_NPI_CMT_XPLL_9_SIZE	0x800
#define MM_NPI_CMPHY_CMU_X32_CFG_9	0xf665e800
#define MM_NPI_CMPHY_CMU_X32_CFG_9_SIZE	0x800
#define MM_NPI_X5PHIO_CMU_X32_CFG_9	0xf665f000
#define MM_NPI_X5PHIO_CMU_X32_CFG_9_SIZE	0x200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_9	0xf665f200
#define MM_NPI_X5PHIOBANK_CLKTREE_X32_CFG_9_SIZE	0x30e00
#define MM_NPI_DDRMC5E_MAIN_2	0xf6690000
#define MM_NPI_DDRMC5E_MAIN_2_SIZE	0x10000
#define MM_NPI_DDRMC5E_NOC_2	0xf66a0000
#define MM_NPI_DDRMC5E_NOC_2_SIZE	0x20000
#define MM_NPI_DDRMC5E_UB_2	0xf66c0000
#define MM_NPI_DDRMC5E_UB_2_SIZE	0x40000
#define MM_NPI_DDRMC5E_CRYPTO_MAIN_2	0xf6700000
#define MM_NPI_DDRMC5E_CRYPTO_MAIN_2_SIZE	0xffff
