

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'
================================================================
* Date:           Thu Nov 16 20:12:31 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1224|     3924| 12.240 us | 39.240 us |  1224|  3924|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1223|     3923| 34 ~ 109 |          -|          -|    36|    no    |
        | + LineBufferDataIn               |       12|       12|         3|          -|          -|     4|    no    |
        | + KernelShiftWidth               |        2|        2|         1|          1|          1|     2|    yes   |
        | + KernelPushChannel              |        4|        4|         1|          -|          -|     4|    no    |
        | + KernelPushChannel              |        4|        4|         1|          -|          -|     4|    no    |
        | + KernelPushChannel              |        4|        4|         1|          -|          -|     4|    no    |
        | + ReuseLoop                      |       74|       74|         4|          1|          1|    72|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|   1117|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    580|    -|
|Memory           |        2|      -|     513|    258|    -|
|Multiplexer      |        -|      -|       -|    602|    -|
|Register         |        0|      -|    1917|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      4|    2430|   2589|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |myproject_mux_42_16_1_1_U61  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    |myproject_mux_42_16_1_1_U62  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    |myproject_mux_42_16_1_1_U63  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    |myproject_mux_42_16_1_1_U64  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |Total                        |                         |        0|      0|  0|  580|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_12s_16s_28_1_1_U68  |myproject_mul_mul_12s_16s_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U65  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U66  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U67  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_1_0_0_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_0_1_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_0_2_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_0_3_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_1_0_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_1_1_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_1_2_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_1_3_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |outidx1_U                    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_outidx1       |        0|   1|   2|    0|    72|    1|     1|           72|
    |w5_V_U                       |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V          |        2|   0|   0|    0|    72|   60|     1|         4320|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        2| 513| 258|    0|   192|  189|    10|         5160|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1862_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_1898_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_1934_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_6_V_fu_1970_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln213_1_fu_1506_p2      |     +    |      0|  0|  12|           3|           1|
    |add_ln213_2_fu_1572_p2      |     +    |      0|  0|  12|           3|           1|
    |add_ln213_fu_1440_p2        |     +    |      0|  0|  12|           3|           1|
    |add_ln321_fu_2041_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_2052_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_1995_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_2006_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln79_fu_988_p2          |     +    |      0|  0|  15|           6|           1|
    |i_ic_fu_1000_p2             |     +    |      0|  0|  12|           3|           1|
    |i_iw_fu_1146_p2             |     +    |      0|  0|  10|           2|           1|
    |in_index_fu_1806_p2         |     +    |      0|  0|  39|           1|          32|
    |w_index_fu_1708_p2          |     +    |      0|  0|  15|           1|           7|
    |and_ln289_1_fu_1690_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_1696_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_1684_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1052           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_449            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_761            |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op42    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op437   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln129_fu_1714_p2       |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln148_fu_1812_p2       |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln194_fu_1140_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln203_1_fu_1202_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln203_2_fu_1233_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln203_3_fu_1264_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln203_fu_1164_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln213_1_fu_1500_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln213_2_fu_1566_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln213_fu_1434_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln241_fu_994_p2        |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln289_1_fu_1638_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_2_fu_1658_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_3_fu_1678_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_1628_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_1990_p2       |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln317_fu_2036_p2       |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln79_fu_2077_p2        |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |ap_condition_699            |    or    |      0|  0|   2|           1|           1|
    |or_ln203_1_fu_1227_p2       |    or    |      0|  0|   3|           3|           2|
    |or_ln203_3_fu_1258_p2       |    or    |      0|  0|   3|           3|           2|
    |or_ln203_fu_1196_p2         |    or    |      0|  0|   3|           3|           1|
    |acc_1_V_5_fu_1875_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_1_V_fu_1868_p3          |  select  |      0|  0|  16|           1|          16|
    |acc_3_V_5_fu_1911_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_3_V_fu_1904_p3          |  select  |      0|  0|  16|           1|          16|
    |acc_5_V_5_fu_1947_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_5_V_fu_1940_p3          |  select  |      0|  0|  16|           1|          16|
    |acc_7_V_5_fu_1983_p3        |  select  |      0|  0|  16|           1|          16|
    |acc_7_V_fu_1976_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_5_fu_1891_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_6_fu_1927_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_7_fu_1963_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln1265_fu_1855_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln148_fu_1818_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln203_10_fu_1396_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_11_fu_1415_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_1_fu_1189_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_2_fu_1220_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_3_fu_1251_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_4_fu_1282_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_5_fu_1301_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_6_fu_1320_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_7_fu_1339_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_8_fu_1358_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_9_fu_1377_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_fu_1170_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln323_fu_2057_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_2011_p3     |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp1               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1117|         523|         576|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                       |   56|         13|    1|         13|
    |ap_done                                         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                         |    9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i145_phi_fu_694_p4  |    9|          2|   32|         64|
    |ap_phi_mux_storemerge_i_i_phi_fu_869_p4         |   15|          3|   32|         96|
    |ap_phi_mux_w_index144_phi_fu_683_p4             |    9|          2|    7|         14|
    |ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701  |  165|         37|   16|        592|
    |data_V_data_0_V_blk_n                           |    9|          2|    1|          2|
    |data_V_data_1_V_blk_n                           |    9|          2|    1|          2|
    |data_V_data_2_V_blk_n                           |    9|          2|    1|          2|
    |data_V_data_3_V_blk_n                           |    9|          2|    1|          2|
    |i_ic2_0_i_i_i_i_0_reg_646                       |    9|          2|    3|          6|
    |i_ic2_0_i_i_i_i_1_reg_657                       |    9|          2|    3|          6|
    |i_ic2_0_i_i_i_i_2_reg_668                       |    9|          2|    3|          6|
    |i_ic4_0_i_i_i_reg_598                           |    9|          2|    3|          6|
    |i_iw_0_i_i_i_i_reg_635                          |    9|          2|    2|          4|
    |in_index_0_i_i_i_i145_reg_690                   |    9|          2|   32|         64|
    |indvar_flatten146_reg_586                       |    9|          2|    6|         12|
    |pX_2                                            |    9|          2|   32|         64|
    |pY_2                                            |    9|          2|   32|         64|
    |real_start                                      |    9|          2|    1|          2|
    |res_V_data_0_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_1_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_2_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_3_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_4_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_5_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_6_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_7_V_blk_n                            |    9|          2|    1|          2|
    |sX_2                                            |    9|          2|   32|         64|
    |shift_buffer_0_0_V_reg_622                      |   21|          4|   16|         64|
    |shift_buffer_1_0_V_reg_609                      |   21|          4|   16|         64|
    |tmp_data_0_V_6143_reg_778                       |    9|          2|   16|         32|
    |tmp_data_1_V_6141_reg_789                       |    9|          2|   16|         32|
    |tmp_data_2_V_6139_reg_800                       |    9|          2|   16|         32|
    |tmp_data_3_V_6137_reg_811                       |    9|          2|   16|         32|
    |tmp_data_4_V_4135_reg_822                       |    9|          2|   16|         32|
    |tmp_data_5_V_4133_reg_833                       |    9|          2|   16|         32|
    |tmp_data_6_V_4131_reg_844                       |    9|          2|   16|         32|
    |tmp_data_7_V_4129_reg_855                       |    9|          2|   16|         32|
    |w_index144_reg_679                              |    9|          2|    7|         14|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           |  602|        133|  418|       1503|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |acc_1_V_5_reg_2651                              |  16|   0|   16|          0|
    |acc_1_V_reg_2645                                |  16|   0|   16|          0|
    |acc_3_V_5_reg_2663                              |  16|   0|   16|          0|
    |acc_3_V_reg_2657                                |  16|   0|   16|          0|
    |acc_5_V_5_reg_2675                              |  16|   0|   16|          0|
    |acc_5_V_reg_2669                                |  16|   0|   16|          0|
    |acc_7_V_5_reg_2687                              |  16|   0|   16|          0|
    |acc_7_V_reg_2681                                |  16|   0|   16|          0|
    |add_ln79_reg_2179                               |   6|   0|    6|          0|
    |and_ln289_2_reg_2377                            |   1|   0|    1|          0|
    |ap_CS_fsm                                       |  12|   0|   12|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                         |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_701  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_UnifiedRetVal_i_i_reg_701  |  16|   0|   16|          0|
    |i_ic2_0_i_i_i_i_0_reg_646                       |   3|   0|    3|          0|
    |i_ic2_0_i_i_i_i_1_reg_657                       |   3|   0|    3|          0|
    |i_ic2_0_i_i_i_i_2_reg_668                       |   3|   0|    3|          0|
    |i_ic4_0_i_i_i_reg_598                           |   3|   0|    3|          0|
    |i_ic_reg_2188                                   |   3|   0|    3|          0|
    |i_iw_0_i_i_i_i_reg_635                          |   2|   0|    2|          0|
    |icmp_ln129_reg_2396                             |   1|   0|    1|          0|
    |icmp_ln289_1_reg_2360                           |   1|   0|    1|          0|
    |icmp_ln289_reg_2350                             |   1|   0|    1|          0|
    |in_index_0_i_i_i_i145_reg_690                   |  32|   0|   32|          0|
    |indvar_flatten146_reg_586                       |   6|   0|    6|          0|
    |kernel_data_V_1_0                               |  16|   0|   16|          0|
    |kernel_data_V_1_1                               |  16|   0|   16|          0|
    |kernel_data_V_1_10                              |  16|   0|   16|          0|
    |kernel_data_V_1_10_load_reg_2227                |  16|   0|   16|          0|
    |kernel_data_V_1_11                              |  16|   0|   16|          0|
    |kernel_data_V_1_11_load_reg_2232                |  16|   0|   16|          0|
    |kernel_data_V_1_12                              |  16|   0|   16|          0|
    |kernel_data_V_1_13                              |  16|   0|   16|          0|
    |kernel_data_V_1_14                              |  16|   0|   16|          0|
    |kernel_data_V_1_15                              |  16|   0|   16|          0|
    |kernel_data_V_1_16                              |  16|   0|   16|          0|
    |kernel_data_V_1_17                              |  16|   0|   16|          0|
    |kernel_data_V_1_18                              |  16|   0|   16|          0|
    |kernel_data_V_1_19                              |  16|   0|   16|          0|
    |kernel_data_V_1_2                               |  16|   0|   16|          0|
    |kernel_data_V_1_20                              |  16|   0|   16|          0|
    |kernel_data_V_1_20_load_reg_2237                |  16|   0|   16|          0|
    |kernel_data_V_1_21                              |  16|   0|   16|          0|
    |kernel_data_V_1_21_load_reg_2242                |  16|   0|   16|          0|
    |kernel_data_V_1_22                              |  16|   0|   16|          0|
    |kernel_data_V_1_22_load_reg_2247                |  16|   0|   16|          0|
    |kernel_data_V_1_23                              |  16|   0|   16|          0|
    |kernel_data_V_1_23_load_reg_2252                |  16|   0|   16|          0|
    |kernel_data_V_1_24                              |  16|   0|   16|          0|
    |kernel_data_V_1_25                              |  16|   0|   16|          0|
    |kernel_data_V_1_26                              |  16|   0|   16|          0|
    |kernel_data_V_1_27                              |  16|   0|   16|          0|
    |kernel_data_V_1_28                              |  16|   0|   16|          0|
    |kernel_data_V_1_29                              |  16|   0|   16|          0|
    |kernel_data_V_1_3                               |  16|   0|   16|          0|
    |kernel_data_V_1_30                              |  16|   0|   16|          0|
    |kernel_data_V_1_31                              |  16|   0|   16|          0|
    |kernel_data_V_1_32                              |  16|   0|   16|          0|
    |kernel_data_V_1_32_load_reg_2257                |  16|   0|   16|          0|
    |kernel_data_V_1_33                              |  16|   0|   16|          0|
    |kernel_data_V_1_33_load_reg_2262                |  16|   0|   16|          0|
    |kernel_data_V_1_34                              |  16|   0|   16|          0|
    |kernel_data_V_1_34_load_reg_2267                |  16|   0|   16|          0|
    |kernel_data_V_1_35                              |  16|   0|   16|          0|
    |kernel_data_V_1_35_load_reg_2272                |  16|   0|   16|          0|
    |kernel_data_V_1_4                               |  16|   0|   16|          0|
    |kernel_data_V_1_5                               |  16|   0|   16|          0|
    |kernel_data_V_1_6                               |  16|   0|   16|          0|
    |kernel_data_V_1_7                               |  16|   0|   16|          0|
    |kernel_data_V_1_8                               |  16|   0|   16|          0|
    |kernel_data_V_1_8_load_reg_2217                 |  16|   0|   16|          0|
    |kernel_data_V_1_9                               |  16|   0|   16|          0|
    |kernel_data_V_1_9_load_reg_2222                 |  16|   0|   16|          0|
    |mul_ln1118_5_reg_2630                           |  32|   0|   32|          0|
    |mul_ln1118_6_reg_2635                           |  32|   0|   32|          0|
    |mul_ln1118_7_reg_2640                           |  28|   0|   28|          0|
    |mul_ln1118_reg_2625                             |  32|   0|   32|          0|
    |out_index_reg_2400                              |   1|   0|    1|          0|
    |out_index_reg_2400_pp1_iter2_reg                |   1|   0|    1|          0|
    |pX_2                                            |  32|   0|   32|          0|
    |pX_2_load_reg_2371                              |  32|   0|   32|          0|
    |pY_2                                            |  32|   0|   32|          0|
    |pY_2_load_reg_2365                              |  32|   0|   32|          0|
    |sX_2                                            |  32|   0|   32|          0|
    |sX_2_load_reg_2345                              |  32|   0|   32|          0|
    |sY_2                                            |  32|   0|   32|          0|
    |sY_2_load_reg_2355                              |  32|   0|   32|          0|
    |select_ln148_reg_2620                           |  32|   0|   32|          0|
    |shift_buffer_0_0_V_reg_622                      |  16|   0|   16|          0|
    |shift_buffer_0_3_V_1_fu_508                     |  16|   0|   16|          0|
    |shift_buffer_0_3_V_2_fu_512                     |  16|   0|   16|          0|
    |shift_buffer_0_3_V_3_fu_516                     |  16|   0|   16|          0|
    |shift_buffer_0_3_V_fu_504                       |  16|   0|   16|          0|
    |shift_buffer_1_0_V_reg_609                      |  16|   0|   16|          0|
    |shift_buffer_1_3_V_1_fu_492                     |  16|   0|   16|          0|
    |shift_buffer_1_3_V_2_fu_496                     |  16|   0|   16|          0|
    |shift_buffer_1_3_V_3_fu_500                     |  16|   0|   16|          0|
    |shift_buffer_1_3_V_fu_488                       |  16|   0|   16|          0|
    |start_once_reg                                  |   1|   0|    1|          0|
    |tmp_11_reg_2605                                 |  16|   0|   16|          0|
    |tmp_12_reg_2610                                 |  16|   0|   16|          0|
    |tmp_13_reg_2615                                 |  12|   0|   12|          0|
    |tmp_data_0_V_6143_reg_778                       |  16|   0|   16|          0|
    |tmp_data_0_V_reg_2155                           |  16|   0|   16|          0|
    |tmp_data_1_V_6141_reg_789                       |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2161                           |  16|   0|   16|          0|
    |tmp_data_2_V_6139_reg_800                       |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2167                           |  16|   0|   16|          0|
    |tmp_data_3_V_6137_reg_811                       |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2173                           |  16|   0|   16|          0|
    |tmp_data_4_V_4135_reg_822                       |  16|   0|   16|          0|
    |tmp_data_5_V_4133_reg_833                       |  16|   0|   16|          0|
    |tmp_data_6_V_4131_reg_844                       |  16|   0|   16|          0|
    |tmp_data_7_V_4129_reg_855                       |  16|   0|   16|          0|
    |trunc_ln139_2_reg_2600                          |  16|   0|   16|          0|
    |trunc_ln246_reg_2193                            |   2|   0|    2|          0|
    |w_index144_reg_679                              |   7|   0|    7|          0|
    |w_index_reg_2386                                |   7|   0|    7|          0|
    |icmp_ln129_reg_2396                             |  64|  32|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1917|  32| 1854|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

