
*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on C:/DATA/GIT/CADENCE/MODULES/RPI_NRF24L01MODULE_FT232/allegro/RPI_NRF24L01MODULE_FT232.brd
Started on   Wed Apr 05 13:59:03 2017

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 26  Unplaced 0  Total 26
        Nets:  W/Rats 30  No/Rats 0  Total 30
        Pins:  W/Rats 89  No/Rats 0  Unused 42  Unplaced 0  Total 131
        Equivalent ICs (1 pin = 1/14 EIC)  9
        Router Keepin (in) (-1.2579,-0.5728) by (1.2579,0.5728)
        Board area (sq in)  2.9
        Board density (sq in/EIC) 0.308

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 59           0           59
        Already Connected           59           0           59
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      25.84
        Etch Length (inches)        32.54        0.00        32.54
        Number of vias		    20           0           20
        Vias per Connection          0.34        0.00         0.34
        Smd pins with attached clines                        44



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 0.3000 0.3000 0.3000  0.3000 0.3000  1.0000 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 0.3000 0.3000 0.3000  0.3000 0.3000  1.0000 0.6350
        X grids:     0.1000  Offset: 0.0000
        Y grids:     0.1000  Offset: 0.0000

---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 59           0           59
        Already Connected           59           0           59
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        32.54        0.00        32.54
        Number of vias		    20           0           20
        Vias per Connection          0.34        0.00         0.34
        Smd pins with attached clines                        44



    Total cpu time - 0:1:48 hours
    Total elapsed time - -3295:-16:-50 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Wed Apr 05 13:59:03 2017
