Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 19 14:33:50 2025
| Host         : ThinkBook_Pauli running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (65)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (65)
-------------------------------
 There are 65 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.674        0.000                      0                  133        0.089        0.000                      0                  133        2.867        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.674        0.000                      0                  133        0.203        0.000                      0                  133        2.867        0.000                       0                    67  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.676        0.000                      0                  133        0.203        0.000                      0                  133        2.867        0.000                       0                    67  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.674        0.000                      0                  133        0.089        0.000                      0                  133  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.674        0.000                      0                  133        0.089        0.000                      0                  133  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.746ns (37.682%)  route 2.888ns (62.319%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.626     2.054    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     2.178 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.978     3.156    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.150     3.306 r  game_inst/paddle_left_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.498     3.804    game_inst/paddle_left_y_reg[1]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.521     5.304    game_inst/clk_out1
    SLICE_X3Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.114     5.753    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.275     5.478    game_inst/paddle_left_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.478    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.589ns (38.110%)  route 2.580ns (61.890%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 5.236 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.922     2.497    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.117     2.614 r  game_inst/paddle_right_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.660     3.274    game_inst/paddle_right_y_reg[9]
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453     5.236    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C
                         clock pessimism              0.564     5.799    
                         clock uncertainty           -0.114     5.685    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.327     5.358    game_inst/paddle_right_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.358    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.956ns (43.050%)  route 2.588ns (56.950%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.237 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 f  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.144     2.719    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.153     2.872 r  game_inst/paddle_right_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.445     3.317    game_inst/paddle_right_y_reg[7]_i_2_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I0_O)        0.331     3.648 r  game_inst/paddle_right_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.648    game_inst/paddle_right_y_reg[7]
    SLICE_X10Y43         FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.454     5.237    game_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
                         clock pessimism              0.577     5.813    
                         clock uncertainty           -0.114     5.699    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)        0.081     5.780    game_inst/paddle_right_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.956ns (43.896%)  route 2.500ns (56.104%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.237 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 f  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.144     2.719    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.153     2.872 r  game_inst/paddle_right_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.357     3.229    game_inst/paddle_right_y_reg[7]_i_2_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.331     3.560 r  game_inst/paddle_right_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.560    game_inst/paddle_right_y_reg[3]
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.454     5.237    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
                         clock pessimism              0.602     5.838    
                         clock uncertainty           -0.114     5.724    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.031     5.755    game_inst/paddle_right_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.748ns (40.082%)  route 2.613ns (59.918%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.626     2.054    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     2.178 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          1.201     3.379    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.152     3.531 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     3.531    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.519     5.302    game_inst/clk_out1
    SLICE_X5Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
                         clock pessimism              0.577     5.878    
                         clock uncertainty           -0.114     5.764    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.047     5.811    game_inst/paddle_left_y_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          5.811    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.596ns (39.519%)  route 2.443ns (60.481%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 5.236 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.694     2.269    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  game_inst/paddle_right_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.750     3.143    game_inst/paddle_right_y_reg[9]_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453     5.236    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C
                         clock pessimism              0.564     5.799    
                         clock uncertainty           -0.114     5.685    
    SLICE_X9Y44          FDRE (Setup_fdre_C_CE)      -0.205     5.480    game_inst/paddle_right_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.720ns (39.935%)  route 2.587ns (60.065%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 f  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.356     2.784    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.908 r  game_inst/paddle_left_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.445     3.353    game_inst/paddle_left_y_reg[7]_i_2_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.477 r  game_inst/paddle_left_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.477    game_inst/paddle_left_y_reg[7]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.520     5.303    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
                         clock pessimism              0.602     5.904    
                         clock uncertainty           -0.114     5.790    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.029     5.819    game_inst/paddle_left_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.819    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.720ns (39.963%)  route 2.584ns (60.037%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 f  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.356     2.784    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.908 r  game_inst/paddle_left_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.442     3.350    game_inst/paddle_left_y_reg[7]_i_2_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.474 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.474    game_inst/paddle_left_y_reg[3]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.520     5.303    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
                         clock pessimism              0.602     5.904    
                         clock uncertainty           -0.114     5.790    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.031     5.821    game_inst/paddle_left_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.952ns (25.855%)  route 2.730ns (74.145%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[3]/Q
                         net (fo=18, routed)          1.149     0.762    vga_inst/out[3]
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.886 r  vga_inst/v_count[11]_i_7/O
                         net (fo=1, routed)           0.154     1.040    vga_inst/v_count[11]_i_7_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.164 r  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.263     1.427    vga_inst/v_count[11]_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.551 r  vga_inst/v_count[11]_i_2/O
                         net (fo=13, routed)          0.520     2.072    vga_inst/v_count[11]_i_2_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  vga_inst/v_count[11]_i_1/O
                         net (fo=12, routed)          0.643     2.839    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  vga_inst/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.505     5.287    vga_inst/clk_out1
    SLICE_X6Y51          FDRE                                         r  vga_inst/v_count_reg[0]/C
                         clock pessimism              0.564     5.851    
                         clock uncertainty           -0.114     5.737    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524     5.213    vga_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.952ns (25.687%)  route 2.754ns (74.313%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[3]/Q
                         net (fo=18, routed)          1.149     0.762    vga_inst/out[3]
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.886 r  vga_inst/v_count[11]_i_7/O
                         net (fo=1, routed)           0.154     1.040    vga_inst/v_count[11]_i_7_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.164 r  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.263     1.427    vga_inst/v_count[11]_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.551 r  vga_inst/v_count[11]_i_2/O
                         net (fo=13, routed)          0.520     2.072    vga_inst/v_count[11]_i_2_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  vga_inst/v_count[11]_i_1/O
                         net (fo=12, routed)          0.667     2.863    vga_inst/v_count[11]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.521     5.304    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
                         clock pessimism              0.485     5.788    
                         clock uncertainty           -0.114     5.674    
    SLICE_X5Y49          FDRE (Setup_fdre_C_R)       -0.429     5.245    vga_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.245    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  2.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.396%)  route 0.181ns (31.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.022 r  vga_inst/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.022    vga_inst/data0[5]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.403ns (68.992%)  route 0.181ns (31.008%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.033 r  vga_inst/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    vga_inst/data0[7]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 game_inst/paddle_right_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.431 r  game_inst/paddle_right_y_reg_reg[1]/Q
                         net (fo=14, routed)          0.089    -0.342    game_inst/paddle_right_y[0]
    SLICE_X10Y44         LUT5 (Prop_lut5_I2_O)        0.098    -0.244 r  game_inst/paddle_right_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    game_inst/paddle_right_y_reg[2]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.459    game_inst/paddle_right_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.569    -0.578    game_inst/clk_out1
    SLICE_X12Y48         FDRE                                         r  game_inst/tick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  game_inst/tick_counter_reg[16]/Q
                         net (fo=3, routed)           0.135    -0.279    game_inst/tick_counter_reg[16]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000    -0.234    game_inst/game_tick_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.839    -0.816    game_inst/clk_out1
    SLICE_X13Y47         FDRE                                         r  game_inst/game_tick_reg/C
                         clock pessimism              0.254    -0.562    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.091    -0.471    game_inst/game_tick_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.428ns (70.264%)  route 0.181ns (29.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.058 r  vga_inst/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    vga_inst/data0[6]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.428ns (70.264%)  route 0.181ns (29.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.058 r  vga_inst/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.058    vga_inst/data0[8]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.431ns (70.410%)  route 0.181ns (29.590%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  vga_inst/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.007    vga_inst/v_count_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.061 r  vga_inst/v_count_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.061    vga_inst/data0[9]
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.442ns (70.932%)  route 0.181ns (29.068%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  vga_inst/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.007    vga_inst/v_count_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.072 r  vga_inst/v_count_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.072    vga_inst/data0[11]
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[11]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  game_inst/tick_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.289    game_inst/tick_counter_reg[2]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.179 r  game_inst/tick_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.179    game_inst/tick_counter_reg[0]_i_2_n_5
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.134    -0.445    game_inst/tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  game_inst/tick_counter_reg[10]/Q
                         net (fo=4, routed)           0.138    -0.277    game_inst/tick_counter_reg[10]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.167 r  game_inst/tick_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.167    game_inst/tick_counter_reg[8]_i_1_n_5
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.134    -0.445    game_inst/tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X4Y53      game_running_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y47     game_inst/game_tick_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y44      game_inst/paddle_left_y_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y44      game_inst/paddle_left_y_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y43      game_inst/paddle_left_y_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y53      game_running_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y53      game_running_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y47     game_inst/game_tick_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y47     game_inst/game_tick_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y53      game_running_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y53      game_running_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y47     game_inst/game_tick_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y47     game_inst/game_tick_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.746ns (37.682%)  route 2.888ns (62.319%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.626     2.054    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     2.178 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.978     3.156    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.150     3.306 r  game_inst/paddle_left_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.498     3.804    game_inst/paddle_left_y_reg[1]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.521     5.304    game_inst/clk_out1
    SLICE_X3Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.113     5.755    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.275     5.480    game_inst/paddle_left_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.589ns (38.110%)  route 2.580ns (61.890%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 5.236 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.922     2.497    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.117     2.614 r  game_inst/paddle_right_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.660     3.274    game_inst/paddle_right_y_reg[9]
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453     5.236    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C
                         clock pessimism              0.564     5.799    
                         clock uncertainty           -0.113     5.687    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.327     5.360    game_inst/paddle_right_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.956ns (43.050%)  route 2.588ns (56.950%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.237 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 f  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.144     2.719    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.153     2.872 r  game_inst/paddle_right_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.445     3.317    game_inst/paddle_right_y_reg[7]_i_2_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I0_O)        0.331     3.648 r  game_inst/paddle_right_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.648    game_inst/paddle_right_y_reg[7]
    SLICE_X10Y43         FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.454     5.237    game_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
                         clock pessimism              0.577     5.813    
                         clock uncertainty           -0.113     5.701    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)        0.081     5.782    game_inst/paddle_right_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.956ns (43.896%)  route 2.500ns (56.104%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.237 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 f  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.144     2.719    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.153     2.872 r  game_inst/paddle_right_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.357     3.229    game_inst/paddle_right_y_reg[7]_i_2_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.331     3.560 r  game_inst/paddle_right_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.560    game_inst/paddle_right_y_reg[3]
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.454     5.237    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
                         clock pessimism              0.602     5.838    
                         clock uncertainty           -0.113     5.726    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.031     5.757    game_inst/paddle_right_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.748ns (40.082%)  route 2.613ns (59.918%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.626     2.054    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     2.178 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          1.201     3.379    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.152     3.531 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     3.531    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.519     5.302    game_inst/clk_out1
    SLICE_X5Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
                         clock pessimism              0.577     5.878    
                         clock uncertainty           -0.113     5.766    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.047     5.813    game_inst/paddle_left_y_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          5.813    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.596ns (39.519%)  route 2.443ns (60.481%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 5.236 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.694     2.269    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  game_inst/paddle_right_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.750     3.143    game_inst/paddle_right_y_reg[9]_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453     5.236    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C
                         clock pessimism              0.564     5.799    
                         clock uncertainty           -0.113     5.687    
    SLICE_X9Y44          FDRE (Setup_fdre_C_CE)      -0.205     5.482    game_inst/paddle_right_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.720ns (39.935%)  route 2.587ns (60.065%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 f  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.356     2.784    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.908 r  game_inst/paddle_left_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.445     3.353    game_inst/paddle_left_y_reg[7]_i_2_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.477 r  game_inst/paddle_left_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.477    game_inst/paddle_left_y_reg[7]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.520     5.303    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
                         clock pessimism              0.602     5.904    
                         clock uncertainty           -0.113     5.792    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.029     5.821    game_inst/paddle_left_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.720ns (39.963%)  route 2.584ns (60.037%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 f  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.356     2.784    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.908 r  game_inst/paddle_left_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.442     3.350    game_inst/paddle_left_y_reg[7]_i_2_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.474 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.474    game_inst/paddle_left_y_reg[3]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.520     5.303    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
                         clock pessimism              0.602     5.904    
                         clock uncertainty           -0.113     5.792    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.031     5.823    game_inst/paddle_left_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.823    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.952ns (25.855%)  route 2.730ns (74.145%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[3]/Q
                         net (fo=18, routed)          1.149     0.762    vga_inst/out[3]
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.886 r  vga_inst/v_count[11]_i_7/O
                         net (fo=1, routed)           0.154     1.040    vga_inst/v_count[11]_i_7_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.164 r  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.263     1.427    vga_inst/v_count[11]_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.551 r  vga_inst/v_count[11]_i_2/O
                         net (fo=13, routed)          0.520     2.072    vga_inst/v_count[11]_i_2_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  vga_inst/v_count[11]_i_1/O
                         net (fo=12, routed)          0.643     2.839    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  vga_inst/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.505     5.287    vga_inst/clk_out1
    SLICE_X6Y51          FDRE                                         r  vga_inst/v_count_reg[0]/C
                         clock pessimism              0.564     5.851    
                         clock uncertainty           -0.113     5.738    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524     5.214    vga_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.952ns (25.687%)  route 2.754ns (74.313%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[3]/Q
                         net (fo=18, routed)          1.149     0.762    vga_inst/out[3]
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.886 r  vga_inst/v_count[11]_i_7/O
                         net (fo=1, routed)           0.154     1.040    vga_inst/v_count[11]_i_7_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.164 r  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.263     1.427    vga_inst/v_count[11]_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.551 r  vga_inst/v_count[11]_i_2/O
                         net (fo=13, routed)          0.520     2.072    vga_inst/v_count[11]_i_2_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  vga_inst/v_count[11]_i_1/O
                         net (fo=12, routed)          0.667     2.863    vga_inst/v_count[11]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.521     5.304    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
                         clock pessimism              0.485     5.788    
                         clock uncertainty           -0.113     5.676    
    SLICE_X5Y49          FDRE (Setup_fdre_C_R)       -0.429     5.247    vga_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.247    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  2.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.396%)  route 0.181ns (31.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.022 r  vga_inst/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.022    vga_inst/data0[5]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.403ns (68.992%)  route 0.181ns (31.008%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.033 r  vga_inst/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    vga_inst/data0[7]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 game_inst/paddle_right_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.431 r  game_inst/paddle_right_y_reg_reg[1]/Q
                         net (fo=14, routed)          0.089    -0.342    game_inst/paddle_right_y[0]
    SLICE_X10Y44         LUT5 (Prop_lut5_I2_O)        0.098    -0.244 r  game_inst/paddle_right_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    game_inst/paddle_right_y_reg[2]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.459    game_inst/paddle_right_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.569    -0.578    game_inst/clk_out1
    SLICE_X12Y48         FDRE                                         r  game_inst/tick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  game_inst/tick_counter_reg[16]/Q
                         net (fo=3, routed)           0.135    -0.279    game_inst/tick_counter_reg[16]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000    -0.234    game_inst/game_tick_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.839    -0.816    game_inst/clk_out1
    SLICE_X13Y47         FDRE                                         r  game_inst/game_tick_reg/C
                         clock pessimism              0.254    -0.562    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.091    -0.471    game_inst/game_tick_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.428ns (70.264%)  route 0.181ns (29.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.058 r  vga_inst/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    vga_inst/data0[6]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.428ns (70.264%)  route 0.181ns (29.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.058 r  vga_inst/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.058    vga_inst/data0[8]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.431ns (70.410%)  route 0.181ns (29.590%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  vga_inst/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.007    vga_inst/v_count_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.061 r  vga_inst/v_count_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.061    vga_inst/data0[9]
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.442ns (70.932%)  route 0.181ns (29.068%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  vga_inst/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.007    vga_inst/v_count_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.072 r  vga_inst/v_count_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.072    vga_inst/data0[11]
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[11]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.181    vga_inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  game_inst/tick_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.289    game_inst/tick_counter_reg[2]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.179 r  game_inst/tick_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.179    game_inst/tick_counter_reg[0]_i_2_n_5
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.134    -0.445    game_inst/tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  game_inst/tick_counter_reg[10]/Q
                         net (fo=4, routed)           0.138    -0.277    game_inst/tick_counter_reg[10]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.167 r  game_inst/tick_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.167    game_inst/tick_counter_reg[8]_i_1_n_5
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.134    -0.445    game_inst/tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X4Y53      game_running_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y47     game_inst/game_tick_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y44      game_inst/paddle_left_y_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y44      game_inst/paddle_left_y_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y43      game_inst/paddle_left_y_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y53      game_running_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y53      game_running_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y47     game_inst/game_tick_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y47     game_inst/game_tick_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y53      game_running_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y53      game_running_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y47     game_inst/game_tick_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y47     game_inst/game_tick_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y42      game_inst/paddle_left_y_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y45      game_inst/paddle_left_y_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y42      game_inst/paddle_left_y_reg_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.746ns (37.682%)  route 2.888ns (62.319%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.626     2.054    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     2.178 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.978     3.156    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.150     3.306 r  game_inst/paddle_left_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.498     3.804    game_inst/paddle_left_y_reg[1]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.521     5.304    game_inst/clk_out1
    SLICE_X3Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.114     5.753    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.275     5.478    game_inst/paddle_left_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.478    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.589ns (38.110%)  route 2.580ns (61.890%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 5.236 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.922     2.497    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.117     2.614 r  game_inst/paddle_right_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.660     3.274    game_inst/paddle_right_y_reg[9]
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453     5.236    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C
                         clock pessimism              0.564     5.799    
                         clock uncertainty           -0.114     5.685    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.327     5.358    game_inst/paddle_right_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.358    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.956ns (43.050%)  route 2.588ns (56.950%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.237 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 f  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.144     2.719    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.153     2.872 r  game_inst/paddle_right_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.445     3.317    game_inst/paddle_right_y_reg[7]_i_2_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I0_O)        0.331     3.648 r  game_inst/paddle_right_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.648    game_inst/paddle_right_y_reg[7]
    SLICE_X10Y43         FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.454     5.237    game_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
                         clock pessimism              0.577     5.813    
                         clock uncertainty           -0.114     5.699    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)        0.081     5.780    game_inst/paddle_right_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.956ns (43.896%)  route 2.500ns (56.104%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.237 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 f  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.144     2.719    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.153     2.872 r  game_inst/paddle_right_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.357     3.229    game_inst/paddle_right_y_reg[7]_i_2_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.331     3.560 r  game_inst/paddle_right_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.560    game_inst/paddle_right_y_reg[3]
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.454     5.237    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
                         clock pessimism              0.602     5.838    
                         clock uncertainty           -0.114     5.724    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.031     5.755    game_inst/paddle_right_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.748ns (40.082%)  route 2.613ns (59.918%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.626     2.054    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     2.178 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          1.201     3.379    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.152     3.531 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     3.531    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.519     5.302    game_inst/clk_out1
    SLICE_X5Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
                         clock pessimism              0.577     5.878    
                         clock uncertainty           -0.114     5.764    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.047     5.811    game_inst/paddle_left_y_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          5.811    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.596ns (39.519%)  route 2.443ns (60.481%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 5.236 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.694     2.269    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  game_inst/paddle_right_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.750     3.143    game_inst/paddle_right_y_reg[9]_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453     5.236    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C
                         clock pessimism              0.564     5.799    
                         clock uncertainty           -0.114     5.685    
    SLICE_X9Y44          FDRE (Setup_fdre_C_CE)      -0.205     5.480    game_inst/paddle_right_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.720ns (39.935%)  route 2.587ns (60.065%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 f  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.356     2.784    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.908 r  game_inst/paddle_left_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.445     3.353    game_inst/paddle_left_y_reg[7]_i_2_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.477 r  game_inst/paddle_left_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.477    game_inst/paddle_left_y_reg[7]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.520     5.303    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
                         clock pessimism              0.602     5.904    
                         clock uncertainty           -0.114     5.790    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.029     5.819    game_inst/paddle_left_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.819    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.720ns (39.963%)  route 2.584ns (60.037%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 f  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.356     2.784    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.908 r  game_inst/paddle_left_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.442     3.350    game_inst/paddle_left_y_reg[7]_i_2_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.474 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.474    game_inst/paddle_left_y_reg[3]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.520     5.303    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
                         clock pessimism              0.602     5.904    
                         clock uncertainty           -0.114     5.790    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.031     5.821    game_inst/paddle_left_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.952ns (25.855%)  route 2.730ns (74.145%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[3]/Q
                         net (fo=18, routed)          1.149     0.762    vga_inst/out[3]
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.886 r  vga_inst/v_count[11]_i_7/O
                         net (fo=1, routed)           0.154     1.040    vga_inst/v_count[11]_i_7_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.164 r  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.263     1.427    vga_inst/v_count[11]_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.551 r  vga_inst/v_count[11]_i_2/O
                         net (fo=13, routed)          0.520     2.072    vga_inst/v_count[11]_i_2_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  vga_inst/v_count[11]_i_1/O
                         net (fo=12, routed)          0.643     2.839    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  vga_inst/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.505     5.287    vga_inst/clk_out1
    SLICE_X6Y51          FDRE                                         r  vga_inst/v_count_reg[0]/C
                         clock pessimism              0.564     5.851    
                         clock uncertainty           -0.114     5.737    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524     5.213    vga_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.952ns (25.687%)  route 2.754ns (74.313%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[3]/Q
                         net (fo=18, routed)          1.149     0.762    vga_inst/out[3]
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.886 r  vga_inst/v_count[11]_i_7/O
                         net (fo=1, routed)           0.154     1.040    vga_inst/v_count[11]_i_7_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.164 r  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.263     1.427    vga_inst/v_count[11]_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.551 r  vga_inst/v_count[11]_i_2/O
                         net (fo=13, routed)          0.520     2.072    vga_inst/v_count[11]_i_2_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  vga_inst/v_count[11]_i_1/O
                         net (fo=12, routed)          0.667     2.863    vga_inst/v_count[11]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.521     5.304    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
                         clock pessimism              0.485     5.788    
                         clock uncertainty           -0.114     5.674    
    SLICE_X5Y49          FDRE (Setup_fdre_C_R)       -0.429     5.245    vga_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.245    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  2.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.396%)  route 0.181ns (31.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.022 r  vga_inst/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.022    vga_inst/data0[5]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.403ns (68.992%)  route 0.181ns (31.008%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.033 r  vga_inst/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    vga_inst/data0[7]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 game_inst/paddle_right_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.431 r  game_inst/paddle_right_y_reg_reg[1]/Q
                         net (fo=14, routed)          0.089    -0.342    game_inst/paddle_right_y[0]
    SLICE_X10Y44         LUT5 (Prop_lut5_I2_O)        0.098    -0.244 r  game_inst/paddle_right_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    game_inst/paddle_right_y_reg[2]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.345    game_inst/paddle_right_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.569    -0.578    game_inst/clk_out1
    SLICE_X12Y48         FDRE                                         r  game_inst/tick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  game_inst/tick_counter_reg[16]/Q
                         net (fo=3, routed)           0.135    -0.279    game_inst/tick_counter_reg[16]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000    -0.234    game_inst/game_tick_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.839    -0.816    game_inst/clk_out1
    SLICE_X13Y47         FDRE                                         r  game_inst/game_tick_reg/C
                         clock pessimism              0.254    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.091    -0.357    game_inst/game_tick_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.428ns (70.264%)  route 0.181ns (29.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.058 r  vga_inst/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    vga_inst/data0[6]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.428ns (70.264%)  route 0.181ns (29.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.058 r  vga_inst/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.058    vga_inst/data0[8]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.431ns (70.410%)  route 0.181ns (29.590%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  vga_inst/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.007    vga_inst/v_count_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.061 r  vga_inst/v_count_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.061    vga_inst/data0[9]
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.442ns (70.932%)  route 0.181ns (29.068%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  vga_inst/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.007    vga_inst/v_count_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.072 r  vga_inst/v_count_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.072    vga_inst/data0[11]
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[11]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  game_inst/tick_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.289    game_inst/tick_counter_reg[2]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.179 r  game_inst/tick_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.179    game_inst/tick_counter_reg[0]_i_2_n_5
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.134    -0.331    game_inst/tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  game_inst/tick_counter_reg[10]/Q
                         net (fo=4, routed)           0.138    -0.277    game_inst/tick_counter_reg[10]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.167 r  game_inst/tick_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.167    game_inst/tick_counter_reg[8]_i_1_n_5
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.134    -0.331    game_inst/tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.746ns (37.682%)  route 2.888ns (62.319%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.626     2.054    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     2.178 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.978     3.156    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.150     3.306 r  game_inst/paddle_left_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.498     3.804    game_inst/paddle_left_y_reg[1]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.521     5.304    game_inst/clk_out1
    SLICE_X3Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/C
                         clock pessimism              0.564     5.867    
                         clock uncertainty           -0.114     5.753    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.275     5.478    game_inst/paddle_left_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.478    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.589ns (38.110%)  route 2.580ns (61.890%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 5.236 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.922     2.497    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.117     2.614 r  game_inst/paddle_right_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.660     3.274    game_inst/paddle_right_y_reg[9]
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453     5.236    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C
                         clock pessimism              0.564     5.799    
                         clock uncertainty           -0.114     5.685    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.327     5.358    game_inst/paddle_right_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.358    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.956ns (43.050%)  route 2.588ns (56.950%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.237 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 f  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.144     2.719    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.153     2.872 r  game_inst/paddle_right_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.445     3.317    game_inst/paddle_right_y_reg[7]_i_2_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I0_O)        0.331     3.648 r  game_inst/paddle_right_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.648    game_inst/paddle_right_y_reg[7]
    SLICE_X10Y43         FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.454     5.237    game_inst/clk_out1
    SLICE_X10Y43         FDRE                                         r  game_inst/paddle_right_y_reg_reg[7]/C
                         clock pessimism              0.577     5.813    
                         clock uncertainty           -0.114     5.699    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)        0.081     5.780    game_inst/paddle_right_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.956ns (43.896%)  route 2.500ns (56.104%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.237 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 f  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.144     2.719    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.153     2.872 r  game_inst/paddle_right_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.357     3.229    game_inst/paddle_right_y_reg[7]_i_2_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.331     3.560 r  game_inst/paddle_right_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.560    game_inst/paddle_right_y_reg[3]
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.454     5.237    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
                         clock pessimism              0.602     5.838    
                         clock uncertainty           -0.114     5.724    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.031     5.755    game_inst/paddle_right_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 1.748ns (40.082%)  route 2.613ns (59.918%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 5.302 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.626     2.054    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     2.178 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          1.201     3.379    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.152     3.531 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     3.531    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.519     5.302    game_inst/clk_out1
    SLICE_X5Y42          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
                         clock pessimism              0.577     5.878    
                         clock uncertainty           -0.114     5.764    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.047     5.811    game_inst/paddle_left_y_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          5.811    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 game_inst/paddle_right_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.596ns (39.519%)  route 2.443ns (60.481%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 5.236 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X11Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  game_inst/paddle_right_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.998     0.559    game_inst/paddle_right_y[2]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.683 r  game_inst/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     0.683    game_inst/i__carry_i_4__2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.233 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.233    game_inst/paddle_right_y_reg1_inferred__0/i__carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.347 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    game_inst/paddle_right_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.461 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.461    game_inst/paddle_right_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  game_inst/paddle_right_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.694     2.269    game_inst/paddle_right_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124     2.393 r  game_inst/paddle_right_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.750     3.143    game_inst/paddle_right_y_reg[9]_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453     5.236    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C
                         clock pessimism              0.564     5.799    
                         clock uncertainty           -0.114     5.685    
    SLICE_X9Y44          FDRE (Setup_fdre_C_CE)      -0.205     5.480    game_inst/paddle_right_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.720ns (39.935%)  route 2.587ns (60.065%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 f  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.356     2.784    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.908 r  game_inst/paddle_left_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.445     3.353    game_inst/paddle_left_y_reg[7]_i_2_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.477 r  game_inst/paddle_left_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.477    game_inst/paddle_left_y_reg[7]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.520     5.303    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C
                         clock pessimism              0.602     5.904    
                         clock uncertainty           -0.114     5.790    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.029     5.819    game_inst/paddle_left_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.819    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 game_inst/paddle_left_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.720ns (39.963%)  route 2.584ns (60.037%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 5.303 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.637    -0.830    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  game_inst/paddle_left_y_reg_reg[3]/Q
                         net (fo=13, routed)          0.786     0.412    game_inst/paddle_left_y[2]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.124     0.536 r  game_inst/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.536    game_inst/i__carry_i_4__3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.086    game_inst/paddle_left_y_reg1_inferred__0/i__carry_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.200    game_inst/paddle_left_y_reg1_inferred__0/i__carry__0_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  game_inst/paddle_left_y_reg1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.314    game_inst/paddle_left_y_reg1_inferred__0/i__carry__1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 f  game_inst/paddle_left_y_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.356     2.784    game_inst/paddle_left_y_reg1_inferred__0/i__carry__2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.908 r  game_inst/paddle_left_y_reg[7]_i_2/O
                         net (fo=2, routed)           0.442     3.350    game_inst/paddle_left_y_reg[7]_i_2_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.474 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.474    game_inst/paddle_left_y_reg[3]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.520     5.303    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C
                         clock pessimism              0.602     5.904    
                         clock uncertainty           -0.114     5.790    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.031     5.821    game_inst/paddle_left_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.952ns (25.855%)  route 2.730ns (74.145%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 5.287 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[3]/Q
                         net (fo=18, routed)          1.149     0.762    vga_inst/out[3]
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.886 r  vga_inst/v_count[11]_i_7/O
                         net (fo=1, routed)           0.154     1.040    vga_inst/v_count[11]_i_7_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.164 r  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.263     1.427    vga_inst/v_count[11]_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.551 r  vga_inst/v_count[11]_i_2/O
                         net (fo=13, routed)          0.520     2.072    vga_inst/v_count[11]_i_2_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  vga_inst/v_count[11]_i_1/O
                         net (fo=12, routed)          0.643     2.839    vga_inst/v_count[11]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  vga_inst/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.505     5.287    vga_inst/clk_out1
    SLICE_X6Y51          FDRE                                         r  vga_inst/v_count_reg[0]/C
                         clock pessimism              0.564     5.851    
                         clock uncertainty           -0.114     5.737    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524     5.213    vga_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.952ns (25.687%)  route 2.754ns (74.313%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 5.304 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[3]/Q
                         net (fo=18, routed)          1.149     0.762    vga_inst/out[3]
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     0.886 r  vga_inst/v_count[11]_i_7/O
                         net (fo=1, routed)           0.154     1.040    vga_inst/v_count[11]_i_7_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.164 r  vga_inst/v_count[11]_i_5/O
                         net (fo=1, routed)           0.263     1.427    vga_inst/v_count[11]_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     1.551 r  vga_inst/v_count[11]_i_2/O
                         net (fo=13, routed)          0.520     2.072    vga_inst/v_count[11]_i_2_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  vga_inst/v_count[11]_i_1/O
                         net (fo=12, routed)          0.667     2.863    vga_inst/v_count[11]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.521     5.304    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
                         clock pessimism              0.485     5.788    
                         clock uncertainty           -0.114     5.674    
    SLICE_X5Y49          FDRE (Setup_fdre_C_R)       -0.429     5.245    vga_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.245    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  2.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.396%)  route 0.181ns (31.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.022 r  vga_inst/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.022    vga_inst/data0[5]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.403ns (68.992%)  route 0.181ns (31.008%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.033 r  vga_inst/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    vga_inst/data0[7]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 game_inst/paddle_right_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_right_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.431 r  game_inst/paddle_right_y_reg_reg[1]/Q
                         net (fo=14, routed)          0.089    -0.342    game_inst/paddle_right_y[0]
    SLICE_X10Y44         LUT5 (Prop_lut5_I2_O)        0.098    -0.244 r  game_inst/paddle_right_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    game_inst/paddle_right_y_reg[2]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.345    game_inst/paddle_right_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.569    -0.578    game_inst/clk_out1
    SLICE_X12Y48         FDRE                                         r  game_inst/tick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  game_inst/tick_counter_reg[16]/Q
                         net (fo=3, routed)           0.135    -0.279    game_inst/tick_counter_reg[16]
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000    -0.234    game_inst/game_tick_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.839    -0.816    game_inst/clk_out1
    SLICE_X13Y47         FDRE                                         r  game_inst/game_tick_reg/C
                         clock pessimism              0.254    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.091    -0.357    game_inst/game_tick_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.428ns (70.264%)  route 0.181ns (29.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.058 r  vga_inst/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    vga_inst/data0[6]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.428ns (70.264%)  route 0.181ns (29.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.058 r  vga_inst/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.058    vga_inst/data0[8]
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y50          FDRE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.431ns (70.410%)  route 0.181ns (29.590%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  vga_inst/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.007    vga_inst/v_count_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.061 r  vga_inst/v_count_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.061    vga_inst/data0[9]
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_inst/v_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.442ns (70.932%)  route 0.181ns (29.068%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.596    -0.551    vga_inst/clk_out1
    SLICE_X5Y49          FDRE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  vga_inst/v_count_reg[1]/Q
                         net (fo=17, routed)          0.180    -0.230    vga_inst/pixel_y[1]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.033 r  vga_inst/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.032    vga_inst/v_count_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  vga_inst/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.007    vga_inst/v_count_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.072 r  vga_inst/v_count_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.072    vga_inst/data0[11]
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861    -0.794    vga_inst/clk_out1
    SLICE_X5Y51          FDRE                                         r  vga_inst/v_count_reg[11]/C
                         clock pessimism              0.508    -0.286    
                         clock uncertainty            0.114    -0.172    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.067    vga_inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  game_inst/tick_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.289    game_inst/tick_counter_reg[2]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.179 r  game_inst/tick_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.179    game_inst/tick_counter_reg[0]_i_2_n_5
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.134    -0.331    game_inst/tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/tick_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.568    -0.579    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  game_inst/tick_counter_reg[10]/Q
                         net (fo=4, routed)           0.138    -0.277    game_inst/tick_counter_reg[10]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.167 r  game_inst/tick_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.167    game_inst/tick_counter_reg[8]_i_1_n_5
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.838    -0.817    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.114    -0.465    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.134    -0.331    game_inst/tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.164    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.751ns  (logic 7.732ns (37.259%)  route 13.020ns (62.741%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[0]/Q
                         net (fo=13, routed)          0.781     0.394    vga_inst/out[0]
    SLICE_X6Y54          LUT1 (Prop_lut1_I0_O)        0.124     0.518 r  vga_inst/pixel_in_text70_carry_i_1/O
                         net (fo=1, routed)           0.535     1.053    renderer_inst/pixel_in_text70_carry__0_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.633 r  renderer_inst/pixel_in_text70_carry/CO[3]
                         net (fo=1, routed)           0.000     1.633    renderer_inst/pixel_in_text70_carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.855 f  renderer_inst/pixel_in_text70_carry__0/O[0]
                         net (fo=2, routed)           0.957     2.812    vga_inst/i__carry_i_9[0]
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.325     3.137 r  vga_inst/i__carry_i_16/O
                         net (fo=1, routed)           0.606     3.743    renderer_inst/VGA_G_OBUF[3]_inst_i_69_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.802     4.545 r  renderer_inst/i__carry_i_9/O[1]
                         net (fo=3, routed)           1.150     5.696    renderer_inst/i__carry_i_9_n_6
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.303     5.999 r  renderer_inst/VGA_G_OBUF[3]_inst_i_70/O
                         net (fo=4, routed)           0.668     6.666    renderer_inst/VGA_G_OBUF[3]_inst_i_70_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.153     6.819 r  renderer_inst/VGA_G_OBUF[3]_inst_i_62/O
                         net (fo=31, routed)          2.295     9.114    renderer_inst/VGA_G_OBUF[3]_inst_i_62_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.331     9.445 r  renderer_inst/VGA_G_OBUF[3]_inst_i_47/O
                         net (fo=2, routed)           0.306     9.751    renderer_inst/VGA_G_OBUF[3]_inst_i_47_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.875 r  renderer_inst/VGA_G_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000     9.875    renderer_inst/VGA_G_OBUF[3]_inst_i_27_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    10.092 r  renderer_inst/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.972    11.064    renderer_inst/FONT_ROM[0][0]__43[5]
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.299    11.363 r  renderer_inst/VGA_G_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.826    12.189    vga_inst/VGA_G_OBUF[3]_inst_i_1_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  vga_inst/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.566    12.880    vga_inst/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.357    16.361    VGA_G_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548    19.908 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.908    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.613ns  (logic 7.733ns (37.516%)  route 12.880ns (62.484%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[0]/Q
                         net (fo=13, routed)          0.781     0.394    vga_inst/out[0]
    SLICE_X6Y54          LUT1 (Prop_lut1_I0_O)        0.124     0.518 r  vga_inst/pixel_in_text70_carry_i_1/O
                         net (fo=1, routed)           0.535     1.053    renderer_inst/pixel_in_text70_carry__0_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.633 r  renderer_inst/pixel_in_text70_carry/CO[3]
                         net (fo=1, routed)           0.000     1.633    renderer_inst/pixel_in_text70_carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.855 f  renderer_inst/pixel_in_text70_carry__0/O[0]
                         net (fo=2, routed)           0.957     2.812    vga_inst/i__carry_i_9[0]
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.325     3.137 r  vga_inst/i__carry_i_16/O
                         net (fo=1, routed)           0.606     3.743    renderer_inst/VGA_G_OBUF[3]_inst_i_69_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.802     4.545 r  renderer_inst/i__carry_i_9/O[1]
                         net (fo=3, routed)           1.150     5.696    renderer_inst/i__carry_i_9_n_6
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.303     5.999 r  renderer_inst/VGA_G_OBUF[3]_inst_i_70/O
                         net (fo=4, routed)           0.668     6.666    renderer_inst/VGA_G_OBUF[3]_inst_i_70_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.153     6.819 r  renderer_inst/VGA_G_OBUF[3]_inst_i_62/O
                         net (fo=31, routed)          2.295     9.114    renderer_inst/VGA_G_OBUF[3]_inst_i_62_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.331     9.445 r  renderer_inst/VGA_G_OBUF[3]_inst_i_47/O
                         net (fo=2, routed)           0.306     9.751    renderer_inst/VGA_G_OBUF[3]_inst_i_47_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.875 r  renderer_inst/VGA_G_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000     9.875    renderer_inst/VGA_G_OBUF[3]_inst_i_27_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    10.092 r  renderer_inst/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.972    11.064    renderer_inst/FONT_ROM[0][0]__43[5]
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.299    11.363 r  renderer_inst/VGA_G_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.826    12.189    vga_inst/VGA_G_OBUF[3]_inst_i_1_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  vga_inst/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.566    12.880    vga_inst/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.217    16.221    VGA_G_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.549    19.770 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.770    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.475ns  (logic 7.745ns (37.827%)  route 12.730ns (62.173%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[0]/Q
                         net (fo=13, routed)          0.781     0.394    vga_inst/out[0]
    SLICE_X6Y54          LUT1 (Prop_lut1_I0_O)        0.124     0.518 r  vga_inst/pixel_in_text70_carry_i_1/O
                         net (fo=1, routed)           0.535     1.053    renderer_inst/pixel_in_text70_carry__0_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.633 r  renderer_inst/pixel_in_text70_carry/CO[3]
                         net (fo=1, routed)           0.000     1.633    renderer_inst/pixel_in_text70_carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.855 f  renderer_inst/pixel_in_text70_carry__0/O[0]
                         net (fo=2, routed)           0.957     2.812    vga_inst/i__carry_i_9[0]
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.325     3.137 r  vga_inst/i__carry_i_16/O
                         net (fo=1, routed)           0.606     3.743    renderer_inst/VGA_G_OBUF[3]_inst_i_69_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.802     4.545 r  renderer_inst/i__carry_i_9/O[1]
                         net (fo=3, routed)           1.150     5.696    renderer_inst/i__carry_i_9_n_6
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.303     5.999 r  renderer_inst/VGA_G_OBUF[3]_inst_i_70/O
                         net (fo=4, routed)           0.668     6.666    renderer_inst/VGA_G_OBUF[3]_inst_i_70_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.153     6.819 r  renderer_inst/VGA_G_OBUF[3]_inst_i_62/O
                         net (fo=31, routed)          2.295     9.114    renderer_inst/VGA_G_OBUF[3]_inst_i_62_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.331     9.445 r  renderer_inst/VGA_G_OBUF[3]_inst_i_47/O
                         net (fo=2, routed)           0.306     9.751    renderer_inst/VGA_G_OBUF[3]_inst_i_47_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.875 r  renderer_inst/VGA_G_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000     9.875    renderer_inst/VGA_G_OBUF[3]_inst_i_27_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    10.092 r  renderer_inst/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.972    11.064    renderer_inst/FONT_ROM[0][0]__43[5]
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.299    11.363 r  renderer_inst/VGA_G_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.826    12.189    vga_inst/VGA_G_OBUF[3]_inst_i_1_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  vga_inst/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.566    12.880    vga_inst/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.067    16.071    VGA_G_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.561    19.632 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.632    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.328ns  (logic 7.748ns (38.116%)  route 12.580ns (61.884%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[0]/Q
                         net (fo=13, routed)          0.781     0.394    vga_inst/out[0]
    SLICE_X6Y54          LUT1 (Prop_lut1_I0_O)        0.124     0.518 r  vga_inst/pixel_in_text70_carry_i_1/O
                         net (fo=1, routed)           0.535     1.053    renderer_inst/pixel_in_text70_carry__0_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.633 r  renderer_inst/pixel_in_text70_carry/CO[3]
                         net (fo=1, routed)           0.000     1.633    renderer_inst/pixel_in_text70_carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.855 f  renderer_inst/pixel_in_text70_carry__0/O[0]
                         net (fo=2, routed)           0.957     2.812    vga_inst/i__carry_i_9[0]
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.325     3.137 r  vga_inst/i__carry_i_16/O
                         net (fo=1, routed)           0.606     3.743    renderer_inst/VGA_G_OBUF[3]_inst_i_69_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.802     4.545 r  renderer_inst/i__carry_i_9/O[1]
                         net (fo=3, routed)           1.150     5.696    renderer_inst/i__carry_i_9_n_6
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.303     5.999 r  renderer_inst/VGA_G_OBUF[3]_inst_i_70/O
                         net (fo=4, routed)           0.668     6.666    renderer_inst/VGA_G_OBUF[3]_inst_i_70_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.153     6.819 r  renderer_inst/VGA_G_OBUF[3]_inst_i_62/O
                         net (fo=31, routed)          2.295     9.114    renderer_inst/VGA_G_OBUF[3]_inst_i_62_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.331     9.445 r  renderer_inst/VGA_G_OBUF[3]_inst_i_47/O
                         net (fo=2, routed)           0.306     9.751    renderer_inst/VGA_G_OBUF[3]_inst_i_47_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.875 r  renderer_inst/VGA_G_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000     9.875    renderer_inst/VGA_G_OBUF[3]_inst_i_27_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    10.092 r  renderer_inst/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.972    11.064    renderer_inst/FONT_ROM[0][0]__43[5]
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.299    11.363 r  renderer_inst/VGA_G_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.826    12.189    vga_inst/VGA_G_OBUF[3]_inst_i_1_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  vga_inst/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.566    12.880    vga_inst/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.917    15.921    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         3.564    19.485 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.485    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_right_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.996ns  (logic 6.592ns (50.722%)  route 6.404ns (49.278%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  game_inst/paddle_right_y_reg_reg[2]/Q
                         net (fo=13, routed)          1.194     0.817    game_inst/paddle_right_y[1]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.473 r  game_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.473    game_inst/i__carry_i_5_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.701    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  game_inst/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.815    game_inst/i__carry__2_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  game_inst/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.929    game_inst/i__carry__3_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  game_inst/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.043    game_inst/i__carry__4_i_5_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 f  game_inst/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.928     3.209    game_inst/i__carry__5_i_5_n_5
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.302     3.511 r  game_inst/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.511    renderer_inst/VGA_B_OBUF[3]_inst_i_2[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.024 f  renderer_inst/p_1_out_inferred__3/i__carry__6/CO[3]
                         net (fo=1, routed)           1.400     5.424    vga_inst/VGA_B_OBUF[3]_inst_i_1_2[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     5.548 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.593     6.141    vga_inst/renderer_inst/p_0_in__8
    SLICE_X4Y53          LUT5 (Prop_lut5_I2_O)        0.124     6.265 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.289     8.554    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546    12.100 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.100    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_right_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.853ns  (logic 6.589ns (51.264%)  route 6.264ns (48.736%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  game_inst/paddle_right_y_reg_reg[2]/Q
                         net (fo=13, routed)          1.194     0.817    game_inst/paddle_right_y[1]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.473 r  game_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.473    game_inst/i__carry_i_5_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.701    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  game_inst/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.815    game_inst/i__carry__2_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  game_inst/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.929    game_inst/i__carry__3_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  game_inst/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.043    game_inst/i__carry__4_i_5_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 f  game_inst/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.928     3.209    game_inst/i__carry__5_i_5_n_5
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.302     3.511 r  game_inst/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.511    renderer_inst/VGA_B_OBUF[3]_inst_i_2[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.024 f  renderer_inst/p_1_out_inferred__3/i__carry__6/CO[3]
                         net (fo=1, routed)           1.400     5.424    vga_inst/VGA_B_OBUF[3]_inst_i_1_2[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     5.548 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.593     6.141    vga_inst/renderer_inst/p_0_in__8
    SLICE_X4Y53          LUT5 (Prop_lut5_I2_O)        0.124     6.265 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.149     8.414    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.543    11.957 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.957    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_right_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 6.593ns (52.464%)  route 5.973ns (47.536%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  game_inst/paddle_right_y_reg_reg[2]/Q
                         net (fo=13, routed)          1.194     0.817    game_inst/paddle_right_y[1]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.473 r  game_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.473    game_inst/i__carry_i_5_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.701    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  game_inst/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.815    game_inst/i__carry__2_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  game_inst/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.929    game_inst/i__carry__3_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  game_inst/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.043    game_inst/i__carry__4_i_5_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 f  game_inst/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.928     3.209    game_inst/i__carry__5_i_5_n_5
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.302     3.511 r  game_inst/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.511    renderer_inst/VGA_B_OBUF[3]_inst_i_2[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.024 f  renderer_inst/p_1_out_inferred__3/i__carry__6/CO[3]
                         net (fo=1, routed)           1.400     5.424    vga_inst/VGA_B_OBUF[3]_inst_i_1_2[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     5.548 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.593     6.141    vga_inst/renderer_inst/p_0_in__8
    SLICE_X4Y53          LUT5 (Prop_lut5_I2_O)        0.124     6.265 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.858     8.124    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    11.670 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.670    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_right_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.412ns  (logic 6.601ns (53.184%)  route 5.811ns (46.816%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  game_inst/paddle_right_y_reg_reg[2]/Q
                         net (fo=13, routed)          1.194     0.817    game_inst/paddle_right_y[1]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.473 r  game_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.473    game_inst/i__carry_i_5_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.701    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  game_inst/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.815    game_inst/i__carry__2_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  game_inst/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.929    game_inst/i__carry__3_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  game_inst/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.043    game_inst/i__carry__4_i_5_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 f  game_inst/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.928     3.209    game_inst/i__carry__5_i_5_n_5
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.302     3.511 r  game_inst/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.511    renderer_inst/VGA_B_OBUF[3]_inst_i_2[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.024 f  renderer_inst/p_1_out_inferred__3/i__carry__6/CO[3]
                         net (fo=1, routed)           1.400     5.424    vga_inst/VGA_B_OBUF[3]_inst_i_1_2[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     5.548 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.593     6.141    vga_inst/renderer_inst/p_0_in__8
    SLICE_X4Y53          LUT5 (Prop_lut5_I2_O)        0.124     6.265 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.696     7.961    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.555    11.516 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.516    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.271ns  (logic 5.346ns (47.428%)  route 5.925ns (52.572%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.623    -0.844    vga_inst/clk_out1
    SLICE_X0Y57          FDRE                                         r  vga_inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  vga_inst/h_count_reg[7]/Q
                         net (fo=21, routed)          1.985     1.597    vga_inst/out[7]
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.124     1.721 r  vga_inst/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     1.721    vga_inst/i__carry_i_6__5_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.257 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.960     3.217    vga_inst/active10_in
    SLICE_X4Y53          LUT2 (Prop_lut2_I0_O)        0.341     3.558 r  vga_inst/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.176     3.734    vga_inst/active_s
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.326     4.060 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.805     6.864    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563    10.427 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.427    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.132ns  (logic 5.348ns (48.039%)  route 5.784ns (51.961%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.623    -0.844    vga_inst/clk_out1
    SLICE_X0Y57          FDRE                                         r  vga_inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  vga_inst/h_count_reg[7]/Q
                         net (fo=21, routed)          1.985     1.597    vga_inst/out[7]
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.124     1.721 r  vga_inst/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     1.721    vga_inst/i__carry_i_6__5_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.257 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.960     3.217    vga_inst/active10_in
    SLICE_X4Y53          LUT2 (Prop_lut2_I0_O)        0.341     3.558 r  vga_inst/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.176     3.734    vga_inst/active_s
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.326     4.060 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.664     6.723    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.565    10.288 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.288    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.442ns (72.297%)  route 0.553ns (27.703%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.195    -0.222    vga_inst/game_running
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.358     0.180    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.436 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.436    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.433ns (70.113%)  route 0.611ns (29.887%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.195    -0.222    vga_inst/game_running
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.416     0.239    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.486 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.486    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.430ns (66.268%)  route 0.728ns (33.732%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.195    -0.222    vga_inst/game_running
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.533     0.356    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.599 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.599    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.432ns (64.721%)  route 0.781ns (35.279%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.195    -0.222    vga_inst/game_running
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.586     0.409    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.655 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.655    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.448ns (63.425%)  route 0.835ns (36.575%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.184    -0.233    vga_inst/game_running
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.651     0.463    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.726 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.726    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.449ns (61.852%)  route 0.894ns (38.148%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.184    -0.233    vga_inst/game_running
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.710     0.522    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         1.263     1.785 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.785    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.451ns (60.480%)  route 0.948ns (39.520%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 f  game_running_reg/Q
                         net (fo=3, routed)           0.108    -0.309    vga_inst/game_running
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.840     0.576    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.265     1.841 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.841    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.451ns (60.220%)  route 0.959ns (39.780%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.184    -0.233    vga_inst/game_running
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.775     0.586    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.852 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.852    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.448ns (58.883%)  route 1.011ns (41.117%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 f  game_running_reg/Q
                         net (fo=3, routed)           0.108    -0.309    vga_inst/game_running
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.903     0.639    VGA_G_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.262     1.900 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.900    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.449ns (58.842%)  route 1.014ns (41.158%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.184    -0.233    vga_inst/game_running
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.830     0.642    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.905 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.905    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.751ns  (logic 7.732ns (37.259%)  route 13.020ns (62.741%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[0]/Q
                         net (fo=13, routed)          0.781     0.394    vga_inst/out[0]
    SLICE_X6Y54          LUT1 (Prop_lut1_I0_O)        0.124     0.518 r  vga_inst/pixel_in_text70_carry_i_1/O
                         net (fo=1, routed)           0.535     1.053    renderer_inst/pixel_in_text70_carry__0_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.633 r  renderer_inst/pixel_in_text70_carry/CO[3]
                         net (fo=1, routed)           0.000     1.633    renderer_inst/pixel_in_text70_carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.855 f  renderer_inst/pixel_in_text70_carry__0/O[0]
                         net (fo=2, routed)           0.957     2.812    vga_inst/i__carry_i_9[0]
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.325     3.137 r  vga_inst/i__carry_i_16/O
                         net (fo=1, routed)           0.606     3.743    renderer_inst/VGA_G_OBUF[3]_inst_i_69_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.802     4.545 r  renderer_inst/i__carry_i_9/O[1]
                         net (fo=3, routed)           1.150     5.696    renderer_inst/i__carry_i_9_n_6
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.303     5.999 r  renderer_inst/VGA_G_OBUF[3]_inst_i_70/O
                         net (fo=4, routed)           0.668     6.666    renderer_inst/VGA_G_OBUF[3]_inst_i_70_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.153     6.819 r  renderer_inst/VGA_G_OBUF[3]_inst_i_62/O
                         net (fo=31, routed)          2.295     9.114    renderer_inst/VGA_G_OBUF[3]_inst_i_62_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.331     9.445 r  renderer_inst/VGA_G_OBUF[3]_inst_i_47/O
                         net (fo=2, routed)           0.306     9.751    renderer_inst/VGA_G_OBUF[3]_inst_i_47_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.875 r  renderer_inst/VGA_G_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000     9.875    renderer_inst/VGA_G_OBUF[3]_inst_i_27_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    10.092 r  renderer_inst/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.972    11.064    renderer_inst/FONT_ROM[0][0]__43[5]
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.299    11.363 r  renderer_inst/VGA_G_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.826    12.189    vga_inst/VGA_G_OBUF[3]_inst_i_1_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  vga_inst/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.566    12.880    vga_inst/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.357    16.361    VGA_G_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548    19.908 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.908    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.613ns  (logic 7.733ns (37.516%)  route 12.880ns (62.484%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[0]/Q
                         net (fo=13, routed)          0.781     0.394    vga_inst/out[0]
    SLICE_X6Y54          LUT1 (Prop_lut1_I0_O)        0.124     0.518 r  vga_inst/pixel_in_text70_carry_i_1/O
                         net (fo=1, routed)           0.535     1.053    renderer_inst/pixel_in_text70_carry__0_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.633 r  renderer_inst/pixel_in_text70_carry/CO[3]
                         net (fo=1, routed)           0.000     1.633    renderer_inst/pixel_in_text70_carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.855 f  renderer_inst/pixel_in_text70_carry__0/O[0]
                         net (fo=2, routed)           0.957     2.812    vga_inst/i__carry_i_9[0]
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.325     3.137 r  vga_inst/i__carry_i_16/O
                         net (fo=1, routed)           0.606     3.743    renderer_inst/VGA_G_OBUF[3]_inst_i_69_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.802     4.545 r  renderer_inst/i__carry_i_9/O[1]
                         net (fo=3, routed)           1.150     5.696    renderer_inst/i__carry_i_9_n_6
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.303     5.999 r  renderer_inst/VGA_G_OBUF[3]_inst_i_70/O
                         net (fo=4, routed)           0.668     6.666    renderer_inst/VGA_G_OBUF[3]_inst_i_70_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.153     6.819 r  renderer_inst/VGA_G_OBUF[3]_inst_i_62/O
                         net (fo=31, routed)          2.295     9.114    renderer_inst/VGA_G_OBUF[3]_inst_i_62_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.331     9.445 r  renderer_inst/VGA_G_OBUF[3]_inst_i_47/O
                         net (fo=2, routed)           0.306     9.751    renderer_inst/VGA_G_OBUF[3]_inst_i_47_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.875 r  renderer_inst/VGA_G_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000     9.875    renderer_inst/VGA_G_OBUF[3]_inst_i_27_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    10.092 r  renderer_inst/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.972    11.064    renderer_inst/FONT_ROM[0][0]__43[5]
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.299    11.363 r  renderer_inst/VGA_G_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.826    12.189    vga_inst/VGA_G_OBUF[3]_inst_i_1_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  vga_inst/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.566    12.880    vga_inst/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.217    16.221    VGA_G_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.549    19.770 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.770    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.475ns  (logic 7.745ns (37.827%)  route 12.730ns (62.173%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[0]/Q
                         net (fo=13, routed)          0.781     0.394    vga_inst/out[0]
    SLICE_X6Y54          LUT1 (Prop_lut1_I0_O)        0.124     0.518 r  vga_inst/pixel_in_text70_carry_i_1/O
                         net (fo=1, routed)           0.535     1.053    renderer_inst/pixel_in_text70_carry__0_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.633 r  renderer_inst/pixel_in_text70_carry/CO[3]
                         net (fo=1, routed)           0.000     1.633    renderer_inst/pixel_in_text70_carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.855 f  renderer_inst/pixel_in_text70_carry__0/O[0]
                         net (fo=2, routed)           0.957     2.812    vga_inst/i__carry_i_9[0]
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.325     3.137 r  vga_inst/i__carry_i_16/O
                         net (fo=1, routed)           0.606     3.743    renderer_inst/VGA_G_OBUF[3]_inst_i_69_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.802     4.545 r  renderer_inst/i__carry_i_9/O[1]
                         net (fo=3, routed)           1.150     5.696    renderer_inst/i__carry_i_9_n_6
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.303     5.999 r  renderer_inst/VGA_G_OBUF[3]_inst_i_70/O
                         net (fo=4, routed)           0.668     6.666    renderer_inst/VGA_G_OBUF[3]_inst_i_70_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.153     6.819 r  renderer_inst/VGA_G_OBUF[3]_inst_i_62/O
                         net (fo=31, routed)          2.295     9.114    renderer_inst/VGA_G_OBUF[3]_inst_i_62_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.331     9.445 r  renderer_inst/VGA_G_OBUF[3]_inst_i_47/O
                         net (fo=2, routed)           0.306     9.751    renderer_inst/VGA_G_OBUF[3]_inst_i_47_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.875 r  renderer_inst/VGA_G_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000     9.875    renderer_inst/VGA_G_OBUF[3]_inst_i_27_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    10.092 r  renderer_inst/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.972    11.064    renderer_inst/FONT_ROM[0][0]__43[5]
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.299    11.363 r  renderer_inst/VGA_G_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.826    12.189    vga_inst/VGA_G_OBUF[3]_inst_i_1_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  vga_inst/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.566    12.880    vga_inst/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.067    16.071    VGA_G_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.561    19.632 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.632    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.328ns  (logic 7.748ns (38.116%)  route 12.580ns (61.884%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.624    -0.843    vga_inst/clk_out1
    SLICE_X0Y56          FDRE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  vga_inst/h_count_reg[0]/Q
                         net (fo=13, routed)          0.781     0.394    vga_inst/out[0]
    SLICE_X6Y54          LUT1 (Prop_lut1_I0_O)        0.124     0.518 r  vga_inst/pixel_in_text70_carry_i_1/O
                         net (fo=1, routed)           0.535     1.053    renderer_inst/pixel_in_text70_carry__0_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.633 r  renderer_inst/pixel_in_text70_carry/CO[3]
                         net (fo=1, routed)           0.000     1.633    renderer_inst/pixel_in_text70_carry_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.855 f  renderer_inst/pixel_in_text70_carry__0/O[0]
                         net (fo=2, routed)           0.957     2.812    vga_inst/i__carry_i_9[0]
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.325     3.137 r  vga_inst/i__carry_i_16/O
                         net (fo=1, routed)           0.606     3.743    renderer_inst/VGA_G_OBUF[3]_inst_i_69_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.802     4.545 r  renderer_inst/i__carry_i_9/O[1]
                         net (fo=3, routed)           1.150     5.696    renderer_inst/i__carry_i_9_n_6
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.303     5.999 r  renderer_inst/VGA_G_OBUF[3]_inst_i_70/O
                         net (fo=4, routed)           0.668     6.666    renderer_inst/VGA_G_OBUF[3]_inst_i_70_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.153     6.819 r  renderer_inst/VGA_G_OBUF[3]_inst_i_62/O
                         net (fo=31, routed)          2.295     9.114    renderer_inst/VGA_G_OBUF[3]_inst_i_62_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.331     9.445 r  renderer_inst/VGA_G_OBUF[3]_inst_i_47/O
                         net (fo=2, routed)           0.306     9.751    renderer_inst/VGA_G_OBUF[3]_inst_i_47_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.875 r  renderer_inst/VGA_G_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000     9.875    renderer_inst/VGA_G_OBUF[3]_inst_i_27_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    10.092 r  renderer_inst/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.972    11.064    renderer_inst/FONT_ROM[0][0]__43[5]
    SLICE_X10Y52         LUT5 (Prop_lut5_I1_O)        0.299    11.363 r  renderer_inst/VGA_G_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.826    12.189    vga_inst/VGA_G_OBUF[3]_inst_i_1_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    12.313 f  vga_inst/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.566    12.880    vga_inst/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.917    15.921    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         3.564    19.485 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.485    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_right_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.996ns  (logic 6.592ns (50.722%)  route 6.404ns (49.278%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  game_inst/paddle_right_y_reg_reg[2]/Q
                         net (fo=13, routed)          1.194     0.817    game_inst/paddle_right_y[1]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.473 r  game_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.473    game_inst/i__carry_i_5_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.701    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  game_inst/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.815    game_inst/i__carry__2_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  game_inst/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.929    game_inst/i__carry__3_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  game_inst/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.043    game_inst/i__carry__4_i_5_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 f  game_inst/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.928     3.209    game_inst/i__carry__5_i_5_n_5
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.302     3.511 r  game_inst/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.511    renderer_inst/VGA_B_OBUF[3]_inst_i_2[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.024 f  renderer_inst/p_1_out_inferred__3/i__carry__6/CO[3]
                         net (fo=1, routed)           1.400     5.424    vga_inst/VGA_B_OBUF[3]_inst_i_1_2[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     5.548 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.593     6.141    vga_inst/renderer_inst/p_0_in__8
    SLICE_X4Y53          LUT5 (Prop_lut5_I2_O)        0.124     6.265 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.289     8.554    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546    12.100 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.100    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_right_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.853ns  (logic 6.589ns (51.264%)  route 6.264ns (48.736%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  game_inst/paddle_right_y_reg_reg[2]/Q
                         net (fo=13, routed)          1.194     0.817    game_inst/paddle_right_y[1]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.473 r  game_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.473    game_inst/i__carry_i_5_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.701    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  game_inst/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.815    game_inst/i__carry__2_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  game_inst/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.929    game_inst/i__carry__3_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  game_inst/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.043    game_inst/i__carry__4_i_5_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 f  game_inst/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.928     3.209    game_inst/i__carry__5_i_5_n_5
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.302     3.511 r  game_inst/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.511    renderer_inst/VGA_B_OBUF[3]_inst_i_2[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.024 f  renderer_inst/p_1_out_inferred__3/i__carry__6/CO[3]
                         net (fo=1, routed)           1.400     5.424    vga_inst/VGA_B_OBUF[3]_inst_i_1_2[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     5.548 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.593     6.141    vga_inst/renderer_inst/p_0_in__8
    SLICE_X4Y53          LUT5 (Prop_lut5_I2_O)        0.124     6.265 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.149     8.414    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.543    11.957 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.957    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_right_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 6.593ns (52.464%)  route 5.973ns (47.536%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  game_inst/paddle_right_y_reg_reg[2]/Q
                         net (fo=13, routed)          1.194     0.817    game_inst/paddle_right_y[1]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.473 r  game_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.473    game_inst/i__carry_i_5_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.701    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  game_inst/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.815    game_inst/i__carry__2_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  game_inst/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.929    game_inst/i__carry__3_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  game_inst/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.043    game_inst/i__carry__4_i_5_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 f  game_inst/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.928     3.209    game_inst/i__carry__5_i_5_n_5
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.302     3.511 r  game_inst/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.511    renderer_inst/VGA_B_OBUF[3]_inst_i_2[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.024 f  renderer_inst/p_1_out_inferred__3/i__carry__6/CO[3]
                         net (fo=1, routed)           1.400     5.424    vga_inst/VGA_B_OBUF[3]_inst_i_1_2[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     5.548 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.593     6.141    vga_inst/renderer_inst/p_0_in__8
    SLICE_X4Y53          LUT5 (Prop_lut5_I2_O)        0.124     6.265 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.858     8.124    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    11.670 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.670    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_right_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.412ns  (logic 6.601ns (53.184%)  route 5.811ns (46.816%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.571    -0.896    game_inst/clk_out1
    SLICE_X10Y44         FDRE                                         r  game_inst/paddle_right_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.378 r  game_inst/paddle_right_y_reg_reg[2]/Q
                         net (fo=13, routed)          1.194     0.817    game_inst/paddle_right_y[1]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.473 r  game_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.473    game_inst/i__carry_i_5_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  game_inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.587    game_inst/i__carry__0_i_5__0_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  game_inst/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.701    game_inst/i__carry__1_i_5__0_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  game_inst/i__carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.815    game_inst/i__carry__2_i_5_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  game_inst/i__carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.929    game_inst/i__carry__3_i_5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  game_inst/i__carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.043    game_inst/i__carry__4_i_5_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 f  game_inst/i__carry__5_i_5/O[2]
                         net (fo=1, routed)           0.928     3.209    game_inst/i__carry__5_i_5_n_5
    SLICE_X6Y50          LUT1 (Prop_lut1_I0_O)        0.302     3.511 r  game_inst/i__carry__6_i_4/O
                         net (fo=1, routed)           0.000     3.511    renderer_inst/VGA_B_OBUF[3]_inst_i_2[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.024 f  renderer_inst/p_1_out_inferred__3/i__carry__6/CO[3]
                         net (fo=1, routed)           1.400     5.424    vga_inst/VGA_B_OBUF[3]_inst_i_1_2[0]
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     5.548 r  vga_inst/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.593     6.141    vga_inst/renderer_inst/p_0_in__8
    SLICE_X4Y53          LUT5 (Prop_lut5_I2_O)        0.124     6.265 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.696     7.961    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.555    11.516 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.516    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.271ns  (logic 5.346ns (47.428%)  route 5.925ns (52.572%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.623    -0.844    vga_inst/clk_out1
    SLICE_X0Y57          FDRE                                         r  vga_inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  vga_inst/h_count_reg[7]/Q
                         net (fo=21, routed)          1.985     1.597    vga_inst/out[7]
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.124     1.721 r  vga_inst/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     1.721    vga_inst/i__carry_i_6__5_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.257 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.960     3.217    vga_inst/active10_in
    SLICE_X4Y53          LUT2 (Prop_lut2_I0_O)        0.341     3.558 r  vga_inst/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.176     3.734    vga_inst/active_s
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.326     4.060 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.805     6.864    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563    10.427 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.427    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.132ns  (logic 5.348ns (48.039%)  route 5.784ns (51.961%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.623    -0.844    vga_inst/clk_out1
    SLICE_X0Y57          FDRE                                         r  vga_inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  vga_inst/h_count_reg[7]/Q
                         net (fo=21, routed)          1.985     1.597    vga_inst/out[7]
    SLICE_X4Y52          LUT2 (Prop_lut2_I0_O)        0.124     1.721 r  vga_inst/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     1.721    vga_inst/i__carry_i_6__5_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.257 r  vga_inst/active1_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.960     3.217    vga_inst/active10_in
    SLICE_X4Y53          LUT2 (Prop_lut2_I0_O)        0.341     3.558 r  vga_inst/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.176     3.734    vga_inst/active_s
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.326     4.060 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.664     6.723    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.565    10.288 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.288    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.442ns (72.297%)  route 0.553ns (27.703%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.195    -0.222    vga_inst/game_running
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.358     0.180    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.436 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.436    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.433ns (70.113%)  route 0.611ns (29.887%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.195    -0.222    vga_inst/game_running
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.416     0.239    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.486 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.486    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.430ns (66.268%)  route 0.728ns (33.732%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.195    -0.222    vga_inst/game_running
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.533     0.356    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.599 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.599    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.432ns (64.721%)  route 0.781ns (35.279%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.195    -0.222    vga_inst/game_running
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.586     0.409    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.655 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.655    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.448ns (63.425%)  route 0.835ns (36.575%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.184    -0.233    vga_inst/game_running
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.651     0.463    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.726 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.726    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.449ns (61.852%)  route 0.894ns (38.148%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.184    -0.233    vga_inst/game_running
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.710     0.522    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         1.263     1.785 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.785    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.451ns (60.480%)  route 0.948ns (39.520%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 f  game_running_reg/Q
                         net (fo=3, routed)           0.108    -0.309    vga_inst/game_running
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.840     0.576    VGA_G_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.265     1.841 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.841    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.451ns (60.220%)  route 0.959ns (39.780%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.184    -0.233    vga_inst/game_running
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.775     0.586    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.852 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.852    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.448ns (58.883%)  route 1.011ns (41.117%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 f  game_running_reg/Q
                         net (fo=3, routed)           0.108    -0.309    vga_inst/game_running
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  vga_inst/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.903     0.639    VGA_G_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.262     1.900 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.900    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.449ns (58.842%)  route 1.014ns (41.158%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.589    -0.558    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  game_running_reg/Q
                         net (fo=3, routed)           0.184    -0.233    vga_inst/game_running
    SLICE_X4Y53          LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  vga_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.830     0.642    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.905 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.905    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.978ns  (logic 1.741ns (21.819%)  route 6.238ns (78.181%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTN_IBUF[0]_inst/O
                         net (fo=12, routed)          4.918     6.385    game_inst/BTN_IBUF[0]
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  game_inst/paddle_right_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.659     7.168    game_inst/paddle_right_y_reg[9]_i_3_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.150     7.318 r  game_inst/paddle_right_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.660     7.978    game_inst/paddle_right_y_reg[9]
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 1.665ns (21.166%)  route 6.201ns (78.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.651     7.866    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 1.665ns (21.166%)  route 6.201ns (78.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.651     7.866    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 1.665ns (21.166%)  route 6.201ns (78.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.651     7.866    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 1.665ns (21.166%)  route 6.201ns (78.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.651     7.866    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.665ns (21.437%)  route 6.102ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.551     7.767    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.665ns (21.437%)  route 6.102ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.551     7.767    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.665ns (21.437%)  route 6.102ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.551     7.767    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.665ns (21.437%)  route 6.102ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.551     7.767    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.728ns  (logic 1.665ns (21.545%)  route 6.063ns (78.455%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.512     7.728    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  game_inst/tick_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y45         FDRE                                         r  game_inst/tick_counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.349ns (19.488%)  route 1.443ns (80.512%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.140     1.792    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X4Y45          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.343ns (18.680%)  route 1.491ns (81.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.491     1.789    game_inst/BTN_IBUF[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.834 r  game_inst/paddle_left_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.834    game_inst/paddle_left_y_reg[7]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.349ns (18.765%)  route 1.512ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.209     1.862    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y43          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.349ns (18.765%)  route 1.512ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.209     1.862    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y43          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.235ns (12.609%)  route 1.627ns (87.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=12, routed)          1.627     1.862    BTN_IBUF[0]
    SLICE_X4Y53          FDRE                                         r  game_running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.860    -0.795    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.394ns (21.149%)  route 1.470ns (78.851%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.167     1.819    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.045     1.864 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    game_inst/paddle_left_y_reg[2]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y45          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.349ns (18.680%)  route 1.521ns (81.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.218     1.870    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.349ns (18.680%)  route 1.521ns (81.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.218     1.870    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.349ns (18.680%)  route 1.521ns (81.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.218     1.870    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.343ns (17.937%)  route 1.567ns (82.063%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.567     1.865    game_inst/BTN_IBUF[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.910    game_inst/paddle_left_y_reg[3]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.978ns  (logic 1.741ns (21.819%)  route 6.238ns (78.181%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTN_IBUF[0]_inst/O
                         net (fo=12, routed)          4.918     6.385    game_inst/BTN_IBUF[0]
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.509 r  game_inst/paddle_right_y_reg[9]_i_3/O
                         net (fo=1, routed)           0.659     7.168    game_inst/paddle_right_y_reg[9]_i_3_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.150     7.318 r  game_inst/paddle_right_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.660     7.978    game_inst/paddle_right_y_reg[9]
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X9Y44          FDRE                                         r  game_inst/paddle_right_y_reg_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 1.665ns (21.166%)  route 6.201ns (78.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.651     7.866    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 1.665ns (21.166%)  route 6.201ns (78.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.651     7.866    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 1.665ns (21.166%)  route 6.201ns (78.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.651     7.866    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 1.665ns (21.166%)  route 6.201ns (78.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.651     7.866    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y46         FDRE                                         r  game_inst/tick_counter_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.665ns (21.437%)  route 6.102ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.551     7.767    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.665ns (21.437%)  route 6.102ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.551     7.767    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.665ns (21.437%)  route 6.102ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.551     7.767    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.665ns (21.437%)  route 6.102ns (78.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.551     7.767    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y44         FDRE                                         r  game_inst/tick_counter_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.728ns  (logic 1.665ns (21.545%)  route 6.063ns (78.455%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=27, routed)          5.550     7.091    game_inst/SW_IBUF[0]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=19, routed)          0.512     7.728    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  game_inst/tick_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          1.453    -1.498    game_inst/clk_out1
    SLICE_X12Y45         FDRE                                         r  game_inst/tick_counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.349ns (19.488%)  route 1.443ns (80.512%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.140     1.792    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X4Y45          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.343ns (18.680%)  route 1.491ns (81.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.491     1.789    game_inst/BTN_IBUF[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.834 r  game_inst/paddle_left_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.834    game_inst/paddle_left_y_reg[7]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.349ns (18.765%)  route 1.512ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.209     1.862    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y43          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.349ns (18.765%)  route 1.512ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.209     1.862    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y43          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.235ns (12.609%)  route 1.627ns (87.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=12, routed)          1.627     1.862    BTN_IBUF[0]
    SLICE_X4Y53          FDRE                                         r  game_running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.860    -0.795    pxl_clk
    SLICE_X4Y53          FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.394ns (21.149%)  route 1.470ns (78.851%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.167     1.819    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.045     1.864 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    game_inst/paddle_left_y_reg[2]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y45          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.349ns (18.680%)  route 1.521ns (81.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.218     1.870    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.349ns (18.680%)  route 1.521ns (81.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.218     1.870    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.349ns (18.680%)  route 1.521ns (81.320%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           1.303     1.607    game_inst/BTN_IBUF[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.652 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.218     1.870    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.343ns (17.937%)  route 1.567ns (82.063%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.567     1.865    game_inst/BTN_IBUF[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.910    game_inst/paddle_left_y_reg[3]
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=65, routed)          0.866    -0.789    game_inst/clk_out1
    SLICE_X5Y44          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C





