// Verilog decoder.

#include <stdio.h>

typedef struct DECODER_LINE {
    char    *line;
    char    *name;
} DECODER_LINE;

// Line inputs : _T1 _T0 _IR5 IR5 _IR6 IR6 _IR2 IR2 _IR3 IR3 _IR4 IR4 _IR7 IR7 _IR0 IR01 _IR1 _T2 _T3 _T4 _T5

static void line(char *str, int n)
{
    static char * inputs[] = {
        "_T[1]", "_T[0]", "~IR[5]", "IR[5]", "~IR[6]", "IR[6]", "~IR[2]", "IR[2]", "~IR[3]", "IR[3]", "~IR[4]", "IR[4]", "~IR[7]",
        "IR[7]", "~IR[0]", "IR01", "~IR[1]", "_T[2]", "_T[3]", "_T[4]", "_T[5]",
        };

    int first_entry = 1, cnt=0;
    char * ptr = str, c;
    printf("    assign decoder_out[%i] = ~(", n);
    while (c = *ptr++)
    {
        if (c == '1') {
            if (!first_entry) printf(" | ");
            printf("%s", inputs[cnt]);
            if (first_entry) first_entry = 0;
        }
        cnt++;
    }
    printf(");\n");
}

main()
{

    static DECODER_LINE Decoder[130] = 
    {
        { "000101100000100100000", "STY_ANY" },   // 100XX100 TX     STY
        { "000000010110001000100", "ind,Y/3" },  // XXX100X1 T3     OP ind, Y
        { "000000011010001001000", "abs,Y/2" },  // XXX110X1 T2     OP abs, Y
        { "010100011001100100000", "DEY/INY_0" },  // 1X001000 T0     DEY INY
        { "010101011010100100000", "TYA_0" },  // 10011000 T0     TYA
        { "010110000001100100000", "CPY/INY_0" },  // 1100XX00 T0     CPY INY

        { "000000100010000001000", "6" },  // XXX1X1XX T2     OP zpg, X/Y & OP abs, X/Y
        { "000001000000100010000", "7" },  // 10XXXX1X TX     LDX STX A<->X S<->X
        { "000000010101001001000", "X,ind/2" },  // XXX000X1 T2     OP ind, X
        { "010101011001100010000", "TXA_0" },  // 1000101X T0     TXA
        { "010110011001100010000", "DEX_0" },  // 1100101X T0     DEX
        { "011010000001100100000", "CPX/INX_0" },  // 1110XX00 T0     CPX INX
        { "000101000000100010000", "WR_X_ANY" },  // 100XXX1X TX     STX TXA TXS
        { "010101011010100010000", "TXS_0" },  // 1001101X T0     TXS
        { "011001000000100010000", "RD_X_0" },  // 101XXX1X T0     LDX TAX TSX
        { "100110011001100010000", "DEX_1" },  // 1100101X T1     DEX
        { "101010011001100100000", "INX_1" },  // 11101000 T1     INX
        { "011001011010100010000", "TSX_0" },  // 1011101X T0     TSX
        { "100100011001100100000", "DEY/INY_1" },  // 1X001000 T1     DEY INY
        { "011001100000100100000", "LDY_0" },  // 101XX100 T0     LDY
        { "011001000001100100000", "RD_Y_0" },  // 1010XX00 T0     LDY TAY

        { "011001010101010100000", "JSR_0" },  // 00100000 T0     JSR
        { "000101010101010100001", "BRK_5" },  // 00000000 T5     BRK
        { "010100011001010100000", "Push_0" },  // 0X001000 T0     Push
        { "001010010101010100010", "RTS_4" },  // 01100000 T4     RTS
        { "001000011001010100100", "Pull_3" },  // 0X101000 T3     Pull
        { "000110010101010100001", "RTI_5" },  // 01000000 T5     RTI
        { "001010000000010010000", "ROR_ANY" },  // 011XXX1X TX     ROR
        { "000000000000000001000", "T2ANY" },  // XXXXXXXX T2     T2 ANY
        { "010110000000011000000", "EOR_0" },  // 010XXXX1 T0     EOR
        { "000010101001010100000", "JMP_ANY" },  // 01X01100 TX     JMP (excluder for C11)
        { "000000101001000001000", "ALUabs_2" },  // XXX011XX T2     ALU absolute
        { "010101000000011000000", "ORA_0" },  // 000XXXX1 T0     ORA
        { "000000000100000001000", "LEFTALL_2" },  // XXXX0XXX T2     LEFT ALL
        { "010000000000000000000", "T0ANY" },  // XXXXXXXX T0     T0 ANY
        { "000000010001010101000", "STACKOP1_2" },  // 0XX0X000 T2     BRK JSR RTI RTS Push/pull
        { "000000000001010100100", "36" },  // 0XX0XX00 T3     BRK JSR RTI RTS Push/pull + BIT JMP

        { "000001010101010100010", "BRK/JSR_4" },  // 00X00000 T4     BRK JSR
        { "000110010101010100010", "RTI_4" },  // 01000000 T4     RTI
        { "000000010101001000100", "X,ind/3" },  // XXX000X1 T3     OP X, ind
        { "000000010110001000010", "ind,Y/4" },  // XXX100X1 T4     OP ind, Y
        { "000000010110001001000", "ind,Y/2" },  // XXX100X1 T2     OP ind, Y
        { "000000001010000000100", "42" },  // XXX11XXX T3     RIGHT ODD
        { "001000011001010100000", "Pull_ANY" },  // 0X101000 TX     Pull
        { "001010000000100010000", "44" },  // 111XXX1X TX     INC NOP
        { "000000010101001000010", "X,ind/4" },  // XXX000X1 T4     OP X, ind
        { "000000010110001000100", "ind,Y/3" },  // XXX100X1 T3     OP ind, Y
        { "000010010101010100000", "RTI/RTS_ANY" },  // 01X00000 TX     RTI RTS
        { "001001010101010101000", "JSR_2" },  // 00100000 T2     JSR
        { "010010000001100100000", "49" },  // 11X0XX00 T0     CPY CPX INY INX
        { "010110000000101000000", "CMP_0" },  // 110XXXX1 T0     CMP
        { "011010000000101000000", "SBC_0" },  // 111XXXX1 T0     SBC
        { "011010000000001000000", "ADC/SBC_0" },  // X11XXXX1 T0     ADC SBC
        { "001001000000010010000", "ROL_ANY" },  // 001XXX1X TX     ROL

        { "000010101001010100100", "JMP_3" },  // 01X01100 T3     JMP
        { "000001000000010010000", "SHL_ANY" },  // 00XXXX1X TX     ASL ROL
        { "001001010101010100001", "JSR_5" },  // 00100000 T5     JSR
        { "000000010001010101000", "STACKOP2_2" },  // 0XX0X000 T2     BRK JSR RTI RTS Push/pull
        { "010101011010100100000", "TYA_0" },  // 10011000 T0     TYA
        { "100000000000011000000", "59" },  // 0XXXXXX1 T1     UPPER ODD
        { "101010000000001000000", "ADC/SBC_1" },  // X11XXXX1 T1     ADC SBC
        { "100000011001010010000", "SHIFT A_1" },  // 0XX0101X T1     ASL ROL LSR ROR
        { "010101011001100010000", "TXA_0" },  // 1000101X T0     TXA
        { "011010011001010100000", "PLA_0" },  // 01101000 T0     PLA
        { "011001000000101000000", "LDA_0" },  // 101XXXX1 T0     LDA
        { "010000000000001000000", "65" },  // XXXXXXX1 T0     ALL ODD
        { "011001011001100100000", "TAY_0" },  // 10101000 T0     TAY
        { "010000011001010010000", "SHIFT A_0" },  // 0XX0101X T0     ASL ROL LSR ROR
        { "011001011001100010000", "TAX_0" },  // 1010101X T0     TAX
        { "011001100001010100000", "BIT_0" },  // 0010X100 T0     BIT
        { "011001000000011000000", "AND_0" },  // 001XXXX1 T0     AND
        { "000000001010000000010", "71" },  // XXX11XXX T4     RIGHT ODD
        { "000000010110001000001", "ind,Y/5" },  // XXX100X1 T5     OP ind, Y

        { "010000010110000100000", "BR_0" },  // XXX10000 T0 <-  Branch + BranchReady line
        { "000110011001010101000", "PHA_2" },  // 01001000 T2     PHA
        { "010010011001010010000", "LSR/ROR_A_0" },  // 01X0101X T0     LSR ROR
        { "000010000000010010000", "LSR/ROR_ANY" },  // 01XXXX1X TX     LSR ROR
        { "000101010101010101000", "BRK_2" },  // 00000000 T2     BRK
        { "001001010101010100100", "JSR_3" },  // 00100000 T3     JSR
        { "000101000000101000000", "STA_ANY" },  // 100XXXX1 TX     STA
        { "000000010110000101000", "BR_2" },  // XXX10000 T2     Branch
        { "000000100100000001000", "zp_2" },  // XXXX01XX T2     zero page
        { "000000010100001001000", "ALU_ind_2" },  // XXXX00X1 T2     ALU indirect
        { "000000001000000001000", "abs_2" },  // XXXX1XXX T2     RIGHT ALL -G07
        { "001010010101010100001", "RTS_5" },  // 01100000 T5     RTS
        { "000000000000000000010", "T4ANY" },  // XXXXXXXX T4     T4 ANY
        { "000000000000000000100", "T3ANY" },  // XXXXXXXX T3     T3 ANY
        { "010100010101010100000", "BRK/RTI_0" },  // 0X000000 T0     BRK RTI
        { "010010101001010100000", "JMP_0" },  // 01X01100 T0     JMP
        { "000000010101001000001", "X,ind/5" },  // XXX000X1 T5     OP X, ind
        { "000000001000000000100", "90" },  // XXXX1XXX T3     RIGHT ALL -G07

        { "000000010110001000010", "ind,Y/4" },  // XXX100X1 T4     OP ind, Y
        { "000000001010000000100", "92" },  // XXX11XXX T3     RIGHT ODD
        { "000000010110000100100", "BR_3" },  // XXX10000 T3     Branch
        { "000100010101010100000", "BRK/RTI_ANY" },  // 0X000000 TX     BRK RTI
        { "001001010101010100000", "JSR_ANY" },  // 00100000 TX     JSR
        { "000010101001010100000", "JMP_ANY" },  // 01X01100 TX     JMP
        //    "000000011001010100000", "0" },  // 0XX01000 TX <-  Push/pull, F11 & F18 excluder
        { "000101000000100000000", "STORE" },  // 100XXXXX TX     80-9F
        { "000101010101010100010", "BRK_4" },  // 00000000 T4     BRK
        { "000101011001010101000", "PHP_2" },  // 00001000 T2     PHP
        { "000100011001010101000", "Push_2" },  // 0X001000 T2     Push
        { "000010101001010100010", "JMP_4" },  // 01X01100 T4     JMP
        { "000010010101010100001", "RTI/RTS_5" },  // 01X00000 T5     RTI RTS
        { "001001010101010100001", "JSR_5" },  // 00100000 T5     JSR

        { "000110101001010101000", "JMP_2" },  // 01001100 T2     JMP
        { "001000011001010100100", "Pull_3" },  // 0X101000 T3     Pull
        { "000010000000000010000", "106" },  // X1XXXX1X TX     LSR ROR DEC INC DEX NOP (4x4 bottom right)
        { "000001000000010010000", "SHL_ANY" },  // 00XXXX1X TX     ASL ROL
        { "010010011010010100000", "CLI/SEI" },  // 01X11000 T0     CLI SEI
        { "101001100001010100000", "BIT_1" },  // 0010X100 T1     BIT
        { "010001011010010100000", "CLC/SEC" },  // 00X11000 T0     CLC SEC
        { "000000100110000000100", "Mem zp X/Y" },  // XXX101XX T3     Memory zero page X/Y
        { "101010000000001000000", "ADC/SBC_1" },  // X11XXXX1 T1     ADC SBC
        { "011001100001010100000", "BIT_0" },  // 0010X100 T0     BIT
        { "011001011001010100000", "PLP_0" },  // 00101000 T0     PLP
        { "000110010101010100010", "RTI_4" },  // 01000000 T4     RTI
        { "100110000000101000000", "CMP_1" },  // 110XXXX1 T1     CMP
        { "100010101001100100000", "CPXY_abs_1" },  // 11X01100 T1     CPY CPX abs
        { "100001011001010010000", "ASL/ROL_A_1" },  // 00X0101X T1     ASL ROL
        { "100010000101100100000", "CPXY_immzp_1" },  // 11X00X00 T1     CPY CPX zpg/immed

        //    "000000011001010100000", "0" },  // 0XX01000 TX     Not actually line. Controls last line to exlude push/pull opcodes --->
        { "010010011010100100000", "CLD/SED" },  // 11X11000 T0     CLD SED
        { "000001000000000000000", "BB6" },  // X0XXXXXX TX     Branch bit 6
        { "000000101001000000100", "Mem abs." },  // XXX011XX T3     Memory absolute
        { "000000100101000001000", "Mem zp" },  // XXX001XX T2     Memory zero page
        { "000000010100001000001", "Mem ind" },  // XXXX00X1 T5     Memory indirect
        { "000000001010000000010", "Mem abs X/Y" },  // XXX11XXX T4     Memory absolute X/Y
        { "000000000000010000000", "BB7" },  // 0XXXXXXX TX     Branch bit 7
        { "001001011010100100000", "CLV" },  // 10111000 TX     CLV
    };

    int n;

    for (n = 0; n < 128; n++)
        line(Decoder[n].line, n);
}