# Register_Bank
design of a 32x32 register bank in verilog with its test bench
