Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Oct 19 15:42:20 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_Array_Tester
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    3           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  3           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-8   Critical Warning  No common period between related clocks             3           
LUTAR-1    Warning           LUT drives async reset alert                        800         
TIMING-16  Warning           Large setup violation                               768         
TIMING-18  Warning           Missing input or output delay                       11          
TIMING-20  Warning           Non-clocked latch                                   384         
ULMTCS-2   Warning           Control Sets use limits require reduction           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1152)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (384)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1152)
---------------------------
 There are 384 register/latch pins with no clock driven by root clock pin: nReset (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][22]_replica/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (384)
--------------------------------------------------
 There are 384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.924    -5967.172                   1543                 2961        0.016        0.000                      0                 2961        2.000        0.000                       0                  1767  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)             Period(ns)      Frequency(MHz)
-----                 ------------             ----------      --------------
BCK                   {0.000 162.761}          325.521         3.072           
LRCK                  {0.000 10416.667}        20833.333       0.048           
MCK                   {0.000 40.690}           81.380          12.288          
SCK                   {0.000 4.000}            8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.345}           40.690          24.576          
  clkfbout_clk_wiz_0  {0.000 20.000}           40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BCK                       321.720        0.000                      0                  786        0.113        0.000                      0                  786      161.780        0.000                       0                   795  
LRCK                    20828.180        0.000                      0                  392        0.016        0.000                      0                  392    10416.165        0.000                       0                   416  
MCK                        75.172        0.000                      0                  918        0.099        0.000                      0                  918       39.710        0.000                       0                   541  
SCK                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       38.425        0.000                      0                    8        0.189        0.000                      0                    8       19.845        0.000                       0                    11  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MCK           BCK                -4.924    -3383.250                    744                  744       81.589        0.000                      0                  744  
MCK           LRCK               -1.893      -42.529                     24                   24        0.051        0.000                      0                   24  
LRCK          MCK                77.186        0.000                      0                   82        0.027        0.000                      0                   82  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  MCK                BCK                     -4.290    -2541.393                    775                  775       81.295        0.000                      0                  775  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BCK
  To Clock:  BCK

Setup :            0  Failing Endpoints,  Worst Slack      321.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      161.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             321.720ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[20]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.490ns  (logic 0.583ns (16.704%)  route 2.907ns (83.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 489.783 - 488.282 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 164.417 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.656   164.417    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X18Y84         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y84         FDPE (Prop_fdpe_C_Q)         0.459   164.876 r  PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P/Q
                         net (fo=1, routed)           2.362   167.238    PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124   167.362 r  PCM_TX/inst/FIFO_E/Data_Out[20]_C_i_1__3/O
                         net (fo=2, routed)           0.545   167.907    PCM_TX/inst/FIFO_E/p_2_in[20]
    SLICE_X15Y43         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[20]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.501   489.783    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X15Y43         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[20]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.783    
                         clock uncertainty           -0.092   489.692    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)       -0.064   489.628    PCM_TX/inst/FIFO_E/Data_Out_reg[20]_C
  -------------------------------------------------------------------
                         required time                        489.628    
                         arrival time                        -167.907    
  -------------------------------------------------------------------
                         slack                                321.720    

Slack (MET) :             321.757ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[20]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.476ns  (logic 0.583ns (16.772%)  route 2.893ns (83.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 489.778 - 488.282 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 164.417 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.656   164.417    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X18Y84         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y84         FDPE (Prop_fdpe_C_Q)         0.459   164.876 r  PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P/Q
                         net (fo=1, routed)           2.362   167.238    PCM_TX/inst/FIFO_E/Data_Out_reg[19]_P_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124   167.362 r  PCM_TX/inst/FIFO_E/Data_Out[20]_C_i_1__3/O
                         net (fo=2, routed)           0.531   167.893    PCM_TX/inst/FIFO_E/p_2_in[20]
    SLICE_X23Y49         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[20]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.496   489.778    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X23Y49         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[20]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.778    
                         clock uncertainty           -0.092   489.687    
    SLICE_X23Y49         FDPE (Setup_fdpe_C_D)       -0.037   489.650    PCM_TX/inst/FIFO_E/Data_Out_reg[20]_P
  -------------------------------------------------------------------
                         required time                        489.650    
                         arrival time                        -167.893    
  -------------------------------------------------------------------
                         slack                                321.757    

Slack (MET) :             321.763ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[63]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.436ns  (logic 0.721ns (20.984%)  route 2.715ns (79.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 489.760 - 488.282 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 164.432 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.671   164.432    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X21Y40         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDPE (Prop_fdpe_C_Q)         0.422   164.854 r  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/Q
                         net (fo=1, routed)           2.031   166.885    PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.299   167.184 r  PCM_TX/inst/FIFO_E/Data_Out[63]_C_i_1__3/O
                         net (fo=2, routed)           0.684   167.868    PCM_TX/inst/FIFO_E/p_2_in[63]
    SLICE_X27Y69         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.478   489.760    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X27Y69         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[63]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.760    
                         clock uncertainty           -0.092   489.668    
    SLICE_X27Y69         FDCE (Setup_fdce_C_D)       -0.037   489.631    PCM_TX/inst/FIFO_E/Data_Out_reg[63]_C
  -------------------------------------------------------------------
                         required time                        489.631    
                         arrival time                        -167.868    
  -------------------------------------------------------------------
                         slack                                321.763    

Slack (MET) :             321.784ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[11]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.514ns  (logic 0.719ns (20.463%)  route 2.795ns (79.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 489.808 - 488.282 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 164.409 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.648   164.409    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X26Y71         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDPE (Prop_fdpe_C_Q)         0.422   164.831 r  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/Q
                         net (fo=1, routed)           2.258   167.089    PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P_n_0
    SLICE_X1Y64          LUT3 (Prop_lut3_I0_O)        0.297   167.386 r  PCM_TX/inst/FIFO_F/Data_Out[11]_C_i_1__4/O
                         net (fo=2, routed)           0.537   167.923    PCM_TX/inst/FIFO_F/p_2_in[11]
    SLICE_X0Y70          FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.526   489.808    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X0Y70          FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism              0.014   489.822    
                         clock uncertainty           -0.092   489.730    
    SLICE_X0Y70          FDPE (Setup_fdpe_C_D)       -0.023   489.707    PCM_TX/inst/FIFO_F/Data_Out_reg[11]_P
  -------------------------------------------------------------------
                         required time                        489.707    
                         arrival time                        -167.923    
  -------------------------------------------------------------------
                         slack                                321.784    

Slack (MET) :             321.836ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.463ns  (logic 0.719ns (20.762%)  route 2.744ns (79.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 489.812 - 488.282 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 164.409 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.648   164.409    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X26Y71         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDPE (Prop_fdpe_C_Q)         0.422   164.831 r  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/Q
                         net (fo=1, routed)           2.258   167.089    PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P_n_0
    SLICE_X1Y64          LUT3 (Prop_lut3_I0_O)        0.297   167.386 r  PCM_TX/inst/FIFO_F/Data_Out[11]_C_i_1__4/O
                         net (fo=2, routed)           0.486   167.872    PCM_TX/inst/FIFO_F/p_2_in[11]
    SLICE_X0Y66          FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.530   489.812    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X0Y66          FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C/C  (IS_INVERTED)
                         clock pessimism              0.014   489.826    
                         clock uncertainty           -0.092   489.734    
    SLICE_X0Y66          FDCE (Setup_fdce_C_D)       -0.026   489.708    PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C
  -------------------------------------------------------------------
                         required time                        489.708    
                         arrival time                        -167.872    
  -------------------------------------------------------------------
                         slack                                321.836    

Slack (MET) :             321.868ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_G/Data_Out_reg[23]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[24]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.369ns  (logic 0.719ns (21.339%)  route 2.650ns (78.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 489.768 - 488.282 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 164.430 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.669   164.430    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X23Y43         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[23]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDPE (Prop_fdpe_C_Q)         0.422   164.852 r  PCM_TX/inst/FIFO_G/Data_Out_reg[23]_P/Q
                         net (fo=1, routed)           1.962   166.814    PCM_TX/inst/FIFO_G/Data_Out_reg[23]_P_n_0
    SLICE_X13Y75         LUT3 (Prop_lut3_I0_O)        0.297   167.111 r  PCM_TX/inst/FIFO_G/Data_Out[24]_C_i_1__5/O
                         net (fo=2, routed)           0.689   167.799    PCM_TX/inst/FIFO_G/p_2_in[24]
    SLICE_X8Y80          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[24]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.486   489.768    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X8Y80          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[24]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.768    
                         clock uncertainty           -0.092   489.676    
    SLICE_X8Y80          FDCE (Setup_fdce_C_D)       -0.008   489.668    PCM_TX/inst/FIFO_G/Data_Out_reg[24]_C
  -------------------------------------------------------------------
                         required time                        489.668    
                         arrival time                        -167.799    
  -------------------------------------------------------------------
                         slack                                321.868    

Slack (MET) :             321.924ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[10]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[11]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.483ns  (logic 0.812ns (23.315%)  route 2.671ns (76.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 489.787 - 488.282 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 164.412 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.651   164.412    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X20Y81         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[10]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y81         FDCE (Prop_fdce_C_Q)         0.484   164.896 r  PCM_TX/inst/FIFO_E/Data_Out_reg[10]_C/Q
                         net (fo=2, routed)           2.671   167.567    PCM_TX/inst/FIFO_E/Data_Out_reg[10]_C_n_0
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.328   167.895 r  PCM_TX/inst/FIFO_E/Data_Out[11]_C_i_1__3/O
                         net (fo=1, routed)           0.000   167.895    PCM_TX/inst/FIFO_E/p_2_in[11]
    SLICE_X10Y40         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.505   489.787    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X10Y40         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.787    
                         clock uncertainty           -0.092   489.696    
    SLICE_X10Y40         FDPE (Setup_fdpe_C_D)        0.123   489.819    PCM_TX/inst/FIFO_E/Data_Out_reg[11]_P
  -------------------------------------------------------------------
                         required time                        489.819    
                         arrival time                        -167.895    
  -------------------------------------------------------------------
                         slack                                321.924    

Slack (MET) :             321.936ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.421ns  (logic 0.779ns (22.770%)  route 2.642ns (77.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 489.806 - 488.282 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 164.427 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.666   164.427    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X10Y87         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDCE (Prop_fdce_C_Q)         0.484   164.911 r  PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C/Q
                         net (fo=1, routed)           1.648   166.559    PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I2_O)        0.295   166.854 r  PCM_TX/inst/FIFO_E/Data_Out[26]_C_i_1__3/O
                         net (fo=2, routed)           0.994   167.848    PCM_TX/inst/FIFO_E/p_2_in[26]
    SLICE_X5Y75          FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.524   489.806    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X5Y75          FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C/C  (IS_INVERTED)
                         clock pessimism              0.114   489.920    
                         clock uncertainty           -0.092   489.828    
    SLICE_X5Y75          FDCE (Setup_fdce_C_D)       -0.044   489.784    PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C
  -------------------------------------------------------------------
                         required time                        489.784    
                         arrival time                        -167.848    
  -------------------------------------------------------------------
                         slack                                321.936    

Slack (MET) :             321.944ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[55]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.308ns  (logic 0.721ns (21.794%)  route 2.587ns (78.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 489.779 - 488.282 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 164.405 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.644   164.405    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X26Y76         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDCE (Prop_fdce_C_Q)         0.422   164.827 r  PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C/Q
                         net (fo=1, routed)           1.927   166.754    PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C_n_0
    SLICE_X9Y59          LUT3 (Prop_lut3_I2_O)        0.299   167.053 r  PCM_TX/inst/FIFO_F/Data_Out[55]_C_i_1__4/O
                         net (fo=2, routed)           0.660   167.713    PCM_TX/inst/FIFO_F/p_2_in[55]
    SLICE_X11Y56         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[55]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.497   489.779    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X11Y56         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[55]_C/C  (IS_INVERTED)
                         clock pessimism              0.014   489.793    
                         clock uncertainty           -0.092   489.701    
    SLICE_X11Y56         FDCE (Setup_fdce_C_D)       -0.044   489.657    PCM_TX/inst/FIFO_F/Data_Out_reg[55]_C
  -------------------------------------------------------------------
                         required time                        489.657    
                         arrival time                        -167.713    
  -------------------------------------------------------------------
                         slack                                321.944    

Slack (MET) :             321.949ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.247ns  (logic 0.721ns (22.207%)  route 2.526ns (77.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 489.760 - 488.282 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 164.432 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.671   164.432    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X21Y40         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDPE (Prop_fdpe_C_Q)         0.422   164.854 r  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/Q
                         net (fo=1, routed)           2.031   166.885    PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_n_0
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.299   167.184 r  PCM_TX/inst/FIFO_E/Data_Out[63]_C_i_1__3/O
                         net (fo=2, routed)           0.494   167.679    PCM_TX/inst/FIFO_E/p_2_in[63]
    SLICE_X26Y69         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.478   489.760    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X26Y69         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.760    
                         clock uncertainty           -0.092   489.668    
    SLICE_X26Y69         FDPE (Setup_fdpe_C_D)       -0.040   489.628    PCM_TX/inst/FIFO_E/Data_Out_reg[63]_P
  -------------------------------------------------------------------
                         required time                        489.628    
                         arrival time                        -167.679    
  -------------------------------------------------------------------
                         slack                                321.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[39]/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[40]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.449ns  (logic 0.146ns (32.487%)  route 0.303ns (67.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns = ( 163.576 - 162.761 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 163.312 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.551   163.312    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X18Y71         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[39]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDCE (Prop_fdce_C_Q)         0.146   163.458 r  PCM_TX/inst/FIFO_E/Data_Out_reg[39]/Q
                         net (fo=2, routed)           0.303   163.761    PCM_TX/inst/FIFO_E/p_2_in[40]
    SLICE_X22Y78         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[40]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.815   163.576    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X22Y78         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[40]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.571    
    SLICE_X22Y78         FDPE (Hold_fdpe_C_D)         0.077   163.648    PCM_TX/inst/FIFO_E/Data_Out_reg[40]_P
  -------------------------------------------------------------------
                         required time                       -163.648    
                         arrival time                         163.761    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[44]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.454ns  (logic 0.212ns (46.656%)  route 0.242ns (53.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 163.580 - 162.761 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 163.313 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.552   163.313    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X20Y67         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[44]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDPE (Prop_fdpe_C_Q)         0.167   163.480 r  PCM_TX/inst/FIFO_F/Data_Out_reg[44]_P/Q
                         net (fo=1, routed)           0.082   163.562    PCM_TX/inst/FIFO_F/Data_Out_reg[44]_P_n_0
    SLICE_X21Y67         LUT3 (Prop_lut3_I0_O)        0.045   163.607 r  PCM_TX/inst/FIFO_F/Data_Out[45]_C_i_1__4/O
                         net (fo=2, routed)           0.160   163.767    PCM_TX/inst/FIFO_F/p_2_in[45]
    SLICE_X23Y67         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.819   163.580    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X23Y67         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.575    
    SLICE_X23Y67         FDPE (Hold_fdpe_C_D)         0.077   163.652    PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P
  -------------------------------------------------------------------
                         required time                       -163.652    
                         arrival time                         163.767    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_C/Data_Out_reg[45]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[46]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.489ns  (logic 0.191ns (39.025%)  route 0.298ns (60.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 163.323 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.562   163.323    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X18Y50         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[45]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDPE (Prop_fdpe_C_Q)         0.146   163.469 r  PCM_TX/inst/FIFO_C/Data_Out_reg[45]_P/Q
                         net (fo=1, routed)           0.184   163.652    PCM_TX/inst/FIFO_C/Data_Out_reg[45]_P_n_0
    SLICE_X17Y50         LUT3 (Prop_lut3_I0_O)        0.045   163.697 r  PCM_TX/inst/FIFO_C/Data_Out[46]_C_i_1__1/O
                         net (fo=2, routed)           0.115   163.812    PCM_TX/inst/FIFO_C/p_2_in[46]
    SLICE_X18Y49         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[46]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.832   163.593    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X18Y49         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[46]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
    SLICE_X18Y49         FDPE (Hold_fdpe_C_D)         0.083   163.676    PCM_TX/inst/FIFO_C/Data_Out_reg[46]_P
  -------------------------------------------------------------------
                         required time                       -163.676    
                         arrival time                         163.812    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.514ns  (logic 0.212ns (41.216%)  route 0.302ns (58.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 163.595 - 162.761 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 163.327 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.566   163.327    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X12Y44         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.167   163.494 r  PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C/Q
                         net (fo=1, routed)           0.302   163.796    PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C_n_0
    SLICE_X13Y52         LUT3 (Prop_lut3_I2_O)        0.045   163.841 r  PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1/O
                         net (fo=2, routed)           0.000   163.841    PCM_TX/inst/FIFO_A/p_2_in[54]
    SLICE_X13Y52         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.834   163.595    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X13Y52         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.595    
    SLICE_X13Y52         FDPE (Hold_fdpe_C_D)         0.098   163.693    PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P
  -------------------------------------------------------------------
                         required time                       -163.693    
                         arrival time                         163.841    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.546ns  (logic 0.232ns (42.468%)  route 0.314ns (57.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns = ( 163.575 - 162.761 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 163.312 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.551   163.312    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X21Y68         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDPE (Prop_fdpe_C_Q)         0.133   163.445 r  PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P/Q
                         net (fo=2, routed)           0.314   163.759    PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P_n_0
    SLICE_X24Y77         LUT3 (Prop_lut3_I0_O)        0.099   163.858 r  PCM_TX/inst/FIFO_D/Data_Out[62]_C_i_1__2/O
                         net (fo=1, routed)           0.000   163.858    PCM_TX/inst/FIFO_D/p_2_in[62]
    SLICE_X24Y77         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.814   163.575    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X24Y77         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.570    
    SLICE_X24Y77         FDPE (Hold_fdpe_C_D)         0.124   163.694    PCM_TX/inst/FIFO_D/Data_Out_reg[62]_P
  -------------------------------------------------------------------
                         required time                       -163.694    
                         arrival time                         163.858    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.515ns  (logic 0.191ns (37.085%)  route 0.324ns (62.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 163.590 - 162.761 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 163.319 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.558   163.319    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X23Y56         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDPE (Prop_fdpe_C_Q)         0.146   163.465 r  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/Q
                         net (fo=1, routed)           0.156   163.621    PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P_n_0
    SLICE_X23Y56         LUT3 (Prop_lut3_I0_O)        0.045   163.666 r  PCM_TX/inst/FIFO_A/Data_Out[46]_C_i_1/O
                         net (fo=2, routed)           0.168   163.834    PCM_TX/inst/FIFO_A/p_2_in[46]
    SLICE_X21Y56         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.829   163.590    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X21Y56         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.585    
    SLICE_X21Y56         FDCE (Hold_fdce_C_D)         0.083   163.668    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C
  -------------------------------------------------------------------
                         required time                       -163.668    
                         arrival time                         163.834    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[44]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.501ns  (logic 0.212ns (42.292%)  route 0.289ns (57.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 163.579 - 162.761 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 163.313 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.552   163.313    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X20Y67         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[44]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDPE (Prop_fdpe_C_Q)         0.167   163.480 r  PCM_TX/inst/FIFO_F/Data_Out_reg[44]_P/Q
                         net (fo=1, routed)           0.082   163.562    PCM_TX/inst/FIFO_F/Data_Out_reg[44]_P_n_0
    SLICE_X21Y67         LUT3 (Prop_lut3_I0_O)        0.045   163.607 r  PCM_TX/inst/FIFO_F/Data_Out[45]_C_i_1__4/O
                         net (fo=2, routed)           0.207   163.814    PCM_TX/inst/FIFO_F/p_2_in[45]
    SLICE_X24Y68         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.818   163.579    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X24Y68         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.574    
    SLICE_X24Y68         FDCE (Hold_fdce_C_D)         0.063   163.637    PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C
  -------------------------------------------------------------------
                         required time                       -163.637    
                         arrival time                         163.814    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[23]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.656%)  route 0.298ns (56.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 163.585 - 162.761 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 163.315 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.554   163.315    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X22Y85         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y85         FDPE (Prop_fdpe_C_Q)         0.133   163.448 r  PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P/Q
                         net (fo=1, routed)           0.166   163.614    PCM_TX/inst/FIFO_B/Data_Out_reg[22]_P_n_0
    SLICE_X23Y85         LUT3 (Prop_lut3_I0_O)        0.098   163.712 r  PCM_TX/inst/FIFO_B/Data_Out[23]_C_i_1__0/O
                         net (fo=2, routed)           0.132   163.844    PCM_TX/inst/FIFO_B/p_2_in[23]
    SLICE_X21Y86         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[23]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.824   163.585    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X21Y86         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[23]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.580    
    SLICE_X21Y86         FDPE (Hold_fdpe_C_D)         0.082   163.662    PCM_TX/inst/FIFO_B/Data_Out_reg[23]_P
  -------------------------------------------------------------------
                         required time                       -163.662    
                         arrival time                         163.844    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.570ns  (logic 0.190ns (33.346%)  route 0.380ns (66.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 163.589 - 162.761 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 163.322 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.561   163.322    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X23Y47         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDPE (Prop_fdpe_C_Q)         0.146   163.468 r  PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P/Q
                         net (fo=2, routed)           0.380   163.847    PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P_n_0
    SLICE_X23Y50         LUT3 (Prop_lut3_I0_O)        0.044   163.891 r  PCM_TX/inst/FIFO_B/Data_Out[47]_C_i_1__0/O
                         net (fo=1, routed)           0.000   163.891    PCM_TX/inst/FIFO_B/p_2_in[47]
    SLICE_X23Y50         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.828   163.589    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X23Y50         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.589    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.114   163.703    PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C
  -------------------------------------------------------------------
                         required time                       -163.703    
                         arrival time                         163.891    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_C/Data_Out_reg[48]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[49]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.573ns  (logic 0.192ns (33.480%)  route 0.381ns (66.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 163.592 - 162.761 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 163.323 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.562   163.323    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X19Y52         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[48]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDPE (Prop_fdpe_C_Q)         0.146   163.469 r  PCM_TX/inst/FIFO_C/Data_Out_reg[48]_P/Q
                         net (fo=2, routed)           0.381   163.850    PCM_TX/inst/FIFO_C/Data_Out_reg[48]_P_n_0
    SLICE_X18Y43         LUT3 (Prop_lut3_I0_O)        0.046   163.896 r  PCM_TX/inst/FIFO_C/Data_Out[49]_C_i_1__1/O
                         net (fo=1, routed)           0.000   163.896    PCM_TX/inst/FIFO_C/p_2_in[49]
    SLICE_X18Y43         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[49]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.831   163.592    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X18Y43         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[49]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.592    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.114   163.706    PCM_TX/inst/FIFO_C/Data_Out_reg[49]_C
  -------------------------------------------------------------------
                         required time                       -163.706    
                         arrival time                         163.896    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BCK
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { PCM_TX/inst/Clock_Divider/BCK_BUFF/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X30Y68  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X31Y73  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X26Y72  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X28Y70  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X33Y57  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X35Y63  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X16Y47  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X26Y48  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X16Y42  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X18Y48  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X24Y62  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X24Y62  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X16Y68  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X16Y68  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X12Y71  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X12Y71  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X12Y71  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X12Y71  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y79  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y79  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X24Y62  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X24Y62  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X12Y71  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X12Y71  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X16Y68  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X16Y68  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X12Y71  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X12Y71  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y79  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y79  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  LRCK

Setup :            0  Failing Endpoints,  Worst Slack    20828.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    10416.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20828.180ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        5.041ns  (logic 2.271ns (45.048%)  route 2.772ns (54.980%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 10418.334 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.667 10418.334    Address_Logic/CLK
    SLICE_X24Y40         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDCE (Prop_fdce_C_Q)         0.524 10418.858 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          1.733 10420.592    Address_Logic/Q[1]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 10421.248 r  Address_Logic/Addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.248    Address_Logic/Addr_reg[4]_i_2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.362 r  Address_Logic/Addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.362    Address_Logic/Addr_reg[8]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.477 r  Address_Logic/Addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.477    Address_Logic/Addr_reg[12]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.591 r  Address_Logic/Addr_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.591    Address_Logic/Addr_reg[16]_i_2_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.705 r  Address_Logic/Addr_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.705    Address_Logic/Addr_reg[20]_i_2_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.819 r  Address_Logic/Addr_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.819    Address_Logic/Addr_reg[24]_i_2_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 10422.041 r  Address_Logic/Addr_reg[28]_i_2/O[0]
                         net (fo=1, routed)           1.039 10423.080    Address_Logic/data0[25]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.299 10423.379 r  Address_Logic/Addr[25]_i_1/O
                         net (fo=1, routed)           0.000 10423.379    Address_Logic/Addr[25]
    SLICE_X26Y45         FDCE                                         r  Address_Logic/Addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.499 31251.498    Address_Logic/CLK
    SLICE_X26Y45         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.613    
                         clock uncertainty           -0.092 31251.521    
    SLICE_X26Y45         FDCE (Setup_fdce_C_D)        0.034 31251.555    Address_Logic/Addr_reg[25]
  -------------------------------------------------------------------
                         required time                      31251.555    
                         arrival time                       -10423.375    
  -------------------------------------------------------------------
                         slack                              20828.180    

Slack (MET) :             20828.189ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        5.032ns  (logic 2.255ns (44.811%)  route 2.779ns (55.225%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 10418.334 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.667 10418.334    Address_Logic/CLK
    SLICE_X24Y40         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDCE (Prop_fdce_C_Q)         0.524 10418.858 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          1.733 10420.592    Address_Logic/Q[1]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 10421.248 r  Address_Logic/Addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.248    Address_Logic/Addr_reg[4]_i_2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.362 r  Address_Logic/Addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.362    Address_Logic/Addr_reg[8]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.477 r  Address_Logic/Addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.477    Address_Logic/Addr_reg[12]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.591 r  Address_Logic/Addr_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.591    Address_Logic/Addr_reg[16]_i_2_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.705 r  Address_Logic/Addr_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.705    Address_Logic/Addr_reg[20]_i_2_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 10422.019 r  Address_Logic/Addr_reg[24]_i_2/O[3]
                         net (fo=1, routed)           1.046 10423.064    Address_Logic/data0[24]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.306 10423.370 r  Address_Logic/Addr[24]_i_1/O
                         net (fo=1, routed)           0.000 10423.370    Address_Logic/Addr[24]
    SLICE_X26Y45         FDCE                                         r  Address_Logic/Addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.499 31251.498    Address_Logic/CLK
    SLICE_X26Y45         FDCE                                         r  Address_Logic/Addr_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.613    
                         clock uncertainty           -0.092 31251.521    
    SLICE_X26Y45         FDCE (Setup_fdce_C_D)        0.032 31251.553    Address_Logic/Addr_reg[24]
  -------------------------------------------------------------------
                         required time                      31251.555    
                         arrival time                       -10423.366    
  -------------------------------------------------------------------
                         slack                              20828.189    

Slack (MET) :             20828.340ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.961ns  (logic 2.273ns (45.815%)  route 2.690ns (54.217%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 31251.494 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 10418.334 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.667 10418.334    Address_Logic/CLK
    SLICE_X24Y40         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDCE (Prop_fdce_C_Q)         0.524 10418.858 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          1.733 10420.592    Address_Logic/Q[1]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 10421.248 r  Address_Logic/Addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.248    Address_Logic/Addr_reg[4]_i_2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.362 r  Address_Logic/Addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.362    Address_Logic/Addr_reg[8]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.477 r  Address_Logic/Addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.477    Address_Logic/Addr_reg[12]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.591 r  Address_Logic/Addr_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.591    Address_Logic/Addr_reg[16]_i_2_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.705 r  Address_Logic/Addr_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.705    Address_Logic/Addr_reg[20]_i_2_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10422.039 r  Address_Logic/Addr_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.957 10422.996    Address_Logic/data0[22]
    SLICE_X24Y44         LUT5 (Prop_lut5_I0_O)        0.303 10423.299 r  Address_Logic/Addr[22]_i_1/O
                         net (fo=1, routed)           0.000 10423.299    Address_Logic/Addr[22]
    SLICE_X24Y44         FDCE                                         r  Address_Logic/Addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.495 31251.494    Address_Logic/CLK
    SLICE_X24Y44         FDCE                                         r  Address_Logic/Addr_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.149 31251.643    
                         clock uncertainty           -0.092 31251.551    
    SLICE_X24Y44         FDCE (Setup_fdce_C_D)        0.084 31251.635    Address_Logic/Addr_reg[22]
  -------------------------------------------------------------------
                         required time                      31251.635    
                         arrival time                       -10423.295    
  -------------------------------------------------------------------
                         slack                              20828.340    

Slack (MET) :             20828.363ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.857ns  (logic 2.045ns (42.107%)  route 2.812ns (57.905%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 10418.334 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.667 10418.334    Address_Logic/CLK
    SLICE_X24Y40         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDCE (Prop_fdce_C_Q)         0.524 10418.858 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          1.733 10420.592    Address_Logic/Q[1]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 10421.248 r  Address_Logic/Addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.248    Address_Logic/Addr_reg[4]_i_2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.362 r  Address_Logic/Addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.362    Address_Logic/Addr_reg[8]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.477 r  Address_Logic/Addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.477    Address_Logic/Addr_reg[12]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10421.811 r  Address_Logic/Addr_reg[16]_i_2/O[1]
                         net (fo=1, routed)           1.079 10422.890    Address_Logic/data0[14]
    SLICE_X26Y43         LUT5 (Prop_lut5_I0_O)        0.303 10423.192 r  Address_Logic/Addr[14]_i_1/O
                         net (fo=1, routed)           0.000 10423.192    Address_Logic/Addr[14]
    SLICE_X26Y43         FDCE                                         r  Address_Logic/Addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.499 31251.498    Address_Logic/CLK
    SLICE_X26Y43         FDCE                                         r  Address_Logic/Addr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.115 31251.613    
                         clock uncertainty           -0.092 31251.521    
    SLICE_X26Y43         FDCE (Setup_fdce_C_D)        0.034 31251.555    Address_Logic/Addr_reg[14]
  -------------------------------------------------------------------
                         required time                      31251.555    
                         arrival time                       -10423.190    
  -------------------------------------------------------------------
                         slack                              20828.363    

Slack (MET) :             20828.424ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.852ns  (logic 0.831ns (17.126%)  route 4.022ns (82.899%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 31251.494 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 10418.338 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.671 10418.338    Address_Logic/CLK
    SLICE_X26Y40         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.459 10418.797 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.735 10420.531    Address_Logic/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.124 10420.655 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.280 10420.935    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.124 10421.059 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          2.008 10423.066    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I3_O)        0.124 10423.190 r  Address_Logic/Addr[3]_i_1/O
                         net (fo=1, routed)           0.000 10423.190    Address_Logic/Addr[3]
    SLICE_X26Y40         FDCE                                         r  Address_Logic/Addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.497 31251.496    Address_Logic/CLK
    SLICE_X26Y40         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.174 31251.670    
                         clock uncertainty           -0.092 31251.578    
    SLICE_X26Y40         FDCE (Setup_fdce_C_D)        0.034 31251.611    Address_Logic/Addr_reg[3]
  -------------------------------------------------------------------
                         required time                      31251.613    
                         arrival time                       -10423.189    
  -------------------------------------------------------------------
                         slack                              20828.424    

Slack (MET) :             20828.426ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.849ns  (logic 0.831ns (17.136%)  route 4.020ns (82.890%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 31251.494 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 10418.338 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.671 10418.338    Address_Logic/CLK
    SLICE_X26Y40         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.459 10418.797 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.735 10420.531    Address_Logic/Q[3]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.124 10420.655 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.280 10420.935    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.124 10421.059 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          2.006 10423.064    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I3_O)        0.124 10423.188 r  Address_Logic/Addr[2]_i_1/O
                         net (fo=1, routed)           0.000 10423.188    Address_Logic/Addr[2]
    SLICE_X26Y40         FDCE                                         r  Address_Logic/Addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.497 31251.496    Address_Logic/CLK
    SLICE_X26Y40         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.174 31251.670    
                         clock uncertainty           -0.092 31251.578    
    SLICE_X26Y40         FDCE (Setup_fdce_C_D)        0.032 31251.609    Address_Logic/Addr_reg[2]
  -------------------------------------------------------------------
                         required time                      31251.613    
                         arrival time                       -10423.187    
  -------------------------------------------------------------------
                         slack                              20828.426    

Slack (MET) :             20828.494ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.802ns  (logic 0.896ns (18.658%)  route 3.907ns (81.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 31251.492 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 10418.336 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.669 10418.336    Address_Logic/CLK
    SLICE_X24Y46         FDCE                                         r  Address_Logic/Addr_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.524 10418.860 r  Address_Logic/Addr_reg[27]/Q
                         net (fo=2, routed)           0.808 10419.668    Address_Logic/Addr_reg_n_0_[27]
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.124 10419.792 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.709 10420.501    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.124 10420.625 r  Address_Logic/Addr[31]_i_4/O
                         net (fo=32, routed)          2.390 10423.015    Address_Logic/Addr[31]_i_4_n_0
    SLICE_X24Y40         LUT5 (Prop_lut5_I2_O)        0.124 10423.139 r  Address_Logic/Addr[1]_i_1/O
                         net (fo=1, routed)           0.000 10423.139    Address_Logic/Addr[1]
    SLICE_X24Y40         FDCE                                         r  Address_Logic/Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.493 31251.492    Address_Logic/CLK
    SLICE_X24Y40         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.149 31251.641    
                         clock uncertainty           -0.092 31251.549    
    SLICE_X24Y40         FDCE (Setup_fdce_C_D)        0.082 31251.631    Address_Logic/Addr_reg[1]
  -------------------------------------------------------------------
                         required time                      31251.631    
                         arrival time                       -10423.138    
  -------------------------------------------------------------------
                         slack                              20828.494    

Slack (MET) :             20828.508ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.792ns  (logic 0.896ns (18.697%)  route 3.897ns (81.322%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 31251.492 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 10418.336 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.669 10418.336    Address_Logic/CLK
    SLICE_X24Y46         FDCE                                         r  Address_Logic/Addr_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.524 10418.860 r  Address_Logic/Addr_reg[27]/Q
                         net (fo=2, routed)           0.808 10419.668    Address_Logic/Addr_reg_n_0_[27]
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.124 10419.792 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.709 10420.501    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.124 10420.625 r  Address_Logic/Addr[31]_i_4/O
                         net (fo=32, routed)          2.380 10423.005    Address_Logic/Addr[31]_i_4_n_0
    SLICE_X24Y40         LUT5 (Prop_lut5_I2_O)        0.124 10423.129 r  Address_Logic/Addr[26]_i_1/O
                         net (fo=1, routed)           0.000 10423.129    Address_Logic/Addr[26]
    SLICE_X24Y40         FDCE                                         r  Address_Logic/Addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.493 31251.492    Address_Logic/CLK
    SLICE_X24Y40         FDCE                                         r  Address_Logic/Addr_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.149 31251.641    
                         clock uncertainty           -0.092 31251.549    
    SLICE_X24Y40         FDCE (Setup_fdce_C_D)        0.086 31251.635    Address_Logic/Addr_reg[26]
  -------------------------------------------------------------------
                         required time                      31251.635    
                         arrival time                       -10423.128    
  -------------------------------------------------------------------
                         slack                              20828.508    

Slack (MET) :             20828.508ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.792ns  (logic 0.896ns (18.697%)  route 3.897ns (81.322%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 31251.492 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 10418.336 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.669 10418.336    Address_Logic/CLK
    SLICE_X24Y46         FDCE                                         r  Address_Logic/Addr_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.524 10418.860 r  Address_Logic/Addr_reg[27]/Q
                         net (fo=2, routed)           0.808 10419.668    Address_Logic/Addr_reg_n_0_[27]
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.124 10419.792 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.709 10420.501    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.124 10420.625 r  Address_Logic/Addr[31]_i_4/O
                         net (fo=32, routed)          2.380 10423.005    Address_Logic/Addr[31]_i_4_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I2_O)        0.124 10423.129 r  Address_Logic/Addr[8]_i_1/O
                         net (fo=1, routed)           0.000 10423.129    Address_Logic/Addr[8]
    SLICE_X24Y41         FDCE                                         r  Address_Logic/Addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.494 31251.492    Address_Logic/CLK
    SLICE_X24Y41         FDCE                                         r  Address_Logic/Addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.149 31251.641    
                         clock uncertainty           -0.092 31251.549    
    SLICE_X24Y41         FDCE (Setup_fdce_C_D)        0.084 31251.633    Address_Logic/Addr_reg[8]
  -------------------------------------------------------------------
                         required time                      31251.635    
                         arrival time                       -10423.128    
  -------------------------------------------------------------------
                         slack                              20828.508    

Slack (MET) :             20828.549ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.757ns  (logic 2.369ns (49.804%)  route 2.389ns (50.230%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 31251.494 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 10418.334 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.667 10418.334    Address_Logic/CLK
    SLICE_X24Y40         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDCE (Prop_fdce_C_Q)         0.524 10418.858 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          1.733 10420.592    Address_Logic/Q[1]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656 10421.248 r  Address_Logic/Addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.248    Address_Logic/Addr_reg[4]_i_2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.362 r  Address_Logic/Addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.362    Address_Logic/Addr_reg[8]_i_2_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.477 r  Address_Logic/Addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.477    Address_Logic/Addr_reg[12]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.591 r  Address_Logic/Addr_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.591    Address_Logic/Addr_reg[16]_i_2_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.705 r  Address_Logic/Addr_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.705    Address_Logic/Addr_reg[20]_i_2_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 10421.819 r  Address_Logic/Addr_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000 10421.819    Address_Logic/Addr_reg[24]_i_2_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 10422.133 r  Address_Logic/Addr_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.656 10422.789    Address_Logic/data0[28]
    SLICE_X24Y46         LUT5 (Prop_lut5_I0_O)        0.306 10423.095 r  Address_Logic/Addr[28]_i_1/O
                         net (fo=1, routed)           0.000 10423.095    Address_Logic/Addr[28]
    SLICE_X24Y46         FDCE                                         r  Address_Logic/Addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.495 31251.494    Address_Logic/CLK
    SLICE_X24Y46         FDCE                                         r  Address_Logic/Addr_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.149 31251.643    
                         clock uncertainty           -0.092 31251.551    
    SLICE_X24Y46         FDCE (Setup_fdce_C_D)        0.086 31251.637    Address_Logic/Addr_reg[28]
  -------------------------------------------------------------------
                         required time                      31251.639    
                         arrival time                       -10423.090    
  -------------------------------------------------------------------
                         slack                              20828.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[13][23]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[14][23]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.267%)  route 0.161ns (55.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.564     0.564    SigBuff/CLK
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[13][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  SigBuff/BUFFER_D_reg[13][23]/Q
                         net (fo=2, routed)           0.161     0.853    SigBuff/BUFFER_D_reg[13]_13[23]
    SLICE_X30Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[14][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.831     0.831    SigBuff/CLK
    SLICE_X30Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[14][23]/C
                         clock pessimism              0.000     0.831    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.006     0.837    SigBuff/BUFFER_D_reg[14][23]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[14][23]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[15][23]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.562%)  route 0.177ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.562     0.562    SigBuff/CLK
    SLICE_X30Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[14][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  SigBuff/BUFFER_D_reg[14][23]/Q
                         net (fo=2, routed)           0.177     0.887    SigBuff/BUFFER_D_reg[14]_14[23]
    SLICE_X31Y47         FDRE                                         r  SigBuff/BUFFER_D_reg[15][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.832     0.832    SigBuff/CLK
    SLICE_X31Y47         FDRE                                         r  SigBuff/BUFFER_D_reg[15][23]/C
                         clock pessimism              0.000     0.832    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.019     0.851    SigBuff/BUFFER_D_reg[15][23]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.017%)  route 0.262ns (64.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.562     0.562    SigBuff/CLK
    SLICE_X27Y42         FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  SigBuff/BUFFER_D_reg[0][20]/Q
                         net (fo=2, routed)           0.262     0.964    SigBuff/BUFFER_D_reg[0]_0[20]
    SLICE_X21Y42         FDRE                                         r  SigBuff/BUFFER_D_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.829     0.829    SigBuff/CLK
    SLICE_X21Y42         FDRE                                         r  SigBuff/BUFFER_D_reg[1][20]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.046     0.870    SigBuff/BUFFER_D_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[8][23]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[9][23]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.564     0.564    SigBuff/CLK
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[8][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SigBuff/BUFFER_D_reg[8][23]/Q
                         net (fo=2, routed)           0.070     0.775    SigBuff/BUFFER_D_reg[8]_8[23]
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[9][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.832     0.832    SigBuff/CLK
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[9][23]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.078     0.642    SigBuff/BUFFER_D_reg[9][23]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.872%)  route 0.331ns (70.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.563     0.563    SigBuff/CLK
    SLICE_X26Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  SigBuff/BUFFER_D_reg[0][7]/Q
                         net (fo=2, routed)           0.331     1.035    SigBuff/BUFFER_D_reg[0]_0[7]
    SLICE_X30Y53         FDRE                                         r  SigBuff/BUFFER_D_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.830     0.830    SigBuff/CLK
    SLICE_X30Y53         FDRE                                         r  SigBuff/BUFFER_D_reg[1][7]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.060     0.890    SigBuff/BUFFER_D_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[8][6]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.351%)  route 0.328ns (66.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.561     0.561    SigBuff/CLK
    SLICE_X24Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  SigBuff/BUFFER_D_reg[7][6]/Q
                         net (fo=2, routed)           0.328     1.052    SigBuff/BUFFER_D_reg[7]_7[6]
    SLICE_X29Y51         FDRE                                         r  SigBuff/BUFFER_D_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.831     0.831    SigBuff/CLK
    SLICE_X29Y51         FDRE                                         r  SigBuff/BUFFER_D_reg[8][6]/C
                         clock pessimism              0.000     0.831    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.076     0.907    SigBuff/BUFFER_D_reg[8][6]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[12][9]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[13][9]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.561     0.561    SigBuff/CLK
    SLICE_X18Y38         FDRE                                         r  SigBuff/BUFFER_D_reg[12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SigBuff/BUFFER_D_reg[12][9]/Q
                         net (fo=2, routed)           0.066     0.768    SigBuff/BUFFER_D_reg[12]_12[9]
    SLICE_X19Y38         FDRE                                         r  SigBuff/BUFFER_D_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.829     0.829    SigBuff/CLK
    SLICE_X19Y38         FDRE                                         r  SigBuff/BUFFER_D_reg[13][9]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.046     0.620    SigBuff/BUFFER_D_reg[13][9]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[12][2]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.353%)  route 0.109ns (43.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.564     0.564    SigBuff/CLK
    SLICE_X31Y47         FDRE                                         r  SigBuff/BUFFER_D_reg[12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SigBuff/BUFFER_D_reg[12][2]/Q
                         net (fo=2, routed)           0.109     0.814    SigBuff/BUFFER_D_reg[12]_12[2]
    SLICE_X28Y47         FDRE                                         r  SigBuff/BUFFER_D_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.832     0.832    SigBuff/CLK
    SLICE_X28Y47         FDRE                                         r  SigBuff/BUFFER_D_reg[13][2]/C
                         clock pessimism             -0.252     0.580    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.075     0.655    SigBuff/BUFFER_D_reg[13][2]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.559     0.559    SigBuff/CLK
    SLICE_X23Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SigBuff/BUFFER_D_reg[4][0]/Q
                         net (fo=2, routed)           0.118     0.817    SigBuff/BUFFER_D_reg[4]_4[0]
    SLICE_X22Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.827     0.827    SigBuff/CLK
    SLICE_X22Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[5][0]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.070     0.642    SigBuff/BUFFER_D_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.804%)  route 0.349ns (71.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.563     0.563    SigBuff/CLK
    SLICE_X26Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  SigBuff/BUFFER_D_reg[0][12]/Q
                         net (fo=2, routed)           0.349     1.052    SigBuff/BUFFER_D_reg[0]_0[12]
    SLICE_X21Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.828     0.828    SigBuff/CLK
    SLICE_X21Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[1][12]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.047     0.870    SigBuff/BUFFER_D_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LRCK
Waveform(ns):       { 0.000 10416.667 }
Period(ns):         20833.334
Sources:            { PCM_TX/inst/Clock_Divider/LRCK_BUFF/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X26Y42  Address_Logic/Addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X24Y42  Address_Logic/Addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X24Y42  Address_Logic/Addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X26Y42  Address_Logic/Addr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X26Y43  Address_Logic/Addr_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X26Y43  Address_Logic/Addr_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X26Y43  Address_Logic/Addr_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X24Y43  Address_Logic/Addr_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X24Y43  Address_Logic/Addr_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X24Y43  Address_Logic/Addr_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10416.666   10416.165  SLICE_X13Y37  SigBuff/BUFFER_D_reg[15][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X26Y42  Address_Logic/Addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X26Y42  Address_Logic/Addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X24Y42  Address_Logic/Addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X24Y42  Address_Logic/Addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X24Y42  Address_Logic/Addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X24Y42  Address_Logic/Addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X26Y42  Address_Logic/Addr_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X26Y42  Address_Logic/Addr_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X26Y43  Address_Logic/Addr_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X26Y42  Address_Logic/Addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X26Y42  Address_Logic/Addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X24Y42  Address_Logic/Addr_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X24Y42  Address_Logic/Addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X24Y42  Address_Logic/Addr_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X24Y42  Address_Logic/Addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X26Y42  Address_Logic/Addr_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X26Y42  Address_Logic/Addr_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X26Y43  Address_Logic/Addr_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.666   10416.165  SLICE_X26Y43  Address_Logic/Addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       75.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.172ns  (required time - arrival time)
  Source:                 SigBuff/DATA_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 0.456ns (7.720%)  route 5.451ns (92.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.676     1.676    SigBuff/DATA_out_reg[0]_0
    SLICE_X15Y38         FDRE                                         r  SigBuff/DATA_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  SigBuff/DATA_out_reg[5]/Q
                         net (fo=16, routed)          5.451     7.583    nolabel_line132/Parallel_RAM/D[5]
    SLICE_X28Y61         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.483    82.863    nolabel_line132/Parallel_RAM/CLK
    SLICE_X28Y61         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][5]/C
                         clock pessimism              0.000    82.863    
                         clock uncertainty           -0.092    82.771    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)       -0.016    82.755    nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][5]
  -------------------------------------------------------------------
                         required time                         82.755    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 75.172    

Slack (MET) :             75.411ns  (required time - arrival time)
  Source:                 SigBuff/DATA_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.456ns (8.106%)  route 5.169ns (91.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 82.862 - 81.380 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.676     1.676    SigBuff/DATA_out_reg[0]_0
    SLICE_X15Y38         FDRE                                         r  SigBuff/DATA_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  SigBuff/DATA_out_reg[5]/Q
                         net (fo=16, routed)          5.169     7.301    nolabel_line132/Parallel_RAM/D[5]
    SLICE_X29Y62         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.482    82.862    nolabel_line132/Parallel_RAM/CLK
    SLICE_X29Y62         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][5]/C
                         clock pessimism              0.000    82.862    
                         clock uncertainty           -0.092    82.770    
    SLICE_X29Y62         FDRE (Setup_fdre_C_D)       -0.058    82.712    nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         82.712    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                 75.411    

Slack (MET) :             75.426ns  (required time - arrival time)
  Source:                 nolabel_line132/Tapper/Read_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.929ns (16.252%)  route 4.787ns (83.748%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 82.866 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.709     1.709    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Read_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     2.165 r  nolabel_line132/Tapper/Read_Addr_reg[0]/Q
                         net (fo=96, routed)          4.787     6.952    SigBuff/Q[0]
    SLICE_X31Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.076 r  SigBuff/DATA_out[7]_i_5/O
                         net (fo=1, routed)           0.000     7.076    SigBuff/DATA_out[7]_i_5_n_0
    SLICE_X31Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     7.321 r  SigBuff/DATA_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     7.321    SigBuff/DATA_out_reg[7]_i_2_n_0
    SLICE_X31Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     7.425 r  SigBuff/DATA_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.425    SigBuff/BUFFER_D[7]
    SLICE_X31Y53         FDRE                                         r  SigBuff/DATA_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.486    82.866    SigBuff/DATA_out_reg[0]_0
    SLICE_X31Y53         FDRE                                         r  SigBuff/DATA_out_reg[7]/C
                         clock pessimism              0.014    82.880    
                         clock uncertainty           -0.092    82.788    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)        0.064    82.852    SigBuff/DATA_out_reg[7]
  -------------------------------------------------------------------
                         required time                         82.852    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 75.426    

Slack (MET) :             75.467ns  (required time - arrival time)
  Source:                 nolabel_line132/Tapper/Read_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 0.929ns (16.376%)  route 4.744ns (83.624%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 82.863 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.709     1.709    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Read_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     2.165 r  nolabel_line132/Tapper/Read_Addr_reg[0]/Q
                         net (fo=96, routed)          4.744     6.909    SigBuff/Q[0]
    SLICE_X25Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.033 r  SigBuff/DATA_out[6]_i_5/O
                         net (fo=1, routed)           0.000     7.033    SigBuff/DATA_out[6]_i_5_n_0
    SLICE_X25Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.278 r  SigBuff/DATA_out_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     7.278    SigBuff/DATA_out_reg[6]_i_2_n_0
    SLICE_X25Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     7.382 r  SigBuff/DATA_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.382    SigBuff/BUFFER_D[6]
    SLICE_X25Y50         FDRE                                         r  SigBuff/DATA_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.483    82.863    SigBuff/DATA_out_reg[0]_0
    SLICE_X25Y50         FDRE                                         r  SigBuff/DATA_out_reg[6]/C
                         clock pessimism              0.014    82.877    
                         clock uncertainty           -0.092    82.785    
    SLICE_X25Y50         FDRE (Setup_fdre_C_D)        0.064    82.849    SigBuff/DATA_out_reg[6]
  -------------------------------------------------------------------
                         required time                         82.849    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 75.467    

Slack (MET) :             75.503ns  (required time - arrival time)
  Source:                 nolabel_line132/Tapper/Read_Addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.925ns (16.248%)  route 4.768ns (83.752%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 82.883 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.709     1.709    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Read_Addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     2.165 r  nolabel_line132/Tapper/Read_Addr_reg[1]/Q
                         net (fo=96, routed)          4.768     6.933    SigBuff/Q[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.057 r  SigBuff/DATA_out[23]_i_5/O
                         net (fo=1, routed)           0.000     7.057    SigBuff/DATA_out[23]_i_5_n_0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I1_O)      0.247     7.304 r  SigBuff/DATA_out_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     7.304    SigBuff/DATA_out_reg[23]_i_2_n_0
    SLICE_X30Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     7.402 r  SigBuff/DATA_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     7.402    SigBuff/BUFFER_D[23]
    SLICE_X30Y48         FDRE                                         r  SigBuff/DATA_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.503    82.883    SigBuff/DATA_out_reg[0]_0
    SLICE_X30Y48         FDRE                                         r  SigBuff/DATA_out_reg[23]/C
                         clock pessimism              0.000    82.883    
                         clock uncertainty           -0.092    82.792    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.113    82.905    SigBuff/DATA_out_reg[23]
  -------------------------------------------------------------------
                         required time                         82.905    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                 75.503    

Slack (MET) :             75.574ns  (required time - arrival time)
  Source:                 nolabel_line132/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][1]/CE
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 0.744ns (14.327%)  route 4.449ns (85.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 82.862 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.709     1.709    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.419     2.128 r  nolabel_line132/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          0.747     2.875    nolabel_line132/Tapper/Write_En
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.325     3.200 r  nolabel_line132/Tapper/DATA_Buff[5][23]_i_1/O
                         net (fo=24, routed)          3.702     6.902    nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][23]_1[0]
    SLICE_X11Y78         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.482    82.862    nolabel_line132/Parallel_RAM/CLK
    SLICE_X11Y78         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][1]/C
                         clock pessimism              0.114    82.976    
                         clock uncertainty           -0.092    82.884    
    SLICE_X11Y78         FDRE (Setup_fdre_C_CE)      -0.408    82.476    nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][1]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 75.574    

Slack (MET) :             75.574ns  (required time - arrival time)
  Source:                 nolabel_line132/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][22]/CE
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 0.744ns (14.327%)  route 4.449ns (85.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 82.862 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.709     1.709    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.419     2.128 r  nolabel_line132/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          0.747     2.875    nolabel_line132/Tapper/Write_En
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.325     3.200 r  nolabel_line132/Tapper/DATA_Buff[5][23]_i_1/O
                         net (fo=24, routed)          3.702     6.902    nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][23]_1[0]
    SLICE_X11Y78         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.482    82.862    nolabel_line132/Parallel_RAM/CLK
    SLICE_X11Y78         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][22]/C
                         clock pessimism              0.114    82.976    
                         clock uncertainty           -0.092    82.884    
    SLICE_X11Y78         FDRE (Setup_fdre_C_CE)      -0.408    82.476    nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][22]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 75.574    

Slack (MET) :             75.574ns  (required time - arrival time)
  Source:                 nolabel_line132/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][23]/CE
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 0.744ns (14.327%)  route 4.449ns (85.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 82.862 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.709     1.709    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.419     2.128 r  nolabel_line132/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          0.747     2.875    nolabel_line132/Tapper/Write_En
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.325     3.200 r  nolabel_line132/Tapper/DATA_Buff[5][23]_i_1/O
                         net (fo=24, routed)          3.702     6.902    nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][23]_1[0]
    SLICE_X11Y78         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.482    82.862    nolabel_line132/Parallel_RAM/CLK
    SLICE_X11Y78         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][23]/C
                         clock pessimism              0.114    82.976    
                         clock uncertainty           -0.092    82.884    
    SLICE_X11Y78         FDRE (Setup_fdre_C_CE)      -0.408    82.476    nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][23]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 75.574    

Slack (MET) :             75.574ns  (required time - arrival time)
  Source:                 nolabel_line132/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][2]/CE
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 0.744ns (14.327%)  route 4.449ns (85.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 82.862 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.709     1.709    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.419     2.128 r  nolabel_line132/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          0.747     2.875    nolabel_line132/Tapper/Write_En
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.325     3.200 r  nolabel_line132/Tapper/DATA_Buff[5][23]_i_1/O
                         net (fo=24, routed)          3.702     6.902    nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][23]_1[0]
    SLICE_X11Y78         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.482    82.862    nolabel_line132/Parallel_RAM/CLK
    SLICE_X11Y78         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][2]/C
                         clock pessimism              0.114    82.976    
                         clock uncertainty           -0.092    82.884    
    SLICE_X11Y78         FDRE (Setup_fdre_C_CE)      -0.408    82.476    nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][2]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 75.574    

Slack (MET) :             75.624ns  (required time - arrival time)
  Source:                 nolabel_line132/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][21]/CE
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.743ns (14.663%)  route 4.324ns (85.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 82.855 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.709     1.709    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.419     2.128 r  nolabel_line132/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.291     3.419    nolabel_line132/Tapper/Write_En
    SLICE_X5Y59          LUT5 (Prop_lut5_I0_O)        0.324     3.743 r  nolabel_line132/Tapper/DATA_Buff[3][23]_i_1/O
                         net (fo=25, routed)          3.033     6.776    nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][23]_1[0]
    SLICE_X32Y71         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.475    82.855    nolabel_line132/Parallel_RAM/CLK
    SLICE_X32Y71         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][21]/C
                         clock pessimism              0.014    82.869    
                         clock uncertainty           -0.092    82.777    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.377    82.400    nolabel_line132/Parallel_RAM/DATA_Buff_reg[3][21]
  -------------------------------------------------------------------
                         required time                         82.400    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                 75.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.027%)  route 0.286ns (66.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.557     0.557    SigBuff/DATA_out_reg[0]_0
    SLICE_X25Y50         FDRE                                         r  SigBuff/DATA_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  SigBuff/DATA_out_reg[6]/Q
                         net (fo=16, routed)          0.286     0.984    nolabel_line132/Parallel_RAM/D[6]
    SLICE_X20Y56         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.827     0.827    nolabel_line132/Parallel_RAM/CLK
    SLICE_X20Y56         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][6]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X20Y56         FDRE (Hold_fdre_C_D)         0.063     0.885    nolabel_line132/Parallel_RAM/DATA_Buff_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][11]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.007%)  route 0.314ns (68.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.564     0.564    SigBuff/DATA_out_reg[0]_0
    SLICE_X17Y41         FDRE                                         r  SigBuff/DATA_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SigBuff/DATA_out_reg[11]/Q
                         net (fo=16, routed)          0.314     1.018    nolabel_line132/Parallel_RAM/D[11]
    SLICE_X18Y51         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.829     0.829    nolabel_line132/Parallel_RAM/CLK
    SLICE_X18Y51         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][11]/C
                         clock pessimism              0.000     0.829    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.047     0.876    nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][11]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][21]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.894%)  route 0.364ns (72.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.565     0.565    SigBuff/DATA_out_reg[0]_0
    SLICE_X27Y45         FDRE                                         r  SigBuff/DATA_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/DATA_out_reg[21]/Q
                         net (fo=16, routed)          0.364     1.070    nolabel_line132/Parallel_RAM/D[21]
    SLICE_X26Y56         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.828     0.828    nolabel_line132/Parallel_RAM/CLK
    SLICE_X26Y56         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][21]/C
                         clock pessimism              0.000     0.828    
    SLICE_X26Y56         FDRE (Hold_fdre_C_D)         0.070     0.898    nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][21]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.036%)  route 0.362ns (71.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.560     0.560    SigBuff/DATA_out_reg[0]_0
    SLICE_X21Y38         FDRE                                         r  SigBuff/DATA_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SigBuff/DATA_out_reg[12]/Q
                         net (fo=16, routed)          0.362     1.063    nolabel_line132/Parallel_RAM/D[12]
    SLICE_X25Y44         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.830     0.830    nolabel_line132/Parallel_RAM/CLK
    SLICE_X25Y44         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][12]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.063     0.888    nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][9]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.532%)  route 0.371ns (72.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.563     0.563    SigBuff/DATA_out_reg[0]_0
    SLICE_X19Y39         FDRE                                         r  SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          0.371     1.075    nolabel_line132/Parallel_RAM/D[9]
    SLICE_X18Y51         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.829     0.829    nolabel_line132/Parallel_RAM/CLK
    SLICE_X18Y51         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][9]/C
                         clock pessimism              0.000     0.829    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.071     0.900    nolabel_line132/Parallel_RAM/DATA_Buff_reg[8][9]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line132/Tapper/State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Tapper/Read_Addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.341%)  route 0.072ns (25.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.579     0.579    nolabel_line132/Tapper/CLK
    SLICE_X0Y55          FDRE                                         r  nolabel_line132/Tapper/State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.164     0.743 r  nolabel_line132/Tapper/State_reg[0]/Q
                         net (fo=7, routed)           0.072     0.815    nolabel_line132/Tapper/State[0]
    SLICE_X1Y55          LUT2 (Prop_lut2_I0_O)        0.045     0.860 r  nolabel_line132/Tapper/Read_Addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.860    nolabel_line132/Tapper/Read_Addr[0]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Read_Addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.848     0.848    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/Read_Addr_reg[0]/C
                         clock pessimism             -0.256     0.592    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.092     0.684    nolabel_line132/Tapper/Read_Addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.185%)  route 0.359ns (71.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.564     0.564    SigBuff/DATA_out_reg[0]_0
    SLICE_X14Y41         FDRE                                         r  SigBuff/DATA_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SigBuff/DATA_out_reg[17]/Q
                         net (fo=16, routed)          0.359     1.064    nolabel_line132/Parallel_RAM/D[17]
    SLICE_X19Y54         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.828     0.828    nolabel_line132/Parallel_RAM/CLK
    SLICE_X19Y54         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][17]/C
                         clock pessimism              0.000     0.828    
    SLICE_X19Y54         FDRE (Hold_fdre_C_D)         0.047     0.875    nolabel_line132/Parallel_RAM/DATA_Buff_reg[4][17]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line132/Tapper/State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Tapper/Write_Channel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.647%)  route 0.132ns (48.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.579     0.579    nolabel_line132/Tapper/CLK
    SLICE_X1Y55          FDRE                                         r  nolabel_line132/Tapper/State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  nolabel_line132/Tapper/State_reg[1]/Q
                         net (fo=7, routed)           0.132     0.852    nolabel_line132/Tapper/State[1]
    SLICE_X1Y56          FDRE                                         r  nolabel_line132/Tapper/Write_Channel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.848     0.848    nolabel_line132/Tapper/CLK
    SLICE_X1Y56          FDRE                                         r  nolabel_line132/Tapper/Write_Channel_reg[1]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.066     0.661    nolabel_line132/Tapper/Write_Channel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][22]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.931%)  route 0.383ns (73.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.567     0.567    SigBuff/DATA_out_reg[0]_0
    SLICE_X9Y41          FDRE                                         r  SigBuff/DATA_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  SigBuff/DATA_out_reg[22]/Q
                         net (fo=17, routed)          0.383     1.090    nolabel_line132/Parallel_RAM/D[22]
    SLICE_X10Y52         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.832     0.832    nolabel_line132/Parallel_RAM/CLK
    SLICE_X10Y52         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][22]/C
                         clock pessimism              0.000     0.832    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.063     0.895    nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][22]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.439%)  route 0.392ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.557     0.557    SigBuff/DATA_out_reg[0]_0
    SLICE_X25Y50         FDRE                                         r  SigBuff/DATA_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  SigBuff/DATA_out_reg[6]/Q
                         net (fo=16, routed)          0.392     1.090    nolabel_line132/Parallel_RAM/D[6]
    SLICE_X16Y44         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.833     0.833    nolabel_line132/Parallel_RAM/CLK
    SLICE_X16Y44         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][6]/C
                         clock pessimism              0.000     0.833    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.059     0.892    nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCK
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Clock_Wizard/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y18  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y18  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y19  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y19  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y16  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y16  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y17  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y17  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X17Y63  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X27Y41  SigBuff/BUFFER_D[0][0]_i_1_psbram/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X20Y48  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X20Y48  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X20Y48  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X20Y48  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y47  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SCK
  To Clock:  SCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.456ns (34.596%)  route 0.862ns (65.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.441ns = ( 37.249 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.448ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -3.448    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.992 r  Clock_Wizard/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.862    -2.130    Clock_Wizard/inst/seq_reg1[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.594    37.249    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/I0
                         clock pessimism             -0.686    36.563    
                         clock uncertainty           -0.094    36.469    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    36.295    Clock_Wizard/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         36.295    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             39.156ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.694%)  route 0.755ns (64.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.448ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -3.448    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.419    -3.029 r  Clock_Wizard/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.755    -2.274    Clock_Wizard/inst/seq_reg1[4]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.440    37.241    
                         clock uncertainty           -0.094    37.148    
    SLICE_X19Y50         FDCE (Setup_fdce_C_D)       -0.266    36.882    Clock_Wizard/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         36.882    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                 39.156    

Slack (MET) :             39.333ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.009%)  route 0.578ns (57.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.448ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -3.448    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.419    -3.029 r  Clock_Wizard/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.578    -2.451    Clock_Wizard/inst/seq_reg1[2]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.440    37.241    
                         clock uncertainty           -0.094    37.148    
    SLICE_X19Y50         FDCE (Setup_fdce_C_D)       -0.265    36.883    Clock_Wizard/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                 39.333    

Slack (MET) :             39.558ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.448ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -3.448    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.992 r  Clock_Wizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.520    -2.472    Clock_Wizard/inst/seq_reg1[1]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.440    37.241    
                         clock uncertainty           -0.094    37.148    
    SLICE_X19Y50         FDCE (Setup_fdce_C_D)       -0.062    37.086    Clock_Wizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                 39.558    

Slack (MET) :             39.578ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.448ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -3.448    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.992 r  Clock_Wizard/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.519    -2.473    Clock_Wizard/inst/seq_reg1[3]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.440    37.241    
                         clock uncertainty           -0.094    37.148    
    SLICE_X19Y50         FDCE (Setup_fdce_C_D)       -0.043    37.105    Clock_Wizard/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                 39.578    

Slack (MET) :             39.581ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.448ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -3.448    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.992 r  Clock_Wizard/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.519    -2.473    Clock_Wizard/inst/seq_reg1[5]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.440    37.241    
                         clock uncertainty           -0.094    37.148    
    SLICE_X19Y50         FDCE (Setup_fdce_C_D)       -0.040    37.108    Clock_Wizard/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         37.108    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                 39.581    

Slack (MET) :             39.749ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.691%)  route 0.157ns (27.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.448ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -3.448    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.419    -3.029 r  Clock_Wizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.157    -2.872    Clock_Wizard/inst/seq_reg1[0]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.440    37.241    
                         clock uncertainty           -0.094    37.148    
    SLICE_X19Y50         FDCE (Setup_fdce_C_D)       -0.270    36.878    Clock_Wizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         36.878    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                 39.749    

Slack (MET) :             39.753ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 37.682 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.448ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -3.448    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.419    -3.029 r  Clock_Wizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.872    Clock_Wizard/inst/seq_reg1[6]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.781    37.682    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.440    37.241    
                         clock uncertainty           -0.094    37.148    
    SLICE_X19Y50         FDCE (Setup_fdce_C_D)       -0.267    36.881    Clock_Wizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                 39.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -0.860    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.732 r  Clock_Wizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.677    Clock_Wizard/inst/seq_reg1[6]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.499    -0.651    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.209    -0.860    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)        -0.006    -0.866    Clock_Wizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -0.860    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.732 r  Clock_Wizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.677    Clock_Wizard/inst/seq_reg1[0]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.499    -0.651    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.209    -0.860    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)        -0.008    -0.868    Clock_Wizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -0.860    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  Clock_Wizard/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.549    Clock_Wizard/inst/seq_reg1[5]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.499    -0.651    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.209    -0.860    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)         0.078    -0.782    Clock_Wizard/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -0.860    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  Clock_Wizard/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.170    -0.549    Clock_Wizard/inst/seq_reg1[3]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.499    -0.651    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.209    -0.860    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)         0.076    -0.784    Clock_Wizard/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -0.860    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  Clock_Wizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.170    -0.549    Clock_Wizard/inst/seq_reg1[1]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.499    -0.651    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.209    -0.860    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)         0.071    -0.789    Clock_Wizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.214%)  route 0.198ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -0.860    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.732 r  Clock_Wizard/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.533    Clock_Wizard/inst/seq_reg1[2]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.499    -0.651    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.209    -0.860    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)        -0.006    -0.866    Clock_Wizard/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.487%)  route 0.292ns (69.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -0.860    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.732 r  Clock_Wizard/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.292    -0.440    Clock_Wizard/inst/seq_reg1[4]
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.499    -0.651    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.209    -0.860    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)        -0.006    -0.866    Clock_Wizard/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.431%)  route 0.338ns (70.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.071ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -0.860    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X19Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  Clock_Wizard/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.338    -0.381    Clock_Wizard/inst/seq_reg1[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.071    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/I0
                         clock pessimism              0.084    -0.987    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.828    Clock_Wizard/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { Clock_Wizard/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         40.690      38.534     BUFGCTRL_X0Y16  Clock_Wizard/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         40.690      38.534     BUFHCE_X0Y12    Clock_Wizard/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X19Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  BCK

Setup :          744  Failing Endpoints,  Worst Slack       -4.924ns,  Total Violation    -3383.250ns
Hold  :            0  Failing Endpoints,  Worst Slack       81.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.924ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.623ns  (logic 1.589ns (34.369%)  route 3.034ns (65.631%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 164.250 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.396   166.267    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y59         LUT3 (Prop_lut3_I1_O)        0.124   166.391 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.535   166.926    PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_0
    SLICE_X31Y59         LDCE (SetClr_ldce_CLR_Q)     0.885   167.811 f  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC/Q
                         net (fo=1, routed)           0.546   168.356    PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC_n_0
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.124   168.480 r  PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1/O
                         net (fo=2, routed)           0.558   169.038    PCM_TX/inst/FIFO_A/p_2_in[12]
    SLICE_X33Y57         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.489   164.250    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y57         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.250    
                         clock uncertainty           -0.092   164.158    
    SLICE_X33Y57         FDCE (Setup_fdce_C_D)       -0.044   164.114    PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C
  -------------------------------------------------------------------
                         required time                        164.114    
                         arrival time                        -169.038    
  -------------------------------------------------------------------
                         slack                                 -4.924    

Slack (VIOLATED) :        -4.923ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.605ns  (logic 1.589ns (34.504%)  route 3.016ns (65.496%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 164.253 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.484   166.355    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.124   166.479 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.514   166.993    PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C_0
    SLICE_X17Y46         LDCE (SetClr_ldce_CLR_Q)     0.885   167.878 f  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_LDC/Q
                         net (fo=1, routed)           0.481   168.358    PCM_TX/inst/FIFO_A/Data_Out_reg[14]_LDC_n_0
    SLICE_X17Y48         LUT3 (Prop_lut3_I1_O)        0.124   168.482 r  PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1/O
                         net (fo=2, routed)           0.538   169.020    PCM_TX/inst/FIFO_A/p_2_in[15]
    SLICE_X14Y52         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.492   164.253    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X14Y52         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.253    
                         clock uncertainty           -0.092   164.161    
    SLICE_X14Y52         FDCE (Setup_fdce_C_D)       -0.064   164.097    PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C
  -------------------------------------------------------------------
                         required time                        164.097    
                         arrival time                        -169.020    
  -------------------------------------------------------------------
                         slack                                 -4.923    

Slack (VIOLATED) :        -4.893ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.627ns  (logic 1.602ns (34.621%)  route 3.025ns (65.379%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 164.285 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.167   166.038    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X10Y65         LUT3 (Prop_lut3_I1_O)        0.124   166.162 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2__3/O
                         net (fo=2, routed)           0.424   166.586    PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C_0
    SLICE_X8Y69          LDCE (SetClr_ldce_CLR_Q)     0.898   167.484 f  PCM_TX/inst/FIFO_E/Data_Out_reg[25]_LDC/Q
                         net (fo=1, routed)           0.440   167.924    PCM_TX/inst/FIFO_E/Data_Out_reg[25]_LDC_n_0
    SLICE_X10Y69         LUT3 (Prop_lut3_I1_O)        0.124   168.048 r  PCM_TX/inst/FIFO_E/Data_Out[26]_C_i_1__3/O
                         net (fo=2, routed)           0.994   169.042    PCM_TX/inst/FIFO_E/p_2_in[26]
    SLICE_X5Y75          FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.524   164.285    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X5Y75          FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.285    
                         clock uncertainty           -0.092   164.193    
    SLICE_X5Y75          FDCE (Setup_fdce_C_D)       -0.044   164.149    PCM_TX/inst/FIFO_E/Data_Out_reg[26]_C
  -------------------------------------------------------------------
                         required time                        164.149    
                         arrival time                        -169.042    
  -------------------------------------------------------------------
                         slack                                 -4.893    

Slack (VIOLATED) :        -4.890ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.592ns  (logic 1.589ns (34.605%)  route 3.003ns (65.395%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 164.246 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.396   166.267    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y59         LUT3 (Prop_lut3_I1_O)        0.124   166.391 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.535   166.926    PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C_0
    SLICE_X31Y59         LDCE (SetClr_ldce_CLR_Q)     0.885   167.811 f  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC/Q
                         net (fo=1, routed)           0.546   168.356    PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC_n_0
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.124   168.480 r  PCM_TX/inst/FIFO_A/Data_Out[12]_C_i_1/O
                         net (fo=2, routed)           0.527   169.007    PCM_TX/inst/FIFO_A/p_2_in[12]
    SLICE_X35Y63         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.485   164.246    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X35Y63         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.246    
                         clock uncertainty           -0.092   164.154    
    SLICE_X35Y63         FDPE (Setup_fdpe_C_D)       -0.037   164.117    PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P
  -------------------------------------------------------------------
                         required time                        164.117    
                         arrival time                        -169.007    
  -------------------------------------------------------------------
                         slack                                 -4.890    

Slack (VIOLATED) :        -4.886ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.656ns  (logic 1.589ns (34.127%)  route 3.067ns (65.873%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 164.302 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.127   165.998    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.124   166.122 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__5/O
                         net (fo=2, routed)           0.864   166.986    PCM_TX/inst/FIFO_G/Data_Out_reg[50]_C_0
    SLICE_X5Y60          LDCE (SetClr_ldce_CLR_Q)     0.885   167.871 f  PCM_TX/inst/FIFO_G/Data_Out_reg[50]_LDC/Q
                         net (fo=1, routed)           0.537   168.408    PCM_TX/inst/FIFO_G/Data_Out_reg[50]_LDC_n_0
    SLICE_X3Y62          LUT3 (Prop_lut3_I1_O)        0.124   168.532 r  PCM_TX/inst/FIFO_G/Data_Out[51]_C_i_1__5/O
                         net (fo=2, routed)           0.539   169.071    PCM_TX/inst/FIFO_G/p_2_in[51]
    SLICE_X4Y56          FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.541   164.302    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X4Y56          FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.302    
                         clock uncertainty           -0.092   164.210    
    SLICE_X4Y56          FDPE (Setup_fdpe_C_D)       -0.025   164.185    PCM_TX/inst/FIFO_G/Data_Out_reg[51]_P
  -------------------------------------------------------------------
                         required time                        164.185    
                         arrival time                        -169.071    
  -------------------------------------------------------------------
                         slack                                 -4.886    

Slack (VIOLATED) :        -4.881ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[51]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.581ns  (logic 1.602ns (34.972%)  route 2.979ns (65.028%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 164.251 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.261   166.132    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X23Y58         LUT3 (Prop_lut3_I1_O)        0.124   166.256 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__2/O
                         net (fo=2, routed)           0.340   166.596    PCM_TX/inst/FIFO_D/Data_Out_reg[50]_C_0
    SLICE_X24Y58         LDCE (SetClr_ldce_CLR_Q)     0.898   167.494 f  PCM_TX/inst/FIFO_D/Data_Out_reg[50]_LDC/Q
                         net (fo=1, routed)           0.696   168.190    PCM_TX/inst/FIFO_D/Data_Out_reg[50]_LDC_n_0
    SLICE_X27Y55         LUT3 (Prop_lut3_I1_O)        0.124   168.314 r  PCM_TX/inst/FIFO_D/Data_Out[51]_C_i_1__2/O
                         net (fo=2, routed)           0.682   168.996    PCM_TX/inst/FIFO_D/p_2_in[51]
    SLICE_X26Y51         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[51]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.490   164.251    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X26Y51         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[51]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.251    
                         clock uncertainty           -0.092   164.159    
    SLICE_X26Y51         FDCE (Setup_fdce_C_D)       -0.044   164.115    PCM_TX/inst/FIFO_D/Data_Out_reg[51]_C
  -------------------------------------------------------------------
                         required time                        164.115    
                         arrival time                        -168.996    
  -------------------------------------------------------------------
                         slack                                 -4.881    

Slack (VIOLATED) :        -4.880ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.620ns  (logic 1.589ns (34.396%)  route 3.031ns (65.604%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 164.254 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.387   166.258    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X17Y49         LUT3 (Prop_lut3_I1_O)        0.124   166.382 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2__0/O
                         net (fo=2, routed)           0.728   167.110    PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C_0
    SLICE_X25Y43         LDCE (SetClr_ldce_CLR_Q)     0.885   167.995 f  PCM_TX/inst/FIFO_B/Data_Out_reg[46]_LDC/Q
                         net (fo=2, routed)           0.437   168.431    PCM_TX/inst/FIFO_B/Data_Out_reg[46]_LDC_n_0
    SLICE_X22Y42         LUT3 (Prop_lut3_I1_O)        0.124   168.555 r  PCM_TX/inst/FIFO_B/Data_Out[47]_C_i_1__0_replica/O
                         net (fo=1, routed)           0.479   169.035    PCM_TX/inst/FIFO_B/p_2_in[47]_repN
    SLICE_X24Y39         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.493   164.254    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X24Y39         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.254    
                         clock uncertainty           -0.092   164.163    
    SLICE_X24Y39         FDPE (Setup_fdpe_C_D)       -0.008   164.155    PCM_TX/inst/FIFO_B/Data_Out_reg[47]_P
  -------------------------------------------------------------------
                         required time                        164.155    
                         arrival time                        -169.035    
  -------------------------------------------------------------------
                         slack                                 -4.880    

Slack (VIOLATED) :        -4.877ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[43]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.597ns  (logic 1.589ns (34.565%)  route 3.008ns (65.435%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 164.267 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.556   166.427    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X12Y49         LUT3 (Prop_lut3_I1_O)        0.124   166.551 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2__1/O
                         net (fo=2, routed)           0.563   167.114    PCM_TX/inst/FIFO_C/Data_Out_reg[42]_C_0
    SLICE_X11Y42         LDCE (SetClr_ldce_CLR_Q)     0.885   167.999 f  PCM_TX/inst/FIFO_C/Data_Out_reg[42]_LDC/Q
                         net (fo=1, routed)           0.546   168.546    PCM_TX/inst/FIFO_C/Data_Out_reg[42]_LDC_n_0
    SLICE_X13Y42         LUT3 (Prop_lut3_I1_O)        0.124   168.670 r  PCM_TX/inst/FIFO_C/Data_Out[43]_C_i_1__1/O
                         net (fo=2, routed)           0.342   169.012    PCM_TX/inst/FIFO_C/p_2_in[43]
    SLICE_X13Y41         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[43]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.506   164.267    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X13Y41         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[43]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.267    
                         clock uncertainty           -0.092   164.176    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)       -0.040   164.136    PCM_TX/inst/FIFO_C/Data_Out_reg[43]_C
  -------------------------------------------------------------------
                         required time                        164.136    
                         arrival time                        -169.012    
  -------------------------------------------------------------------
                         slack                                 -4.877    

Slack (VIOLATED) :        -4.875ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[56]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.582ns  (logic 1.602ns (34.961%)  route 2.980ns (65.039%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 164.251 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.641   166.512    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y54         LUT3 (Prop_lut3_I1_O)        0.124   166.636 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2__3/O
                         net (fo=2, routed)           0.399   167.035    PCM_TX/inst/FIFO_E/Data_Out_reg[55]_C_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.898   167.933 f  PCM_TX/inst/FIFO_E/Data_Out_reg[55]_LDC/Q
                         net (fo=1, routed)           0.307   168.240    PCM_TX/inst/FIFO_E/Data_Out_reg[55]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.124   168.364 r  PCM_TX/inst/FIFO_E/Data_Out[56]_C_i_1__3/O
                         net (fo=2, routed)           0.633   168.997    PCM_TX/inst/FIFO_E/p_2_in[56]
    SLICE_X33Y53         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[56]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.490   164.251    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X33Y53         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[56]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.251    
                         clock uncertainty           -0.092   164.159    
    SLICE_X33Y53         FDCE (Setup_fdce_C_D)       -0.037   164.122    PCM_TX/inst/FIFO_E/Data_Out_reg[56]_C
  -------------------------------------------------------------------
                         required time                        164.122    
                         arrival time                        -168.997    
  -------------------------------------------------------------------
                         slack                                 -4.875    

Slack (VIOLATED) :        -4.874ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[50]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.604ns  (logic 1.589ns (34.511%)  route 3.015ns (65.489%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 164.301 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.218   166.089    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X9Y59          LUT3 (Prop_lut3_I1_O)        0.124   166.213 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2__5/O
                         net (fo=2, routed)           0.719   166.932    PCM_TX/inst/FIFO_G/Data_Out_reg[49]_C_0
    SLICE_X5Y59          LDCE (SetClr_ldce_CLR_Q)     0.885   167.817 f  PCM_TX/inst/FIFO_G/Data_Out_reg[49]_LDC/Q
                         net (fo=1, routed)           0.460   168.278    PCM_TX/inst/FIFO_G/Data_Out_reg[49]_LDC_n_0
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.124   168.402 r  PCM_TX/inst/FIFO_G/Data_Out[50]_C_i_1__5/O
                         net (fo=2, routed)           0.618   169.019    PCM_TX/inst/FIFO_G/p_2_in[50]
    SLICE_X5Y57          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[50]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.540   164.301    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X5Y57          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[50]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.301    
                         clock uncertainty           -0.092   164.209    
    SLICE_X5Y57          FDCE (Setup_fdce_C_D)       -0.064   164.145    PCM_TX/inst/FIFO_G/Data_Out_reg[50]_C
  -------------------------------------------------------------------
                         required time                        164.145    
                         arrival time                        -169.019    
  -------------------------------------------------------------------
                         slack                                 -4.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.589ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][4]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[13]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.932ns  (logic 0.458ns (49.150%)  route 0.474ns (50.850%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.556 80648.125    nolabel_line132/Parallel_RAM/CLK
    SLICE_X22Y53         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][4]/Q
                         net (fo=2, routed)           0.158 80648.422    PCM_TX/inst/Clock_Divider/Tx_E_R[4]
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.045 80648.469 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__3/O
                         net (fo=2, routed)           0.157 80648.625    PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C_0
    SLICE_X21Y45         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.852 f  PCM_TX/inst/FIFO_E/Data_Out_reg[12]_LDC/Q
                         net (fo=1, routed)           0.159 80649.008    PCM_TX/inst/FIFO_E/Data_Out_reg[12]_LDC_n_0
    SLICE_X18Y45         LUT3 (Prop_lut3_I1_O)        0.045 80649.055 r  PCM_TX/inst/FIFO_E/Data_Out[13]_C_i_1__3/O
                         net (fo=2, routed)           0.000 80649.055    PCM_TX/inst/FIFO_E/p_2_in[13]
    SLICE_X18Y45         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[13]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.831 80567.281    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X18Y45         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[13]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X18Y45         FDPE (Hold_fdpe_C_D)         0.098 80567.477    PCM_TX/inst/FIFO_E/Data_Out_reg[13]_P
  -------------------------------------------------------------------
                         required time                      -80567.469    
                         arrival time                       80649.055    
  -------------------------------------------------------------------
                         slack                                 81.589    

Slack (MET) :             81.629ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[53]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.962ns  (logic 0.458ns (47.610%)  route 0.504ns (52.390%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.562 80648.133    nolabel_line132/Parallel_RAM/CLK
    SLICE_X25Y44         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][12]/Q
                         net (fo=2, routed)           0.169 80648.445    PCM_TX/inst/Clock_Divider/Tx_B_L[12]
    SLICE_X21Y44         LUT3 (Prop_lut3_I2_O)        0.045 80648.492 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2__0/O
                         net (fo=2, routed)           0.128 80648.617    PCM_TX/inst/FIFO_B/Data_Out_reg[52]_C_0
    SLICE_X21Y43         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.844 f  PCM_TX/inst/FIFO_B/Data_Out_reg[52]_LDC/Q
                         net (fo=2, routed)           0.206 80649.047    PCM_TX/inst/FIFO_B/Data_Out_reg[52]_LDC_n_0
    SLICE_X22Y41         LUT3 (Prop_lut3_I1_O)        0.045 80649.094 r  PCM_TX/inst/FIFO_B/Data_Out[53]_C_i_1__0/O
                         net (fo=1, routed)           0.000 80649.094    PCM_TX/inst/FIFO_B/p_2_in[53]
    SLICE_X22Y41         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[53]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.827 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X22Y41         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[53]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X22Y41         FDCE (Hold_fdce_C_D)         0.098 80567.477    PCM_TX/inst/FIFO_B/Data_Out_reg[53]_C
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80649.094    
  -------------------------------------------------------------------
                         slack                                 81.629    

Slack (MET) :             81.649ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[57]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.947ns  (logic 0.458ns (48.362%)  route 0.489ns (51.638%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.558 80648.125    nolabel_line132/Parallel_RAM/CLK
    SLICE_X27Y59         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][16]/Q
                         net (fo=2, routed)           0.145 80648.414    PCM_TX/inst/Clock_Divider/Tx_B_L[16]
    SLICE_X27Y58         LUT3 (Prop_lut3_I2_O)        0.045 80648.461 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2__0/O
                         net (fo=2, routed)           0.132 80648.594    PCM_TX/inst/FIFO_B/Data_Out_reg[56]_C_0
    SLICE_X26Y59         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.820 f  PCM_TX/inst/FIFO_B/Data_Out_reg[56]_LDC/Q
                         net (fo=1, routed)           0.144 80648.961    PCM_TX/inst/FIFO_B/Data_Out_reg[56]_LDC_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.045 80649.008 r  PCM_TX/inst/FIFO_B/Data_Out[57]_C_i_1__0/O
                         net (fo=2, routed)           0.068 80649.078    PCM_TX/inst/FIFO_B/p_2_in[57]
    SLICE_X28Y58         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[57]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.829 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X28Y58         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[57]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X28Y58         FDPE (Hold_fdpe_C_D)         0.057 80567.430    PCM_TX/inst/FIFO_B/Data_Out_reg[57]_P
  -------------------------------------------------------------------
                         required time                      -80567.430    
                         arrival time                       80649.078    
  -------------------------------------------------------------------
                         slack                                 81.649    

Slack (MET) :             81.652ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.985ns  (logic 0.458ns (46.496%)  route 0.527ns (53.504%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 80567.289 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.569ns = ( 80648.141 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.569 80648.141    nolabel_line132/Parallel_RAM/CLK
    SLICE_X11Y47         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141 80648.281 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][13]/Q
                         net (fo=2, routed)           0.184 80648.469    PCM_TX/inst/Clock_Divider/Tx_A_L[13]
    SLICE_X11Y51         LUT3 (Prop_lut3_I2_O)        0.045 80648.516 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2/O
                         net (fo=2, routed)           0.205 80648.719    PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C_0
    SLICE_X13Y51         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.945 f  PCM_TX/inst/FIFO_A/Data_Out_reg[53]_LDC/Q
                         net (fo=1, routed)           0.138 80649.086    PCM_TX/inst/FIFO_A/Data_Out_reg[53]_LDC_n_0
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.045 80649.133 r  PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1/O
                         net (fo=2, routed)           0.000 80649.133    PCM_TX/inst/FIFO_A/p_2_in[54]
    SLICE_X13Y52         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.834 80567.289    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X13Y52         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.289    
                         clock uncertainty            0.092 80567.383    
    SLICE_X13Y52         FDPE (Hold_fdpe_C_D)         0.098 80567.484    PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P
  -------------------------------------------------------------------
                         required time                      -80567.469    
                         arrival time                       80649.133    
  -------------------------------------------------------------------
                         slack                                 81.652    

Slack (MET) :             81.653ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][15]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[24]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.029ns  (logic 0.458ns (44.505%)  route 0.571ns (55.495%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 80648.117 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.546 80648.117    nolabel_line132/Parallel_RAM/CLK
    SLICE_X26Y75         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141 80648.258 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][15]/Q
                         net (fo=2, routed)           0.214 80648.469    PCM_TX/inst/Clock_Divider/Tx_E_R[15]
    SLICE_X29Y75         LUT3 (Prop_lut3_I2_O)        0.045 80648.516 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__3/O
                         net (fo=2, routed)           0.119 80648.633    PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C_0
    SLICE_X30Y75         LDCE (SetClr_ldce_CLR_Q)     0.229 80648.859 f  PCM_TX/inst/FIFO_E/Data_Out_reg[23]_LDC/Q
                         net (fo=2, routed)           0.238 80649.094    PCM_TX/inst/FIFO_E/Data_Out_reg[23]_LDC_n_0
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.043 80649.141 r  PCM_TX/inst/FIFO_E/Data_Out[24]_C_i_1__3/O
                         net (fo=1, routed)           0.000 80649.141    PCM_TX/inst/FIFO_E/p_2_in[24]
    SLICE_X30Y77         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[24]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.817 80567.273    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X30Y77         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[24]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X30Y77         FDPE (Hold_fdpe_C_D)         0.135 80567.500    PCM_TX/inst/FIFO_E/Data_Out_reg[24]_P
  -------------------------------------------------------------------
                         required time                      -80567.492    
                         arrival time                       80649.141    
  -------------------------------------------------------------------
                         slack                                 81.653    

Slack (MET) :             81.654ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.963ns  (logic 0.460ns (47.780%)  route 0.503ns (52.220%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 80648.148 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.579 80648.148    nolabel_line132/Parallel_RAM/CLK
    SLICE_X3Y61          FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141 80648.289 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][4]/Q
                         net (fo=2, routed)           0.119 80648.406    PCM_TX/inst/Clock_Divider/Tx_G_L[4]
    SLICE_X3Y59          LUT3 (Prop_lut3_I2_O)        0.045 80648.453 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__5/O
                         net (fo=2, routed)           0.117 80648.570    PCM_TX/inst/FIFO_G/Data_Out_reg[44]_C_0
    SLICE_X4Y59          LDCE (SetClr_ldce_CLR_Q)     0.229 80648.797 f  PCM_TX/inst/FIFO_G/Data_Out_reg[44]_LDC/Q
                         net (fo=1, routed)           0.141 80648.938    PCM_TX/inst/FIFO_G/Data_Out_reg[44]_LDC_n_0
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.045 80648.984 r  PCM_TX/inst/FIFO_G/Data_Out[45]_C_i_1__5/O
                         net (fo=2, routed)           0.126 80649.109    PCM_TX/inst/FIFO_G/p_2_in[45]
    SLICE_X0Y58          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.849 80567.305    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X0Y58          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.092 80567.398    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.068 80567.469    PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80649.117    
  -------------------------------------------------------------------
                         slack                                 81.654    

Slack (MET) :             81.665ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[21]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.991ns  (logic 0.458ns (46.228%)  route 0.533ns (53.772%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 80567.297 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.571ns = ( 80648.141 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.571 80648.141    nolabel_line132/Parallel_RAM/CLK
    SLICE_X1Y69          FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141 80648.281 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][12]/Q
                         net (fo=2, routed)           0.130 80648.414    PCM_TX/inst/Clock_Divider/Tx_D_R[12]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045 80648.461 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2__2/O
                         net (fo=2, routed)           0.190 80648.648    PCM_TX/inst/FIFO_D/Data_Out_reg[20]_C_0
    SLICE_X2Y69          LDCE (SetClr_ldce_CLR_Q)     0.227 80648.875 f  PCM_TX/inst/FIFO_D/Data_Out_reg[20]_LDC/Q
                         net (fo=1, routed)           0.086 80648.961    PCM_TX/inst/FIFO_D/Data_Out_reg[20]_LDC_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.045 80649.008 r  PCM_TX/inst/FIFO_D/Data_Out[21]_C_i_1__2/O
                         net (fo=2, routed)           0.127 80649.133    PCM_TX/inst/FIFO_D/p_2_in[21]
    SLICE_X3Y70          FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[21]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.841 80567.297    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X3Y70          FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[21]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.297    
                         clock uncertainty            0.092 80567.391    
    SLICE_X3Y70          FDPE (Hold_fdpe_C_D)         0.085 80567.477    PCM_TX/inst/FIFO_D/Data_Out_reg[21]_P
  -------------------------------------------------------------------
                         required time                      -80567.469    
                         arrival time                       80649.141    
  -------------------------------------------------------------------
                         slack                                 81.665    

Slack (MET) :             81.666ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][21]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[30]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.006ns  (logic 0.481ns (47.836%)  route 0.525ns (52.164%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 80567.289 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.563 80648.133    nolabel_line132/Parallel_RAM/CLK
    SLICE_X10Y52         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164 80648.297 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[13][21]/Q
                         net (fo=3, routed)           0.205 80648.500    PCM_TX/inst/Clock_Divider/Tx_G_R[21]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.045 80648.547 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__5_replica/O
                         net (fo=1, routed)           0.167 80648.711    PCM_TX/inst/FIFO_G/nReset_314_repN_alias
    SLICE_X7Y51          LDCE (SetClr_ldce_CLR_Q)     0.227 80648.938 f  PCM_TX/inst/FIFO_G/Data_Out_reg[29]_LDC/Q
                         net (fo=2, routed)           0.152 80649.094    PCM_TX/inst/FIFO_G/Data_Out_reg[29]_LDC_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.045 80649.141 r  PCM_TX/inst/FIFO_G/Data_Out[30]_C_i_1__5/O
                         net (fo=1, routed)           0.000 80649.141    PCM_TX/inst/FIFO_G/p_2_in[30]
    SLICE_X9Y50          FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.834 80567.289    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X9Y50          FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[30]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.289    
                         clock uncertainty            0.092 80567.383    
    SLICE_X9Y50          FDPE (Hold_fdpe_C_D)         0.098 80567.484    PCM_TX/inst/FIFO_G/Data_Out_reg[30]_P
  -------------------------------------------------------------------
                         required time                      -80567.469    
                         arrival time                       80649.141    
  -------------------------------------------------------------------
                         slack                                 81.666    

Slack (MET) :             81.668ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.008ns  (logic 0.501ns (49.705%)  route 0.507ns (50.295%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns = ( 80567.266 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.543ns = ( 80648.109 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.543 80648.109    nolabel_line132/Parallel_RAM/CLK
    SLICE_X22Y75         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_fdre_C_Q)         0.128 80648.234 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[1][18]/Q
                         net (fo=2, routed)           0.146 80648.383    PCM_TX/inst/Clock_Divider/Tx_A_R[18]
    SLICE_X23Y74         LUT3 (Prop_lut3_I2_O)        0.099 80648.484 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.117 80648.602    PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C_0
    SLICE_X24Y74         LDCE (SetClr_ldce_CLR_Q)     0.229 80648.828 f  PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC/Q
                         net (fo=1, routed)           0.244 80649.070    PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC_n_0
    SLICE_X26Y73         LUT3 (Prop_lut3_I1_O)        0.045 80649.117 r  PCM_TX/inst/FIFO_A/Data_Out[27]_C_i_1/O
                         net (fo=2, routed)           0.000 80649.117    PCM_TX/inst/FIFO_A/p_2_in[27]
    SLICE_X26Y73         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.815 80567.266    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y73         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.266    
                         clock uncertainty            0.092 80567.359    
    SLICE_X26Y73         FDCE (Hold_fdce_C_D)         0.098 80567.461    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80649.125    
  -------------------------------------------------------------------
                         slack                                 81.668    

Slack (MET) :             81.668ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][10]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.701%)  route 0.587ns (56.299%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 80648.117 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.550 80648.117    nolabel_line132/Parallel_RAM/CLK
    SLICE_X22Y67         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.141 80648.258 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[10][10]/Q
                         net (fo=3, routed)           0.244 80648.500    PCM_TX/inst/Clock_Divider/Tx_F_L[10]
    SLICE_X24Y68         LUT3 (Prop_lut3_I2_O)        0.045 80648.547 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__4_replica/O
                         net (fo=1, routed)           0.104 80648.648    PCM_TX/inst/FIFO_F/nReset_253_repN_alias
    SLICE_X23Y68         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.875 f  PCM_TX/inst/FIFO_F/Data_Out_reg[50]_LDC/Q
                         net (fo=2, routed)           0.240 80649.117    PCM_TX/inst/FIFO_F/Data_Out_reg[50]_LDC_n_0
    SLICE_X20Y68         LUT3 (Prop_lut3_I1_O)        0.043 80649.164 r  PCM_TX/inst/FIFO_F/Data_Out[51]_C_i_1__4/O
                         net (fo=1, routed)           0.000 80649.164    PCM_TX/inst/FIFO_F/p_2_in[51]
    SLICE_X20Y68         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.820 80567.273    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X20Y68         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X20Y68         FDPE (Hold_fdpe_C_D)         0.135 80567.500    PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P
  -------------------------------------------------------------------
                         required time                      -80567.500    
                         arrival time                       80649.164    
  -------------------------------------------------------------------
                         slack                                 81.668    





---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  LRCK

Setup :           24  Failing Endpoints,  Worst Slack       -1.893ns,  Total Violation      -42.529ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.893ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][10]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.708ns  (logic 0.580ns (33.950%)  route 1.128ns (66.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.676 20834.955    SigBuff/DATA_out_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  SigBuff/BUFFER_D[0][10]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.456 20835.410 r  SigBuff/BUFFER_D[0][10]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.128 20836.539    SigBuff/douta[10]
    SLICE_X26Y46         LUT6 (Prop_lut6_I0_O)        0.124 20836.662 r  SigBuff/BUFFER_D[0][10]_i_1/O
                         net (fo=1, routed)           0.000 20836.662    SigBuff/Tx_Data[18]
    SLICE_X26Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.499 20834.834    SigBuff/CLK
    SLICE_X26Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.092 20834.742    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.029 20834.771    SigBuff/BUFFER_D_reg[0][10]
  -------------------------------------------------------------------
                         required time                      20834.770    
                         arrival time                       -20836.664    
  -------------------------------------------------------------------
                         slack                                 -1.893    

Slack (VIOLATED) :        -1.852ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][13]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.666ns  (logic 0.776ns (46.574%)  route 0.890ns (53.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 20834.957 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.678 20834.957    SigBuff/DATA_out_reg[0]_0
    SLICE_X30Y49         FDRE                                         r  SigBuff/BUFFER_D[0][13]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478 20835.436 r  SigBuff/BUFFER_D[0][13]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.890 20836.326    SigBuff/BUFFER_D_reg[0][23]_2[13]
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.298 20836.625 r  SigBuff/BUFFER_D[0][13]_i_1/O
                         net (fo=1, routed)           0.000 20836.625    SigBuff/Tx_Data[21]
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.500 20834.834    SigBuff/CLK
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.092 20834.742    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.029 20834.771    SigBuff/BUFFER_D_reg[0][13]
  -------------------------------------------------------------------
                         required time                      20834.770    
                         arrival time                       -20836.621    
  -------------------------------------------------------------------
                         slack                                 -1.852    

Slack (VIOLATED) :        -1.819ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][6]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.683ns  (logic 0.580ns (34.456%)  route 1.103ns (65.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 20834.957 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.677 20834.957    SigBuff/DATA_out_reg[0]_0
    SLICE_X29Y45         FDRE                                         r  SigBuff/BUFFER_D[0][6]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456 20835.412 r  SigBuff/BUFFER_D[0][6]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.103 20836.516    SigBuff/douta[6]
    SLICE_X28Y45         LUT6 (Prop_lut6_I0_O)        0.124 20836.639 r  SigBuff/BUFFER_D[0][6]_i_1/O
                         net (fo=1, routed)           0.000 20836.639    SigBuff/Tx_Data[14]
    SLICE_X28Y45         FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.499 20834.834    SigBuff/CLK
    SLICE_X28Y45         FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.092 20834.742    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.079 20834.820    SigBuff/BUFFER_D_reg[0][6]
  -------------------------------------------------------------------
                         required time                      20834.818    
                         arrival time                       -20836.639    
  -------------------------------------------------------------------
                         slack                                 -1.819    

Slack (VIOLATED) :        -1.814ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][21]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.631ns  (logic 0.779ns (47.775%)  route 0.852ns (52.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 20834.957 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.678 20834.957    SigBuff/DATA_out_reg[0]_0
    SLICE_X30Y49         FDRE                                         r  SigBuff/BUFFER_D[0][21]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478 20835.436 r  SigBuff/BUFFER_D[0][21]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.852 20836.287    SigBuff/BUFFER_D_reg[0][23]_2[21]
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.301 20836.588 r  SigBuff/BUFFER_D[0][21]_i_1/O
                         net (fo=1, routed)           0.000 20836.588    SigBuff/Tx_Data[29]
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.500 20834.834    SigBuff/CLK
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[0][21]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.092 20834.742    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.031 20834.773    SigBuff/BUFFER_D_reg[0][21]
  -------------------------------------------------------------------
                         required time                      20834.771    
                         arrival time                       -20836.588    
  -------------------------------------------------------------------
                         slack                                 -1.814    

Slack (VIOLATED) :        -1.809ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][11]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.671ns  (logic 0.580ns (34.699%)  route 1.091ns (65.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 20834.832 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.675 20834.955    SigBuff/DATA_out_reg[0]_0
    SLICE_X31Y40         FDRE                                         r  SigBuff/BUFFER_D[0][11]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456 20835.410 r  SigBuff/BUFFER_D[0][11]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.091 20836.502    SigBuff/douta[11]
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124 20836.625 r  SigBuff/BUFFER_D[0][11]_i_1/O
                         net (fo=1, routed)           0.000 20836.625    SigBuff/Tx_Data[19]
    SLICE_X28Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.497 20834.832    SigBuff/CLK
    SLICE_X28Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[0][11]/C
                         clock pessimism              0.000 20834.832    
                         clock uncertainty           -0.092 20834.740    
    SLICE_X28Y40         FDRE (Setup_fdre_C_D)        0.077 20834.816    SigBuff/BUFFER_D_reg[0][11]
  -------------------------------------------------------------------
                         required time                      20834.816    
                         arrival time                       -20836.625    
  -------------------------------------------------------------------
                         slack                                 -1.809    

Slack (VIOLATED) :        -1.795ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][18]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.664ns  (logic 0.580ns (34.866%)  route 1.084ns (65.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 20834.824 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 20834.939 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.661 20834.939    SigBuff/DATA_out_reg[0]_0
    SLICE_X29Y52         FDRE                                         r  SigBuff/BUFFER_D[0][18]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.456 20835.395 r  SigBuff/BUFFER_D[0][18]_i_1_psbram_2/Q
                         net (fo=1, routed)           1.084 20836.479    SigBuff/BUFFER_D_reg[0][23]_1[18]
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124 20836.602 r  SigBuff/BUFFER_D[0][18]_i_1/O
                         net (fo=1, routed)           0.000 20836.602    SigBuff/Tx_Data[26]
    SLICE_X30Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.490 20834.824    SigBuff/CLK
    SLICE_X30Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[0][18]/C
                         clock pessimism              0.000 20834.824    
                         clock uncertainty           -0.092 20834.732    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.077 20834.809    SigBuff/BUFFER_D_reg[0][18]
  -------------------------------------------------------------------
                         required time                      20834.809    
                         arrival time                       -20836.604    
  -------------------------------------------------------------------
                         slack                                 -1.795    

Slack (VIOLATED) :        -1.791ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][9]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.657ns  (logic 0.580ns (34.999%)  route 1.077ns (65.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 20834.957 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.677 20834.957    SigBuff/DATA_out_reg[0]_0
    SLICE_X29Y43         FDRE                                         r  SigBuff/BUFFER_D[0][9]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456 20835.412 r  SigBuff/BUFFER_D[0][9]_i_1_psbram/Q
                         net (fo=1, routed)           1.077 20836.490    SigBuff/BUFFER_D_reg[0][23]_0[9]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124 20836.613 r  SigBuff/BUFFER_D[0][9]_i_1/O
                         net (fo=1, routed)           0.000 20836.613    SigBuff/Tx_Data[17]
    SLICE_X28Y43         FDRE                                         r  SigBuff/BUFFER_D_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.499 20834.834    SigBuff/CLK
    SLICE_X28Y43         FDRE                                         r  SigBuff/BUFFER_D_reg[0][9]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.092 20834.742    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.081 20834.822    SigBuff/BUFFER_D_reg[0][9]
  -------------------------------------------------------------------
                         required time                      20834.820    
                         arrival time                       -20836.613    
  -------------------------------------------------------------------
                         slack                                 -1.791    

Slack (VIOLATED) :        -1.788ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][5]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.604ns  (logic 0.580ns (36.167%)  route 1.024ns (63.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 20834.957 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.678 20834.957    SigBuff/DATA_out_reg[0]_0
    SLICE_X33Y49         FDRE                                         r  SigBuff/BUFFER_D[0][5]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456 20835.412 r  SigBuff/BUFFER_D[0][5]_i_1_psbram_2/Q
                         net (fo=1, routed)           1.024 20836.436    SigBuff/BUFFER_D_reg[0][23]_1[5]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.124 20836.559 r  SigBuff/BUFFER_D[0][5]_i_1/O
                         net (fo=1, routed)           0.000 20836.559    SigBuff/Tx_Data[13]
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.500 20834.834    SigBuff/CLK
    SLICE_X31Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[0][5]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.092 20834.742    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.031 20834.773    SigBuff/BUFFER_D_reg[0][5]
  -------------------------------------------------------------------
                         required time                      20834.771    
                         arrival time                       -20836.561    
  -------------------------------------------------------------------
                         slack                                 -1.788    

Slack (VIOLATED) :        -1.785ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][4]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.220%)  route 1.067ns (64.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 20834.957 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.677 20834.957    SigBuff/DATA_out_reg[0]_0
    SLICE_X29Y43         FDRE                                         r  SigBuff/BUFFER_D[0][4]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456 20835.412 r  SigBuff/BUFFER_D[0][4]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.067 20836.479    SigBuff/douta[4]
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124 20836.602 r  SigBuff/BUFFER_D[0][4]_i_1/O
                         net (fo=1, routed)           0.000 20836.602    SigBuff/Tx_Data[12]
    SLICE_X28Y43         FDRE                                         r  SigBuff/BUFFER_D_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.499 20834.834    SigBuff/CLK
    SLICE_X28Y43         FDRE                                         r  SigBuff/BUFFER_D_reg[0][4]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.092 20834.742    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.077 20834.818    SigBuff/BUFFER_D_reg[0][4]
  -------------------------------------------------------------------
                         required time                      20834.818    
                         arrival time                       -20836.602    
  -------------------------------------------------------------------
                         slack                                 -1.785    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][3]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.602ns  (logic 0.715ns (44.644%)  route 0.887ns (55.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.676 20834.955    SigBuff/DATA_out_reg[0]_0
    SLICE_X26Y44         FDRE                                         r  SigBuff/BUFFER_D[0][3]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.419 20835.375 r  SigBuff/BUFFER_D[0][3]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.887 20836.262    SigBuff/BUFFER_D_reg[0][23]_1[3]
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.296 20836.559 r  SigBuff/BUFFER_D[0][3]_i_1/O
                         net (fo=1, routed)           0.000 20836.559    SigBuff/Tx_Data[11]
    SLICE_X27Y44         FDRE                                         r  SigBuff/BUFFER_D_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.499 20834.834    SigBuff/CLK
    SLICE_X27Y44         FDRE                                         r  SigBuff/BUFFER_D_reg[0][3]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.092 20834.742    
    SLICE_X27Y44         FDRE (Setup_fdre_C_D)        0.031 20834.773    SigBuff/BUFFER_D_reg[0][3]
  -------------------------------------------------------------------
                         required time                      20834.771    
                         arrival time                       -20836.557    
  -------------------------------------------------------------------
                         slack                                 -1.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][11]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.154%)  route 0.343ns (64.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.564     0.564    SigBuff/DATA_out_reg[0]_0
    SLICE_X27Y40         FDRE                                         r  SigBuff/BUFFER_D[0][11]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SigBuff/BUFFER_D[0][11]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.343     1.048    SigBuff/BUFFER_D_reg[0][23]_1[11]
    SLICE_X28Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.093 r  SigBuff/BUFFER_D[0][11]_i_1/O
                         net (fo=1, routed)           0.000     1.093    SigBuff/Tx_Data[19]
    SLICE_X28Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.830     0.830    SigBuff/CLK
    SLICE_X28Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[0][11]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.092     0.922    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.120     1.042    SigBuff/BUFFER_D_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][2]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.986%)  route 0.346ns (65.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.565     0.565    SigBuff/DATA_out_reg[0]_0
    SLICE_X29Y45         FDRE                                         r  SigBuff/BUFFER_D[0][2]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D[0][2]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.346     1.051    SigBuff/BUFFER_D_reg[0][23]_1[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.096 r  SigBuff/BUFFER_D[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.096    SigBuff/Tx_Data[10]
    SLICE_X28Y45         FDRE                                         r  SigBuff/BUFFER_D_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.831     0.831    SigBuff/CLK
    SLICE_X28Y45         FDRE                                         r  SigBuff/BUFFER_D_reg[0][2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.121     1.044    SigBuff/BUFFER_D_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][22]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.070%)  route 0.316ns (62.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.564     0.564    SigBuff/DATA_out_reg[0]_0
    SLICE_X27Y41         FDRE                                         r  SigBuff/BUFFER_D[0][22]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SigBuff/BUFFER_D[0][22]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.316     1.020    SigBuff/BUFFER_D_reg[0][23]_1[22]
    SLICE_X26Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.065 r  SigBuff/BUFFER_D[0][22]_i_1/O
                         net (fo=1, routed)           0.000     1.065    SigBuff/Tx_Data[30]
    SLICE_X26Y41         FDRE                                         r  SigBuff/BUFFER_D_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.830     0.830    SigBuff/CLK
    SLICE_X26Y41         FDRE                                         r  SigBuff/BUFFER_D_reg[0][22]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.092     0.922    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.091     1.013    SigBuff/BUFFER_D_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][7]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.032%)  route 0.316ns (62.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.566     0.566    SigBuff/DATA_out_reg[0]_0
    SLICE_X26Y47         FDRE                                         r  SigBuff/BUFFER_D[0][7]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  SigBuff/BUFFER_D[0][7]_i_1_psbram/Q
                         net (fo=1, routed)           0.316     1.023    SigBuff/BUFFER_D_reg[0][23]_0[7]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.068 r  SigBuff/BUFFER_D[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.068    SigBuff/Tx_Data[15]
    SLICE_X26Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.831     0.831    SigBuff/CLK
    SLICE_X26Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][7]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.092     1.015    SigBuff/BUFFER_D_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][0]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.226ns (44.820%)  route 0.278ns (55.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.564     0.564    SigBuff/DATA_out_reg[0]_0
    SLICE_X27Y41         FDRE                                         r  SigBuff/BUFFER_D[0][0]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  SigBuff/BUFFER_D[0][0]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.278     0.970    SigBuff/BUFFER_D_reg[0][23]_1[0]
    SLICE_X26Y41         LUT6 (Prop_lut6_I2_O)        0.098     1.068 r  SigBuff/BUFFER_D[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.068    SigBuff/Tx_Data[8]
    SLICE_X26Y41         FDRE                                         r  SigBuff/BUFFER_D_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.830     0.830    SigBuff/CLK
    SLICE_X26Y41         FDRE                                         r  SigBuff/BUFFER_D_reg[0][0]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.092     0.922    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.092     1.014    SigBuff/BUFFER_D_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][15]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.226ns (44.774%)  route 0.279ns (55.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.565     0.565    SigBuff/DATA_out_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  SigBuff/BUFFER_D[0][15]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  SigBuff/BUFFER_D[0][15]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.279     0.971    SigBuff/BUFFER_D_reg[0][23]_2[15]
    SLICE_X26Y46         LUT6 (Prop_lut6_I5_O)        0.098     1.069 r  SigBuff/BUFFER_D[0][15]_i_1/O
                         net (fo=1, routed)           0.000     1.069    SigBuff/Tx_Data[23]
    SLICE_X26Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.831     0.831    SigBuff/CLK
    SLICE_X26Y46         FDRE                                         r  SigBuff/BUFFER_D_reg[0][15]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.092     1.015    SigBuff/BUFFER_D_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][16]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.919%)  route 0.318ns (63.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.564     0.564    SigBuff/DATA_out_reg[0]_0
    SLICE_X29Y42         FDRE                                         r  SigBuff/BUFFER_D[0][16]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SigBuff/BUFFER_D[0][16]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.318     1.022    SigBuff/douta[16]
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  SigBuff/BUFFER_D[0][16]_i_1/O
                         net (fo=1, routed)           0.000     1.067    SigBuff/Tx_Data[24]
    SLICE_X27Y42         FDRE                                         r  SigBuff/BUFFER_D_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.830     0.830    SigBuff/CLK
    SLICE_X27Y42         FDRE                                         r  SigBuff/BUFFER_D_reg[0][16]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.092     0.922    
    SLICE_X27Y42         FDRE (Hold_fdre_C_D)         0.091     1.013    SigBuff/BUFFER_D_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][20]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.226ns (44.843%)  route 0.278ns (55.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.565     0.565    SigBuff/DATA_out_reg[0]_0
    SLICE_X27Y43         FDRE                                         r  SigBuff/BUFFER_D[0][20]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  SigBuff/BUFFER_D[0][20]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.278     0.971    SigBuff/BUFFER_D_reg[0][23]_2[20]
    SLICE_X27Y42         LUT6 (Prop_lut6_I5_O)        0.098     1.069 r  SigBuff/BUFFER_D[0][20]_i_1/O
                         net (fo=1, routed)           0.000     1.069    SigBuff/Tx_Data[28]
    SLICE_X27Y42         FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.830     0.830    SigBuff/CLK
    SLICE_X27Y42         FDRE                                         r  SigBuff/BUFFER_D_reg[0][20]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.092     0.922    
    SLICE_X27Y42         FDRE (Hold_fdre_C_D)         0.092     1.014    SigBuff/BUFFER_D_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][17]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.227ns (42.453%)  route 0.308ns (57.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.565     0.565    SigBuff/DATA_out_reg[0]_0
    SLICE_X29Y45         FDRE                                         r  SigBuff/BUFFER_D[0][17]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  SigBuff/BUFFER_D[0][17]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.308     1.000    SigBuff/BUFFER_D_reg[0][23]_1[17]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.099     1.099 r  SigBuff/BUFFER_D[0][17]_i_1/O
                         net (fo=1, routed)           0.000     1.099    SigBuff/Tx_Data[25]
    SLICE_X28Y45         FDRE                                         r  SigBuff/BUFFER_D_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.831     0.831    SigBuff/CLK
    SLICE_X28Y45         FDRE                                         r  SigBuff/BUFFER_D_reg[0][17]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.121     1.044    SigBuff/BUFFER_D_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][6]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.764%)  route 0.349ns (65.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.565     0.565    SigBuff/DATA_out_reg[0]_0
    SLICE_X31Y45         FDRE                                         r  SigBuff/BUFFER_D[0][6]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D[0][6]_i_1_psbram/Q
                         net (fo=1, routed)           0.349     1.055    SigBuff/BUFFER_D_reg[0][23]_0[6]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.100 r  SigBuff/BUFFER_D[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.100    SigBuff/Tx_Data[14]
    SLICE_X28Y45         FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.831     0.831    SigBuff/CLK
    SLICE_X28Y45         FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.121     1.044    SigBuff/BUFFER_D_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       77.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.186ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        3.224ns  (logic 0.459ns (14.236%)  route 2.765ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.672 72918.336    Address_Logic/CLK
    SLICE_X26Y42         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.765 72921.562    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y16         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.545 72999.406    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566 72998.750    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72921.562    
  -------------------------------------------------------------------
                         slack                                 77.186    

Slack (MET) :             77.524ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.887ns  (logic 0.459ns (15.900%)  route 2.427ns (84.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.672 72918.336    Address_Logic/CLK
    SLICE_X26Y42         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.427 72921.227    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y18         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.546 72999.406    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y18         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566 72998.750    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72921.219    
  -------------------------------------------------------------------
                         slack                                 77.524    

Slack (MET) :             77.524ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.887ns  (logic 0.459ns (15.900%)  route 2.427ns (84.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.672 72918.336    Address_Logic/CLK
    SLICE_X26Y42         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.427 72921.227    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y19         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.546 72999.406    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y19         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566 72998.750    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72921.219    
  -------------------------------------------------------------------
                         slack                                 77.524    

Slack (MET) :             77.525ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.885ns  (logic 0.459ns (15.910%)  route 2.425ns (84.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.672 72918.336    Address_Logic/CLK
    SLICE_X26Y42         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.425 72921.219    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y18         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.545 72999.406    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y18         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566 72998.750    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72921.219    
  -------------------------------------------------------------------
                         slack                                 77.525    

Slack (MET) :             77.525ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.885ns  (logic 0.459ns (15.910%)  route 2.425ns (84.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.672 72918.336    Address_Logic/CLK
    SLICE_X26Y42         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.425 72921.219    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y19         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.545 72999.406    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y19         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566 72998.750    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72921.219    
  -------------------------------------------------------------------
                         slack                                 77.525    

Slack (MET) :             77.862ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.548ns  (logic 0.459ns (18.011%)  route 2.089ns (81.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.672 72918.336    Address_Logic/CLK
    SLICE_X26Y42         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.089 72920.883    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y17         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.545 72999.406    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566 72998.750    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.883    
  -------------------------------------------------------------------
                         slack                                 77.862    

Slack (MET) :             77.863ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.547ns  (logic 0.459ns (18.024%)  route 2.087ns (81.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.672 72918.336    Address_Logic/CLK
    SLICE_X26Y42         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.087 72920.883    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y16         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.544 72999.406    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566 72998.750    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.883    
  -------------------------------------------------------------------
                         slack                                 77.863    

Slack (MET) :             77.863ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.547ns  (logic 0.459ns (18.024%)  route 2.087ns (81.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.672 72918.336    Address_Logic/CLK
    SLICE_X26Y42         FDCE                                         r  Address_Logic/Addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[0]/Q
                         net (fo=11, routed)          2.087 72920.883    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y17         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.544 72999.406    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566 72998.750    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.883    
  -------------------------------------------------------------------
                         slack                                 77.863    

Slack (MET) :             77.935ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.477ns  (logic 0.459ns (18.527%)  route 2.018ns (81.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.671 72918.336    Address_Logic/CLK
    SLICE_X26Y40         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          2.018 72920.812    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y18         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.546 72999.406    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y18         RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566 72998.750    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.812    
  -------------------------------------------------------------------
                         slack                                 77.935    

Slack (MET) :             77.935ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.477ns  (logic 0.459ns (18.527%)  route 2.018ns (81.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 72918.336 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         1.671 72918.336    Address_Logic/CLK
    SLICE_X26Y40         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.459 72918.797 r  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          2.018 72920.812    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y19         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.546 72999.406    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y19         RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566 72998.750    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.812    
  -------------------------------------------------------------------
                         slack                                 77.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[4][18]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.324ns (65.684%)  route 0.169ns (34.316%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.562     0.562    SigBuff/CLK
    SLICE_X14Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[4][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  SigBuff/BUFFER_D_reg[4][18]/Q
                         net (fo=2, routed)           0.169     0.859    SigBuff/BUFFER_D_reg[4]_4[18]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.099     0.958 r  SigBuff/DATA_out[18]_i_5/O
                         net (fo=1, routed)           0.000     0.958    SigBuff/DATA_out[18]_i_5_n_0
    SLICE_X14Y39         MUXF7 (Prop_muxf7_I1_O)      0.074     1.032 r  SigBuff/DATA_out_reg[18]_i_2/O
                         net (fo=1, routed)           0.000     1.032    SigBuff/DATA_out_reg[18]_i_2_n_0
    SLICE_X14Y39         MUXF8 (Prop_muxf8_I0_O)      0.023     1.055 r  SigBuff/DATA_out_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.055    SigBuff/BUFFER_D[18]
    SLICE_X14Y39         FDRE                                         r  SigBuff/DATA_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.831     0.831    SigBuff/DATA_out_reg[0]_0
    SLICE_X14Y39         FDRE                                         r  SigBuff/DATA_out_reg[18]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.105     1.028    SigBuff/DATA_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[5][19]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.323ns (64.388%)  route 0.179ns (35.612%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.560     0.560    SigBuff/CLK
    SLICE_X19Y37         FDRE                                         r  SigBuff/BUFFER_D_reg[5][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  SigBuff/BUFFER_D_reg[5][19]/Q
                         net (fo=2, routed)           0.179     0.866    SigBuff/BUFFER_D_reg[5]_5[19]
    SLICE_X18Y37         LUT6 (Prop_lut6_I3_O)        0.098     0.964 r  SigBuff/DATA_out[19]_i_5/O
                         net (fo=1, routed)           0.000     0.964    SigBuff/DATA_out[19]_i_5_n_0
    SLICE_X18Y37         MUXF7 (Prop_muxf7_I1_O)      0.074     1.038 r  SigBuff/DATA_out_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     1.038    SigBuff/DATA_out_reg[19]_i_2_n_0
    SLICE_X18Y37         MUXF8 (Prop_muxf8_I0_O)      0.023     1.061 r  SigBuff/DATA_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.061    SigBuff/BUFFER_D[19]
    SLICE_X18Y37         FDRE                                         r  SigBuff/DATA_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.829     0.829    SigBuff/DATA_out_reg[0]_0
    SLICE_X18Y37         FDRE                                         r  SigBuff/DATA_out_reg[19]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.092     0.921    
    SLICE_X18Y37         FDRE (Hold_fdre_C_D)         0.105     1.026    SigBuff/DATA_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.324ns (64.311%)  route 0.180ns (35.689%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.561     0.561    SigBuff/CLK
    SLICE_X31Y54         FDRE                                         r  SigBuff/BUFFER_D_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  SigBuff/BUFFER_D_reg[6][7]/Q
                         net (fo=2, routed)           0.180     0.869    SigBuff/BUFFER_D_reg[6]_6[7]
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.099     0.968 r  SigBuff/DATA_out[7]_i_5/O
                         net (fo=1, routed)           0.000     0.968    SigBuff/DATA_out[7]_i_5_n_0
    SLICE_X31Y53         MUXF7 (Prop_muxf7_I1_O)      0.074     1.042 r  SigBuff/DATA_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.042    SigBuff/DATA_out_reg[7]_i_2_n_0
    SLICE_X31Y53         MUXF8 (Prop_muxf8_I0_O)      0.023     1.065 r  SigBuff/DATA_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.065    SigBuff/BUFFER_D[7]
    SLICE_X31Y53         FDRE                                         r  SigBuff/DATA_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.828     0.828    SigBuff/DATA_out_reg[0]_0
    SLICE_X31Y53         FDRE                                         r  SigBuff/DATA_out_reg[7]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.092     0.920    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.105     1.025    SigBuff/DATA_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[4][15]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.324ns (62.511%)  route 0.194ns (37.489%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.562     0.562    SigBuff/CLK
    SLICE_X18Y41         FDRE                                         r  SigBuff/BUFFER_D_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  SigBuff/BUFFER_D_reg[4][15]/Q
                         net (fo=2, routed)           0.194     0.884    SigBuff/BUFFER_D_reg[4]_4[15]
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.099     0.983 r  SigBuff/DATA_out[15]_i_5/O
                         net (fo=1, routed)           0.000     0.983    SigBuff/DATA_out[15]_i_5_n_0
    SLICE_X18Y40         MUXF7 (Prop_muxf7_I1_O)      0.074     1.057 r  SigBuff/DATA_out_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.057    SigBuff/DATA_out_reg[15]_i_2_n_0
    SLICE_X18Y40         MUXF8 (Prop_muxf8_I0_O)      0.023     1.080 r  SigBuff/DATA_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.080    SigBuff/BUFFER_D[15]
    SLICE_X18Y40         FDRE                                         r  SigBuff/DATA_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.832     0.832    SigBuff/DATA_out_reg[0]_0
    SLICE_X18Y40         FDRE                                         r  SigBuff/DATA_out_reg[15]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.092     0.924    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.105     1.029    SigBuff/DATA_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.340ns (64.781%)  route 0.185ns (35.218%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.565     0.565    SigBuff/CLK
    SLICE_X12Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.148     0.713 r  SigBuff/BUFFER_D_reg[1][3]/Q
                         net (fo=2, routed)           0.185     0.897    SigBuff/BUFFER_D_reg[1]_1[3]
    SLICE_X13Y39         LUT6 (Prop_lut6_I3_O)        0.098     0.995 r  SigBuff/DATA_out[3]_i_4/O
                         net (fo=1, routed)           0.000     0.995    SigBuff/DATA_out[3]_i_4_n_0
    SLICE_X13Y39         MUXF7 (Prop_muxf7_I0_O)      0.071     1.066 r  SigBuff/DATA_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.066    SigBuff/DATA_out_reg[3]_i_2_n_0
    SLICE_X13Y39         MUXF8 (Prop_muxf8_I0_O)      0.023     1.089 r  SigBuff/DATA_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.089    SigBuff/BUFFER_D[3]
    SLICE_X13Y39         FDRE                                         r  SigBuff/DATA_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.834     0.834    SigBuff/DATA_out_reg[0]_0
    SLICE_X13Y39         FDRE                                         r  SigBuff/DATA_out_reg[3]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.092     0.926    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.105     1.031    SigBuff/DATA_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[11][8]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.267ns (50.797%)  route 0.259ns (49.203%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.563     0.563    SigBuff/CLK
    SLICE_X17Y43         FDRE                                         r  SigBuff/BUFFER_D_reg[11][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  SigBuff/BUFFER_D_reg[11][8]/Q
                         net (fo=2, routed)           0.259     0.962    SigBuff/BUFFER_D_reg[11]_11[8]
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.007 r  SigBuff/DATA_out[8]_i_6/O
                         net (fo=1, routed)           0.000     1.007    SigBuff/DATA_out[8]_i_6_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     1.069 r  SigBuff/DATA_out_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     1.069    SigBuff/DATA_out_reg[8]_i_3_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I1_O)      0.019     1.088 r  SigBuff/DATA_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.088    SigBuff/BUFFER_D[8]
    SLICE_X17Y39         FDRE                                         r  SigBuff/DATA_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.831     0.831    SigBuff/DATA_out_reg[0]_0
    SLICE_X17Y39         FDRE                                         r  SigBuff/DATA_out_reg[8]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.105     1.028    SigBuff/DATA_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[15][16]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.330ns (62.444%)  route 0.198ns (37.556%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.564     0.564    SigBuff/CLK
    SLICE_X10Y38         FDRE                                         r  SigBuff/BUFFER_D_reg[15][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.148     0.712 r  SigBuff/BUFFER_D_reg[15][16]/Q
                         net (fo=1, routed)           0.198     0.910    SigBuff/BUFFER_D_reg[15]_15[16]
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.098     1.008 r  SigBuff/DATA_out[16]_i_7/O
                         net (fo=1, routed)           0.000     1.008    SigBuff/DATA_out[16]_i_7_n_0
    SLICE_X11Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     1.073 r  SigBuff/DATA_out_reg[16]_i_3/O
                         net (fo=1, routed)           0.000     1.073    SigBuff/DATA_out_reg[16]_i_3_n_0
    SLICE_X11Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     1.092 r  SigBuff/DATA_out_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.092    SigBuff/BUFFER_D[16]
    SLICE_X11Y38         FDRE                                         r  SigBuff/DATA_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.834     0.834    SigBuff/DATA_out_reg[0]_0
    SLICE_X11Y38         FDRE                                         r  SigBuff/DATA_out_reg[16]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.092     0.926    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.105     1.031    SigBuff/DATA_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.311ns (58.463%)  route 0.221ns (41.537%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.558     0.558    SigBuff/CLK
    SLICE_X23Y39         FDRE                                         r  SigBuff/BUFFER_D_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  SigBuff/BUFFER_D_reg[14][0]/Q
                         net (fo=2, routed)           0.221     0.907    SigBuff/BUFFER_D_reg[14]_14[0]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.099     1.006 r  SigBuff/DATA_out[0]_i_7/O
                         net (fo=1, routed)           0.000     1.006    SigBuff/DATA_out[0]_i_7_n_0
    SLICE_X22Y39         MUXF7 (Prop_muxf7_I1_O)      0.065     1.071 r  SigBuff/DATA_out_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.071    SigBuff/DATA_out_reg[0]_i_3_n_0
    SLICE_X22Y39         MUXF8 (Prop_muxf8_I1_O)      0.019     1.090 r  SigBuff/DATA_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.090    SigBuff/BUFFER_D[0]
    SLICE_X22Y39         FDRE                                         r  SigBuff/DATA_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.828     0.828    SigBuff/DATA_out_reg[0]_0
    SLICE_X22Y39         FDRE                                         r  SigBuff/DATA_out_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.092     0.920    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.105     1.025    SigBuff/DATA_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.343ns (64.035%)  route 0.193ns (35.965%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.565     0.565    SigBuff/CLK
    SLICE_X12Y40         FDRE                                         r  SigBuff/BUFFER_D_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.148     0.713 r  SigBuff/BUFFER_D_reg[5][13]/Q
                         net (fo=2, routed)           0.193     0.905    SigBuff/BUFFER_D_reg[5]_5[13]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.098     1.003 r  SigBuff/DATA_out[13]_i_5/O
                         net (fo=1, routed)           0.000     1.003    SigBuff/DATA_out[13]_i_5_n_0
    SLICE_X11Y41         MUXF7 (Prop_muxf7_I1_O)      0.074     1.077 r  SigBuff/DATA_out_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     1.077    SigBuff/DATA_out_reg[13]_i_2_n_0
    SLICE_X11Y41         MUXF8 (Prop_muxf8_I0_O)      0.023     1.100 r  SigBuff/DATA_out_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.100    SigBuff/BUFFER_D[13]
    SLICE_X11Y41         FDRE                                         r  SigBuff/DATA_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.835     0.835    SigBuff/DATA_out_reg[0]_0
    SLICE_X11Y41         FDRE                                         r  SigBuff/DATA_out_reg[13]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.092     0.927    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.105     1.032    SigBuff/DATA_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[12][2]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.270ns (49.796%)  route 0.272ns (50.204%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=418, routed)         0.564     0.564    SigBuff/CLK
    SLICE_X31Y47         FDRE                                         r  SigBuff/BUFFER_D_reg[12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SigBuff/BUFFER_D_reg[12][2]/Q
                         net (fo=2, routed)           0.272     0.977    SigBuff/BUFFER_D_reg[12]_12[2]
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.022 r  SigBuff/DATA_out[2]_i_7/O
                         net (fo=1, routed)           0.000     1.022    SigBuff/DATA_out[2]_i_7_n_0
    SLICE_X29Y47         MUXF7 (Prop_muxf7_I1_O)      0.065     1.087 r  SigBuff/DATA_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.087    SigBuff/DATA_out_reg[2]_i_3_n_0
    SLICE_X29Y47         MUXF8 (Prop_muxf8_I1_O)      0.019     1.106 r  SigBuff/DATA_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.106    SigBuff/BUFFER_D[2]
    SLICE_X29Y47         FDRE                                         r  SigBuff/DATA_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.834     0.834    SigBuff/DATA_out_reg[0]_0
    SLICE_X29Y47         FDRE                                         r  SigBuff/DATA_out_reg[2]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.092     0.926    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.105     1.031    SigBuff/DATA_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MCK
  To Clock:  BCK

Setup :          775  Failing Endpoints,  Worst Slack       -4.290ns,  Total Violation    -2541.393ns
Hold  :            0  Failing Endpoints,  Worst Slack       81.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.290ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[59]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.675ns  (logic 0.580ns (15.784%)  route 3.095ns (84.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 164.248 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.602   166.473    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.124   166.597 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__2/O
                         net (fo=2, routed)           1.493   168.090    PCM_TX/inst/FIFO_D/Data_Out_reg[59]_C_0
    SLICE_X28Y60         FDCE                                         f  PCM_TX/inst/FIFO_D/Data_Out_reg[59]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.487   164.248    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X28Y60         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[59]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.248    
                         clock uncertainty           -0.092   164.156    
    SLICE_X28Y60         FDCE (Recov_fdce_C_CLR)     -0.356   163.800    PCM_TX/inst/FIFO_D/Data_Out_reg[59]_C
  -------------------------------------------------------------------
                         required time                        163.800    
                         arrival time                        -168.090    
  -------------------------------------------------------------------
                         slack                                 -4.290    

Slack (VIOLATED) :        -4.211ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.607ns  (logic 0.580ns (16.080%)  route 3.027ns (83.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 164.258 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.601   166.472    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.124   166.596 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1__3/O
                         net (fo=2, routed)           1.426   168.022    PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P_0
    SLICE_X21Y40         FDPE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.497   164.258    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X21Y40         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.258    
                         clock uncertainty           -0.092   164.167    
    SLICE_X21Y40         FDPE (Recov_fdpe_C_PRE)     -0.356   163.811    PCM_TX/inst/FIFO_E/Data_Out_reg[62]_P
  -------------------------------------------------------------------
                         required time                        163.811    
                         arrival time                        -168.022    
  -------------------------------------------------------------------
                         slack                                 -4.211    

Slack (VIOLATED) :        -4.149ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[61]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.486ns  (logic 0.580ns (16.640%)  route 2.906ns (83.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 164.246 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.526   166.397    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X21Y49         LUT3 (Prop_lut3_I1_O)        0.124   166.521 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2__3/O
                         net (fo=2, routed)           1.380   167.901    PCM_TX/inst/FIFO_E/Data_Out_reg[61]_C_0
    SLICE_X35Y64         FDCE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[61]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.485   164.246    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X35Y64         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[61]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.246    
                         clock uncertainty           -0.092   164.154    
    SLICE_X35Y64         FDCE (Recov_fdce_C_CLR)     -0.402   163.752    PCM_TX/inst/FIFO_E/Data_Out_reg[61]_C
  -------------------------------------------------------------------
                         required time                        163.752    
                         arrival time                        -167.901    
  -------------------------------------------------------------------
                         slack                                 -4.149    

Slack (VIOLATED) :        -4.141ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.483ns  (logic 0.580ns (16.651%)  route 2.903ns (83.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 164.251 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.642   166.513    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.124   166.637 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__3/O
                         net (fo=2, routed)           1.261   167.898    PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C_0
    SLICE_X19Y56         FDCE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.490   164.251    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X19Y56         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.251    
                         clock uncertainty           -0.092   164.159    
    SLICE_X19Y56         FDCE (Recov_fdce_C_CLR)     -0.402   163.757    PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C
  -------------------------------------------------------------------
                         required time                        163.757    
                         arrival time                        -167.898    
  -------------------------------------------------------------------
                         slack                                 -4.141    

Slack (VIOLATED) :        -4.141ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[49]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.440%)  route 2.948ns (83.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 164.250 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.350   166.221    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X4Y68          LUT3 (Prop_lut3_I1_O)        0.124   166.345 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1__6/O
                         net (fo=2, routed)           1.598   167.943    PCM_TX/inst/FIFO_H/Data_Out_reg[49]_P_0
    SLICE_X15Y90         FDPE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[49]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.489   164.250    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X15Y90         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[49]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.250    
                         clock uncertainty           -0.092   164.158    
    SLICE_X15Y90         FDPE (Recov_fdpe_C_PRE)     -0.356   163.802    PCM_TX/inst/FIFO_H/Data_Out_reg[49]_P
  -------------------------------------------------------------------
                         required time                        163.802    
                         arrival time                        -167.943    
  -------------------------------------------------------------------
                         slack                                 -4.141    

Slack (VIOLATED) :        -4.125ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.473ns  (logic 0.580ns (16.701%)  route 2.893ns (83.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.370   166.241    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X31Y68         LUT3 (Prop_lut3_I1_O)        0.124   166.365 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2__3/O
                         net (fo=2, routed)           1.523   167.888    PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C_0
    SLICE_X23Y45         FDCE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.495   164.256    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X23Y45         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.092   164.165    
    SLICE_X23Y45         FDCE (Recov_fdce_C_CLR)     -0.402   163.763    PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C
  -------------------------------------------------------------------
                         required time                        163.763    
                         arrival time                        -167.888    
  -------------------------------------------------------------------
                         slack                                 -4.125    

Slack (VIOLATED) :        -4.108ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.483ns  (logic 0.580ns (16.652%)  route 2.903ns (83.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 164.238 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.369   166.240    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X4Y63          LUT3 (Prop_lut3_I1_O)        0.124   166.364 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__4/O
                         net (fo=2, routed)           1.534   167.898    PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P_0
    SLICE_X26Y71         FDPE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.477   164.238    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X26Y71         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.238    
                         clock uncertainty           -0.092   164.146    
    SLICE_X26Y71         FDPE (Recov_fdpe_C_PRE)     -0.356   163.790    PCM_TX/inst/FIFO_F/Data_Out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        163.790    
                         arrival time                        -167.898    
  -------------------------------------------------------------------
                         slack                                 -4.108    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[59]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.452ns  (logic 0.580ns (16.804%)  route 2.872ns (83.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 164.248 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.541   166.412    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.124   166.536 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1__2/O
                         net (fo=2, routed)           1.330   167.867    PCM_TX/inst/FIFO_D/Data_Out_reg[59]_P_0
    SLICE_X29Y59         FDPE                                         f  PCM_TX/inst/FIFO_D/Data_Out_reg[59]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.487   164.248    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X29Y59         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[59]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.248    
                         clock uncertainty           -0.092   164.156    
    SLICE_X29Y59         FDPE (Recov_fdpe_C_PRE)     -0.356   163.800    PCM_TX/inst/FIFO_D/Data_Out_reg[59]_P
  -------------------------------------------------------------------
                         required time                        163.800    
                         arrival time                        -167.867    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (VIOLATED) :        -4.058ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[53]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.486ns  (logic 0.580ns (16.637%)  route 2.906ns (83.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 164.291 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.366   166.237    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X31Y68         LUT3 (Prop_lut3_I1_O)        0.124   166.361 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2__3/O
                         net (fo=2, routed)           1.540   167.901    PCM_TX/inst/FIFO_E/Data_Out_reg[53]_C_0
    SLICE_X4Y69          FDCE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[53]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.530   164.291    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X4Y69          FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[53]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.291    
                         clock uncertainty           -0.092   164.199    
    SLICE_X4Y69          FDCE (Recov_fdce_C_CLR)     -0.356   163.843    PCM_TX/inst/FIFO_E/Data_Out_reg[53]_C
  -------------------------------------------------------------------
                         required time                        163.843    
                         arrival time                        -167.901    
  -------------------------------------------------------------------
                         slack                                 -4.058    

Slack (VIOLATED) :        -4.058ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[19]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.385ns  (logic 0.580ns (17.137%)  route 2.805ns (82.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 164.236 - 162.761 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 164.415 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         1.655   164.415    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X17Y63         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456   164.871 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=800, routed)         1.254   166.125    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X21Y51         LUT3 (Prop_lut3_I1_O)        0.124   166.249 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__3/O
                         net (fo=2, routed)           1.550   167.800    PCM_TX/inst/FIFO_E/Data_Out_reg[19]_C_0
    SLICE_X23Y81         FDCE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.475   164.236    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X23Y81         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[19]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.236    
                         clock uncertainty           -0.092   164.144    
    SLICE_X23Y81         FDCE (Recov_fdce_C_CLR)     -0.402   163.742    PCM_TX/inst/FIFO_E/Data_Out_reg[19]_C
  -------------------------------------------------------------------
                         required time                        163.742    
                         arrival time                        -167.800    
  -------------------------------------------------------------------
                         slack                                 -4.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.295ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][20]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[60]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.830%)  route 0.281ns (60.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.554 80648.125    nolabel_line132/Parallel_RAM/CLK
    SLICE_X27Y66         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[14][20]/Q
                         net (fo=2, routed)           0.149 80648.414    PCM_TX/inst/Clock_Divider/Tx_H_L[20]
    SLICE_X26Y66         LUT3 (Prop_lut3_I2_O)        0.045 80648.461 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1__6/O
                         net (fo=2, routed)           0.132 80648.594    PCM_TX/inst/FIFO_H/Data_Out_reg[60]_P_0
    SLICE_X28Y66         FDPE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[60]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.823 80567.273    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X28Y66         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[60]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X28Y66         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.297    PCM_TX/inst/FIFO_H/Data_Out_reg[60]_P
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80648.594    
  -------------------------------------------------------------------
                         slack                                 81.295    

Slack (MET) :             81.316ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[44]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.805%)  route 0.306ns (62.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 80648.148 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.579 80648.148    nolabel_line132/Parallel_RAM/CLK
    SLICE_X3Y61          FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141 80648.289 r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[12][4]/Q
                         net (fo=2, routed)           0.119 80648.406    PCM_TX/inst/Clock_Divider/Tx_G_L[4]
    SLICE_X3Y59          LUT3 (Prop_lut3_I2_O)        0.045 80648.453 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__5/O
                         net (fo=2, routed)           0.187 80648.641    PCM_TX/inst/FIFO_G/Data_Out_reg[44]_C_0
    SLICE_X0Y60          FDCE                                         f  PCM_TX/inst/FIFO_G/Data_Out_reg[44]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.848 80567.305    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X0Y60          FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[44]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.092 80567.398    
    SLICE_X0Y60          FDCE (Remov_fdce_C_CLR)     -0.063 80567.336    PCM_TX/inst/FIFO_G/Data_Out_reg[44]_C
  -------------------------------------------------------------------
                         required time                      -80567.328    
                         arrival time                       80648.641    
  -------------------------------------------------------------------
                         slack                                 81.316    

Slack (MET) :             81.316ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.489ns  (logic 0.226ns (46.187%)  route 0.263ns (53.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.552 80648.125    nolabel_line132/Parallel_RAM/CLK
    SLICE_X23Y64         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.128 80648.250 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][9]/Q
                         net (fo=2, routed)           0.158 80648.406    PCM_TX/inst/Clock_Divider/Tx_A_L[9]
    SLICE_X23Y63         LUT3 (Prop_lut3_I2_O)        0.098 80648.508 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1/O
                         net (fo=2, routed)           0.105 80648.609    PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P_0
    SLICE_X24Y63         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.822 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X24Y63         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X24Y63         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.297    PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80648.609    
  -------------------------------------------------------------------
                         slack                                 81.316    

Slack (MET) :             81.320ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][4]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.102%)  route 0.315ns (62.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.556 80648.125    nolabel_line132/Parallel_RAM/CLK
    SLICE_X22Y53         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[9][4]/Q
                         net (fo=2, routed)           0.158 80648.422    PCM_TX/inst/Clock_Divider/Tx_E_R[4]
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.045 80648.469 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__3/O
                         net (fo=2, routed)           0.157 80648.625    PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C_0
    SLICE_X20Y45         FDCE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.830 80567.281    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X20Y45         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X20Y45         FDCE (Remov_fdce_C_CLR)     -0.063 80567.312    PCM_TX/inst/FIFO_E/Data_Out_reg[12]_C
  -------------------------------------------------------------------
                         required time                      -80567.312    
                         arrival time                       80648.625    
  -------------------------------------------------------------------
                         slack                                 81.320    

Slack (MET) :             81.329ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.356%)  route 0.299ns (61.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.558 80648.125    nolabel_line132/Parallel_RAM/CLK
    SLICE_X27Y59         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[2][15]/Q
                         net (fo=2, routed)           0.115 80648.383    PCM_TX/inst/Clock_Divider/Tx_B_L[15]
    SLICE_X27Y58         LUT3 (Prop_lut3_I2_O)        0.045 80648.430 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2__0/O
                         net (fo=2, routed)           0.184 80648.617    PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C_0
    SLICE_X27Y58         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.829 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X27Y58         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X27Y58         FDCE (Remov_fdce_C_CLR)     -0.085 80567.289    PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C
  -------------------------------------------------------------------
                         required time                      -80567.289    
                         arrival time                       80648.609    
  -------------------------------------------------------------------
                         slack                                 81.329    

Slack (MET) :             81.332ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[40]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.905%)  route 0.278ns (57.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.555 80648.125    nolabel_line132/Parallel_RAM/CLK
    SLICE_X20Y57         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.164 80648.289 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[0][0]/Q
                         net (fo=2, routed)           0.094 80648.383    PCM_TX/inst/Clock_Divider/Tx_A_L[0]
    SLICE_X21Y57         LUT3 (Prop_lut3_I2_O)        0.045 80648.430 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1/O
                         net (fo=2, routed)           0.184 80648.617    PCM_TX/inst/FIFO_A/Data_Out_reg[40]_P_0
    SLICE_X21Y57         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.828 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X21Y57         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X21Y57         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.289    PCM_TX/inst/FIFO_A/Data_Out_reg[40]_P
  -------------------------------------------------------------------
                         required time                      -80567.281    
                         arrival time                       80648.609    
  -------------------------------------------------------------------
                         slack                                 81.332    

Slack (MET) :             81.346ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[31]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.144%)  route 0.315ns (62.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.556 80648.125    nolabel_line132/Parallel_RAM/CLK
    SLICE_X15Y62         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[15][23]/Q
                         net (fo=2, routed)           0.131 80648.398    PCM_TX/inst/Clock_Divider/Tx_H_R[23]
    SLICE_X14Y60         LUT3 (Prop_lut3_I2_O)        0.045 80648.445 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1__6/O
                         net (fo=2, routed)           0.184 80648.633    PCM_TX/inst/FIFO_H/Data_Out_reg[31]_P_0
    SLICE_X15Y60         FDPE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.828 80567.281    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X15Y60         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[31]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X15Y60         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.289    PCM_TX/inst/FIFO_H/Data_Out_reg[31]_P
  -------------------------------------------------------------------
                         required time                      -80567.281    
                         arrival time                       80648.625    
  -------------------------------------------------------------------
                         slack                                 81.346    

Slack (MET) :             81.348ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][14]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[22]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.491%)  route 0.338ns (64.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.560 80648.133    nolabel_line132/Parallel_RAM/CLK
    SLICE_X7Y60          FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141 80648.273 r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][14]/Q
                         net (fo=2, routed)           0.210 80648.484    PCM_TX/inst/Clock_Divider/Tx_F_R[14]
    SLICE_X9Y62          LUT3 (Prop_lut3_I2_O)        0.045 80648.531 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2__4/O
                         net (fo=2, routed)           0.129 80648.656    PCM_TX/inst/FIFO_F/Data_Out_reg[22]_C_0
    SLICE_X8Y62          FDCE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[22]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.829 80567.281    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X8Y62          FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[22]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X8Y62          FDCE (Remov_fdce_C_CLR)     -0.063 80567.312    PCM_TX/inst/FIFO_F/Data_Out_reg[22]_C
  -------------------------------------------------------------------
                         required time                      -80567.312    
                         arrival time                       80648.656    
  -------------------------------------------------------------------
                         slack                                 81.348    

Slack (MET) :             81.349ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.493%)  route 0.338ns (64.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 80567.297 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 80648.148 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.575 80648.148    nolabel_line132/Parallel_RAM/CLK
    SLICE_X3Y67          FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141 80648.289 r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[11][3]/Q
                         net (fo=2, routed)           0.165 80648.453    PCM_TX/inst/Clock_Divider/Tx_F_R[3]
    SLICE_X4Y65          LUT3 (Prop_lut3_I2_O)        0.045 80648.500 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__4/O
                         net (fo=2, routed)           0.173 80648.672    PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C_0
    SLICE_X0Y66          FDCE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.843 80567.297    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X0Y66          FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.297    
                         clock uncertainty            0.092 80567.391    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.063 80567.328    PCM_TX/inst/FIFO_F/Data_Out_reg[11]_C
  -------------------------------------------------------------------
                         required time                      -80567.328    
                         arrival time                       80648.672    
  -------------------------------------------------------------------
                         slack                                 81.349    

Slack (MET) :             81.350ns  (arrival time - required time)
  Source:                 nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.053%)  route 0.316ns (62.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=542, routed)         0.555 80648.125    nolabel_line132/Parallel_RAM/CLK
    SLICE_X14Y65         FDRE                                         r  nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  nolabel_line132/Parallel_RAM/DATA_Buff_reg[7][7]/Q
                         net (fo=2, routed)           0.126 80648.391    PCM_TX/inst/Clock_Divider/Tx_D_R[7]
    SLICE_X17Y65         LUT3 (Prop_lut3_I2_O)        0.045 80648.438 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__2/O
                         net (fo=2, routed)           0.190 80648.625    PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P_0
    SLICE_X17Y64         FDPE                                         f  PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.825 80567.281    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X17Y64         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X17Y64         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.289    PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P
  -------------------------------------------------------------------
                         required time                      -80567.281    
                         arrival time                       80648.625    
  -------------------------------------------------------------------
                         slack                                 81.350    





