$date
	Wed Aug 28 19:17:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module andGate_tb1 $end
$var wire 1 ! G $end
$var wire 1 " F $end
$var wire 1 # E $end
$var reg 1 $ aIn $end
$var reg 1 % bIn $end
$var reg 1 & cIn $end
$var reg 1 ' dIn $end
$scope module and1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # y $end
$upscope $end
$scope module and2 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 " y $end
$upscope $end
$scope module and3 $end
$var wire 1 # a $end
$var wire 1 " b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#5
0!
0"
0#
0'
0&
0%
0$
#10
1'
#15
0'
1&
#25
0&
1%
#30
1'
#35
0'
1&
