
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ad4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  08009be4  08009be4  0000abe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0a4  0800a0a4  0000c068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a0a4  0800a0a4  0000c068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a0a4  0800a0a4  0000c068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800a0a4  0800a0a4  0000b0a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0b0  0800a0b0  0000b0b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800a0b4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002148  20000068  0800a11c  0000c068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021b0  0800a11c  0000c1b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001af27  00000000  00000000  0000c091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000471a  00000000  00000000  00026fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  0002b6d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001301  00000000  00000000  0002cf88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d959  00000000  00000000  0002e289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020bbc  00000000  00000000  0004bbe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097cdf  00000000  00000000  0006c79e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010447d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a3c  00000000  00000000  001044c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0010aefc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08009bcc 	.word	0x08009bcc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08009bcc 	.word	0x08009bcc

08000150 <display_init>:
// --- C-Обгортки (Точка входу) ---
extern "C" {

// Ця функція викликається ОДИН РАЗ перед запуском RTOS
void display_init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    // (Більше не створюємо g_display тут, він вже створений)
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 8000154:	2203      	movs	r2, #3
 8000156:	2100      	movs	r1, #0
 8000158:	2001      	movs	r0, #1
 800015a:	f006 fa30 	bl	80065be <xQueueGenericCreate>
 800015e:	4603      	mov	r3, r0
 8000160:	4a01      	ldr	r2, [pc, #4]	@ (8000168 <display_init+0x18>)
 8000162:	6013      	str	r3, [r2, #0]
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}
 8000168:	20000084 	.word	0x20000084

0800016c <display_task_entry>:

// Цю функцію викликає freertos.c для запуску нашого потоку
void display_task_entry(void *argument)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // Просто передаємо керування нашому C++ об'єкту
    g_display.task();
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <display_task_entry+0x18>)
 8000176:	f000 f887 	bl	8000288 <_ZN9MyDisplay4taskEv>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	20000088 	.word	0x20000088

08000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:

} // extern "C"

// --- Реалізація C++ класу MyDisplay ---

MyDisplay::MyDisplay(I2C_HandleTypeDef *hi2c)
 8000188:	b480      	push	{r7}
 800018a:	b083      	sub	sp, #12
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
 8000190:	6039      	str	r1, [r7, #0]
{
    // Ініціалізуємо приватні змінні
    this->hi2c = hi2c;
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	683a      	ldr	r2, [r7, #0]
 8000196:	601a      	str	r2, [r3, #0]
    this->current_key = 0;
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2200      	movs	r2, #0
 800019c:	711a      	strb	r2, [r3, #4]
    this->needs_update = true; // Оновити екран при першому запуску
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2201      	movs	r2, #1
 80001a2:	715a      	strb	r2, [r3, #5]
}
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	4618      	mov	r0, r3
 80001a8:	370c      	adds	r7, #12
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr

080001b0 <_ZN9MyDisplay4initEv>:

/**
 * @brief Приватний метод ініціалізації I2C
 */
bool MyDisplay::init(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
    vTaskDelay(pdMS_TO_TICKS(100)); // Затримка на "прокидання"
 80001b8:	2064      	movs	r0, #100	@ 0x64
 80001ba:	f007 fa37 	bl	800762c <vTaskDelay>
    return ssd1306_Init();
 80001be:	f000 fcfb 	bl	8000bb8 <ssd1306_Init>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	bf14      	ite	ne
 80001c8:	2301      	movne	r3, #1
 80001ca:	2300      	moveq	r3, #0
 80001cc:	b2db      	uxtb	r3, r3
}
 80001ce:	4618      	mov	r0, r3
 80001d0:	3708      	adds	r7, #8
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}

080001d6 <_ZN9MyDisplay12on_key_pressEc>:

/**
 * @brief Публічний метод, який викликає keypad_task
 */
void MyDisplay::on_key_press(char key)
{
 80001d6:	b480      	push	{r7}
 80001d8:	b085      	sub	sp, #20
 80001da:	af00      	add	r7, sp, #0
 80001dc:	6078      	str	r0, [r7, #4]
 80001de:	460b      	mov	r3, r1
 80001e0:	70fb      	strb	r3, [r7, #3]
    char new_key_state = (key == '*') ? 0 : key;
 80001e2:	78fb      	ldrb	r3, [r7, #3]
 80001e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80001e6:	d001      	beq.n	80001ec <_ZN9MyDisplay12on_key_pressEc+0x16>
 80001e8:	78fb      	ldrb	r3, [r7, #3]
 80001ea:	e000      	b.n	80001ee <_ZN9MyDisplay12on_key_pressEc+0x18>
 80001ec:	2300      	movs	r3, #0
 80001ee:	73fb      	strb	r3, [r7, #15]
    if (this->current_key != new_key_state) {
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	791b      	ldrb	r3, [r3, #4]
 80001f4:	7bfa      	ldrb	r2, [r7, #15]
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d005      	beq.n	8000206 <_ZN9MyDisplay12on_key_pressEc+0x30>
        // Стан змінився!
        this->current_key = new_key_state;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	7bfa      	ldrb	r2, [r7, #15]
 80001fe:	711a      	strb	r2, [r3, #4]
        this->needs_update = true; // Встановлюємо прапорець
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	2201      	movs	r2, #1
 8000204:	715a      	strb	r2, [r3, #5]
    }
}
 8000206:	bf00      	nop
 8000208:	3714      	adds	r7, #20
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr

08000210 <_ZN9MyDisplay13update_screenEv>:

void MyDisplay::update_screen(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b086      	sub	sp, #24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
    // 1. Малюємо в буфер
    ssd1306_Fill(Black);
 8000218:	2000      	movs	r0, #0
 800021a:	f000 fdb7 	bl	8000d8c <ssd1306_Fill>
    ssd1306_SetCursor(0, 0);
 800021e:	2100      	movs	r1, #0
 8000220:	2000      	movs	r0, #0
 8000222:	f000 fe29 	bl	8000e78 <ssd1306_SetCursor>

    if (this->current_key != 0) {
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	791b      	ldrb	r3, [r3, #4]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d00f      	beq.n	800024e <_ZN9MyDisplay13update_screenEv+0x3e>
        char str[10];
        snprintf(str, 10, "Key: %c", this->current_key);
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	f107 000c 	add.w	r0, r7, #12
 8000236:	4a10      	ldr	r2, [pc, #64]	@ (8000278 <_ZN9MyDisplay13update_screenEv+0x68>)
 8000238:	210a      	movs	r1, #10
 800023a:	f008 ffa5 	bl	8009188 <sniprintf>
        ssd1306_WriteString(str, &Font_6x8, White);
 800023e:	f107 030c 	add.w	r3, r7, #12
 8000242:	2201      	movs	r2, #1
 8000244:	490d      	ldr	r1, [pc, #52]	@ (800027c <_ZN9MyDisplay13update_screenEv+0x6c>)
 8000246:	4618      	mov	r0, r3
 8000248:	f000 feae 	bl	8000fa8 <ssd1306_WriteString>
 800024c:	e004      	b.n	8000258 <_ZN9MyDisplay13update_screenEv+0x48>
    } else {
        ssd1306_WriteString("Hello RTOS!", &Font_6x8, White);
 800024e:	2201      	movs	r2, #1
 8000250:	490a      	ldr	r1, [pc, #40]	@ (800027c <_ZN9MyDisplay13update_screenEv+0x6c>)
 8000252:	480b      	ldr	r0, [pc, #44]	@ (8000280 <_ZN9MyDisplay13update_screenEv+0x70>)
 8000254:	f000 fea8 	bl	8000fa8 <ssd1306_WriteString>
    }

    // 3. Запускаємо DMA
    ssd1306_UpdateScreenDMA();
 8000258:	f000 fefc 	bl	8001054 <ssd1306_UpdateScreenDMA>

    // 4. Чекаємо на семафор (тепер він МАЄ прийти)
    xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 800025c:	4b09      	ldr	r3, [pc, #36]	@ (8000284 <_ZN9MyDisplay13update_screenEv+0x74>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	2164      	movs	r1, #100	@ 0x64
 8000262:	4618      	mov	r0, r3
 8000264:	f006 fd1c 	bl	8006ca0 <xQueueSemaphoreTake>

    this->needs_update = false; // Скидаємо прапорець
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	2200      	movs	r2, #0
 800026c:	715a      	strb	r2, [r3, #5]
}
 800026e:	bf00      	nop
 8000270:	3718      	adds	r7, #24
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
 8000276:	bf00      	nop
 8000278:	08009be4 	.word	0x08009be4
 800027c:	20000000 	.word	0x20000000
 8000280:	08009bec 	.word	0x08009bec
 8000284:	20000084 	.word	0x20000084

08000288 <_ZN9MyDisplay4taskEv>:

/**
 * @brief ГОЛОВНИЙ ЦИКЛ ПОТОКУ ДИСПЛЕЯ
 */
void MyDisplay::task(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
    // 1. Гасимо діод
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000290:	2201      	movs	r2, #1
 8000292:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000296:	480d      	ldr	r0, [pc, #52]	@ (80002cc <_ZN9MyDisplay4taskEv+0x44>)
 8000298:	f001 ff92 	bl	80021c0 <HAL_GPIO_WritePin>

    if (!this->init()) { vTaskDelete(NULL); } // Ініціалізуємо себе
 800029c:	6878      	ldr	r0, [r7, #4]
 800029e:	f7ff ff87 	bl	80001b0 <_ZN9MyDisplay4initEv>
 80002a2:	4603      	mov	r3, r0
 80002a4:	f083 0301 	eor.w	r3, r3, #1
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d002      	beq.n	80002b4 <_ZN9MyDisplay4taskEv+0x2c>
 80002ae:	2000      	movs	r0, #0
 80002b0:	f007 f948 	bl	8007544 <vTaskDelete>
    while (1)
    {
        // Ми більше не читаємо клавіатуру тут

        // Оновлюємо, ТІЛЬКИ якщо keypad_task попросив
        if (this->needs_update)
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	795b      	ldrb	r3, [r3, #5]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d002      	beq.n	80002c2 <_ZN9MyDisplay4taskEv+0x3a>
        {
            this->update_screen();
 80002bc:	6878      	ldr	r0, [r7, #4]
 80002be:	f7ff ffa7 	bl	8000210 <_ZN9MyDisplay13update_screenEv>
        }

        // Просто спимо і чекаємо
        vTaskDelay(pdMS_TO_TICKS(50));
 80002c2:	2032      	movs	r0, #50	@ 0x32
 80002c4:	f007 f9b2 	bl	800762c <vTaskDelay>
        if (this->needs_update)
 80002c8:	e7f4      	b.n	80002b4 <_ZN9MyDisplay4taskEv+0x2c>
 80002ca:	bf00      	nop
 80002cc:	40011000 	.word	0x40011000

080002d0 <_Z41__static_initialization_and_destruction_0v>:
    }
}
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
MyDisplay g_display(&hi2c1);
 80002d4:	4902      	ldr	r1, [pc, #8]	@ (80002e0 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80002d6:	4803      	ldr	r0, [pc, #12]	@ (80002e4 <_Z41__static_initialization_and_destruction_0v+0x14>)
 80002d8:	f7ff ff56 	bl	8000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	20000094 	.word	0x20000094
 80002e4:	20000088 	.word	0x20000088

080002e8 <_GLOBAL__sub_I_g_i2c_tx_done_sem>:
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
 80002ec:	f7ff fff0 	bl	80002d0 <_Z41__static_initialization_and_destruction_0v>
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002fa:	4b14      	ldr	r3, [pc, #80]	@ (800034c <MX_DMA_Init+0x58>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	4a13      	ldr	r2, [pc, #76]	@ (800034c <MX_DMA_Init+0x58>)
 8000300:	f043 0301 	orr.w	r3, r3, #1
 8000304:	6153      	str	r3, [r2, #20]
 8000306:	4b11      	ldr	r3, [pc, #68]	@ (800034c <MX_DMA_Init+0x58>)
 8000308:	695b      	ldr	r3, [r3, #20]
 800030a:	f003 0301 	and.w	r3, r3, #1
 800030e:	607b      	str	r3, [r7, #4]
 8000310:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000312:	2200      	movs	r2, #0
 8000314:	2105      	movs	r1, #5
 8000316:	200c      	movs	r0, #12
 8000318:	f001 f95a 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800031c:	200c      	movs	r0, #12
 800031e:	f001 f983 	bl	8001628 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000322:	2200      	movs	r2, #0
 8000324:	2105      	movs	r1, #5
 8000326:	200d      	movs	r0, #13
 8000328:	f001 f952 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800032c:	200d      	movs	r0, #13
 800032e:	f001 f97b 	bl	8001628 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000332:	2200      	movs	r2, #0
 8000334:	2105      	movs	r1, #5
 8000336:	2010      	movs	r0, #16
 8000338:	f001 f94a 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800033c:	2010      	movs	r0, #16
 800033e:	f001 f973 	bl	8001628 <HAL_NVIC_EnableIRQ>

}
 8000342:	bf00      	nop
 8000344:	3708      	adds	r7, #8
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	40021000 	.word	0x40021000

08000350 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	// Створюємо нашу задачу дисплея
	  xTaskCreate(display_task_entry,        // Функція задачі
 8000356:	2300      	movs	r3, #0
 8000358:	9301      	str	r3, [sp, #4]
 800035a:	2318      	movs	r3, #24
 800035c:	9300      	str	r3, [sp, #0]
 800035e:	2300      	movs	r3, #0
 8000360:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000364:	490c      	ldr	r1, [pc, #48]	@ (8000398 <MX_FREERTOS_Init+0x48>)
 8000366:	480d      	ldr	r0, [pc, #52]	@ (800039c <MX_FREERTOS_Init+0x4c>)
 8000368:	f006 ff8e 	bl	8007288 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 800036c:	2300      	movs	r3, #0
 800036e:	9301      	str	r3, [sp, #4]
 8000370:	2318      	movs	r3, #24
 8000372:	9300      	str	r3, [sp, #0]
 8000374:	2300      	movs	r3, #0
 8000376:	2280      	movs	r2, #128	@ 0x80
 8000378:	4909      	ldr	r1, [pc, #36]	@ (80003a0 <MX_FREERTOS_Init+0x50>)
 800037a:	480a      	ldr	r0, [pc, #40]	@ (80003a4 <MX_FREERTOS_Init+0x54>)
 800037c:	f006 ff84 	bl	8007288 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000380:	4a09      	ldr	r2, [pc, #36]	@ (80003a8 <MX_FREERTOS_Init+0x58>)
 8000382:	2100      	movs	r1, #0
 8000384:	4809      	ldr	r0, [pc, #36]	@ (80003ac <MX_FREERTOS_Init+0x5c>)
 8000386:	f005 fea3 	bl	80060d0 <osThreadNew>
 800038a:	4603      	mov	r3, r0
 800038c:	4a08      	ldr	r2, [pc, #32]	@ (80003b0 <MX_FREERTOS_Init+0x60>)
 800038e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000390:	bf00      	nop
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	08009c04 	.word	0x08009c04
 800039c:	0800016d 	.word	0x0800016d
 80003a0:	08009c10 	.word	0x08009c10
 80003a4:	08000785 	.word	0x08000785
 80003a8:	0800a020 	.word	0x0800a020
 80003ac:	080003b5 	.word	0x080003b5
 80003b0:	20000090 	.word	0x20000090

080003b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80003bc:	2001      	movs	r0, #1
 80003be:	f005 ff19 	bl	80061f4 <osDelay>
 80003c2:	e7fb      	b.n	80003bc <StartDefaultTask+0x8>

080003c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b088      	sub	sp, #32
 80003c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ca:	f107 0310 	add.w	r3, r7, #16
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	605a      	str	r2, [r3, #4]
 80003d4:	609a      	str	r2, [r3, #8]
 80003d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003d8:	4b3e      	ldr	r3, [pc, #248]	@ (80004d4 <MX_GPIO_Init+0x110>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	4a3d      	ldr	r2, [pc, #244]	@ (80004d4 <MX_GPIO_Init+0x110>)
 80003de:	f043 0310 	orr.w	r3, r3, #16
 80003e2:	6193      	str	r3, [r2, #24]
 80003e4:	4b3b      	ldr	r3, [pc, #236]	@ (80004d4 <MX_GPIO_Init+0x110>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	f003 0310 	and.w	r3, r3, #16
 80003ec:	60fb      	str	r3, [r7, #12]
 80003ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003f0:	4b38      	ldr	r3, [pc, #224]	@ (80004d4 <MX_GPIO_Init+0x110>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a37      	ldr	r2, [pc, #220]	@ (80004d4 <MX_GPIO_Init+0x110>)
 80003f6:	f043 0320 	orr.w	r3, r3, #32
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b35      	ldr	r3, [pc, #212]	@ (80004d4 <MX_GPIO_Init+0x110>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0320 	and.w	r3, r3, #32
 8000404:	60bb      	str	r3, [r7, #8]
 8000406:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000408:	4b32      	ldr	r3, [pc, #200]	@ (80004d4 <MX_GPIO_Init+0x110>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a31      	ldr	r2, [pc, #196]	@ (80004d4 <MX_GPIO_Init+0x110>)
 800040e:	f043 0304 	orr.w	r3, r3, #4
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b2f      	ldr	r3, [pc, #188]	@ (80004d4 <MX_GPIO_Init+0x110>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0304 	and.w	r3, r3, #4
 800041c:	607b      	str	r3, [r7, #4]
 800041e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000420:	4b2c      	ldr	r3, [pc, #176]	@ (80004d4 <MX_GPIO_Init+0x110>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a2b      	ldr	r2, [pc, #172]	@ (80004d4 <MX_GPIO_Init+0x110>)
 8000426:	f043 0308 	orr.w	r3, r3, #8
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b29      	ldr	r3, [pc, #164]	@ (80004d4 <MX_GPIO_Init+0x110>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0308 	and.w	r3, r3, #8
 8000434:	603b      	str	r3, [r7, #0]
 8000436:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 800043e:	4826      	ldr	r0, [pc, #152]	@ (80004d8 <MX_GPIO_Init+0x114>)
 8000440:	f001 febe 	bl	80021c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000444:	2200      	movs	r2, #0
 8000446:	2110      	movs	r1, #16
 8000448:	4824      	ldr	r0, [pc, #144]	@ (80004dc <MX_GPIO_Init+0x118>)
 800044a:	f001 feb9 	bl	80021c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin, GPIO_PIN_RESET);
 800044e:	2200      	movs	r2, #0
 8000450:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000454:	4822      	ldr	r0, [pc, #136]	@ (80004e0 <MX_GPIO_Init+0x11c>)
 8000456:	f001 feb3 	bl	80021c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 800045a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800045e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000460:	2301      	movs	r3, #1
 8000462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000464:	2300      	movs	r3, #0
 8000466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000468:	2302      	movs	r3, #2
 800046a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800046c:	f107 0310 	add.w	r3, r7, #16
 8000470:	4619      	mov	r1, r3
 8000472:	4819      	ldr	r0, [pc, #100]	@ (80004d8 <MX_GPIO_Init+0x114>)
 8000474:	f001 fc16 	bl	8001ca4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000478:	2310      	movs	r3, #16
 800047a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800047c:	2301      	movs	r3, #1
 800047e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000480:	2300      	movs	r3, #0
 8000482:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000484:	2302      	movs	r3, #2
 8000486:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000488:	f107 0310 	add.w	r3, r7, #16
 800048c:	4619      	mov	r1, r3
 800048e:	4813      	ldr	r0, [pc, #76]	@ (80004dc <MX_GPIO_Init+0x118>)
 8000490:	f001 fc08 	bl	8001ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin;
 8000494:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000498:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800049a:	2301      	movs	r3, #1
 800049c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049e:	2300      	movs	r3, #0
 80004a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a2:	2302      	movs	r3, #2
 80004a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004a6:	f107 0310 	add.w	r3, r7, #16
 80004aa:	4619      	mov	r1, r3
 80004ac:	480c      	ldr	r0, [pc, #48]	@ (80004e0 <MX_GPIO_Init+0x11c>)
 80004ae:	f001 fbf9 	bl	8001ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 80004b2:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80004b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004b8:	2300      	movs	r3, #0
 80004ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004bc:	2301      	movs	r3, #1
 80004be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c0:	f107 0310 	add.w	r3, r7, #16
 80004c4:	4619      	mov	r1, r3
 80004c6:	4805      	ldr	r0, [pc, #20]	@ (80004dc <MX_GPIO_Init+0x118>)
 80004c8:	f001 fbec 	bl	8001ca4 <HAL_GPIO_Init>

}
 80004cc:	bf00      	nop
 80004ce:	3720      	adds	r7, #32
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	40021000 	.word	0x40021000
 80004d8:	40011000 	.word	0x40011000
 80004dc:	40010800 	.word	0x40010800
 80004e0:	40010c00 	.word	0x40010c00

080004e4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004e8:	4b12      	ldr	r3, [pc, #72]	@ (8000534 <MX_I2C1_Init+0x50>)
 80004ea:	4a13      	ldr	r2, [pc, #76]	@ (8000538 <MX_I2C1_Init+0x54>)
 80004ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004ee:	4b11      	ldr	r3, [pc, #68]	@ (8000534 <MX_I2C1_Init+0x50>)
 80004f0:	4a12      	ldr	r2, [pc, #72]	@ (800053c <MX_I2C1_Init+0x58>)
 80004f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000534 <MX_I2C1_Init+0x50>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000534 <MX_I2C1_Init+0x50>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000500:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <MX_I2C1_Init+0x50>)
 8000502:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000506:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000508:	4b0a      	ldr	r3, [pc, #40]	@ (8000534 <MX_I2C1_Init+0x50>)
 800050a:	2200      	movs	r2, #0
 800050c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800050e:	4b09      	ldr	r3, [pc, #36]	@ (8000534 <MX_I2C1_Init+0x50>)
 8000510:	2200      	movs	r2, #0
 8000512:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000514:	4b07      	ldr	r3, [pc, #28]	@ (8000534 <MX_I2C1_Init+0x50>)
 8000516:	2200      	movs	r2, #0
 8000518:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800051a:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <MX_I2C1_Init+0x50>)
 800051c:	2200      	movs	r2, #0
 800051e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000520:	4804      	ldr	r0, [pc, #16]	@ (8000534 <MX_I2C1_Init+0x50>)
 8000522:	f001 fe79 	bl	8002218 <HAL_I2C_Init>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d001      	beq.n	8000530 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800052c:	f000 fa46 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20000094 	.word	0x20000094
 8000538:	40005400 	.word	0x40005400
 800053c:	000186a0 	.word	0x000186a0

08000540 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b088      	sub	sp, #32
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000548:	f107 0310 	add.w	r3, r7, #16
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	605a      	str	r2, [r3, #4]
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	4a30      	ldr	r2, [pc, #192]	@ (800061c <HAL_I2C_MspInit+0xdc>)
 800055c:	4293      	cmp	r3, r2
 800055e:	d159      	bne.n	8000614 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000560:	4b2f      	ldr	r3, [pc, #188]	@ (8000620 <HAL_I2C_MspInit+0xe0>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	4a2e      	ldr	r2, [pc, #184]	@ (8000620 <HAL_I2C_MspInit+0xe0>)
 8000566:	f043 0308 	orr.w	r3, r3, #8
 800056a:	6193      	str	r3, [r2, #24]
 800056c:	4b2c      	ldr	r3, [pc, #176]	@ (8000620 <HAL_I2C_MspInit+0xe0>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	f003 0308 	and.w	r3, r3, #8
 8000574:	60fb      	str	r3, [r7, #12]
 8000576:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000578:	23c0      	movs	r3, #192	@ 0xc0
 800057a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800057c:	2312      	movs	r3, #18
 800057e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000580:	2303      	movs	r3, #3
 8000582:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000584:	f107 0310 	add.w	r3, r7, #16
 8000588:	4619      	mov	r1, r3
 800058a:	4826      	ldr	r0, [pc, #152]	@ (8000624 <HAL_I2C_MspInit+0xe4>)
 800058c:	f001 fb8a 	bl	8001ca4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000590:	4b23      	ldr	r3, [pc, #140]	@ (8000620 <HAL_I2C_MspInit+0xe0>)
 8000592:	69db      	ldr	r3, [r3, #28]
 8000594:	4a22      	ldr	r2, [pc, #136]	@ (8000620 <HAL_I2C_MspInit+0xe0>)
 8000596:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800059a:	61d3      	str	r3, [r2, #28]
 800059c:	4b20      	ldr	r3, [pc, #128]	@ (8000620 <HAL_I2C_MspInit+0xe0>)
 800059e:	69db      	ldr	r3, [r3, #28]
 80005a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005a4:	60bb      	str	r3, [r7, #8]
 80005a6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80005a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005aa:	4a20      	ldr	r2, [pc, #128]	@ (800062c <HAL_I2C_MspInit+0xec>)
 80005ac:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005b0:	2210      	movs	r2, #16
 80005b2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80005b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80005ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005bc:	2280      	movs	r2, #128	@ 0x80
 80005be:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80005c0:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80005c6:	4b18      	ldr	r3, [pc, #96]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80005cc:	4b16      	ldr	r3, [pc, #88]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80005d2:	4b15      	ldr	r3, [pc, #84]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80005d8:	4813      	ldr	r0, [pc, #76]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005da:	f001 f83d 	bl	8001658 <HAL_DMA_Init>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 80005e4:	f000 f9ea 	bl	80009bc <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80005ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000628 <HAL_I2C_MspInit+0xe8>)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80005f4:	2200      	movs	r2, #0
 80005f6:	2105      	movs	r1, #5
 80005f8:	201f      	movs	r0, #31
 80005fa:	f000 ffe9 	bl	80015d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80005fe:	201f      	movs	r0, #31
 8000600:	f001 f812 	bl	8001628 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000604:	2200      	movs	r2, #0
 8000606:	2105      	movs	r1, #5
 8000608:	2020      	movs	r0, #32
 800060a:	f000 ffe1 	bl	80015d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800060e:	2020      	movs	r0, #32
 8000610:	f001 f80a 	bl	8001628 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000614:	bf00      	nop
 8000616:	3720      	adds	r7, #32
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40005400 	.word	0x40005400
 8000620:	40021000 	.word	0x40021000
 8000624:	40010c00 	.word	0x40010c00
 8000628:	200000e8 	.word	0x200000e8
 800062c:	4002006c 	.word	0x4002006c

08000630 <_ZN8MyKeypadC1Ev>:
static MyKeypad g_keypad;
// (g_last_key and keypad_get_key видалені)

// --- Реалізація C++ класу MyKeypad ---

MyKeypad::MyKeypad() {}
 8000630:	b4b0      	push	{r4, r5, r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	4a0f      	ldr	r2, [pc, #60]	@ (8000678 <_ZN8MyKeypadC1Ev+0x48>)
 800063c:	461c      	mov	r4, r3
 800063e:	4615      	mov	r5, r2
 8000640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000642:	6020      	str	r0, [r4, #0]
 8000644:	6061      	str	r1, [r4, #4]
 8000646:	60a2      	str	r2, [r4, #8]
 8000648:	60e3      	str	r3, [r4, #12]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	490b      	ldr	r1, [pc, #44]	@ (800067c <_ZN8MyKeypadC1Ev+0x4c>)
 800064e:	f103 0210 	add.w	r2, r3, #16
 8000652:	460b      	mov	r3, r1
 8000654:	cb03      	ldmia	r3!, {r0, r1}
 8000656:	6010      	str	r0, [r2, #0]
 8000658:	6051      	str	r1, [r2, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4908      	ldr	r1, [pc, #32]	@ (8000680 <_ZN8MyKeypadC1Ev+0x50>)
 800065e:	f103 0218 	add.w	r2, r3, #24
 8000662:	460b      	mov	r3, r1
 8000664:	cb03      	ldmia	r3!, {r0, r1}
 8000666:	6010      	str	r0, [r2, #0]
 8000668:	6051      	str	r1, [r2, #4]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	4618      	mov	r0, r3
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	bcb0      	pop	{r4, r5, r7}
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	08009c1c 	.word	0x08009c1c
 800067c:	08009c2c 	.word	0x08009c2c
 8000680:	08009c34 	.word	0x08009c34

08000684 <_ZN8MyKeypad4initEv>:

void MyKeypad::init(void) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000692:	4803      	ldr	r0, [pc, #12]	@ (80006a0 <_ZN8MyKeypad4initEv+0x1c>)
 8000694:	f001 fd94 	bl	80021c0 <HAL_GPIO_WritePin>
}
 8000698:	bf00      	nop
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	40010c00 	.word	0x40010c00

080006a4 <_ZN8MyKeypad13scan_no_delayEv>:

/**
 * @brief Це ВАШ 100% РОБОЧИЙ КОД сканування, перенесений у клас
 * @return Символ клавіші або '\0'
 */
char MyKeypad::scan_no_delay(void) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b086      	sub	sp, #24
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 80006ac:	2201      	movs	r2, #1
 80006ae:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80006b2:	4832      	ldr	r0, [pc, #200]	@ (800077c <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 80006b4:	f001 fd84 	bl	80021c0 <HAL_GPIO_WritePin>

    // Мікро-затримка для стабілізації, яку ми додали раніше
    for(volatile int i=0; i<500; i++);
 80006b8:	2300      	movs	r3, #0
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	e002      	b.n	80006c4 <_ZN8MyKeypad13scan_no_delayEv+0x20>
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80006ca:	4293      	cmp	r3, r2
 80006cc:	bfd4      	ite	le
 80006ce:	2301      	movle	r3, #1
 80006d0:	2300      	movgt	r3, #0
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d1f2      	bne.n	80006be <_ZN8MyKeypad13scan_no_delayEv+0x1a>

    for (int c = 0; c < 4; c++) {
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]
 80006dc:	e040      	b.n	8000760 <_ZN8MyKeypad13scan_no_delayEv+0xbc>
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	697a      	ldr	r2, [r7, #20]
 80006e2:	320c      	adds	r2, #12
 80006e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80006e8:	2200      	movs	r2, #0
 80006ea:	4619      	mov	r1, r3
 80006ec:	4823      	ldr	r0, [pc, #140]	@ (800077c <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 80006ee:	f001 fd67 	bl	80021c0 <HAL_GPIO_WritePin>
        for (int r = 0; r < 4; r++) {
 80006f2:	2300      	movs	r3, #0
 80006f4:	613b      	str	r3, [r7, #16]
 80006f6:	e023      	b.n	8000740 <_ZN8MyKeypad13scan_no_delayEv+0x9c>
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	3208      	adds	r2, #8
 80006fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000702:	4619      	mov	r1, r3
 8000704:	481e      	ldr	r0, [pc, #120]	@ (8000780 <_ZN8MyKeypad13scan_no_delayEv+0xdc>)
 8000706:	f001 fd3b 	bl	8002180 <HAL_GPIO_ReadPin>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	bf0c      	ite	eq
 8000710:	2301      	moveq	r3, #1
 8000712:	2300      	movne	r3, #0
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b00      	cmp	r3, #0
 8000718:	d00f      	beq.n	800073a <_ZN8MyKeypad13scan_no_delayEv+0x96>
                char key = key_map[r][c];
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	693b      	ldr	r3, [r7, #16]
 800071e:	009b      	lsls	r3, r3, #2
 8000720:	441a      	add	r2, r3
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	4413      	add	r3, r2
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	73fb      	strb	r3, [r7, #15]
                // Повертаємо стовпці в стан очікування
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000730:	4812      	ldr	r0, [pc, #72]	@ (800077c <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 8000732:	f001 fd45 	bl	80021c0 <HAL_GPIO_WritePin>
                return key;
 8000736:	7bfb      	ldrb	r3, [r7, #15]
 8000738:	e01c      	b.n	8000774 <_ZN8MyKeypad13scan_no_delayEv+0xd0>
        for (int r = 0; r < 4; r++) {
 800073a:	693b      	ldr	r3, [r7, #16]
 800073c:	3301      	adds	r3, #1
 800073e:	613b      	str	r3, [r7, #16]
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	2b03      	cmp	r3, #3
 8000744:	ddd8      	ble.n	80006f8 <_ZN8MyKeypad13scan_no_delayEv+0x54>
            }
        }
        // Деактивуємо поточний стовпець
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	697a      	ldr	r2, [r7, #20]
 800074a:	320c      	adds	r2, #12
 800074c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000750:	2201      	movs	r2, #1
 8000752:	4619      	mov	r1, r3
 8000754:	4809      	ldr	r0, [pc, #36]	@ (800077c <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 8000756:	f001 fd33 	bl	80021c0 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	3301      	adds	r3, #1
 800075e:	617b      	str	r3, [r7, #20]
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	2b03      	cmp	r3, #3
 8000764:	ddbb      	ble.n	80006de <_ZN8MyKeypad13scan_no_delayEv+0x3a>
    }

    // Повертаємо всі стовпці в стан очікування
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000766:	2200      	movs	r2, #0
 8000768:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800076c:	4803      	ldr	r0, [pc, #12]	@ (800077c <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 800076e:	f001 fd27 	bl	80021c0 <HAL_GPIO_WritePin>
    return '\0';
 8000772:	2300      	movs	r3, #0
}
 8000774:	4618      	mov	r0, r3
 8000776:	3718      	adds	r7, #24
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40010c00 	.word	0x40010c00
 8000780:	40010800 	.word	0x40010800

08000784 <keypad_task>:

/**
 * @brief Функція RTOS-задачі з ПРАВИЛЬНИM debounce
 */
void keypad_task(void* argument)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b088      	sub	sp, #32
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 800078c:	481e      	ldr	r0, [pc, #120]	@ (8000808 <keypad_task+0x84>)
 800078e:	f7ff ff79 	bl	8000684 <_ZN8MyKeypad4initEv>

    char last_key_seen = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	77fb      	strb	r3, [r7, #31]
    uint32_t press_time = 0;
 8000796:	2300      	movs	r3, #0
 8000798:	61bb      	str	r3, [r7, #24]
    bool key_reported = false; // Прапорець, що ми вже відправили клавішу
 800079a:	2300      	movs	r3, #0
 800079c:	75fb      	strb	r3, [r7, #23]

    const uint32_t DEBOUNCE_TIME_MS = 50; // 50 мс на debounce
 800079e:	2332      	movs	r3, #50	@ 0x32
 80007a0:	613b      	str	r3, [r7, #16]

    while (1)
    {
        char key = g_keypad.scan_no_delay(); // Скануємо
 80007a2:	4819      	ldr	r0, [pc, #100]	@ (8000808 <keypad_task+0x84>)
 80007a4:	f7ff ff7e 	bl	80006a4 <_ZN8MyKeypad13scan_no_delayEv>
 80007a8:	4603      	mov	r3, r0
 80007aa:	73fb      	strb	r3, [r7, #15]
        uint32_t now = xTaskGetTickCount() * portTICK_PERIOD_MS;
 80007ac:	f007 f890 	bl	80078d0 <xTaskGetTickCount>
 80007b0:	60b8      	str	r0, [r7, #8]

        if (key != 0) {
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d01f      	beq.n	80007f8 <keypad_task+0x74>
            // Кнопка натиснута
            if (key != last_key_seen) {
 80007b8:	7bfa      	ldrb	r2, [r7, #15]
 80007ba:	7ffb      	ldrb	r3, [r7, #31]
 80007bc:	429a      	cmp	r2, r3
 80007be:	d006      	beq.n	80007ce <keypad_task+0x4a>
                // Це нова кнопка
                last_key_seen = key;
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	77fb      	strb	r3, [r7, #31]
                press_time = now;
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	61bb      	str	r3, [r7, #24]
                key_reported = false; // Скидаємо прапорець
 80007c8:	2300      	movs	r3, #0
 80007ca:	75fb      	strb	r3, [r7, #23]
 80007cc:	e018      	b.n	8000800 <keypad_task+0x7c>
            } else if (now - press_time > DEBOUNCE_TIME_MS && !key_reported) {
 80007ce:	68ba      	ldr	r2, [r7, #8]
 80007d0:	69bb      	ldr	r3, [r7, #24]
 80007d2:	1ad3      	subs	r3, r2, r3
 80007d4:	2b32      	cmp	r3, #50	@ 0x32
 80007d6:	d913      	bls.n	8000800 <keypad_task+0x7c>
 80007d8:	7dfb      	ldrb	r3, [r7, #23]
 80007da:	f083 0301 	eor.w	r3, r3, #1
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d00d      	beq.n	8000800 <keypad_task+0x7c>
                // Кнопка утримується > 50 мс і ми її ще не відправляли

                // === ГОЛОВНА ЛОГІКА ===
                // Передаємо натискання об'єкту дисплея
                g_display.on_key_press(key);
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	4619      	mov	r1, r3
 80007e8:	4808      	ldr	r0, [pc, #32]	@ (800080c <keypad_task+0x88>)
 80007ea:	f7ff fcf4 	bl	80001d6 <_ZN9MyDisplay12on_key_pressEc>
                key_reported = true; // Встановлюємо прапорець
 80007ee:	2301      	movs	r3, #1
 80007f0:	75fb      	strb	r3, [r7, #23]
                UI_Blink_Once();
 80007f2:	f000 fd9b 	bl	800132c <UI_Blink_Once>
 80007f6:	e003      	b.n	8000800 <keypad_task+0x7c>
            }
        } else {
            // Кнопку відпустили
            last_key_seen = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	77fb      	strb	r3, [r7, #31]
            key_reported = false;
 80007fc:	2300      	movs	r3, #0
 80007fe:	75fb      	strb	r3, [r7, #23]
        }

        vTaskDelay(pdMS_TO_TICKS(10)); // Опитуємо кожні 10 мс
 8000800:	200a      	movs	r0, #10
 8000802:	f006 ff13 	bl	800762c <vTaskDelay>
    }
 8000806:	e7cc      	b.n	80007a2 <keypad_task+0x1e>
 8000808:	2000012c 	.word	0x2000012c
 800080c:	20000088 	.word	0x20000088

08000810 <_Z41__static_initialization_and_destruction_0v>:
}


} // extern "C"
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 8000814:	4802      	ldr	r0, [pc, #8]	@ (8000820 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000816:	f7ff ff0b 	bl	8000630 <_ZN8MyKeypadC1Ev>
} // extern "C"
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	2000012c 	.word	0x2000012c

08000824 <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
 8000828:	f7ff fff2 	bl	8000810 <_Z41__static_initialization_and_destruction_0v>
 800082c:	bd80      	pop	{r7, pc}

0800082e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000832:	f000 fdad 	bl	8001390 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000836:	f000 f812 	bl	800085e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800083a:	f7ff fdc3 	bl	80003c4 <MX_GPIO_Init>
  MX_DMA_Init();
 800083e:	f7ff fd59 	bl	80002f4 <MX_DMA_Init>
  MX_I2C1_Init();
 8000842:	f7ff fe4f 	bl	80004e4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000846:	f000 f8c9 	bl	80009dc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_init();
 800084a:	f7ff fc81 	bl	8000150 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800084e:	f005 fbf7 	bl	8006040 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000852:	f7ff fd7d 	bl	8000350 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000856:	f005 fc15 	bl	8006084 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800085a:	bf00      	nop
 800085c:	e7fd      	b.n	800085a <main+0x2c>

0800085e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	b090      	sub	sp, #64	@ 0x40
 8000862:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000864:	f107 0318 	add.w	r3, r7, #24
 8000868:	2228      	movs	r2, #40	@ 0x28
 800086a:	2100      	movs	r1, #0
 800086c:	4618      	mov	r0, r3
 800086e:	f008 fcc1 	bl	80091f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000880:	2301      	movs	r3, #1
 8000882:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000884:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000888:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800088a:	2300      	movs	r3, #0
 800088c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800088e:	2301      	movs	r3, #1
 8000890:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000892:	2302      	movs	r3, #2
 8000894:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000896:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800089a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800089c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80008a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a2:	f107 0318 	add.w	r3, r7, #24
 80008a6:	4618      	mov	r0, r3
 80008a8:	f004 f962 	bl	8004b70 <HAL_RCC_OscConfig>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80008b2:	f000 f883 	bl	80009bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b6:	230f      	movs	r3, #15
 80008b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ba:	2302      	movs	r3, #2
 80008bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008be:	2300      	movs	r3, #0
 80008c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2102      	movs	r1, #2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f004 fcbb 	bl	800524c <HAL_RCC_ClockConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80008dc:	f000 f86e 	bl	80009bc <Error_Handler>
  }
}
 80008e0:	bf00      	nop
 80008e2:	3740      	adds	r7, #64	@ 0x40
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <HAL_I2C_MemTxCpltCallback>:

/* USER CODE BEGIN 4 */
// Ця функція буде викликана HAL, коли I2C DMA передача завершена
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  // Перевіряємо, що це наш I2C1
  if (hi2c->Instance == hi2c1.Instance)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000930 <HAL_I2C_MemTxCpltCallback+0x48>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d114      	bne.n	8000926 <HAL_I2C_MemTxCpltCallback+0x3e>
  {
    // Знаходимо семафор, який ми створили в display.cpp

    // "Віддаємо" семафор з переривання
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80008fc:	2300      	movs	r3, #0
 80008fe:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <HAL_I2C_MemTxCpltCallback+0x4c>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f107 020c 	add.w	r2, r7, #12
 8000908:	4611      	mov	r1, r2
 800090a:	4618      	mov	r0, r3
 800090c:	f006 f856 	bl	80069bc <xQueueGiveFromISR>

    // Якщо "віддача" семафора розбудила задачу з вищим пріоритетом,
    // негайно перемикаємо контекст
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d007      	beq.n	8000926 <HAL_I2C_MemTxCpltCallback+0x3e>
 8000916:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <HAL_I2C_MemTxCpltCallback+0x50>)
 8000918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800091c:	601a      	str	r2, [r3, #0]
 800091e:	f3bf 8f4f 	dsb	sy
 8000922:	f3bf 8f6f 	isb	sy
  }
}
 8000926:	bf00      	nop
 8000928:	3710      	adds	r7, #16
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000094 	.word	0x20000094
 8000934:	20000084 	.word	0x20000084
 8000938:	e000ed04 	.word	0xe000ed04

0800093c <HAL_I2C_ErrorCallback>:
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	4b10      	ldr	r3, [pc, #64]	@ (800098c <HAL_I2C_ErrorCallback+0x50>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	429a      	cmp	r2, r3
 800094e:	d118      	bne.n	8000982 <HAL_I2C_ErrorCallback+0x46>
  {
    // 1. Примусово скидаємо стан HAL, щоб уникнути HAL_BUSY
    hi2c->State = HAL_I2C_STATE_READY;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2220      	movs	r2, #32
 8000954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. "Віддаємо" семафор, щоб розблокувати display_task
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000958:	2300      	movs	r3, #0
 800095a:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 800095c:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <HAL_I2C_ErrorCallback+0x54>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f107 020c 	add.w	r2, r7, #12
 8000964:	4611      	mov	r1, r2
 8000966:	4618      	mov	r0, r3
 8000968:	f006 f828 	bl	80069bc <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d007      	beq.n	8000982 <HAL_I2C_ErrorCallback+0x46>
 8000972:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <HAL_I2C_ErrorCallback+0x58>)
 8000974:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	f3bf 8f4f 	dsb	sy
 800097e:	f3bf 8f6f 	isb	sy
  }
}
 8000982:	bf00      	nop
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000094 	.word	0x20000094
 8000990:	20000084 	.word	0x20000084
 8000994:	e000ed04 	.word	0xe000ed04

08000998 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a04      	ldr	r2, [pc, #16]	@ (80009b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d101      	bne.n	80009ae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009aa:	f000 fd07 	bl	80013bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40012c00 	.word	0x40012c00

080009bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c0:	b672      	cpsid	i
}
 80009c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <Error_Handler+0x8>

080009c8 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80009d2:	bf00      	nop
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr

080009dc <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80009e0:	4b17      	ldr	r3, [pc, #92]	@ (8000a40 <MX_SPI1_Init+0x64>)
 80009e2:	4a18      	ldr	r2, [pc, #96]	@ (8000a44 <MX_SPI1_Init+0x68>)
 80009e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009e6:	4b16      	ldr	r3, [pc, #88]	@ (8000a40 <MX_SPI1_Init+0x64>)
 80009e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009ee:	4b14      	ldr	r3, [pc, #80]	@ (8000a40 <MX_SPI1_Init+0x64>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009f4:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <MX_SPI1_Init+0x64>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009fa:	4b11      	ldr	r3, [pc, #68]	@ (8000a40 <MX_SPI1_Init+0x64>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <MX_SPI1_Init+0x64>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a06:	4b0e      	ldr	r3, [pc, #56]	@ (8000a40 <MX_SPI1_Init+0x64>)
 8000a08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <MX_SPI1_Init+0x64>)
 8000a10:	2210      	movs	r2, #16
 8000a12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a14:	4b0a      	ldr	r3, [pc, #40]	@ (8000a40 <MX_SPI1_Init+0x64>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <MX_SPI1_Init+0x64>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a20:	4b07      	ldr	r3, [pc, #28]	@ (8000a40 <MX_SPI1_Init+0x64>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <MX_SPI1_Init+0x64>)
 8000a28:	220a      	movs	r2, #10
 8000a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a2c:	4804      	ldr	r0, [pc, #16]	@ (8000a40 <MX_SPI1_Init+0x64>)
 8000a2e:	f004 fe83 	bl	8005738 <HAL_SPI_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a38:	f7ff ffc0 	bl	80009bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	2000014c 	.word	0x2000014c
 8000a44:	40013000 	.word	0x40013000

08000a48 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b088      	sub	sp, #32
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	f107 0310 	add.w	r3, r7, #16
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a41      	ldr	r2, [pc, #260]	@ (8000b68 <HAL_SPI_MspInit+0x120>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d17b      	bne.n	8000b60 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a68:	4b40      	ldr	r3, [pc, #256]	@ (8000b6c <HAL_SPI_MspInit+0x124>)
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	4a3f      	ldr	r2, [pc, #252]	@ (8000b6c <HAL_SPI_MspInit+0x124>)
 8000a6e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a72:	6193      	str	r3, [r2, #24]
 8000a74:	4b3d      	ldr	r3, [pc, #244]	@ (8000b6c <HAL_SPI_MspInit+0x124>)
 8000a76:	699b      	ldr	r3, [r3, #24]
 8000a78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a7c:	60fb      	str	r3, [r7, #12]
 8000a7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a80:	4b3a      	ldr	r3, [pc, #232]	@ (8000b6c <HAL_SPI_MspInit+0x124>)
 8000a82:	699b      	ldr	r3, [r3, #24]
 8000a84:	4a39      	ldr	r2, [pc, #228]	@ (8000b6c <HAL_SPI_MspInit+0x124>)
 8000a86:	f043 0304 	orr.w	r3, r3, #4
 8000a8a:	6193      	str	r3, [r2, #24]
 8000a8c:	4b37      	ldr	r3, [pc, #220]	@ (8000b6c <HAL_SPI_MspInit+0x124>)
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	f003 0304 	and.w	r3, r3, #4
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000a98:	23a0      	movs	r3, #160	@ 0xa0
 8000a9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa4:	f107 0310 	add.w	r3, r7, #16
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4831      	ldr	r0, [pc, #196]	@ (8000b70 <HAL_SPI_MspInit+0x128>)
 8000aac:	f001 f8fa 	bl	8001ca4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ab0:	2340      	movs	r3, #64	@ 0x40
 8000ab2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abc:	f107 0310 	add.w	r3, r7, #16
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	482b      	ldr	r0, [pc, #172]	@ (8000b70 <HAL_SPI_MspInit+0x128>)
 8000ac4:	f001 f8ee 	bl	8001ca4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000aca:	4a2b      	ldr	r2, [pc, #172]	@ (8000b78 <HAL_SPI_MspInit+0x130>)
 8000acc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ace:	4b29      	ldr	r3, [pc, #164]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000ad0:	2210      	movs	r2, #16
 8000ad2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ad4:	4b27      	ldr	r3, [pc, #156]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ada:	4b26      	ldr	r3, [pc, #152]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000adc:	2280      	movs	r2, #128	@ 0x80
 8000ade:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ae0:	4b24      	ldr	r3, [pc, #144]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ae6:	4b23      	ldr	r3, [pc, #140]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000aec:	4b21      	ldr	r3, [pc, #132]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000af2:	4b20      	ldr	r3, [pc, #128]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000af8:	481e      	ldr	r0, [pc, #120]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000afa:	f000 fdad 	bl	8001658 <HAL_DMA_Init>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8000b04:	f7ff ff5a 	bl	80009bc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4a1a      	ldr	r2, [pc, #104]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000b0c:	649a      	str	r2, [r3, #72]	@ 0x48
 8000b0e:	4a19      	ldr	r2, [pc, #100]	@ (8000b74 <HAL_SPI_MspInit+0x12c>)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000b14:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b16:	4a1a      	ldr	r2, [pc, #104]	@ (8000b80 <HAL_SPI_MspInit+0x138>)
 8000b18:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b1a:	4b18      	ldr	r3, [pc, #96]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b20:	4b16      	ldr	r3, [pc, #88]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b26:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b28:	2280      	movs	r2, #128	@ 0x80
 8000b2a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b2c:	4b13      	ldr	r3, [pc, #76]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b32:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000b38:	4b10      	ldr	r3, [pc, #64]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000b44:	480d      	ldr	r0, [pc, #52]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b46:	f000 fd87 	bl	8001658 <HAL_DMA_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000b50:	f7ff ff34 	bl	80009bc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4a09      	ldr	r2, [pc, #36]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b58:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b5a:	4a08      	ldr	r2, [pc, #32]	@ (8000b7c <HAL_SPI_MspInit+0x134>)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000b60:	bf00      	nop
 8000b62:	3720      	adds	r7, #32
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	40013000 	.word	0x40013000
 8000b6c:	40021000 	.word	0x40021000
 8000b70:	40010800 	.word	0x40010800
 8000b74:	200001a4 	.word	0x200001a4
 8000b78:	40020030 	.word	0x40020030
 8000b7c:	200001e8 	.word	0x200001e8
 8000b80:	4002001c 	.word	0x4002001c

08000b84 <ssd1306_WriteCommand>:
// [1..512] = наш буфер
static uint8_t SSD1306_DMATransmitBuffer[sizeof(SSD1306_Buffer) + 1];

// Приватна функція для відправки команд (блокуюча)
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af04      	add	r7, sp, #16
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, HAL_MAX_DELAY);
 8000b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b92:	9302      	str	r3, [sp, #8]
 8000b94:	2301      	movs	r3, #1
 8000b96:	9301      	str	r3, [sp, #4]
 8000b98:	1dfb      	adds	r3, r7, #7
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2178      	movs	r1, #120	@ 0x78
 8000ba2:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <ssd1306_WriteCommand+0x30>)
 8000ba4:	f001 fd0e 	bl	80025c4 <HAL_I2C_Mem_Write>
 8000ba8:	4603      	mov	r3, r0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000094 	.word	0x20000094

08000bb8 <ssd1306_Init>:

// Ініціалізація
uint8_t ssd1306_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
    // Затримка на ввімкненняЯк мінімум, спочатку успішний коміт
    HAL_Delay(100);
 8000bbc:	2064      	movs	r0, #100	@ 0x64
 8000bbe:	f000 fc19 	bl	80013f4 <HAL_Delay>
    // Послідовність ініціалізації для 128x32
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 8000bc2:	20ae      	movs	r0, #174	@ 0xae
 8000bc4:	f7ff ffde 	bl	8000b84 <ssd1306_WriteCommand>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <ssd1306_Init+0x1a>
 8000bce:	2300      	movs	r3, #0
 8000bd0:	e0d8      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 8000bd2:	2020      	movs	r0, #32
 8000bd4:	f7ff ffd6 	bl	8000b84 <ssd1306_WriteCommand>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <ssd1306_Init+0x2a>
 8000bde:	2300      	movs	r3, #0
 8000be0:	e0d0      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 8000be2:	2000      	movs	r0, #0
 8000be4:	f7ff ffce 	bl	8000b84 <ssd1306_WriteCommand>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <ssd1306_Init+0x3a>
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e0c8      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address (0xB0-B7)
 8000bf2:	20b0      	movs	r0, #176	@ 0xb0
 8000bf4:	f7ff ffc6 	bl	8000b84 <ssd1306_WriteCommand>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <ssd1306_Init+0x4a>
 8000bfe:	2300      	movs	r3, #0
 8000c00:	e0c0      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 8000c02:	20c8      	movs	r0, #200	@ 0xc8
 8000c04:	f7ff ffbe 	bl	8000b84 <ssd1306_WriteCommand>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <ssd1306_Init+0x5a>
 8000c0e:	2300      	movs	r3, #0
 8000c10:	e0b8      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 8000c12:	2000      	movs	r0, #0
 8000c14:	f7ff ffb6 	bl	8000b84 <ssd1306_WriteCommand>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <ssd1306_Init+0x6a>
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e0b0      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 8000c22:	2010      	movs	r0, #16
 8000c24:	f7ff ffae 	bl	8000b84 <ssd1306_WriteCommand>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <ssd1306_Init+0x7a>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e0a8      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 8000c32:	2040      	movs	r0, #64	@ 0x40
 8000c34:	f7ff ffa6 	bl	8000b84 <ssd1306_WriteCommand>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <ssd1306_Init+0x8a>
 8000c3e:	2300      	movs	r3, #0
 8000c40:	e0a0      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 8000c42:	2081      	movs	r0, #129	@ 0x81
 8000c44:	f7ff ff9e 	bl	8000b84 <ssd1306_WriteCommand>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <ssd1306_Init+0x9a>
 8000c4e:	2300      	movs	r3, #0
 8000c50:	e098      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0;
 8000c52:	20ff      	movs	r0, #255	@ 0xff
 8000c54:	f7ff ff96 	bl	8000b84 <ssd1306_WriteCommand>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <ssd1306_Init+0xaa>
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e090      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 8000c62:	20a1      	movs	r0, #161	@ 0xa1
 8000c64:	f7ff ff8e 	bl	8000b84 <ssd1306_WriteCommand>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <ssd1306_Init+0xba>
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e088      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 8000c72:	20a6      	movs	r0, #166	@ 0xa6
 8000c74:	f7ff ff86 	bl	8000b84 <ssd1306_WriteCommand>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <ssd1306_Init+0xca>
 8000c7e:	2300      	movs	r3, #0
 8000c80:	e080      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 8000c82:	20a8      	movs	r0, #168	@ 0xa8
 8000c84:	f7ff ff7e 	bl	8000b84 <ssd1306_WriteCommand>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <ssd1306_Init+0xda>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	e078      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x1F) != HAL_OK) return 0; // 1/32 duty (for 128x32)
 8000c92:	201f      	movs	r0, #31
 8000c94:	f7ff ff76 	bl	8000b84 <ssd1306_WriteCommand>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <ssd1306_Init+0xea>
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e070      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 8000ca2:	20d3      	movs	r0, #211	@ 0xd3
 8000ca4:	f7ff ff6e 	bl	8000b84 <ssd1306_WriteCommand>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <ssd1306_Init+0xfa>
 8000cae:	2300      	movs	r3, #0
 8000cb0:	e068      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	f7ff ff66 	bl	8000b84 <ssd1306_WriteCommand>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <ssd1306_Init+0x10a>
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	e060      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 8000cc2:	20d5      	movs	r0, #213	@ 0xd5
 8000cc4:	f7ff ff5e 	bl	8000b84 <ssd1306_WriteCommand>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <ssd1306_Init+0x11a>
 8000cce:	2300      	movs	r3, #0
 8000cd0:	e058      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 8000cd2:	2080      	movs	r0, #128	@ 0x80
 8000cd4:	f7ff ff56 	bl	8000b84 <ssd1306_WriteCommand>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <ssd1306_Init+0x12a>
 8000cde:	2300      	movs	r3, #0
 8000ce0:	e050      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 8000ce2:	20d9      	movs	r0, #217	@ 0xd9
 8000ce4:	f7ff ff4e 	bl	8000b84 <ssd1306_WriteCommand>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <ssd1306_Init+0x13a>
 8000cee:	2300      	movs	r3, #0
 8000cf0:	e048      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 8000cf2:	20f1      	movs	r0, #241	@ 0xf1
 8000cf4:	f7ff ff46 	bl	8000b84 <ssd1306_WriteCommand>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <ssd1306_Init+0x14a>
 8000cfe:	2300      	movs	r3, #0
 8000d00:	e040      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 8000d02:	20da      	movs	r0, #218	@ 0xda
 8000d04:	f7ff ff3e 	bl	8000b84 <ssd1306_WriteCommand>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <ssd1306_Init+0x15a>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	e038      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x02) != HAL_OK) return 0; // (for 128x32)
 8000d12:	2002      	movs	r0, #2
 8000d14:	f7ff ff36 	bl	8000b84 <ssd1306_WriteCommand>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <ssd1306_Init+0x16a>
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e030      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 8000d22:	20db      	movs	r0, #219	@ 0xdb
 8000d24:	f7ff ff2e 	bl	8000b84 <ssd1306_WriteCommand>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <ssd1306_Init+0x17a>
 8000d2e:	2300      	movs	r3, #0
 8000d30:	e028      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 8000d32:	2040      	movs	r0, #64	@ 0x40
 8000d34:	f7ff ff26 	bl	8000b84 <ssd1306_WriteCommand>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <ssd1306_Init+0x18a>
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e020      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 8000d42:	208d      	movs	r0, #141	@ 0x8d
 8000d44:	f7ff ff1e 	bl	8000b84 <ssd1306_WriteCommand>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <ssd1306_Init+0x19a>
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e018      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 8000d52:	2014      	movs	r0, #20
 8000d54:	f7ff ff16 	bl	8000b84 <ssd1306_WriteCommand>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <ssd1306_Init+0x1aa>
 8000d5e:	2300      	movs	r3, #0
 8000d60:	e010      	b.n	8000d84 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 8000d62:	20af      	movs	r0, #175	@ 0xaf
 8000d64:	f7ff ff0e 	bl	8000b84 <ssd1306_WriteCommand>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <ssd1306_Init+0x1ba>
 8000d6e:	2300      	movs	r3, #0
 8000d70:	e008      	b.n	8000d84 <ssd1306_Init+0x1cc>

    // Очищуємо буфер
    ssd1306_Fill(Black);
 8000d72:	2000      	movs	r0, #0
 8000d74:	f000 f80a 	bl	8000d8c <ssd1306_Fill>
    // Оновлюємо екран (блокуючим методом, 1 раз)
    ssd1306_UpdateScreen();
 8000d78:	f000 f952 	bl	8001020 <ssd1306_UpdateScreen>

    // Перший байт DMA-буфера - це завжди "Control Byte"
    // 0x40 = "я зараз буду надсилати дані"
    SSD1306_DMATransmitBuffer[0] = 0x40;
 8000d7c:	4b02      	ldr	r3, [pc, #8]	@ (8000d88 <ssd1306_Init+0x1d0>)
 8000d7e:	2240      	movs	r2, #64	@ 0x40
 8000d80:	701a      	strb	r2, [r3, #0]

    return 1; // Успіх
 8000d82:	2301      	movs	r3, #1
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	2000042c 	.word	0x2000042c

08000d8c <ssd1306_Fill>:

// Заповнення буфера
void ssd1306_Fill(uint8_t color)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d101      	bne.n	8000da0 <ssd1306_Fill+0x14>
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	e000      	b.n	8000da2 <ssd1306_Fill+0x16>
 8000da0:	23ff      	movs	r3, #255	@ 0xff
 8000da2:	72fb      	strb	r3, [r7, #11]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000da4:	2300      	movs	r3, #0
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	e007      	b.n	8000dba <ssd1306_Fill+0x2e>
    {
        SSD1306_Buffer[i] = fill_val;
 8000daa:	4a09      	ldr	r2, [pc, #36]	@ (8000dd0 <ssd1306_Fill+0x44>)
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4413      	add	r3, r2
 8000db0:	7afa      	ldrb	r2, [r7, #11]
 8000db2:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	3301      	adds	r3, #1
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dc0:	d3f3      	bcc.n	8000daa <ssd1306_Fill+0x1e>
    }
}
 8000dc2:	bf00      	nop
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bc80      	pop	{r7}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	2000022c 	.word	0x2000022c

08000dd4 <ssd1306_DrawPixel>:

// Малювання пікселя у буфер
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71fb      	strb	r3, [r7, #7]
 8000dde:	460b      	mov	r3, r1
 8000de0:	71bb      	strb	r3, [r7, #6]
 8000de2:	4613      	mov	r3, r2
 8000de4:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	db3d      	blt.n	8000e6a <ssd1306_DrawPixel+0x96>
 8000dee:	79bb      	ldrb	r3, [r7, #6]
 8000df0:	2b1f      	cmp	r3, #31
 8000df2:	d83a      	bhi.n	8000e6a <ssd1306_DrawPixel+0x96>
        return;
    }

    if (color == White) {
 8000df4:	797b      	ldrb	r3, [r7, #5]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d11a      	bne.n	8000e30 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8000dfa:	79fa      	ldrb	r2, [r7, #7]
 8000dfc:	79bb      	ldrb	r3, [r7, #6]
 8000dfe:	08db      	lsrs	r3, r3, #3
 8000e00:	b2d8      	uxtb	r0, r3
 8000e02:	4603      	mov	r3, r0
 8000e04:	01db      	lsls	r3, r3, #7
 8000e06:	4413      	add	r3, r2
 8000e08:	4a1a      	ldr	r2, [pc, #104]	@ (8000e74 <ssd1306_DrawPixel+0xa0>)
 8000e0a:	5cd3      	ldrb	r3, [r2, r3]
 8000e0c:	b25a      	sxtb	r2, r3
 8000e0e:	79bb      	ldrb	r3, [r7, #6]
 8000e10:	f003 0307 	and.w	r3, r3, #7
 8000e14:	2101      	movs	r1, #1
 8000e16:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1a:	b25b      	sxtb	r3, r3
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	b259      	sxtb	r1, r3
 8000e20:	79fa      	ldrb	r2, [r7, #7]
 8000e22:	4603      	mov	r3, r0
 8000e24:	01db      	lsls	r3, r3, #7
 8000e26:	4413      	add	r3, r2
 8000e28:	b2c9      	uxtb	r1, r1
 8000e2a:	4a12      	ldr	r2, [pc, #72]	@ (8000e74 <ssd1306_DrawPixel+0xa0>)
 8000e2c:	54d1      	strb	r1, [r2, r3]
 8000e2e:	e01d      	b.n	8000e6c <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000e30:	79fa      	ldrb	r2, [r7, #7]
 8000e32:	79bb      	ldrb	r3, [r7, #6]
 8000e34:	08db      	lsrs	r3, r3, #3
 8000e36:	b2d8      	uxtb	r0, r3
 8000e38:	4603      	mov	r3, r0
 8000e3a:	01db      	lsls	r3, r3, #7
 8000e3c:	4413      	add	r3, r2
 8000e3e:	4a0d      	ldr	r2, [pc, #52]	@ (8000e74 <ssd1306_DrawPixel+0xa0>)
 8000e40:	5cd3      	ldrb	r3, [r2, r3]
 8000e42:	b25a      	sxtb	r2, r3
 8000e44:	79bb      	ldrb	r3, [r7, #6]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e50:	b25b      	sxtb	r3, r3
 8000e52:	43db      	mvns	r3, r3
 8000e54:	b25b      	sxtb	r3, r3
 8000e56:	4013      	ands	r3, r2
 8000e58:	b259      	sxtb	r1, r3
 8000e5a:	79fa      	ldrb	r2, [r7, #7]
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	01db      	lsls	r3, r3, #7
 8000e60:	4413      	add	r3, r2
 8000e62:	b2c9      	uxtb	r1, r1
 8000e64:	4a03      	ldr	r2, [pc, #12]	@ (8000e74 <ssd1306_DrawPixel+0xa0>)
 8000e66:	54d1      	strb	r1, [r2, r3]
 8000e68:	e000      	b.n	8000e6c <ssd1306_DrawPixel+0x98>
        return;
 8000e6a:	bf00      	nop
    }
}
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr
 8000e74:	2000022c 	.word	0x2000022c

08000e78 <ssd1306_SetCursor>:
// Встановлення курсора (потрібно для виводу тексту)
static uint8_t current_x = 0;
static uint8_t current_y = 0;

void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	460a      	mov	r2, r1
 8000e82:	71fb      	strb	r3, [r7, #7]
 8000e84:	4613      	mov	r3, r2
 8000e86:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8000e88:	4a05      	ldr	r2, [pc, #20]	@ (8000ea0 <ssd1306_SetCursor+0x28>)
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	7013      	strb	r3, [r2, #0]
    current_y = y;
 8000e8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ea4 <ssd1306_SetCursor+0x2c>)
 8000e90:	79bb      	ldrb	r3, [r7, #6]
 8000e92:	7013      	strb	r3, [r2, #0]
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bc80      	pop	{r7}
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	2000062d 	.word	0x2000062d
 8000ea4:	2000062e 	.word	0x2000062e

08000ea8 <ssd1306_WriteChar>:

// Вивід символу у буфер
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	6039      	str	r1, [r7, #0]
 8000eb2:	71fb      	strb	r3, [r7, #7]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000eb8:	4b39      	ldr	r3, [pc, #228]	@ (8000fa0 <ssd1306_WriteChar+0xf8>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ec6:	dc07      	bgt.n	8000ed8 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8000ec8:	4b36      	ldr	r3, [pc, #216]	@ (8000fa4 <ssd1306_WriteChar+0xfc>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	785b      	ldrb	r3, [r3, #1]
 8000ed2:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000ed4:	2b1f      	cmp	r3, #31
 8000ed6:	dd01      	ble.n	8000edc <ssd1306_WriteChar+0x34>
    {
        return 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	e05c      	b.n	8000f96 <ssd1306_WriteChar+0xee>
    }

    for (i = 0; i < Font->FontWidth; i++) {
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
 8000ee0:	e04a      	b.n	8000f78 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	3b20      	subs	r3, #32
 8000eea:	6839      	ldr	r1, [r7, #0]
 8000eec:	7809      	ldrb	r1, [r1, #0]
 8000eee:	fb01 f303 	mul.w	r3, r1, r3
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	440b      	add	r3, r1
 8000ef8:	4413      	add	r3, r2
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 8000efe:	2300      	movs	r3, #0
 8000f00:	613b      	str	r3, [r7, #16]
 8000f02:	e030      	b.n	8000f66 <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8000f04:	7bfa      	ldrb	r2, [r7, #15]
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	fa42 f303 	asr.w	r3, r2, r3
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d010      	beq.n	8000f36 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	b2da      	uxtb	r2, r3
 8000f18:	4b21      	ldr	r3, [pc, #132]	@ (8000fa0 <ssd1306_WriteChar+0xf8>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	b2d8      	uxtb	r0, r3
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <ssd1306_WriteChar+0xfc>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	4413      	add	r3, r2
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	79ba      	ldrb	r2, [r7, #6]
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f7ff ff50 	bl	8000dd4 <ssd1306_DrawPixel>
 8000f34:	e014      	b.n	8000f60 <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	b2da      	uxtb	r2, r3
 8000f3a:	4b19      	ldr	r3, [pc, #100]	@ (8000fa0 <ssd1306_WriteChar+0xf8>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	4413      	add	r3, r2
 8000f40:	b2d8      	uxtb	r0, r3
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <ssd1306_WriteChar+0xfc>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	b2d9      	uxtb	r1, r3
 8000f4e:	79bb      	ldrb	r3, [r7, #6]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	bf0c      	ite	eq
 8000f54:	2301      	moveq	r3, #1
 8000f56:	2300      	movne	r3, #0
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	f7ff ff3a 	bl	8000dd4 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	3301      	adds	r3, #1
 8000f64:	613b      	str	r3, [r7, #16]
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	785b      	ldrb	r3, [r3, #1]
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d3c8      	bcc.n	8000f04 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	3301      	adds	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d3ae      	bcc.n	8000ee2 <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	781a      	ldrb	r2, [r3, #0]
 8000f88:	4b05      	ldr	r3, [pc, #20]	@ (8000fa0 <ssd1306_WriteChar+0xf8>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	b2da      	uxtb	r2, r3
 8000f90:	4b03      	ldr	r3, [pc, #12]	@ (8000fa0 <ssd1306_WriteChar+0xf8>)
 8000f92:	701a      	strb	r2, [r3, #0]
    return ch;
 8000f94:	79fb      	ldrb	r3, [r7, #7]
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3718      	adds	r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	2000062d 	.word	0x2000062d
 8000fa4:	2000062e 	.word	0x2000062e

08000fa8 <ssd1306_WriteString>:

// Вивід рядка у буфер (оновлено для 8-бітного шрифту)
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8000fb6:	e012      	b.n	8000fde <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	79fa      	ldrb	r2, [r7, #7]
 8000fbe:	68b9      	ldr	r1, [r7, #8]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ff71 	bl	8000ea8 <ssd1306_WriteChar>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	461a      	mov	r2, r3
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d002      	beq.n	8000fd8 <ssd1306_WriteString+0x30>
            return *str;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	e008      	b.n	8000fea <ssd1306_WriteString+0x42>
        }
        str++;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d1e8      	bne.n	8000fb8 <ssd1306_WriteString+0x10>
    }
    return *str;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <ssd1306_SetFullAddressWindow>:

static void ssd1306_SetFullAddressWindow(void){
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	af00      	add	r7, sp, #0
	ssd1306_WriteCommand(0x21); // Set column address
 8000ff6:	2021      	movs	r0, #33	@ 0x21
 8000ff8:	f7ff fdc4 	bl	8000b84 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f7ff fdc1 	bl	8000b84 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8001002:	207f      	movs	r0, #127	@ 0x7f
 8001004:	f7ff fdbe 	bl	8000b84 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); // Set page address
 8001008:	2022      	movs	r0, #34	@ 0x22
 800100a:	f7ff fdbb 	bl	8000b84 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 800100e:	2000      	movs	r0, #0
 8001010:	f7ff fdb8 	bl	8000b84 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (4 сторінки для 32px)
 8001014:	2003      	movs	r0, #3
 8001016:	f7ff fdb5 	bl	8000b84 <ssd1306_WriteCommand>

}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <ssd1306_UpdateScreen>:
// Блокуюча функція оновлення екрану (використовується в Init)
void ssd1306_UpdateScreen(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af04      	add	r7, sp, #16
	ssd1306_SetFullAddressWindow();
 8001026:	f7ff ffe4 	bl	8000ff2 <ssd1306_SetFullAddressWindow>
    // Відправляємо буфер (блокуючим методом)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
 800102e:	9302      	str	r3, [sp, #8]
 8001030:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001034:	9301      	str	r3, [sp, #4]
 8001036:	4b05      	ldr	r3, [pc, #20]	@ (800104c <ssd1306_UpdateScreen+0x2c>)
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	2301      	movs	r3, #1
 800103c:	2240      	movs	r2, #64	@ 0x40
 800103e:	2178      	movs	r1, #120	@ 0x78
 8001040:	4803      	ldr	r0, [pc, #12]	@ (8001050 <ssd1306_UpdateScreen+0x30>)
 8001042:	f001 fabf 	bl	80025c4 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), HAL_MAX_DELAY);
}
 8001046:	bf00      	nop
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	2000022c 	.word	0x2000022c
 8001050:	20000094 	.word	0x20000094

08001054 <ssd1306_UpdateScreenDMA>:

// *** НАША ГОЛОВНА ФУНКЦІЯ ***
// Неблокуюча функція оновлення через DMA
// *** НАША ГОЛОВНА ФУНКЦІЯ (ПРАВИЛЬНА) ***
HAL_StatusTypeDef ssd1306_UpdateScreenDMA(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af02      	add	r7, sp, #8
    // 1. Встановлюємо адресацію
	ssd1306_SetFullAddressWindow();
 800105a:	f7ff ffca 	bl	8000ff2 <ssd1306_SetFullAddressWindow>
    // 2. Запускаємо DMA передачу
    return HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 800105e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001062:	9301      	str	r3, [sp, #4]
 8001064:	4b05      	ldr	r3, [pc, #20]	@ (800107c <ssd1306_UpdateScreenDMA+0x28>)
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	2301      	movs	r3, #1
 800106a:	2240      	movs	r2, #64	@ 0x40
 800106c:	2178      	movs	r1, #120	@ 0x78
 800106e:	4804      	ldr	r0, [pc, #16]	@ (8001080 <ssd1306_UpdateScreenDMA+0x2c>)
 8001070:	f001 fbae 	bl	80027d0 <HAL_I2C_Mem_Write_DMA>
 8001074:	4603      	mov	r3, r0
                                    0x40,
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer,
                                    sizeof(SSD1306_Buffer));
}
 8001076:	4618      	mov	r0, r3
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	2000022c 	.word	0x2000022c
 8001080:	20000094 	.word	0x20000094

08001084 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800108a:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <HAL_MspInit+0x68>)
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	4a17      	ldr	r2, [pc, #92]	@ (80010ec <HAL_MspInit+0x68>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	6193      	str	r3, [r2, #24]
 8001096:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <HAL_MspInit+0x68>)
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a2:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <HAL_MspInit+0x68>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	4a11      	ldr	r2, [pc, #68]	@ (80010ec <HAL_MspInit+0x68>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	61d3      	str	r3, [r2, #28]
 80010ae:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <HAL_MspInit+0x68>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010ba:	2200      	movs	r2, #0
 80010bc:	210f      	movs	r1, #15
 80010be:	f06f 0001 	mvn.w	r0, #1
 80010c2:	f000 fa85 	bl	80015d0 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010c6:	4b0a      	ldr	r3, [pc, #40]	@ (80010f0 <HAL_MspInit+0x6c>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	4a04      	ldr	r2, [pc, #16]	@ (80010f0 <HAL_MspInit+0x6c>)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40021000 	.word	0x40021000
 80010f0:	40010000 	.word	0x40010000

080010f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08c      	sub	sp, #48	@ 0x30
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80010fc:	2300      	movs	r3, #0
 80010fe:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001100:	2300      	movs	r3, #0
 8001102:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001104:	2300      	movs	r3, #0
 8001106:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800110a:	4b2e      	ldr	r3, [pc, #184]	@ (80011c4 <HAL_InitTick+0xd0>)
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	4a2d      	ldr	r2, [pc, #180]	@ (80011c4 <HAL_InitTick+0xd0>)
 8001110:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001114:	6193      	str	r3, [r2, #24]
 8001116:	4b2b      	ldr	r3, [pc, #172]	@ (80011c4 <HAL_InitTick+0xd0>)
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001122:	f107 020c 	add.w	r2, r7, #12
 8001126:	f107 0310 	add.w	r3, r7, #16
 800112a:	4611      	mov	r1, r2
 800112c:	4618      	mov	r0, r3
 800112e:	f004 faa3 	bl	8005678 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001132:	f004 fa8d 	bl	8005650 <HAL_RCC_GetPCLK2Freq>
 8001136:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800113a:	4a23      	ldr	r2, [pc, #140]	@ (80011c8 <HAL_InitTick+0xd4>)
 800113c:	fba2 2303 	umull	r2, r3, r2, r3
 8001140:	0c9b      	lsrs	r3, r3, #18
 8001142:	3b01      	subs	r3, #1
 8001144:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001146:	4b21      	ldr	r3, [pc, #132]	@ (80011cc <HAL_InitTick+0xd8>)
 8001148:	4a21      	ldr	r2, [pc, #132]	@ (80011d0 <HAL_InitTick+0xdc>)
 800114a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800114c:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <HAL_InitTick+0xd8>)
 800114e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001152:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001154:	4a1d      	ldr	r2, [pc, #116]	@ (80011cc <HAL_InitTick+0xd8>)
 8001156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001158:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800115a:	4b1c      	ldr	r3, [pc, #112]	@ (80011cc <HAL_InitTick+0xd8>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001160:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <HAL_InitTick+0xd8>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001166:	4b19      	ldr	r3, [pc, #100]	@ (80011cc <HAL_InitTick+0xd8>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800116c:	4817      	ldr	r0, [pc, #92]	@ (80011cc <HAL_InitTick+0xd8>)
 800116e:	f004 fc61 	bl	8005a34 <HAL_TIM_Base_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001178:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800117c:	2b00      	cmp	r3, #0
 800117e:	d11b      	bne.n	80011b8 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001180:	4812      	ldr	r0, [pc, #72]	@ (80011cc <HAL_InitTick+0xd8>)
 8001182:	f004 fd19 	bl	8005bb8 <HAL_TIM_Base_Start_IT>
 8001186:	4603      	mov	r3, r0
 8001188:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800118c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001190:	2b00      	cmp	r3, #0
 8001192:	d111      	bne.n	80011b8 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001194:	2019      	movs	r0, #25
 8001196:	f000 fa47 	bl	8001628 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2b0f      	cmp	r3, #15
 800119e:	d808      	bhi.n	80011b2 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80011a0:	2200      	movs	r2, #0
 80011a2:	6879      	ldr	r1, [r7, #4]
 80011a4:	2019      	movs	r0, #25
 80011a6:	f000 fa13 	bl	80015d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011aa:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <HAL_InitTick+0xe0>)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	e002      	b.n	80011b8 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80011b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3730      	adds	r7, #48	@ 0x30
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40021000 	.word	0x40021000
 80011c8:	431bde83 	.word	0x431bde83
 80011cc:	20000630 	.word	0x20000630
 80011d0:	40012c00 	.word	0x40012c00
 80011d4:	2000000c 	.word	0x2000000c

080011d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <NMI_Handler+0x4>

080011e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <HardFault_Handler+0x4>

080011e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <MemManage_Handler+0x4>

080011f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <BusFault_Handler+0x4>

080011f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <UsageFault_Handler+0x4>

08001200 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr

0800120c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001210:	4802      	ldr	r0, [pc, #8]	@ (800121c <DMA1_Channel2_IRQHandler+0x10>)
 8001212:	f000 fc07 	bl	8001a24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	200001e8 	.word	0x200001e8

08001220 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001224:	4802      	ldr	r0, [pc, #8]	@ (8001230 <DMA1_Channel3_IRQHandler+0x10>)
 8001226:	f000 fbfd 	bl	8001a24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	200001a4 	.word	0x200001a4

08001234 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001238:	4802      	ldr	r0, [pc, #8]	@ (8001244 <DMA1_Channel6_IRQHandler+0x10>)
 800123a:	f000 fbf3 	bl	8001a24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	200000e8 	.word	0x200000e8

08001248 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800124c:	4802      	ldr	r0, [pc, #8]	@ (8001258 <TIM1_UP_IRQHandler+0x10>)
 800124e:	f004 fd1f 	bl	8005c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000630 	.word	0x20000630

0800125c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001260:	4802      	ldr	r0, [pc, #8]	@ (800126c <I2C1_EV_IRQHandler+0x10>)
 8001262:	f001 fc19 	bl	8002a98 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000094 	.word	0x20000094

08001270 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001274:	4802      	ldr	r0, [pc, #8]	@ (8001280 <I2C1_ER_IRQHandler+0x10>)
 8001276:	f001 fd80 	bl	8002d7a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000094 	.word	0x20000094

08001284 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800128c:	4a14      	ldr	r2, [pc, #80]	@ (80012e0 <_sbrk+0x5c>)
 800128e:	4b15      	ldr	r3, [pc, #84]	@ (80012e4 <_sbrk+0x60>)
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001298:	4b13      	ldr	r3, [pc, #76]	@ (80012e8 <_sbrk+0x64>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d102      	bne.n	80012a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012a0:	4b11      	ldr	r3, [pc, #68]	@ (80012e8 <_sbrk+0x64>)
 80012a2:	4a12      	ldr	r2, [pc, #72]	@ (80012ec <_sbrk+0x68>)
 80012a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012a6:	4b10      	ldr	r3, [pc, #64]	@ (80012e8 <_sbrk+0x64>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d207      	bcs.n	80012c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012b4:	f008 f804 	bl	80092c0 <__errno>
 80012b8:	4603      	mov	r3, r0
 80012ba:	220c      	movs	r2, #12
 80012bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	e009      	b.n	80012d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012c4:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <_sbrk+0x64>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ca:	4b07      	ldr	r3, [pc, #28]	@ (80012e8 <_sbrk+0x64>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4413      	add	r3, r2
 80012d2:	4a05      	ldr	r2, [pc, #20]	@ (80012e8 <_sbrk+0x64>)
 80012d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012d6:	68fb      	ldr	r3, [r7, #12]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20005000 	.word	0x20005000
 80012e4:	00000400 	.word	0x00000400
 80012e8:	20000678 	.word	0x20000678
 80012ec:	200021b0 	.word	0x200021b0

080012f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr

080012fc <UI_Blink_Start>:
/**
 * @brief Вмикає світлодіод для зворотного зв'язку (початок блимання).
 */

static void UI_Blink_Start(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  // Увімкнути світлодіод (встановити пін в '0' для Blue Pill)
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8001300:	2200      	movs	r2, #0
 8001302:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001306:	4802      	ldr	r0, [pc, #8]	@ (8001310 <UI_Blink_Start+0x14>)
 8001308:	f000 ff5a 	bl	80021c0 <HAL_GPIO_WritePin>
}
 800130c:	bf00      	nop
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40011000 	.word	0x40011000

08001314 <UI_Blink_End>:
/**
 * @brief Перевіряє, чи час блимання вийшов, і вимикає світлодіод.
 * Викликати у головному циклі.
 */
static void UI_Blink_End(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
    // Вимкнути світлодіод (встановити пін в '1' для Blue Pill)
    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8001318:	2201      	movs	r2, #1
 800131a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800131e:	4802      	ldr	r0, [pc, #8]	@ (8001328 <UI_Blink_End+0x14>)
 8001320:	f000 ff4e 	bl	80021c0 <HAL_GPIO_WritePin>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40011000 	.word	0x40011000

0800132c <UI_Blink_Once>:

void UI_Blink_Once(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	UI_Blink_Start();
 8001330:	f7ff ffe4 	bl	80012fc <UI_Blink_Start>
	vTaskDelay(pdMS_TO_TICKS(50));
 8001334:	2032      	movs	r0, #50	@ 0x32
 8001336:	f006 f979 	bl	800762c <vTaskDelay>
	UI_Blink_End();
 800133a:	f7ff ffeb 	bl	8001314 <UI_Blink_End>
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001344:	f7ff ffd4 	bl	80012f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001348:	480b      	ldr	r0, [pc, #44]	@ (8001378 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800134a:	490c      	ldr	r1, [pc, #48]	@ (800137c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800134c:	4a0c      	ldr	r2, [pc, #48]	@ (8001380 <LoopFillZerobss+0x16>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a09      	ldr	r2, [pc, #36]	@ (8001384 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001360:	4c09      	ldr	r4, [pc, #36]	@ (8001388 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800136e:	f007 ffad 	bl	80092cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001372:	f7ff fa5c 	bl	800082e <main>
  bx lr
 8001376:	4770      	bx	lr
  ldr r0, =_sdata
 8001378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800137c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001380:	0800a0b4 	.word	0x0800a0b4
  ldr r2, =_sbss
 8001384:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001388:	200021b0 	.word	0x200021b0

0800138c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800138c:	e7fe      	b.n	800138c <ADC1_2_IRQHandler>
	...

08001390 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001394:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <HAL_Init+0x28>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a07      	ldr	r2, [pc, #28]	@ (80013b8 <HAL_Init+0x28>)
 800139a:	f043 0310 	orr.w	r3, r3, #16
 800139e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a0:	2003      	movs	r0, #3
 80013a2:	f000 f8f5 	bl	8001590 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013a6:	200f      	movs	r0, #15
 80013a8:	f7ff fea4 	bl	80010f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013ac:	f7ff fe6a 	bl	8001084 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40022000 	.word	0x40022000

080013bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <HAL_IncTick+0x1c>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <HAL_IncTick+0x20>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4413      	add	r3, r2
 80013cc:	4a03      	ldr	r2, [pc, #12]	@ (80013dc <HAL_IncTick+0x20>)
 80013ce:	6013      	str	r3, [r2, #0]
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr
 80013d8:	20000010 	.word	0x20000010
 80013dc:	2000067c 	.word	0x2000067c

080013e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return uwTick;
 80013e4:	4b02      	ldr	r3, [pc, #8]	@ (80013f0 <HAL_GetTick+0x10>)
 80013e6:	681b      	ldr	r3, [r3, #0]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr
 80013f0:	2000067c 	.word	0x2000067c

080013f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013fc:	f7ff fff0 	bl	80013e0 <HAL_GetTick>
 8001400:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800140c:	d005      	beq.n	800141a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800140e:	4b0a      	ldr	r3, [pc, #40]	@ (8001438 <HAL_Delay+0x44>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4413      	add	r3, r2
 8001418:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800141a:	bf00      	nop
 800141c:	f7ff ffe0 	bl	80013e0 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	429a      	cmp	r2, r3
 800142a:	d8f7      	bhi.n	800141c <HAL_Delay+0x28>
  {
  }
}
 800142c:	bf00      	nop
 800142e:	bf00      	nop
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000010 	.word	0x20000010

0800143c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f003 0307 	and.w	r3, r3, #7
 800144a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800144c:	4b0c      	ldr	r3, [pc, #48]	@ (8001480 <__NVIC_SetPriorityGrouping+0x44>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001452:	68ba      	ldr	r2, [r7, #8]
 8001454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001458:	4013      	ands	r3, r2
 800145a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800146c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800146e:	4a04      	ldr	r2, [pc, #16]	@ (8001480 <__NVIC_SetPriorityGrouping+0x44>)
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	60d3      	str	r3, [r2, #12]
}
 8001474:	bf00      	nop
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001488:	4b04      	ldr	r3, [pc, #16]	@ (800149c <__NVIC_GetPriorityGrouping+0x18>)
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	0a1b      	lsrs	r3, r3, #8
 800148e:	f003 0307 	and.w	r3, r3, #7
}
 8001492:	4618      	mov	r0, r3
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	db0b      	blt.n	80014ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	f003 021f 	and.w	r2, r3, #31
 80014b8:	4906      	ldr	r1, [pc, #24]	@ (80014d4 <__NVIC_EnableIRQ+0x34>)
 80014ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014be:	095b      	lsrs	r3, r3, #5
 80014c0:	2001      	movs	r0, #1
 80014c2:	fa00 f202 	lsl.w	r2, r0, r2
 80014c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	e000e100 	.word	0xe000e100

080014d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	6039      	str	r1, [r7, #0]
 80014e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	db0a      	blt.n	8001502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	490c      	ldr	r1, [pc, #48]	@ (8001524 <__NVIC_SetPriority+0x4c>)
 80014f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f6:	0112      	lsls	r2, r2, #4
 80014f8:	b2d2      	uxtb	r2, r2
 80014fa:	440b      	add	r3, r1
 80014fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001500:	e00a      	b.n	8001518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	b2da      	uxtb	r2, r3
 8001506:	4908      	ldr	r1, [pc, #32]	@ (8001528 <__NVIC_SetPriority+0x50>)
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	f003 030f 	and.w	r3, r3, #15
 800150e:	3b04      	subs	r3, #4
 8001510:	0112      	lsls	r2, r2, #4
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	440b      	add	r3, r1
 8001516:	761a      	strb	r2, [r3, #24]
}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	e000e100 	.word	0xe000e100
 8001528:	e000ed00 	.word	0xe000ed00

0800152c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800152c:	b480      	push	{r7}
 800152e:	b089      	sub	sp, #36	@ 0x24
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	f1c3 0307 	rsb	r3, r3, #7
 8001546:	2b04      	cmp	r3, #4
 8001548:	bf28      	it	cs
 800154a:	2304      	movcs	r3, #4
 800154c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3304      	adds	r3, #4
 8001552:	2b06      	cmp	r3, #6
 8001554:	d902      	bls.n	800155c <NVIC_EncodePriority+0x30>
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	3b03      	subs	r3, #3
 800155a:	e000      	b.n	800155e <NVIC_EncodePriority+0x32>
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001560:	f04f 32ff 	mov.w	r2, #4294967295
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43da      	mvns	r2, r3
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	401a      	ands	r2, r3
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001574:	f04f 31ff 	mov.w	r1, #4294967295
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	fa01 f303 	lsl.w	r3, r1, r3
 800157e:	43d9      	mvns	r1, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001584:	4313      	orrs	r3, r2
         );
}
 8001586:	4618      	mov	r0, r3
 8001588:	3724      	adds	r7, #36	@ 0x24
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr

08001590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2b07      	cmp	r3, #7
 800159c:	d00f      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2b06      	cmp	r3, #6
 80015a2:	d00c      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b05      	cmp	r3, #5
 80015a8:	d009      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d006      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b03      	cmp	r3, #3
 80015b4:	d003      	beq.n	80015be <HAL_NVIC_SetPriorityGrouping+0x2e>
 80015b6:	2191      	movs	r1, #145	@ 0x91
 80015b8:	4804      	ldr	r0, [pc, #16]	@ (80015cc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80015ba:	f7ff fa05 	bl	80009c8 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ff3c 	bl	800143c <__NVIC_SetPriorityGrouping>
}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	08009c3c 	.word	0x08009c3c

080015d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b0f      	cmp	r3, #15
 80015e6:	d903      	bls.n	80015f0 <HAL_NVIC_SetPriority+0x20>
 80015e8:	21a9      	movs	r1, #169	@ 0xa9
 80015ea:	480e      	ldr	r0, [pc, #56]	@ (8001624 <HAL_NVIC_SetPriority+0x54>)
 80015ec:	f7ff f9ec 	bl	80009c8 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	2b0f      	cmp	r3, #15
 80015f4:	d903      	bls.n	80015fe <HAL_NVIC_SetPriority+0x2e>
 80015f6:	21aa      	movs	r1, #170	@ 0xaa
 80015f8:	480a      	ldr	r0, [pc, #40]	@ (8001624 <HAL_NVIC_SetPriority+0x54>)
 80015fa:	f7ff f9e5 	bl	80009c8 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015fe:	f7ff ff41 	bl	8001484 <__NVIC_GetPriorityGrouping>
 8001602:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	68b9      	ldr	r1, [r7, #8]
 8001608:	6978      	ldr	r0, [r7, #20]
 800160a:	f7ff ff8f 	bl	800152c <NVIC_EncodePriority>
 800160e:	4602      	mov	r2, r0
 8001610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001614:	4611      	mov	r1, r2
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff ff5e 	bl	80014d8 <__NVIC_SetPriority>
}
 800161c:	bf00      	nop
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	08009c3c 	.word	0x08009c3c

08001628 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	2b00      	cmp	r3, #0
 8001638:	da03      	bge.n	8001642 <HAL_NVIC_EnableIRQ+0x1a>
 800163a:	21bd      	movs	r1, #189	@ 0xbd
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <HAL_NVIC_EnableIRQ+0x2c>)
 800163e:	f7ff f9c3 	bl	80009c8 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff ff2a 	bl	80014a0 <__NVIC_EnableIRQ>
}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	08009c3c 	.word	0x08009c3c

08001658 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e0da      	b.n	8001824 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a6e      	ldr	r2, [pc, #440]	@ (800182c <HAL_DMA_Init+0x1d4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d021      	beq.n	80016bc <HAL_DMA_Init+0x64>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a6c      	ldr	r2, [pc, #432]	@ (8001830 <HAL_DMA_Init+0x1d8>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d01c      	beq.n	80016bc <HAL_DMA_Init+0x64>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a6b      	ldr	r2, [pc, #428]	@ (8001834 <HAL_DMA_Init+0x1dc>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d017      	beq.n	80016bc <HAL_DMA_Init+0x64>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a69      	ldr	r2, [pc, #420]	@ (8001838 <HAL_DMA_Init+0x1e0>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d012      	beq.n	80016bc <HAL_DMA_Init+0x64>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a68      	ldr	r2, [pc, #416]	@ (800183c <HAL_DMA_Init+0x1e4>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d00d      	beq.n	80016bc <HAL_DMA_Init+0x64>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a66      	ldr	r2, [pc, #408]	@ (8001840 <HAL_DMA_Init+0x1e8>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d008      	beq.n	80016bc <HAL_DMA_Init+0x64>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a65      	ldr	r2, [pc, #404]	@ (8001844 <HAL_DMA_Init+0x1ec>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d003      	beq.n	80016bc <HAL_DMA_Init+0x64>
 80016b4:	2199      	movs	r1, #153	@ 0x99
 80016b6:	4864      	ldr	r0, [pc, #400]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 80016b8:	f7ff f986 	bl	80009c8 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d00c      	beq.n	80016de <HAL_DMA_Init+0x86>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b10      	cmp	r3, #16
 80016ca:	d008      	beq.n	80016de <HAL_DMA_Init+0x86>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016d4:	d003      	beq.n	80016de <HAL_DMA_Init+0x86>
 80016d6:	219a      	movs	r1, #154	@ 0x9a
 80016d8:	485b      	ldr	r0, [pc, #364]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 80016da:	f7ff f975 	bl	80009c8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	2b40      	cmp	r3, #64	@ 0x40
 80016e4:	d007      	beq.n	80016f6 <HAL_DMA_Init+0x9e>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d003      	beq.n	80016f6 <HAL_DMA_Init+0x9e>
 80016ee:	219b      	movs	r1, #155	@ 0x9b
 80016f0:	4855      	ldr	r0, [pc, #340]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 80016f2:	f7ff f969 	bl	80009c8 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	2b80      	cmp	r3, #128	@ 0x80
 80016fc:	d007      	beq.n	800170e <HAL_DMA_Init+0xb6>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <HAL_DMA_Init+0xb6>
 8001706:	219c      	movs	r1, #156	@ 0x9c
 8001708:	484f      	ldr	r0, [pc, #316]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 800170a:	f7ff f95d 	bl	80009c8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d00d      	beq.n	8001732 <HAL_DMA_Init+0xda>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800171e:	d008      	beq.n	8001732 <HAL_DMA_Init+0xda>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001728:	d003      	beq.n	8001732 <HAL_DMA_Init+0xda>
 800172a:	219d      	movs	r1, #157	@ 0x9d
 800172c:	4846      	ldr	r0, [pc, #280]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 800172e:	f7ff f94b 	bl	80009c8 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d00d      	beq.n	8001756 <HAL_DMA_Init+0xfe>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	695b      	ldr	r3, [r3, #20]
 800173e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001742:	d008      	beq.n	8001756 <HAL_DMA_Init+0xfe>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	695b      	ldr	r3, [r3, #20]
 8001748:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800174c:	d003      	beq.n	8001756 <HAL_DMA_Init+0xfe>
 800174e:	219e      	movs	r1, #158	@ 0x9e
 8001750:	483d      	ldr	r0, [pc, #244]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 8001752:	f7ff f939 	bl	80009c8 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d007      	beq.n	800176e <HAL_DMA_Init+0x116>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	2b20      	cmp	r3, #32
 8001764:	d003      	beq.n	800176e <HAL_DMA_Init+0x116>
 8001766:	219f      	movs	r1, #159	@ 0x9f
 8001768:	4837      	ldr	r0, [pc, #220]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 800176a:	f7ff f92d 	bl	80009c8 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d012      	beq.n	800179c <HAL_DMA_Init+0x144>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	69db      	ldr	r3, [r3, #28]
 800177a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800177e:	d00d      	beq.n	800179c <HAL_DMA_Init+0x144>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69db      	ldr	r3, [r3, #28]
 8001784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001788:	d008      	beq.n	800179c <HAL_DMA_Init+0x144>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001792:	d003      	beq.n	800179c <HAL_DMA_Init+0x144>
 8001794:	21a0      	movs	r1, #160	@ 0xa0
 8001796:	482c      	ldr	r0, [pc, #176]	@ (8001848 <HAL_DMA_Init+0x1f0>)
 8001798:	f7ff f916 	bl	80009c8 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	461a      	mov	r2, r3
 80017a2:	4b2a      	ldr	r3, [pc, #168]	@ (800184c <HAL_DMA_Init+0x1f4>)
 80017a4:	4413      	add	r3, r2
 80017a6:	4a2a      	ldr	r2, [pc, #168]	@ (8001850 <HAL_DMA_Init+0x1f8>)
 80017a8:	fba2 2303 	umull	r2, r3, r2, r3
 80017ac:	091b      	lsrs	r3, r3, #4
 80017ae:	009a      	lsls	r2, r3, #2
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a27      	ldr	r2, [pc, #156]	@ (8001854 <HAL_DMA_Init+0x1fc>)
 80017b8:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2202      	movs	r2, #2
 80017be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80017d0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80017d4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80017de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	695b      	ldr	r3, [r3, #20]
 80017f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	69db      	ldr	r3, [r3, #28]
 80017fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	4313      	orrs	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68fa      	ldr	r2, [r7, #12]
 800180a:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2201      	movs	r2, #1
 8001816:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3710      	adds	r7, #16
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40020008 	.word	0x40020008
 8001830:	4002001c 	.word	0x4002001c
 8001834:	40020030 	.word	0x40020030
 8001838:	40020044 	.word	0x40020044
 800183c:	40020058 	.word	0x40020058
 8001840:	4002006c 	.word	0x4002006c
 8001844:	40020080 	.word	0x40020080
 8001848:	08009c78 	.word	0x08009c78
 800184c:	bffdfff8 	.word	0xbffdfff8
 8001850:	cccccccd 	.word	0xcccccccd
 8001854:	40020000 	.word	0x40020000

08001858 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
 8001864:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001866:	2300      	movs	r3, #0
 8001868:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d003      	beq.n	8001878 <HAL_DMA_Start_IT+0x20>
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001876:	d304      	bcc.n	8001882 <HAL_DMA_Start_IT+0x2a>
 8001878:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800187c:	482c      	ldr	r0, [pc, #176]	@ (8001930 <HAL_DMA_Start_IT+0xd8>)
 800187e:	f7ff f8a3 	bl	80009c8 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d101      	bne.n	8001890 <HAL_DMA_Start_IT+0x38>
 800188c:	2302      	movs	r3, #2
 800188e:	e04b      	b.n	8001928 <HAL_DMA_Start_IT+0xd0>
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d13a      	bne.n	800191a <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2202      	movs	r2, #2
 80018a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2200      	movs	r2, #0
 80018b0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f022 0201 	bic.w	r2, r2, #1
 80018c0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	68b9      	ldr	r1, [r7, #8]
 80018c8:	68f8      	ldr	r0, [r7, #12]
 80018ca:	f000 f9be 	bl	8001c4a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d008      	beq.n	80018e8 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f042 020e 	orr.w	r2, r2, #14
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	e00f      	b.n	8001908 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f022 0204 	bic.w	r2, r2, #4
 80018f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f042 020a 	orr.w	r2, r2, #10
 8001906:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f042 0201 	orr.w	r2, r2, #1
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	e005      	b.n	8001926 <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001922:	2302      	movs	r3, #2
 8001924:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001926:	7dfb      	ldrb	r3, [r7, #23]
}
 8001928:	4618      	mov	r0, r3
 800192a:	3718      	adds	r7, #24
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	08009c78 	.word	0x08009c78

08001934 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800193c:	2300      	movs	r3, #0
 800193e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001946:	b2db      	uxtb	r3, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d005      	beq.n	8001958 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2204      	movs	r2, #4
 8001950:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	73fb      	strb	r3, [r7, #15]
 8001956:	e051      	b.n	80019fc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f022 020e 	bic.w	r2, r2, #14
 8001966:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f022 0201 	bic.w	r2, r2, #1
 8001976:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a22      	ldr	r2, [pc, #136]	@ (8001a08 <HAL_DMA_Abort_IT+0xd4>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d029      	beq.n	80019d6 <HAL_DMA_Abort_IT+0xa2>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a21      	ldr	r2, [pc, #132]	@ (8001a0c <HAL_DMA_Abort_IT+0xd8>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d022      	beq.n	80019d2 <HAL_DMA_Abort_IT+0x9e>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a1f      	ldr	r2, [pc, #124]	@ (8001a10 <HAL_DMA_Abort_IT+0xdc>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d01a      	beq.n	80019cc <HAL_DMA_Abort_IT+0x98>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a1e      	ldr	r2, [pc, #120]	@ (8001a14 <HAL_DMA_Abort_IT+0xe0>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d012      	beq.n	80019c6 <HAL_DMA_Abort_IT+0x92>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001a18 <HAL_DMA_Abort_IT+0xe4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d00a      	beq.n	80019c0 <HAL_DMA_Abort_IT+0x8c>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a1b      	ldr	r2, [pc, #108]	@ (8001a1c <HAL_DMA_Abort_IT+0xe8>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d102      	bne.n	80019ba <HAL_DMA_Abort_IT+0x86>
 80019b4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80019b8:	e00e      	b.n	80019d8 <HAL_DMA_Abort_IT+0xa4>
 80019ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019be:	e00b      	b.n	80019d8 <HAL_DMA_Abort_IT+0xa4>
 80019c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019c4:	e008      	b.n	80019d8 <HAL_DMA_Abort_IT+0xa4>
 80019c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019ca:	e005      	b.n	80019d8 <HAL_DMA_Abort_IT+0xa4>
 80019cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019d0:	e002      	b.n	80019d8 <HAL_DMA_Abort_IT+0xa4>
 80019d2:	2310      	movs	r3, #16
 80019d4:	e000      	b.n	80019d8 <HAL_DMA_Abort_IT+0xa4>
 80019d6:	2301      	movs	r3, #1
 80019d8:	4a11      	ldr	r2, [pc, #68]	@ (8001a20 <HAL_DMA_Abort_IT+0xec>)
 80019da:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2201      	movs	r2, #1
 80019e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d003      	beq.n	80019fc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	4798      	blx	r3
    } 
  }
  return status;
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40020008 	.word	0x40020008
 8001a0c:	4002001c 	.word	0x4002001c
 8001a10:	40020030 	.word	0x40020030
 8001a14:	40020044 	.word	0x40020044
 8001a18:	40020058 	.word	0x40020058
 8001a1c:	4002006c 	.word	0x4002006c
 8001a20:	40020000 	.word	0x40020000

08001a24 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a40:	2204      	movs	r2, #4
 8001a42:	409a      	lsls	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d04f      	beq.n	8001aec <HAL_DMA_IRQHandler+0xc8>
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	f003 0304 	and.w	r3, r3, #4
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d04a      	beq.n	8001aec <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0320 	and.w	r3, r3, #32
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d107      	bne.n	8001a74 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f022 0204 	bic.w	r2, r2, #4
 8001a72:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a66      	ldr	r2, [pc, #408]	@ (8001c14 <HAL_DMA_IRQHandler+0x1f0>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d029      	beq.n	8001ad2 <HAL_DMA_IRQHandler+0xae>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a65      	ldr	r2, [pc, #404]	@ (8001c18 <HAL_DMA_IRQHandler+0x1f4>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d022      	beq.n	8001ace <HAL_DMA_IRQHandler+0xaa>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a63      	ldr	r2, [pc, #396]	@ (8001c1c <HAL_DMA_IRQHandler+0x1f8>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d01a      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0xa4>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a62      	ldr	r2, [pc, #392]	@ (8001c20 <HAL_DMA_IRQHandler+0x1fc>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d012      	beq.n	8001ac2 <HAL_DMA_IRQHandler+0x9e>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a60      	ldr	r2, [pc, #384]	@ (8001c24 <HAL_DMA_IRQHandler+0x200>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d00a      	beq.n	8001abc <HAL_DMA_IRQHandler+0x98>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a5f      	ldr	r2, [pc, #380]	@ (8001c28 <HAL_DMA_IRQHandler+0x204>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d102      	bne.n	8001ab6 <HAL_DMA_IRQHandler+0x92>
 8001ab0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ab4:	e00e      	b.n	8001ad4 <HAL_DMA_IRQHandler+0xb0>
 8001ab6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001aba:	e00b      	b.n	8001ad4 <HAL_DMA_IRQHandler+0xb0>
 8001abc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001ac0:	e008      	b.n	8001ad4 <HAL_DMA_IRQHandler+0xb0>
 8001ac2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ac6:	e005      	b.n	8001ad4 <HAL_DMA_IRQHandler+0xb0>
 8001ac8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001acc:	e002      	b.n	8001ad4 <HAL_DMA_IRQHandler+0xb0>
 8001ace:	2340      	movs	r3, #64	@ 0x40
 8001ad0:	e000      	b.n	8001ad4 <HAL_DMA_IRQHandler+0xb0>
 8001ad2:	2304      	movs	r3, #4
 8001ad4:	4a55      	ldr	r2, [pc, #340]	@ (8001c2c <HAL_DMA_IRQHandler+0x208>)
 8001ad6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 8094 	beq.w	8001c0a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001aea:	e08e      	b.n	8001c0a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af0:	2202      	movs	r2, #2
 8001af2:	409a      	lsls	r2, r3
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	4013      	ands	r3, r2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d056      	beq.n	8001baa <HAL_DMA_IRQHandler+0x186>
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d051      	beq.n	8001baa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0320 	and.w	r3, r3, #32
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d10b      	bne.n	8001b2c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 020a 	bic.w	r2, r2, #10
 8001b22:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a38      	ldr	r2, [pc, #224]	@ (8001c14 <HAL_DMA_IRQHandler+0x1f0>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d029      	beq.n	8001b8a <HAL_DMA_IRQHandler+0x166>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a37      	ldr	r2, [pc, #220]	@ (8001c18 <HAL_DMA_IRQHandler+0x1f4>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d022      	beq.n	8001b86 <HAL_DMA_IRQHandler+0x162>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a35      	ldr	r2, [pc, #212]	@ (8001c1c <HAL_DMA_IRQHandler+0x1f8>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d01a      	beq.n	8001b80 <HAL_DMA_IRQHandler+0x15c>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a34      	ldr	r2, [pc, #208]	@ (8001c20 <HAL_DMA_IRQHandler+0x1fc>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d012      	beq.n	8001b7a <HAL_DMA_IRQHandler+0x156>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a32      	ldr	r2, [pc, #200]	@ (8001c24 <HAL_DMA_IRQHandler+0x200>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d00a      	beq.n	8001b74 <HAL_DMA_IRQHandler+0x150>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a31      	ldr	r2, [pc, #196]	@ (8001c28 <HAL_DMA_IRQHandler+0x204>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d102      	bne.n	8001b6e <HAL_DMA_IRQHandler+0x14a>
 8001b68:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001b6c:	e00e      	b.n	8001b8c <HAL_DMA_IRQHandler+0x168>
 8001b6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b72:	e00b      	b.n	8001b8c <HAL_DMA_IRQHandler+0x168>
 8001b74:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b78:	e008      	b.n	8001b8c <HAL_DMA_IRQHandler+0x168>
 8001b7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b7e:	e005      	b.n	8001b8c <HAL_DMA_IRQHandler+0x168>
 8001b80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b84:	e002      	b.n	8001b8c <HAL_DMA_IRQHandler+0x168>
 8001b86:	2320      	movs	r3, #32
 8001b88:	e000      	b.n	8001b8c <HAL_DMA_IRQHandler+0x168>
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	4a27      	ldr	r2, [pc, #156]	@ (8001c2c <HAL_DMA_IRQHandler+0x208>)
 8001b8e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d034      	beq.n	8001c0a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001ba8:	e02f      	b.n	8001c0a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	2208      	movs	r2, #8
 8001bb0:	409a      	lsls	r2, r3
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d028      	beq.n	8001c0c <HAL_DMA_IRQHandler+0x1e8>
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f003 0308 	and.w	r3, r3, #8
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d023      	beq.n	8001c0c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f022 020e 	bic.w	r2, r2, #14
 8001bd2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bdc:	2101      	movs	r1, #1
 8001bde:	fa01 f202 	lsl.w	r2, r1, r2
 8001be2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d004      	beq.n	8001c0c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	4798      	blx	r3
    }
  }
  return;
 8001c0a:	bf00      	nop
 8001c0c:	bf00      	nop
}
 8001c0e:	3710      	adds	r7, #16
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	40020008 	.word	0x40020008
 8001c18:	4002001c 	.word	0x4002001c
 8001c1c:	40020030 	.word	0x40020030
 8001c20:	40020044 	.word	0x40020044
 8001c24:	40020058 	.word	0x40020058
 8001c28:	4002006c 	.word	0x4002006c
 8001c2c:	40020000 	.word	0x40020000

08001c30 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c3e:	b2db      	uxtb	r3, r3
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr

08001c4a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b085      	sub	sp, #20
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	60f8      	str	r0, [r7, #12]
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
 8001c56:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c60:	2101      	movs	r1, #1
 8001c62:	fa01 f202 	lsl.w	r2, r1, r2
 8001c66:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2b10      	cmp	r3, #16
 8001c76:	d108      	bne.n	8001c8a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c88:	e007      	b.n	8001c9a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	60da      	str	r2, [r3, #12]
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr

08001ca4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08a      	sub	sp, #40	@ 0x28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a96      	ldr	r2, [pc, #600]	@ (8001f14 <HAL_GPIO_Init+0x270>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d013      	beq.n	8001ce6 <HAL_GPIO_Init+0x42>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a95      	ldr	r2, [pc, #596]	@ (8001f18 <HAL_GPIO_Init+0x274>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d00f      	beq.n	8001ce6 <HAL_GPIO_Init+0x42>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a94      	ldr	r2, [pc, #592]	@ (8001f1c <HAL_GPIO_Init+0x278>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d00b      	beq.n	8001ce6 <HAL_GPIO_Init+0x42>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a93      	ldr	r2, [pc, #588]	@ (8001f20 <HAL_GPIO_Init+0x27c>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d007      	beq.n	8001ce6 <HAL_GPIO_Init+0x42>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a92      	ldr	r2, [pc, #584]	@ (8001f24 <HAL_GPIO_Init+0x280>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d003      	beq.n	8001ce6 <HAL_GPIO_Init+0x42>
 8001cde:	21bd      	movs	r1, #189	@ 0xbd
 8001ce0:	4891      	ldr	r0, [pc, #580]	@ (8001f28 <HAL_GPIO_Init+0x284>)
 8001ce2:	f7fe fe71 	bl	80009c8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d004      	beq.n	8001cfa <HAL_GPIO_Init+0x56>
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cf8:	d303      	bcc.n	8001d02 <HAL_GPIO_Init+0x5e>
 8001cfa:	21be      	movs	r1, #190	@ 0xbe
 8001cfc:	488a      	ldr	r0, [pc, #552]	@ (8001f28 <HAL_GPIO_Init+0x284>)
 8001cfe:	f7fe fe63 	bl	80009c8 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 821d 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	f000 8218 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b11      	cmp	r3, #17
 8001d1c:	f000 8213 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	f000 820e 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	2b12      	cmp	r3, #18
 8001d30:	f000 8209 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	4a7c      	ldr	r2, [pc, #496]	@ (8001f2c <HAL_GPIO_Init+0x288>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	f000 8203 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	4a7a      	ldr	r2, [pc, #488]	@ (8001f30 <HAL_GPIO_Init+0x28c>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	f000 81fd 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	4a78      	ldr	r2, [pc, #480]	@ (8001f34 <HAL_GPIO_Init+0x290>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	f000 81f7 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4a76      	ldr	r2, [pc, #472]	@ (8001f38 <HAL_GPIO_Init+0x294>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	f000 81f1 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	4a74      	ldr	r2, [pc, #464]	@ (8001f3c <HAL_GPIO_Init+0x298>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	f000 81eb 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	4a72      	ldr	r2, [pc, #456]	@ (8001f40 <HAL_GPIO_Init+0x29c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	f000 81e5 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	2b03      	cmp	r3, #3
 8001d82:	f000 81e0 	beq.w	8002146 <HAL_GPIO_Init+0x4a2>
 8001d86:	21bf      	movs	r1, #191	@ 0xbf
 8001d88:	4867      	ldr	r0, [pc, #412]	@ (8001f28 <HAL_GPIO_Init+0x284>)
 8001d8a:	f7fe fe1d 	bl	80009c8 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d8e:	e1da      	b.n	8002146 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d90:	2201      	movs	r2, #1
 8001d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	69fa      	ldr	r2, [r7, #28]
 8001da0:	4013      	ands	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	f040 81c9 	bne.w	8002140 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a58      	ldr	r2, [pc, #352]	@ (8001f14 <HAL_GPIO_Init+0x270>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d013      	beq.n	8001dde <HAL_GPIO_Init+0x13a>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a57      	ldr	r2, [pc, #348]	@ (8001f18 <HAL_GPIO_Init+0x274>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d00f      	beq.n	8001dde <HAL_GPIO_Init+0x13a>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a56      	ldr	r2, [pc, #344]	@ (8001f1c <HAL_GPIO_Init+0x278>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d00b      	beq.n	8001dde <HAL_GPIO_Init+0x13a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a55      	ldr	r2, [pc, #340]	@ (8001f20 <HAL_GPIO_Init+0x27c>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d007      	beq.n	8001dde <HAL_GPIO_Init+0x13a>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a54      	ldr	r2, [pc, #336]	@ (8001f24 <HAL_GPIO_Init+0x280>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d003      	beq.n	8001dde <HAL_GPIO_Init+0x13a>
 8001dd6:	21cd      	movs	r1, #205	@ 0xcd
 8001dd8:	4853      	ldr	r0, [pc, #332]	@ (8001f28 <HAL_GPIO_Init+0x284>)
 8001dda:	f7fe fdf5 	bl	80009c8 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	4a57      	ldr	r2, [pc, #348]	@ (8001f40 <HAL_GPIO_Init+0x29c>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	f000 80c2 	beq.w	8001f6e <HAL_GPIO_Init+0x2ca>
 8001dea:	4a55      	ldr	r2, [pc, #340]	@ (8001f40 <HAL_GPIO_Init+0x29c>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	f200 80e8 	bhi.w	8001fc2 <HAL_GPIO_Init+0x31e>
 8001df2:	4a50      	ldr	r2, [pc, #320]	@ (8001f34 <HAL_GPIO_Init+0x290>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	f000 80ba 	beq.w	8001f6e <HAL_GPIO_Init+0x2ca>
 8001dfa:	4a4e      	ldr	r2, [pc, #312]	@ (8001f34 <HAL_GPIO_Init+0x290>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	f200 80e0 	bhi.w	8001fc2 <HAL_GPIO_Init+0x31e>
 8001e02:	4a4e      	ldr	r2, [pc, #312]	@ (8001f3c <HAL_GPIO_Init+0x298>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	f000 80b2 	beq.w	8001f6e <HAL_GPIO_Init+0x2ca>
 8001e0a:	4a4c      	ldr	r2, [pc, #304]	@ (8001f3c <HAL_GPIO_Init+0x298>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	f200 80d8 	bhi.w	8001fc2 <HAL_GPIO_Init+0x31e>
 8001e12:	4a47      	ldr	r2, [pc, #284]	@ (8001f30 <HAL_GPIO_Init+0x28c>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	f000 80aa 	beq.w	8001f6e <HAL_GPIO_Init+0x2ca>
 8001e1a:	4a45      	ldr	r2, [pc, #276]	@ (8001f30 <HAL_GPIO_Init+0x28c>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	f200 80d0 	bhi.w	8001fc2 <HAL_GPIO_Init+0x31e>
 8001e22:	4a45      	ldr	r2, [pc, #276]	@ (8001f38 <HAL_GPIO_Init+0x294>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	f000 80a2 	beq.w	8001f6e <HAL_GPIO_Init+0x2ca>
 8001e2a:	4a43      	ldr	r2, [pc, #268]	@ (8001f38 <HAL_GPIO_Init+0x294>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	f200 80c8 	bhi.w	8001fc2 <HAL_GPIO_Init+0x31e>
 8001e32:	2b12      	cmp	r3, #18
 8001e34:	d82c      	bhi.n	8001e90 <HAL_GPIO_Init+0x1ec>
 8001e36:	2b12      	cmp	r3, #18
 8001e38:	f200 80c3 	bhi.w	8001fc2 <HAL_GPIO_Init+0x31e>
 8001e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e44 <HAL_GPIO_Init+0x1a0>)
 8001e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e42:	bf00      	nop
 8001e44:	08001f6f 	.word	0x08001f6f
 8001e48:	08001e99 	.word	0x08001e99
 8001e4c:	08001eeb 	.word	0x08001eeb
 8001e50:	08001fbd 	.word	0x08001fbd
 8001e54:	08001fc3 	.word	0x08001fc3
 8001e58:	08001fc3 	.word	0x08001fc3
 8001e5c:	08001fc3 	.word	0x08001fc3
 8001e60:	08001fc3 	.word	0x08001fc3
 8001e64:	08001fc3 	.word	0x08001fc3
 8001e68:	08001fc3 	.word	0x08001fc3
 8001e6c:	08001fc3 	.word	0x08001fc3
 8001e70:	08001fc3 	.word	0x08001fc3
 8001e74:	08001fc3 	.word	0x08001fc3
 8001e78:	08001fc3 	.word	0x08001fc3
 8001e7c:	08001fc3 	.word	0x08001fc3
 8001e80:	08001fc3 	.word	0x08001fc3
 8001e84:	08001fc3 	.word	0x08001fc3
 8001e88:	08001ec1 	.word	0x08001ec1
 8001e8c:	08001f45 	.word	0x08001f45
 8001e90:	4a26      	ldr	r2, [pc, #152]	@ (8001f2c <HAL_GPIO_Init+0x288>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d06b      	beq.n	8001f6e <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e96:	e094      	b.n	8001fc2 <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d00b      	beq.n	8001eb8 <HAL_GPIO_Init+0x214>
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d007      	beq.n	8001eb8 <HAL_GPIO_Init+0x214>
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	2b03      	cmp	r3, #3
 8001eae:	d003      	beq.n	8001eb8 <HAL_GPIO_Init+0x214>
 8001eb0:	21d5      	movs	r1, #213	@ 0xd5
 8001eb2:	481d      	ldr	r0, [pc, #116]	@ (8001f28 <HAL_GPIO_Init+0x284>)
 8001eb4:	f7fe fd88 	bl	80009c8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	623b      	str	r3, [r7, #32]
          break;
 8001ebe:	e081      	b.n	8001fc4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d00b      	beq.n	8001ee0 <HAL_GPIO_Init+0x23c>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d007      	beq.n	8001ee0 <HAL_GPIO_Init+0x23c>
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	2b03      	cmp	r3, #3
 8001ed6:	d003      	beq.n	8001ee0 <HAL_GPIO_Init+0x23c>
 8001ed8:	21dc      	movs	r1, #220	@ 0xdc
 8001eda:	4813      	ldr	r0, [pc, #76]	@ (8001f28 <HAL_GPIO_Init+0x284>)
 8001edc:	f7fe fd74 	bl	80009c8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	3304      	adds	r3, #4
 8001ee6:	623b      	str	r3, [r7, #32]
          break;
 8001ee8:	e06c      	b.n	8001fc4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d00b      	beq.n	8001f0a <HAL_GPIO_Init+0x266>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d007      	beq.n	8001f0a <HAL_GPIO_Init+0x266>
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	2b03      	cmp	r3, #3
 8001f00:	d003      	beq.n	8001f0a <HAL_GPIO_Init+0x266>
 8001f02:	21e3      	movs	r1, #227	@ 0xe3
 8001f04:	4808      	ldr	r0, [pc, #32]	@ (8001f28 <HAL_GPIO_Init+0x284>)
 8001f06:	f7fe fd5f 	bl	80009c8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	3308      	adds	r3, #8
 8001f10:	623b      	str	r3, [r7, #32]
          break;
 8001f12:	e057      	b.n	8001fc4 <HAL_GPIO_Init+0x320>
 8001f14:	40010800 	.word	0x40010800
 8001f18:	40010c00 	.word	0x40010c00
 8001f1c:	40011000 	.word	0x40011000
 8001f20:	40011400 	.word	0x40011400
 8001f24:	40011800 	.word	0x40011800
 8001f28:	08009cb0 	.word	0x08009cb0
 8001f2c:	10110000 	.word	0x10110000
 8001f30:	10210000 	.word	0x10210000
 8001f34:	10310000 	.word	0x10310000
 8001f38:	10120000 	.word	0x10120000
 8001f3c:	10220000 	.word	0x10220000
 8001f40:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d00b      	beq.n	8001f64 <HAL_GPIO_Init+0x2c0>
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d007      	beq.n	8001f64 <HAL_GPIO_Init+0x2c0>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	2b03      	cmp	r3, #3
 8001f5a:	d003      	beq.n	8001f64 <HAL_GPIO_Init+0x2c0>
 8001f5c:	21ea      	movs	r1, #234	@ 0xea
 8001f5e:	4880      	ldr	r0, [pc, #512]	@ (8002160 <HAL_GPIO_Init+0x4bc>)
 8001f60:	f7fe fd32 	bl	80009c8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	330c      	adds	r3, #12
 8001f6a:	623b      	str	r3, [r7, #32]
          break;
 8001f6c:	e02a      	b.n	8001fc4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d00b      	beq.n	8001f8e <HAL_GPIO_Init+0x2ea>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d007      	beq.n	8001f8e <HAL_GPIO_Init+0x2ea>
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_Init+0x2ea>
 8001f86:	21f7      	movs	r1, #247	@ 0xf7
 8001f88:	4875      	ldr	r0, [pc, #468]	@ (8002160 <HAL_GPIO_Init+0x4bc>)
 8001f8a:	f7fe fd1d 	bl	80009c8 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d102      	bne.n	8001f9c <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f96:	2304      	movs	r3, #4
 8001f98:	623b      	str	r3, [r7, #32]
          break;
 8001f9a:	e013      	b.n	8001fc4 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d105      	bne.n	8001fb0 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fa4:	2308      	movs	r3, #8
 8001fa6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69fa      	ldr	r2, [r7, #28]
 8001fac:	611a      	str	r2, [r3, #16]
          break;
 8001fae:	e009      	b.n	8001fc4 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fb0:	2308      	movs	r3, #8
 8001fb2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	69fa      	ldr	r2, [r7, #28]
 8001fb8:	615a      	str	r2, [r3, #20]
          break;
 8001fba:	e003      	b.n	8001fc4 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	623b      	str	r3, [r7, #32]
          break;
 8001fc0:	e000      	b.n	8001fc4 <HAL_GPIO_Init+0x320>
          break;
 8001fc2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	2bff      	cmp	r3, #255	@ 0xff
 8001fc8:	d801      	bhi.n	8001fce <HAL_GPIO_Init+0x32a>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	e001      	b.n	8001fd2 <HAL_GPIO_Init+0x32e>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	3304      	adds	r3, #4
 8001fd2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	2bff      	cmp	r3, #255	@ 0xff
 8001fd8:	d802      	bhi.n	8001fe0 <HAL_GPIO_Init+0x33c>
 8001fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	e002      	b.n	8001fe6 <HAL_GPIO_Init+0x342>
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe2:	3b08      	subs	r3, #8
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	210f      	movs	r1, #15
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	401a      	ands	r2, r3
 8001ff8:	6a39      	ldr	r1, [r7, #32]
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8002000:	431a      	orrs	r2, r3
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800200e:	2b00      	cmp	r3, #0
 8002010:	f000 8096 	beq.w	8002140 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002014:	4b53      	ldr	r3, [pc, #332]	@ (8002164 <HAL_GPIO_Init+0x4c0>)
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	4a52      	ldr	r2, [pc, #328]	@ (8002164 <HAL_GPIO_Init+0x4c0>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	6193      	str	r3, [r2, #24]
 8002020:	4b50      	ldr	r3, [pc, #320]	@ (8002164 <HAL_GPIO_Init+0x4c0>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	60bb      	str	r3, [r7, #8]
 800202a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800202c:	4a4e      	ldr	r2, [pc, #312]	@ (8002168 <HAL_GPIO_Init+0x4c4>)
 800202e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002030:	089b      	lsrs	r3, r3, #2
 8002032:	3302      	adds	r3, #2
 8002034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002038:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800203a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203c:	f003 0303 	and.w	r3, r3, #3
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	220f      	movs	r2, #15
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	4013      	ands	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a46      	ldr	r2, [pc, #280]	@ (800216c <HAL_GPIO_Init+0x4c8>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d013      	beq.n	8002080 <HAL_GPIO_Init+0x3dc>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a45      	ldr	r2, [pc, #276]	@ (8002170 <HAL_GPIO_Init+0x4cc>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d00d      	beq.n	800207c <HAL_GPIO_Init+0x3d8>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a44      	ldr	r2, [pc, #272]	@ (8002174 <HAL_GPIO_Init+0x4d0>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d007      	beq.n	8002078 <HAL_GPIO_Init+0x3d4>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a43      	ldr	r2, [pc, #268]	@ (8002178 <HAL_GPIO_Init+0x4d4>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d101      	bne.n	8002074 <HAL_GPIO_Init+0x3d0>
 8002070:	2303      	movs	r3, #3
 8002072:	e006      	b.n	8002082 <HAL_GPIO_Init+0x3de>
 8002074:	2304      	movs	r3, #4
 8002076:	e004      	b.n	8002082 <HAL_GPIO_Init+0x3de>
 8002078:	2302      	movs	r3, #2
 800207a:	e002      	b.n	8002082 <HAL_GPIO_Init+0x3de>
 800207c:	2301      	movs	r3, #1
 800207e:	e000      	b.n	8002082 <HAL_GPIO_Init+0x3de>
 8002080:	2300      	movs	r3, #0
 8002082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002084:	f002 0203 	and.w	r2, r2, #3
 8002088:	0092      	lsls	r2, r2, #2
 800208a:	4093      	lsls	r3, r2
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	4313      	orrs	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002092:	4935      	ldr	r1, [pc, #212]	@ (8002168 <HAL_GPIO_Init+0x4c4>)
 8002094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002096:	089b      	lsrs	r3, r3, #2
 8002098:	3302      	adds	r3, #2
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d006      	beq.n	80020ba <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020ac:	4b33      	ldr	r3, [pc, #204]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	4932      	ldr	r1, [pc, #200]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	608b      	str	r3, [r1, #8]
 80020b8:	e006      	b.n	80020c8 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020ba:	4b30      	ldr	r3, [pc, #192]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	43db      	mvns	r3, r3
 80020c2:	492e      	ldr	r1, [pc, #184]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d006      	beq.n	80020e2 <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020d4:	4b29      	ldr	r3, [pc, #164]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 80020d6:	68da      	ldr	r2, [r3, #12]
 80020d8:	4928      	ldr	r1, [pc, #160]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	4313      	orrs	r3, r2
 80020de:	60cb      	str	r3, [r1, #12]
 80020e0:	e006      	b.n	80020f0 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020e2:	4b26      	ldr	r3, [pc, #152]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 80020e4:	68da      	ldr	r2, [r3, #12]
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	43db      	mvns	r3, r3
 80020ea:	4924      	ldr	r1, [pc, #144]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 80020ec:	4013      	ands	r3, r2
 80020ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d006      	beq.n	800210a <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020fc:	4b1f      	ldr	r3, [pc, #124]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	491e      	ldr	r1, [pc, #120]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	4313      	orrs	r3, r2
 8002106:	604b      	str	r3, [r1, #4]
 8002108:	e006      	b.n	8002118 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800210a:	4b1c      	ldr	r3, [pc, #112]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	43db      	mvns	r3, r3
 8002112:	491a      	ldr	r1, [pc, #104]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 8002114:	4013      	ands	r3, r2
 8002116:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d006      	beq.n	8002132 <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002124:	4b15      	ldr	r3, [pc, #84]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4914      	ldr	r1, [pc, #80]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	600b      	str	r3, [r1, #0]
 8002130:	e006      	b.n	8002140 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002132:	4b12      	ldr	r3, [pc, #72]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	43db      	mvns	r3, r3
 800213a:	4910      	ldr	r1, [pc, #64]	@ (800217c <HAL_GPIO_Init+0x4d8>)
 800213c:	4013      	ands	r3, r2
 800213e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002142:	3301      	adds	r3, #1
 8002144:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	fa22 f303 	lsr.w	r3, r2, r3
 8002150:	2b00      	cmp	r3, #0
 8002152:	f47f ae1d 	bne.w	8001d90 <HAL_GPIO_Init+0xec>
  }
}
 8002156:	bf00      	nop
 8002158:	bf00      	nop
 800215a:	3728      	adds	r7, #40	@ 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	08009cb0 	.word	0x08009cb0
 8002164:	40021000 	.word	0x40021000
 8002168:	40010000 	.word	0x40010000
 800216c:	40010800 	.word	0x40010800
 8002170:	40010c00 	.word	0x40010c00
 8002174:	40011000 	.word	0x40011000
 8002178:	40011400 	.word	0x40011400
 800217c:	40010400 	.word	0x40010400

08002180 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	460b      	mov	r3, r1
 800218a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800218c:	887b      	ldrh	r3, [r7, #2]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d104      	bne.n	800219c <HAL_GPIO_ReadPin+0x1c>
 8002192:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 8002196:	4809      	ldr	r0, [pc, #36]	@ (80021bc <HAL_GPIO_ReadPin+0x3c>)
 8002198:	f7fe fc16 	bl	80009c8 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	887b      	ldrh	r3, [r7, #2]
 80021a2:	4013      	ands	r3, r2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d002      	beq.n	80021ae <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
 80021ac:	e001      	b.n	80021b2 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021ae:	2300      	movs	r3, #0
 80021b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	08009cb0 	.word	0x08009cb0

080021c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	807b      	strh	r3, [r7, #2]
 80021cc:	4613      	mov	r3, r2
 80021ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80021d0:	887b      	ldrh	r3, [r7, #2]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d104      	bne.n	80021e0 <HAL_GPIO_WritePin+0x20>
 80021d6:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 80021da:	480e      	ldr	r0, [pc, #56]	@ (8002214 <HAL_GPIO_WritePin+0x54>)
 80021dc:	f7fe fbf4 	bl	80009c8 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80021e0:	787b      	ldrb	r3, [r7, #1]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d007      	beq.n	80021f6 <HAL_GPIO_WritePin+0x36>
 80021e6:	787b      	ldrb	r3, [r7, #1]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d004      	beq.n	80021f6 <HAL_GPIO_WritePin+0x36>
 80021ec:	f240 11d5 	movw	r1, #469	@ 0x1d5
 80021f0:	4808      	ldr	r0, [pc, #32]	@ (8002214 <HAL_GPIO_WritePin+0x54>)
 80021f2:	f7fe fbe9 	bl	80009c8 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80021f6:	787b      	ldrb	r3, [r7, #1]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d003      	beq.n	8002204 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021fc:	887a      	ldrh	r2, [r7, #2]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002202:	e003      	b.n	800220c <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002204:	887b      	ldrh	r3, [r7, #2]
 8002206:	041a      	lsls	r2, r3, #16
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	611a      	str	r2, [r3, #16]
}
 800220c:	bf00      	nop
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	08009cb0 	.word	0x08009cb0

08002218 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e1b4      	b.n	8002594 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a9b      	ldr	r2, [pc, #620]	@ (800249c <HAL_I2C_Init+0x284>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d009      	beq.n	8002248 <HAL_I2C_Init+0x30>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a99      	ldr	r2, [pc, #612]	@ (80024a0 <HAL_I2C_Init+0x288>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d004      	beq.n	8002248 <HAL_I2C_Init+0x30>
 800223e:	f240 11db 	movw	r1, #475	@ 0x1db
 8002242:	4898      	ldr	r0, [pc, #608]	@ (80024a4 <HAL_I2C_Init+0x28c>)
 8002244:	f7fe fbc0 	bl	80009c8 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d004      	beq.n	800225a <HAL_I2C_Init+0x42>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	4a94      	ldr	r2, [pc, #592]	@ (80024a8 <HAL_I2C_Init+0x290>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d904      	bls.n	8002264 <HAL_I2C_Init+0x4c>
 800225a:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 800225e:	4891      	ldr	r0, [pc, #580]	@ (80024a4 <HAL_I2C_Init+0x28c>)
 8002260:	f7fe fbb2 	bl	80009c8 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d009      	beq.n	8002280 <HAL_I2C_Init+0x68>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002274:	d004      	beq.n	8002280 <HAL_I2C_Init+0x68>
 8002276:	f240 11dd 	movw	r1, #477	@ 0x1dd
 800227a:	488a      	ldr	r0, [pc, #552]	@ (80024a4 <HAL_I2C_Init+0x28c>)
 800227c:	f7fe fba4 	bl	80009c8 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002288:	d304      	bcc.n	8002294 <HAL_I2C_Init+0x7c>
 800228a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800228e:	4885      	ldr	r0, [pc, #532]	@ (80024a4 <HAL_I2C_Init+0x28c>)
 8002290:	f7fe fb9a 	bl	80009c8 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800229c:	d009      	beq.n	80022b2 <HAL_I2C_Init+0x9a>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80022a6:	d004      	beq.n	80022b2 <HAL_I2C_Init+0x9a>
 80022a8:	f240 11df 	movw	r1, #479	@ 0x1df
 80022ac:	487d      	ldr	r0, [pc, #500]	@ (80024a4 <HAL_I2C_Init+0x28c>)
 80022ae:	f7fe fb8b 	bl	80009c8 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d008      	beq.n	80022cc <HAL_I2C_Init+0xb4>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d004      	beq.n	80022cc <HAL_I2C_Init+0xb4>
 80022c2:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80022c6:	4877      	ldr	r0, [pc, #476]	@ (80024a4 <HAL_I2C_Init+0x28c>)
 80022c8:	f7fe fb7e 	bl	80009c8 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d004      	beq.n	80022e2 <HAL_I2C_Init+0xca>
 80022d8:	f240 11e1 	movw	r1, #481	@ 0x1e1
 80022dc:	4871      	ldr	r0, [pc, #452]	@ (80024a4 <HAL_I2C_Init+0x28c>)
 80022de:	f7fe fb73 	bl	80009c8 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d008      	beq.n	80022fc <HAL_I2C_Init+0xe4>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	2b40      	cmp	r3, #64	@ 0x40
 80022f0:	d004      	beq.n	80022fc <HAL_I2C_Init+0xe4>
 80022f2:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 80022f6:	486b      	ldr	r0, [pc, #428]	@ (80024a4 <HAL_I2C_Init+0x28c>)
 80022f8:	f7fe fb66 	bl	80009c8 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d008      	beq.n	8002316 <HAL_I2C_Init+0xfe>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	2b80      	cmp	r3, #128	@ 0x80
 800230a:	d004      	beq.n	8002316 <HAL_I2C_Init+0xfe>
 800230c:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8002310:	4864      	ldr	r0, [pc, #400]	@ (80024a4 <HAL_I2C_Init+0x28c>)
 8002312:	f7fe fb59 	bl	80009c8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d106      	bne.n	8002330 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7fe f908 	bl	8000540 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2224      	movs	r2, #36	@ 0x24
 8002334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f022 0201 	bic.w	r2, r2, #1
 8002346:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002356:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002366:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002368:	f003 f95e 	bl	8005628 <HAL_RCC_GetPCLK1Freq>
 800236c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	4a4e      	ldr	r2, [pc, #312]	@ (80024ac <HAL_I2C_Init+0x294>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d807      	bhi.n	8002388 <HAL_I2C_Init+0x170>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4a4d      	ldr	r2, [pc, #308]	@ (80024b0 <HAL_I2C_Init+0x298>)
 800237c:	4293      	cmp	r3, r2
 800237e:	bf94      	ite	ls
 8002380:	2301      	movls	r3, #1
 8002382:	2300      	movhi	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	e006      	b.n	8002396 <HAL_I2C_Init+0x17e>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	4a4a      	ldr	r2, [pc, #296]	@ (80024b4 <HAL_I2C_Init+0x29c>)
 800238c:	4293      	cmp	r3, r2
 800238e:	bf94      	ite	ls
 8002390:	2301      	movls	r3, #1
 8002392:	2300      	movhi	r3, #0
 8002394:	b2db      	uxtb	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e0fa      	b.n	8002594 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	4a45      	ldr	r2, [pc, #276]	@ (80024b8 <HAL_I2C_Init+0x2a0>)
 80023a2:	fba2 2303 	umull	r2, r3, r2, r3
 80023a6:	0c9b      	lsrs	r3, r3, #18
 80023a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68ba      	ldr	r2, [r7, #8]
 80023ba:	430a      	orrs	r2, r1
 80023bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6a1b      	ldr	r3, [r3, #32]
 80023c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	4a37      	ldr	r2, [pc, #220]	@ (80024ac <HAL_I2C_Init+0x294>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d802      	bhi.n	80023d8 <HAL_I2C_Init+0x1c0>
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	3301      	adds	r3, #1
 80023d6:	e009      	b.n	80023ec <HAL_I2C_Init+0x1d4>
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80023de:	fb02 f303 	mul.w	r3, r2, r3
 80023e2:	4a36      	ldr	r2, [pc, #216]	@ (80024bc <HAL_I2C_Init+0x2a4>)
 80023e4:	fba2 2303 	umull	r2, r3, r2, r3
 80023e8:	099b      	lsrs	r3, r3, #6
 80023ea:	3301      	adds	r3, #1
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	6812      	ldr	r2, [r2, #0]
 80023f0:	430b      	orrs	r3, r1
 80023f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80023fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4929      	ldr	r1, [pc, #164]	@ (80024ac <HAL_I2C_Init+0x294>)
 8002408:	428b      	cmp	r3, r1
 800240a:	d819      	bhi.n	8002440 <HAL_I2C_Init+0x228>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	1e59      	subs	r1, r3, #1
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	fbb1 f3f3 	udiv	r3, r1, r3
 800241a:	1c59      	adds	r1, r3, #1
 800241c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002420:	400b      	ands	r3, r1
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00a      	beq.n	800243c <HAL_I2C_Init+0x224>
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	1e59      	subs	r1, r3, #1
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	fbb1 f3f3 	udiv	r3, r1, r3
 8002434:	3301      	adds	r3, #1
 8002436:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800243a:	e064      	b.n	8002506 <HAL_I2C_Init+0x2ee>
 800243c:	2304      	movs	r3, #4
 800243e:	e062      	b.n	8002506 <HAL_I2C_Init+0x2ee>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d111      	bne.n	800246c <HAL_I2C_Init+0x254>
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	1e58      	subs	r0, r3, #1
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6859      	ldr	r1, [r3, #4]
 8002450:	460b      	mov	r3, r1
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	440b      	add	r3, r1
 8002456:	fbb0 f3f3 	udiv	r3, r0, r3
 800245a:	3301      	adds	r3, #1
 800245c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002460:	2b00      	cmp	r3, #0
 8002462:	bf0c      	ite	eq
 8002464:	2301      	moveq	r3, #1
 8002466:	2300      	movne	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	e012      	b.n	8002492 <HAL_I2C_Init+0x27a>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	1e58      	subs	r0, r3, #1
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6859      	ldr	r1, [r3, #4]
 8002474:	460b      	mov	r3, r1
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	440b      	add	r3, r1
 800247a:	0099      	lsls	r1, r3, #2
 800247c:	440b      	add	r3, r1
 800247e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002482:	3301      	adds	r3, #1
 8002484:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002488:	2b00      	cmp	r3, #0
 800248a:	bf0c      	ite	eq
 800248c:	2301      	moveq	r3, #1
 800248e:	2300      	movne	r3, #0
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d014      	beq.n	80024c0 <HAL_I2C_Init+0x2a8>
 8002496:	2301      	movs	r3, #1
 8002498:	e035      	b.n	8002506 <HAL_I2C_Init+0x2ee>
 800249a:	bf00      	nop
 800249c:	40005400 	.word	0x40005400
 80024a0:	40005800 	.word	0x40005800
 80024a4:	08009cec 	.word	0x08009cec
 80024a8:	00061a80 	.word	0x00061a80
 80024ac:	000186a0 	.word	0x000186a0
 80024b0:	001e847f 	.word	0x001e847f
 80024b4:	003d08ff 	.word	0x003d08ff
 80024b8:	431bde83 	.word	0x431bde83
 80024bc:	10624dd3 	.word	0x10624dd3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10e      	bne.n	80024e6 <HAL_I2C_Init+0x2ce>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	1e58      	subs	r0, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6859      	ldr	r1, [r3, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	440b      	add	r3, r1
 80024d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80024da:	3301      	adds	r3, #1
 80024dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024e4:	e00f      	b.n	8002506 <HAL_I2C_Init+0x2ee>
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1e58      	subs	r0, r3, #1
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6859      	ldr	r1, [r3, #4]
 80024ee:	460b      	mov	r3, r1
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	440b      	add	r3, r1
 80024f4:	0099      	lsls	r1, r3, #2
 80024f6:	440b      	add	r3, r1
 80024f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80024fc:	3301      	adds	r3, #1
 80024fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002502:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	6809      	ldr	r1, [r1, #0]
 800250a:	4313      	orrs	r3, r2
 800250c:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	69da      	ldr	r2, [r3, #28]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	431a      	orrs	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	430a      	orrs	r2, r1
 8002528:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002534:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	6911      	ldr	r1, [r2, #16]
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	68d2      	ldr	r2, [r2, #12]
 8002540:	4311      	orrs	r1, r2
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	6812      	ldr	r2, [r2, #0]
 8002546:	430b      	orrs	r3, r1
 8002548:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	695a      	ldr	r2, [r3, #20]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	431a      	orrs	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f042 0201 	orr.w	r2, r2, #1
 8002574:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2220      	movs	r2, #32
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3710      	adds	r7, #16
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ae:	2b80      	cmp	r3, #128	@ 0x80
 80025b0:	d103      	bne.n	80025ba <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2200      	movs	r2, #0
 80025b8:	611a      	str	r2, [r3, #16]
  }
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b088      	sub	sp, #32
 80025c8:	af02      	add	r7, sp, #8
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	4608      	mov	r0, r1
 80025ce:	4611      	mov	r1, r2
 80025d0:	461a      	mov	r2, r3
 80025d2:	4603      	mov	r3, r0
 80025d4:	817b      	strh	r3, [r7, #10]
 80025d6:	460b      	mov	r3, r1
 80025d8:	813b      	strh	r3, [r7, #8]
 80025da:	4613      	mov	r3, r2
 80025dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025de:	f7fe feff 	bl	80013e0 <HAL_GetTick>
 80025e2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80025e4:	88fb      	ldrh	r3, [r7, #6]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d007      	beq.n	80025fa <HAL_I2C_Mem_Write+0x36>
 80025ea:	88fb      	ldrh	r3, [r7, #6]
 80025ec:	2b10      	cmp	r3, #16
 80025ee:	d004      	beq.n	80025fa <HAL_I2C_Mem_Write+0x36>
 80025f0:	f640 2106 	movw	r1, #2566	@ 0xa06
 80025f4:	4873      	ldr	r0, [pc, #460]	@ (80027c4 <HAL_I2C_Mem_Write+0x200>)
 80025f6:	f7fe f9e7 	bl	80009c8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b20      	cmp	r3, #32
 8002604:	f040 80d9 	bne.w	80027ba <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	2319      	movs	r3, #25
 800260e:	2201      	movs	r2, #1
 8002610:	496d      	ldr	r1, [pc, #436]	@ (80027c8 <HAL_I2C_Mem_Write+0x204>)
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f002 f888 	bl	8004728 <I2C_WaitOnFlagUntilTimeout>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800261e:	2302      	movs	r3, #2
 8002620:	e0cc      	b.n	80027bc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_I2C_Mem_Write+0x6c>
 800262c:	2302      	movs	r3, #2
 800262e:	e0c5      	b.n	80027bc <HAL_I2C_Mem_Write+0x1f8>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b01      	cmp	r3, #1
 8002644:	d007      	beq.n	8002656 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f042 0201 	orr.w	r2, r2, #1
 8002654:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002664:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2221      	movs	r2, #33	@ 0x21
 800266a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2240      	movs	r2, #64	@ 0x40
 8002672:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6a3a      	ldr	r2, [r7, #32]
 8002680:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002686:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800268c:	b29a      	uxth	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	4a4d      	ldr	r2, [pc, #308]	@ (80027cc <HAL_I2C_Mem_Write+0x208>)
 8002696:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002698:	88f8      	ldrh	r0, [r7, #6]
 800269a:	893a      	ldrh	r2, [r7, #8]
 800269c:	8979      	ldrh	r1, [r7, #10]
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	9301      	str	r3, [sp, #4]
 80026a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	4603      	mov	r3, r0
 80026a8:	68f8      	ldr	r0, [r7, #12]
 80026aa:	f001 fde9 	bl	8004280 <I2C_RequestMemoryWrite>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d052      	beq.n	800275a <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e081      	b.n	80027bc <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f002 f94d 	bl	800495c <I2C_WaitOnTXEFlagUntilTimeout>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00d      	beq.n	80026e4 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026cc:	2b04      	cmp	r3, #4
 80026ce:	d107      	bne.n	80026e0 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e06b      	b.n	80027bc <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e8:	781a      	ldrb	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026fe:	3b01      	subs	r3, #1
 8002700:	b29a      	uxth	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800270a:	b29b      	uxth	r3, r3
 800270c:	3b01      	subs	r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	f003 0304 	and.w	r3, r3, #4
 800271e:	2b04      	cmp	r3, #4
 8002720:	d11b      	bne.n	800275a <HAL_I2C_Mem_Write+0x196>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002726:	2b00      	cmp	r3, #0
 8002728:	d017      	beq.n	800275a <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272e:	781a      	ldrb	r2, [r3, #0]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273a:	1c5a      	adds	r2, r3, #1
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002744:	3b01      	subs	r3, #1
 8002746:	b29a      	uxth	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002750:	b29b      	uxth	r3, r3
 8002752:	3b01      	subs	r3, #1
 8002754:	b29a      	uxth	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1aa      	bne.n	80026b8 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f002 f940 	bl	80049ec <I2C_WaitOnBTFFlagUntilTimeout>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00d      	beq.n	800278e <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	2b04      	cmp	r3, #4
 8002778:	d107      	bne.n	800278a <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002788:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e016      	b.n	80027bc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800279c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2220      	movs	r2, #32
 80027a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80027b6:	2300      	movs	r3, #0
 80027b8:	e000      	b.n	80027bc <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 80027ba:	2302      	movs	r3, #2
  }
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	08009cec 	.word	0x08009cec
 80027c8:	00100002 	.word	0x00100002
 80027cc:	ffff0000 	.word	0xffff0000

080027d0 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08a      	sub	sp, #40	@ 0x28
 80027d4:	af02      	add	r7, sp, #8
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	4608      	mov	r0, r1
 80027da:	4611      	mov	r1, r2
 80027dc:	461a      	mov	r2, r3
 80027de:	4603      	mov	r3, r0
 80027e0:	817b      	strh	r3, [r7, #10]
 80027e2:	460b      	mov	r3, r1
 80027e4:	813b      	strh	r3, [r7, #8]
 80027e6:	4613      	mov	r3, r2
 80027e8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027ee:	f7fe fdf7 	bl	80013e0 <HAL_GetTick>
 80027f2:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80027f4:	88fb      	ldrh	r3, [r7, #6]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d007      	beq.n	800280a <HAL_I2C_Mem_Write_DMA+0x3a>
 80027fa:	88fb      	ldrh	r3, [r7, #6]
 80027fc:	2b10      	cmp	r3, #16
 80027fe:	d004      	beq.n	800280a <HAL_I2C_Mem_Write_DMA+0x3a>
 8002800:	f640 4161 	movw	r1, #3169	@ 0xc61
 8002804:	489e      	ldr	r0, [pc, #632]	@ (8002a80 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8002806:	f7fe f8df 	bl	80009c8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b20      	cmp	r3, #32
 8002814:	f040 812e 	bne.w	8002a74 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002818:	4b9a      	ldr	r3, [pc, #616]	@ (8002a84 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	08db      	lsrs	r3, r3, #3
 800281e:	4a9a      	ldr	r2, [pc, #616]	@ (8002a88 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 8002820:	fba2 2303 	umull	r2, r3, r2, r3
 8002824:	0a1a      	lsrs	r2, r3, #8
 8002826:	4613      	mov	r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	009a      	lsls	r2, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	3b01      	subs	r3, #1
 8002836:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d112      	bne.n	8002864 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2200      	movs	r2, #0
 8002842:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2220      	movs	r2, #32
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002858:	f043 0220 	orr.w	r2, r3, #32
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002860:	2302      	movs	r3, #2
 8002862:	e108      	b.n	8002a76 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b02      	cmp	r3, #2
 8002870:	d0df      	beq.n	8002832 <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002878:	2b01      	cmp	r3, #1
 800287a:	d101      	bne.n	8002880 <HAL_I2C_Mem_Write_DMA+0xb0>
 800287c:	2302      	movs	r3, #2
 800287e:	e0fa      	b.n	8002a76 <HAL_I2C_Mem_Write_DMA+0x2a6>
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b01      	cmp	r3, #1
 8002894:	d007      	beq.n	80028a6 <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 0201 	orr.w	r2, r2, #1
 80028a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028b4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2221      	movs	r2, #33	@ 0x21
 80028ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2240      	movs	r2, #64	@ 0x40
 80028c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80028d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028dc:	b29a      	uxth	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	4a69      	ldr	r2, [pc, #420]	@ (8002a8c <HAL_I2C_Mem_Write_DMA+0x2bc>)
 80028e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80028e8:	897a      	ldrh	r2, [r7, #10]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80028ee:	893a      	ldrh	r2, [r7, #8]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80028f4:	88fa      	ldrh	r2, [r7, #6]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2200      	movs	r2, #0
 80028fe:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 80a1 	beq.w	8002a4c <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800290e:	2b00      	cmp	r3, #0
 8002910:	d022      	beq.n	8002958 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002916:	4a5e      	ldr	r2, [pc, #376]	@ (8002a90 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 8002918:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291e:	4a5d      	ldr	r2, [pc, #372]	@ (8002a94 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 8002920:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002926:	2200      	movs	r2, #0
 8002928:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800292e:	2200      	movs	r2, #0
 8002930:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293a:	4619      	mov	r1, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	3310      	adds	r3, #16
 8002942:	461a      	mov	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002948:	f7fe ff86 	bl	8001858 <HAL_DMA_Start_IT>
 800294c:	4603      	mov	r3, r0
 800294e:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002950:	7efb      	ldrb	r3, [r7, #27]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d166      	bne.n	8002a24 <HAL_I2C_Mem_Write_DMA+0x254>
 8002956:	e013      	b.n	8002980 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2220      	movs	r2, #32
 800295c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e07a      	b.n	8002a76 <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002980:	88f8      	ldrh	r0, [r7, #6]
 8002982:	893a      	ldrh	r2, [r7, #8]
 8002984:	8979      	ldrh	r1, [r7, #10]
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	2323      	movs	r3, #35	@ 0x23
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	4603      	mov	r3, r0
 8002990:	68f8      	ldr	r0, [r7, #12]
 8002992:	f001 fc75 	bl	8004280 <I2C_RequestMemoryWrite>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d022      	beq.n	80029e2 <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7fe ffc7 	bl	8001934 <HAL_DMA_Abort_IT>
 80029a6:	4603      	mov	r3, r0
 80029a8:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ae:	2200      	movs	r2, #0
 80029b0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029c0:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 0201 	bic.w	r2, r2, #1
 80029dc:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e049      	b.n	8002a76 <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029e2:	2300      	movs	r3, #0
 80029e4:	613b      	str	r3, [r7, #16]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	695b      	ldr	r3, [r3, #20]
 80029ec:	613b      	str	r3, [r7, #16]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a0e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a1e:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8002a20:	2300      	movs	r3, #0
 8002a22:	e028      	b.n	8002a76 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2220      	movs	r2, #32
 8002a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a38:	f043 0210 	orr.w	r2, r3, #16
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e014      	b.n	8002a76 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e000      	b.n	8002a76 <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8002a74:	2302      	movs	r3, #2
  }
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3720      	adds	r7, #32
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	08009cec 	.word	0x08009cec
 8002a84:	20000008 	.word	0x20000008
 8002a88:	14f8b589 	.word	0x14f8b589
 8002a8c:	ffff0000 	.word	0xffff0000
 8002a90:	080043ad 	.word	0x080043ad
 8002a94:	0800456b 	.word	0x0800456b

08002a98 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b088      	sub	sp, #32
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ab8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ac0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002ac2:	7bfb      	ldrb	r3, [r7, #15]
 8002ac4:	2b10      	cmp	r3, #16
 8002ac6:	d003      	beq.n	8002ad0 <HAL_I2C_EV_IRQHandler+0x38>
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	2b40      	cmp	r3, #64	@ 0x40
 8002acc:	f040 80c1 	bne.w	8002c52 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10d      	bne.n	8002b06 <HAL_I2C_EV_IRQHandler+0x6e>
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002af0:	d003      	beq.n	8002afa <HAL_I2C_EV_IRQHandler+0x62>
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002af8:	d101      	bne.n	8002afe <HAL_I2C_EV_IRQHandler+0x66>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <HAL_I2C_EV_IRQHandler+0x68>
 8002afe:	2300      	movs	r3, #0
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	f000 8132 	beq.w	8002d6a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00c      	beq.n	8002b2a <HAL_I2C_EV_IRQHandler+0x92>
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	0a5b      	lsrs	r3, r3, #9
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d006      	beq.n	8002b2a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f002 f80d 	bl	8004b3c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 fd87 	bl	8003636 <I2C_Master_SB>
 8002b28:	e092      	b.n	8002c50 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	08db      	lsrs	r3, r3, #3
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d009      	beq.n	8002b4a <HAL_I2C_EV_IRQHandler+0xb2>
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	0a5b      	lsrs	r3, r3, #9
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 fdfc 	bl	8003740 <I2C_Master_ADD10>
 8002b48:	e082      	b.n	8002c50 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	085b      	lsrs	r3, r3, #1
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d009      	beq.n	8002b6a <HAL_I2C_EV_IRQHandler+0xd2>
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	0a5b      	lsrs	r3, r3, #9
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d003      	beq.n	8002b6a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 fe15 	bl	8003792 <I2C_Master_ADDR>
 8002b68:	e072      	b.n	8002c50 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	089b      	lsrs	r3, r3, #2
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d03b      	beq.n	8002bee <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b84:	f000 80f3 	beq.w	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	09db      	lsrs	r3, r3, #7
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d00f      	beq.n	8002bb4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	0a9b      	lsrs	r3, r3, #10
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d009      	beq.n	8002bb4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	089b      	lsrs	r3, r3, #2
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d103      	bne.n	8002bb4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 f9df 	bl	8002f70 <I2C_MasterTransmit_TXE>
 8002bb2:	e04d      	b.n	8002c50 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	089b      	lsrs	r3, r3, #2
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 80d6 	beq.w	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	0a5b      	lsrs	r3, r3, #9
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f000 80cf 	beq.w	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002bd0:	7bbb      	ldrb	r3, [r7, #14]
 8002bd2:	2b21      	cmp	r3, #33	@ 0x21
 8002bd4:	d103      	bne.n	8002bde <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 fa66 	bl	80030a8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bdc:	e0c7      	b.n	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002bde:	7bfb      	ldrb	r3, [r7, #15]
 8002be0:	2b40      	cmp	r3, #64	@ 0x40
 8002be2:	f040 80c4 	bne.w	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 fad4 	bl	8003194 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bec:	e0bf      	b.n	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bf8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002bfc:	f000 80b7 	beq.w	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	099b      	lsrs	r3, r3, #6
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00f      	beq.n	8002c2c <HAL_I2C_EV_IRQHandler+0x194>
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	0a9b      	lsrs	r3, r3, #10
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d009      	beq.n	8002c2c <HAL_I2C_EV_IRQHandler+0x194>
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	089b      	lsrs	r3, r3, #2
 8002c1c:	f003 0301 	and.w	r3, r3, #1
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d103      	bne.n	8002c2c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 fb4d 	bl	80032c4 <I2C_MasterReceive_RXNE>
 8002c2a:	e011      	b.n	8002c50 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	089b      	lsrs	r3, r3, #2
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f000 809a 	beq.w	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	0a5b      	lsrs	r3, r3, #9
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	f000 8093 	beq.w	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f000 fc03 	bl	8003454 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c4e:	e08e      	b.n	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002c50:	e08d      	b.n	8002d6e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d004      	beq.n	8002c64 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	61fb      	str	r3, [r7, #28]
 8002c62:	e007      	b.n	8002c74 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	085b      	lsrs	r3, r3, #1
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d012      	beq.n	8002ca6 <HAL_I2C_EV_IRQHandler+0x20e>
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	0a5b      	lsrs	r3, r3, #9
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00c      	beq.n	8002ca6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d003      	beq.n	8002c9c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002c9c:	69b9      	ldr	r1, [r7, #24]
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 ffce 	bl	8003c40 <I2C_Slave_ADDR>
 8002ca4:	e066      	b.n	8002d74 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	091b      	lsrs	r3, r3, #4
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d009      	beq.n	8002cc6 <HAL_I2C_EV_IRQHandler+0x22e>
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	0a5b      	lsrs	r3, r3, #9
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d003      	beq.n	8002cc6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f001 f808 	bl	8003cd4 <I2C_Slave_STOPF>
 8002cc4:	e056      	b.n	8002d74 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002cc6:	7bbb      	ldrb	r3, [r7, #14]
 8002cc8:	2b21      	cmp	r3, #33	@ 0x21
 8002cca:	d002      	beq.n	8002cd2 <HAL_I2C_EV_IRQHandler+0x23a>
 8002ccc:	7bbb      	ldrb	r3, [r7, #14]
 8002cce:	2b29      	cmp	r3, #41	@ 0x29
 8002cd0:	d125      	bne.n	8002d1e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	09db      	lsrs	r3, r3, #7
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00f      	beq.n	8002cfe <HAL_I2C_EV_IRQHandler+0x266>
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	0a9b      	lsrs	r3, r3, #10
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d009      	beq.n	8002cfe <HAL_I2C_EV_IRQHandler+0x266>
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	089b      	lsrs	r3, r3, #2
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d103      	bne.n	8002cfe <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 fee6 	bl	8003ac8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cfc:	e039      	b.n	8002d72 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	089b      	lsrs	r3, r3, #2
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d033      	beq.n	8002d72 <HAL_I2C_EV_IRQHandler+0x2da>
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	0a5b      	lsrs	r3, r3, #9
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d02d      	beq.n	8002d72 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 ff13 	bl	8003b42 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d1c:	e029      	b.n	8002d72 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	099b      	lsrs	r3, r3, #6
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d00f      	beq.n	8002d4a <HAL_I2C_EV_IRQHandler+0x2b2>
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	0a9b      	lsrs	r3, r3, #10
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d009      	beq.n	8002d4a <HAL_I2C_EV_IRQHandler+0x2b2>
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	089b      	lsrs	r3, r3, #2
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d103      	bne.n	8002d4a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 ff1d 	bl	8003b82 <I2C_SlaveReceive_RXNE>
 8002d48:	e014      	b.n	8002d74 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	089b      	lsrs	r3, r3, #2
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00e      	beq.n	8002d74 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	0a5b      	lsrs	r3, r3, #9
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d008      	beq.n	8002d74 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 ff4b 	bl	8003bfe <I2C_SlaveReceive_BTF>
 8002d68:	e004      	b.n	8002d74 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002d6a:	bf00      	nop
 8002d6c:	e002      	b.n	8002d74 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d6e:	bf00      	nop
 8002d70:	e000      	b.n	8002d74 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d72:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002d74:	3720      	adds	r7, #32
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b08a      	sub	sp, #40	@ 0x28
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002d92:	2300      	movs	r3, #0
 8002d94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d9c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	0a1b      	lsrs	r3, r3, #8
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d016      	beq.n	8002dd8 <HAL_I2C_ER_IRQHandler+0x5e>
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	0a1b      	lsrs	r3, r3, #8
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d010      	beq.n	8002dd8 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002dc6:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dd6:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002dd8:	6a3b      	ldr	r3, [r7, #32]
 8002dda:	0a5b      	lsrs	r3, r3, #9
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00e      	beq.n	8002e02 <HAL_I2C_ER_IRQHandler+0x88>
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	0a1b      	lsrs	r3, r3, #8
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d008      	beq.n	8002e02 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df2:	f043 0302 	orr.w	r3, r3, #2
 8002df6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002e00:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002e02:	6a3b      	ldr	r3, [r7, #32]
 8002e04:	0a9b      	lsrs	r3, r3, #10
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d03f      	beq.n	8002e8e <HAL_I2C_ER_IRQHandler+0x114>
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	0a1b      	lsrs	r3, r3, #8
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d039      	beq.n	8002e8e <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002e1a:	7efb      	ldrb	r3, [r7, #27]
 8002e1c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e2c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002e34:	7ebb      	ldrb	r3, [r7, #26]
 8002e36:	2b20      	cmp	r3, #32
 8002e38:	d112      	bne.n	8002e60 <HAL_I2C_ER_IRQHandler+0xe6>
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10f      	bne.n	8002e60 <HAL_I2C_ER_IRQHandler+0xe6>
 8002e40:	7cfb      	ldrb	r3, [r7, #19]
 8002e42:	2b21      	cmp	r3, #33	@ 0x21
 8002e44:	d008      	beq.n	8002e58 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002e46:	7cfb      	ldrb	r3, [r7, #19]
 8002e48:	2b29      	cmp	r3, #41	@ 0x29
 8002e4a:	d005      	beq.n	8002e58 <HAL_I2C_ER_IRQHandler+0xde>
 8002e4c:	7cfb      	ldrb	r3, [r7, #19]
 8002e4e:	2b28      	cmp	r3, #40	@ 0x28
 8002e50:	d106      	bne.n	8002e60 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2b21      	cmp	r3, #33	@ 0x21
 8002e56:	d103      	bne.n	8002e60 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f001 f86b 	bl	8003f34 <I2C_Slave_AF>
 8002e5e:	e016      	b.n	8002e8e <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e68:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6c:	f043 0304 	orr.w	r3, r3, #4
 8002e70:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002e72:	7efb      	ldrb	r3, [r7, #27]
 8002e74:	2b10      	cmp	r3, #16
 8002e76:	d002      	beq.n	8002e7e <HAL_I2C_ER_IRQHandler+0x104>
 8002e78:	7efb      	ldrb	r3, [r7, #27]
 8002e7a:	2b40      	cmp	r3, #64	@ 0x40
 8002e7c:	d107      	bne.n	8002e8e <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e8c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002e8e:	6a3b      	ldr	r3, [r7, #32]
 8002e90:	0adb      	lsrs	r3, r3, #11
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00e      	beq.n	8002eb8 <HAL_I2C_ER_IRQHandler+0x13e>
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	0a1b      	lsrs	r3, r3, #8
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d008      	beq.n	8002eb8 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	f043 0308 	orr.w	r3, r3, #8
 8002eac:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002eb6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d008      	beq.n	8002ed0 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f001 f8a6 	bl	800401c <I2C_ITError>
  }
}
 8002ed0:	bf00      	nop
 8002ed2:	3728      	adds	r7, #40	@ 0x28
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bc80      	pop	{r7}
 8002ee8:	4770      	bx	lr

08002eea <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b083      	sub	sp, #12
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bc80      	pop	{r7}
 8002efa:	4770      	bx	lr

08002efc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bc80      	pop	{r7}
 8002f0c:	4770      	bx	lr

08002f0e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b083      	sub	sp, #12
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bc80      	pop	{r7}
 8002f1e:	4770      	bx	lr

08002f20 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	70fb      	strb	r3, [r7, #3]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr

08002f3a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b083      	sub	sp, #12
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr

08002f4c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr

08002f5e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr

08002f70 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f7e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f86:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d150      	bne.n	8003038 <I2C_MasterTransmit_TXE+0xc8>
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	2b21      	cmp	r3, #33	@ 0x21
 8002f9a:	d14d      	bne.n	8003038 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b08      	cmp	r3, #8
 8002fa0:	d01d      	beq.n	8002fde <I2C_MasterTransmit_TXE+0x6e>
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	2b20      	cmp	r3, #32
 8002fa6:	d01a      	beq.n	8002fde <I2C_MasterTransmit_TXE+0x6e>
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002fae:	d016      	beq.n	8002fde <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002fbe:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2211      	movs	r2, #17
 8002fc4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7ff ff7e 	bl	8002ed8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fdc:	e060      	b.n	80030a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002fec:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ffc:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b40      	cmp	r3, #64	@ 0x40
 8003016:	d107      	bne.n	8003028 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f7fd fc61 	bl	80008e8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003026:	e03b      	b.n	80030a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ff51 	bl	8002ed8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003036:	e033      	b.n	80030a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003038:	7bfb      	ldrb	r3, [r7, #15]
 800303a:	2b21      	cmp	r3, #33	@ 0x21
 800303c:	d005      	beq.n	800304a <I2C_MasterTransmit_TXE+0xda>
 800303e:	7bbb      	ldrb	r3, [r7, #14]
 8003040:	2b40      	cmp	r3, #64	@ 0x40
 8003042:	d12d      	bne.n	80030a0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003044:	7bfb      	ldrb	r3, [r7, #15]
 8003046:	2b22      	cmp	r3, #34	@ 0x22
 8003048:	d12a      	bne.n	80030a0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800304e:	b29b      	uxth	r3, r3
 8003050:	2b00      	cmp	r3, #0
 8003052:	d108      	bne.n	8003066 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003062:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003064:	e01c      	b.n	80030a0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b40      	cmp	r3, #64	@ 0x40
 8003070:	d103      	bne.n	800307a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f88e 	bl	8003194 <I2C_MemoryTransmit_TXE_BTF>
}
 8003078:	e012      	b.n	80030a0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307e:	781a      	ldrb	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308a:	1c5a      	adds	r2, r3, #1
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003094:	b29b      	uxth	r3, r3
 8003096:	3b01      	subs	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800309e:	e7ff      	b.n	80030a0 <I2C_MasterTransmit_TXE+0x130>
 80030a0:	bf00      	nop
 80030a2:	3710      	adds	r7, #16
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b21      	cmp	r3, #33	@ 0x21
 80030c0:	d164      	bne.n	800318c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d012      	beq.n	80030f2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	781a      	ldrb	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030dc:	1c5a      	adds	r2, r3, #1
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	3b01      	subs	r3, #1
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80030f0:	e04c      	b.n	800318c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2b08      	cmp	r3, #8
 80030f6:	d01d      	beq.n	8003134 <I2C_MasterTransmit_BTF+0x8c>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2b20      	cmp	r3, #32
 80030fc:	d01a      	beq.n	8003134 <I2C_MasterTransmit_BTF+0x8c>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003104:	d016      	beq.n	8003134 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	685a      	ldr	r2, [r3, #4]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003114:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2211      	movs	r2, #17
 800311a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2220      	movs	r2, #32
 8003128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f7ff fed3 	bl	8002ed8 <HAL_I2C_MasterTxCpltCallback>
}
 8003132:	e02b      	b.n	800318c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003142:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003152:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2220      	movs	r2, #32
 800315e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b40      	cmp	r3, #64	@ 0x40
 800316c:	d107      	bne.n	800317e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7fd fbb6 	bl	80008e8 <HAL_I2C_MemTxCpltCallback>
}
 800317c:	e006      	b.n	800318c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff fea6 	bl	8002ed8 <HAL_I2C_MasterTxCpltCallback>
}
 800318c:	bf00      	nop
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031a2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d11d      	bne.n	80031e8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d10b      	bne.n	80031cc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031c4:	1c9a      	adds	r2, r3, #2
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80031ca:	e077      	b.n	80032bc <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	121b      	asrs	r3, r3, #8
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031e0:	1c5a      	adds	r2, r3, #1
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80031e6:	e069      	b.n	80032bc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d10b      	bne.n	8003208 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003200:	1c5a      	adds	r2, r3, #1
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003206:	e059      	b.n	80032bc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800320c:	2b02      	cmp	r3, #2
 800320e:	d152      	bne.n	80032b6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003210:	7bfb      	ldrb	r3, [r7, #15]
 8003212:	2b22      	cmp	r3, #34	@ 0x22
 8003214:	d10d      	bne.n	8003232 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003224:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800322a:	1c5a      	adds	r2, r3, #1
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003230:	e044      	b.n	80032bc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003236:	b29b      	uxth	r3, r3
 8003238:	2b00      	cmp	r3, #0
 800323a:	d015      	beq.n	8003268 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	2b21      	cmp	r3, #33	@ 0x21
 8003240:	d112      	bne.n	8003268 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003246:	781a      	ldrb	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800325c:	b29b      	uxth	r3, r3
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003266:	e029      	b.n	80032bc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326c:	b29b      	uxth	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d124      	bne.n	80032bc <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	2b21      	cmp	r3, #33	@ 0x21
 8003276:	d121      	bne.n	80032bc <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685a      	ldr	r2, [r3, #4]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003286:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003296:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2220      	movs	r2, #32
 80032a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7fd fb1a 	bl	80008e8 <HAL_I2C_MemTxCpltCallback>
}
 80032b4:	e002      	b.n	80032bc <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7ff f970 	bl	800259c <I2C_Flush_DR>
}
 80032bc:	bf00      	nop
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b22      	cmp	r3, #34	@ 0x22
 80032d6:	f040 80b9 	bne.w	800344c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032de:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2b03      	cmp	r3, #3
 80032ec:	d921      	bls.n	8003332 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f8:	b2d2      	uxtb	r2, r2
 80032fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003300:	1c5a      	adds	r2, r3, #1
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800330a:	b29b      	uxth	r3, r3
 800330c:	3b01      	subs	r3, #1
 800330e:	b29a      	uxth	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003318:	b29b      	uxth	r3, r3
 800331a:	2b03      	cmp	r3, #3
 800331c:	f040 8096 	bne.w	800344c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800332e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003330:	e08c      	b.n	800344c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003336:	2b02      	cmp	r3, #2
 8003338:	d07f      	beq.n	800343a <I2C_MasterReceive_RXNE+0x176>
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d002      	beq.n	8003346 <I2C_MasterReceive_RXNE+0x82>
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d179      	bne.n	800343a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f001 fb98 	bl	8004a7c <I2C_WaitOnSTOPRequestThroughIT>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d14c      	bne.n	80033ec <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003360:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003370:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	691a      	ldr	r2, [r3, #16]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337c:	b2d2      	uxtb	r2, r2
 800337e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2220      	movs	r2, #32
 800339c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b40      	cmp	r3, #64	@ 0x40
 80033aa:	d10a      	bne.n	80033c2 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7ff fdc6 	bl	8002f4c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80033c0:	e044      	b.n	800344c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2b08      	cmp	r3, #8
 80033ce:	d002      	beq.n	80033d6 <I2C_MasterReceive_RXNE+0x112>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2b20      	cmp	r3, #32
 80033d4:	d103      	bne.n	80033de <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	631a      	str	r2, [r3, #48]	@ 0x30
 80033dc:	e002      	b.n	80033e4 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2212      	movs	r2, #18
 80033e2:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f7ff fd80 	bl	8002eea <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80033ea:	e02f      	b.n	800344c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80033fa:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	691a      	ldr	r2, [r3, #16]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003406:	b2d2      	uxtb	r2, r2
 8003408:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340e:	1c5a      	adds	r2, r3, #1
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003418:	b29b      	uxth	r3, r3
 800341a:	3b01      	subs	r3, #1
 800341c:	b29a      	uxth	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2220      	movs	r2, #32
 8003426:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7fd fa82 	bl	800093c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003438:	e008      	b.n	800344c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	685a      	ldr	r2, [r3, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003448:	605a      	str	r2, [r3, #4]
}
 800344a:	e7ff      	b.n	800344c <I2C_MasterReceive_RXNE+0x188>
 800344c:	bf00      	nop
 800344e:	3710      	adds	r7, #16
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003460:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003466:	b29b      	uxth	r3, r3
 8003468:	2b04      	cmp	r3, #4
 800346a:	d11b      	bne.n	80034a4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800347a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	691a      	ldr	r2, [r3, #16]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	1c5a      	adds	r2, r3, #1
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003498:	b29b      	uxth	r3, r3
 800349a:	3b01      	subs	r3, #1
 800349c:	b29a      	uxth	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80034a2:	e0c4      	b.n	800362e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2b03      	cmp	r3, #3
 80034ac:	d129      	bne.n	8003502 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034bc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d00a      	beq.n	80034da <I2C_MasterReceive_BTF+0x86>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d007      	beq.n	80034da <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034d8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	691a      	ldr	r2, [r3, #16]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e4:	b2d2      	uxtb	r2, r2
 80034e6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ec:	1c5a      	adds	r2, r3, #1
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003500:	e095      	b.n	800362e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003506:	b29b      	uxth	r3, r3
 8003508:	2b02      	cmp	r3, #2
 800350a:	d17d      	bne.n	8003608 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d002      	beq.n	8003518 <I2C_MasterReceive_BTF+0xc4>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2b10      	cmp	r3, #16
 8003516:	d108      	bne.n	800352a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003526:	601a      	str	r2, [r3, #0]
 8003528:	e016      	b.n	8003558 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2b04      	cmp	r3, #4
 800352e:	d002      	beq.n	8003536 <I2C_MasterReceive_BTF+0xe2>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2b02      	cmp	r3, #2
 8003534:	d108      	bne.n	8003548 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	e007      	b.n	8003558 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003556:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	691a      	ldr	r2, [r3, #16]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003562:	b2d2      	uxtb	r2, r2
 8003564:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356a:	1c5a      	adds	r2, r3, #1
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003574:	b29b      	uxth	r3, r3
 8003576:	3b01      	subs	r3, #1
 8003578:	b29a      	uxth	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	691a      	ldr	r2, [r3, #16]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003588:	b2d2      	uxtb	r2, r2
 800358a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003590:	1c5a      	adds	r2, r3, #1
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800359a:	b29b      	uxth	r3, r3
 800359c:	3b01      	subs	r3, #1
 800359e:	b29a      	uxth	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	685a      	ldr	r2, [r3, #4]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80035b2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2220      	movs	r2, #32
 80035b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	2b40      	cmp	r3, #64	@ 0x40
 80035c6:	d10a      	bne.n	80035de <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7ff fcb8 	bl	8002f4c <HAL_I2C_MemRxCpltCallback>
}
 80035dc:	e027      	b.n	800362e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d002      	beq.n	80035f2 <I2C_MasterReceive_BTF+0x19e>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b20      	cmp	r3, #32
 80035f0:	d103      	bne.n	80035fa <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80035f8:	e002      	b.n	8003600 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2212      	movs	r2, #18
 80035fe:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f7ff fc72 	bl	8002eea <HAL_I2C_MasterRxCpltCallback>
}
 8003606:	e012      	b.n	800362e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	691a      	ldr	r2, [r3, #16]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003624:	b29b      	uxth	r3, r3
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800362e:	bf00      	nop
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b40      	cmp	r3, #64	@ 0x40
 8003648:	d117      	bne.n	800367a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800364e:	2b00      	cmp	r3, #0
 8003650:	d109      	bne.n	8003666 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003656:	b2db      	uxtb	r3, r3
 8003658:	461a      	mov	r2, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003662:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003664:	e067      	b.n	8003736 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366a:	b2db      	uxtb	r3, r3
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	b2da      	uxtb	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	611a      	str	r2, [r3, #16]
}
 8003678:	e05d      	b.n	8003736 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003682:	d133      	bne.n	80036ec <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800368a:	b2db      	uxtb	r3, r3
 800368c:	2b21      	cmp	r3, #33	@ 0x21
 800368e:	d109      	bne.n	80036a4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003694:	b2db      	uxtb	r3, r3
 8003696:	461a      	mov	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036a0:	611a      	str	r2, [r3, #16]
 80036a2:	e008      	b.n	80036b6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	b2da      	uxtb	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d004      	beq.n	80036c8 <I2C_Master_SB+0x92>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d108      	bne.n	80036da <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d032      	beq.n	8003736 <I2C_Master_SB+0x100>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d02d      	beq.n	8003736 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036e8:	605a      	str	r2, [r3, #4]
}
 80036ea:	e024      	b.n	8003736 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d10e      	bne.n	8003712 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	11db      	asrs	r3, r3, #7
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	f003 0306 	and.w	r3, r3, #6
 8003702:	b2db      	uxtb	r3, r3
 8003704:	f063 030f 	orn	r3, r3, #15
 8003708:	b2da      	uxtb	r2, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	611a      	str	r2, [r3, #16]
}
 8003710:	e011      	b.n	8003736 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003716:	2b01      	cmp	r3, #1
 8003718:	d10d      	bne.n	8003736 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800371e:	b29b      	uxth	r3, r3
 8003720:	11db      	asrs	r3, r3, #7
 8003722:	b2db      	uxtb	r3, r3
 8003724:	f003 0306 	and.w	r3, r3, #6
 8003728:	b2db      	uxtb	r3, r3
 800372a:	f063 030e 	orn	r3, r3, #14
 800372e:	b2da      	uxtb	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	611a      	str	r2, [r3, #16]
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800374c:	b2da      	uxtb	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003758:	2b00      	cmp	r3, #0
 800375a:	d004      	beq.n	8003766 <I2C_Master_ADD10+0x26>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003762:	2b00      	cmp	r3, #0
 8003764:	d108      	bne.n	8003778 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00c      	beq.n	8003788 <I2C_Master_ADD10+0x48>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003774:	2b00      	cmp	r3, #0
 8003776:	d007      	beq.n	8003788 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003786:	605a      	str	r2, [r3, #4]
  }
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	bc80      	pop	{r7}
 8003790:	4770      	bx	lr

08003792 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003792:	b480      	push	{r7}
 8003794:	b091      	sub	sp, #68	@ 0x44
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037a0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ae:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b22      	cmp	r3, #34	@ 0x22
 80037ba:	f040 8174 	bne.w	8003aa6 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10f      	bne.n	80037e6 <I2C_Master_ADDR+0x54>
 80037c6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80037ca:	2b40      	cmp	r3, #64	@ 0x40
 80037cc:	d10b      	bne.n	80037e6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ce:	2300      	movs	r3, #0
 80037d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80037e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e4:	e16b      	b.n	8003abe <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d11d      	bne.n	800382a <I2C_Master_ADDR+0x98>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80037f6:	d118      	bne.n	800382a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037f8:	2300      	movs	r3, #0
 80037fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800380c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800381c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003822:	1c5a      	adds	r2, r3, #1
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	651a      	str	r2, [r3, #80]	@ 0x50
 8003828:	e149      	b.n	8003abe <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800382e:	b29b      	uxth	r3, r3
 8003830:	2b00      	cmp	r3, #0
 8003832:	d113      	bne.n	800385c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003834:	2300      	movs	r3, #0
 8003836:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003848:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	e120      	b.n	8003a9e <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003860:	b29b      	uxth	r3, r3
 8003862:	2b01      	cmp	r3, #1
 8003864:	f040 808a 	bne.w	800397c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800386a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800386e:	d137      	bne.n	80038e0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800387e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800388a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800388e:	d113      	bne.n	80038b8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800389e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038a0:	2300      	movs	r3, #0
 80038a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b6:	e0f2      	b.n	8003a9e <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038b8:	2300      	movs	r3, #0
 80038ba:	623b      	str	r3, [r7, #32]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	695b      	ldr	r3, [r3, #20]
 80038c2:	623b      	str	r3, [r7, #32]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	623b      	str	r3, [r7, #32]
 80038cc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038dc:	601a      	str	r2, [r3, #0]
 80038de:	e0de      	b.n	8003a9e <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80038e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038e2:	2b08      	cmp	r3, #8
 80038e4:	d02e      	beq.n	8003944 <I2C_Master_ADDR+0x1b2>
 80038e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038e8:	2b20      	cmp	r3, #32
 80038ea:	d02b      	beq.n	8003944 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80038ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ee:	2b12      	cmp	r3, #18
 80038f0:	d102      	bne.n	80038f8 <I2C_Master_ADDR+0x166>
 80038f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d125      	bne.n	8003944 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80038f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d00e      	beq.n	800391c <I2C_Master_ADDR+0x18a>
 80038fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003900:	2b02      	cmp	r3, #2
 8003902:	d00b      	beq.n	800391c <I2C_Master_ADDR+0x18a>
 8003904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003906:	2b10      	cmp	r3, #16
 8003908:	d008      	beq.n	800391c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003918:	601a      	str	r2, [r3, #0]
 800391a:	e007      	b.n	800392c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800392a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800392c:	2300      	movs	r3, #0
 800392e:	61fb      	str	r3, [r7, #28]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	61fb      	str	r3, [r7, #28]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	61fb      	str	r3, [r7, #28]
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	e0ac      	b.n	8003a9e <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003952:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003954:	2300      	movs	r3, #0
 8003956:	61bb      	str	r3, [r7, #24]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	61bb      	str	r3, [r7, #24]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	61bb      	str	r3, [r7, #24]
 8003968:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	e090      	b.n	8003a9e <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003980:	b29b      	uxth	r3, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d158      	bne.n	8003a38 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003988:	2b04      	cmp	r3, #4
 800398a:	d021      	beq.n	80039d0 <I2C_Master_ADDR+0x23e>
 800398c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800398e:	2b02      	cmp	r3, #2
 8003990:	d01e      	beq.n	80039d0 <I2C_Master_ADDR+0x23e>
 8003992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003994:	2b10      	cmp	r3, #16
 8003996:	d01b      	beq.n	80039d0 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039a6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039a8:	2300      	movs	r3, #0
 80039aa:	617b      	str	r3, [r7, #20]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	617b      	str	r3, [r7, #20]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	617b      	str	r3, [r7, #20]
 80039bc:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	e012      	b.n	80039f6 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80039de:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039e0:	2300      	movs	r3, #0
 80039e2:	613b      	str	r3, [r7, #16]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	613b      	str	r3, [r7, #16]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	613b      	str	r3, [r7, #16]
 80039f4:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a04:	d14b      	bne.n	8003a9e <I2C_Master_ADDR+0x30c>
 8003a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a0c:	d00b      	beq.n	8003a26 <I2C_Master_ADDR+0x294>
 8003a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d008      	beq.n	8003a26 <I2C_Master_ADDR+0x294>
 8003a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d005      	beq.n	8003a26 <I2C_Master_ADDR+0x294>
 8003a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a1c:	2b10      	cmp	r3, #16
 8003a1e:	d002      	beq.n	8003a26 <I2C_Master_ADDR+0x294>
 8003a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a22:	2b20      	cmp	r3, #32
 8003a24:	d13b      	bne.n	8003a9e <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	685a      	ldr	r2, [r3, #4]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a34:	605a      	str	r2, [r3, #4]
 8003a36:	e032      	b.n	8003a9e <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a46:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a56:	d117      	bne.n	8003a88 <I2C_Master_ADDR+0x2f6>
 8003a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a5a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a5e:	d00b      	beq.n	8003a78 <I2C_Master_ADDR+0x2e6>
 8003a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d008      	beq.n	8003a78 <I2C_Master_ADDR+0x2e6>
 8003a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a68:	2b08      	cmp	r3, #8
 8003a6a:	d005      	beq.n	8003a78 <I2C_Master_ADDR+0x2e6>
 8003a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a6e:	2b10      	cmp	r3, #16
 8003a70:	d002      	beq.n	8003a78 <I2C_Master_ADDR+0x2e6>
 8003a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a74:	2b20      	cmp	r3, #32
 8003a76:	d107      	bne.n	8003a88 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	685a      	ldr	r2, [r3, #4]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a86:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60fb      	str	r3, [r7, #12]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	60fb      	str	r3, [r7, #12]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	60fb      	str	r3, [r7, #12]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003aa4:	e00b      	b.n	8003abe <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60bb      	str	r3, [r7, #8]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	60bb      	str	r3, [r7, #8]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	60bb      	str	r3, [r7, #8]
 8003aba:	68bb      	ldr	r3, [r7, #8]
}
 8003abc:	e7ff      	b.n	8003abe <I2C_Master_ADDR+0x32c>
 8003abe:	bf00      	nop
 8003ac0:	3744      	adds	r7, #68	@ 0x44
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bc80      	pop	{r7}
 8003ac6:	4770      	bx	lr

08003ac8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d02b      	beq.n	8003b3a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae6:	781a      	ldrb	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af2:	1c5a      	adds	r2, r3, #1
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	3b01      	subs	r3, #1
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d114      	bne.n	8003b3a <I2C_SlaveTransmit_TXE+0x72>
 8003b10:	7bfb      	ldrb	r3, [r7, #15]
 8003b12:	2b29      	cmp	r3, #41	@ 0x29
 8003b14:	d111      	bne.n	8003b3a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b24:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2221      	movs	r2, #33	@ 0x21
 8003b2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2228      	movs	r2, #40	@ 0x28
 8003b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f7ff f9e1 	bl	8002efc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003b3a:	bf00      	nop
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b42:	b480      	push	{r7}
 8003b44:	b083      	sub	sp, #12
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d011      	beq.n	8003b78 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b58:	781a      	ldrb	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b64:	1c5a      	adds	r2, r3, #1
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr

08003b82 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b084      	sub	sp, #16
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b90:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d02c      	beq.n	8003bf6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	691a      	ldr	r2, [r3, #16]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d114      	bne.n	8003bf6 <I2C_SlaveReceive_RXNE+0x74>
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bd0:	d111      	bne.n	8003bf6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685a      	ldr	r2, [r3, #4]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003be0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2222      	movs	r2, #34	@ 0x22
 8003be6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2228      	movs	r2, #40	@ 0x28
 8003bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f7ff f98c 	bl	8002f0e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003bf6:	bf00      	nop
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003bfe:	b480      	push	{r7}
 8003c00:	b083      	sub	sp, #12
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d012      	beq.n	8003c36 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	691a      	ldr	r2, [r3, #16]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr

08003c40 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003c5a:	2b28      	cmp	r3, #40	@ 0x28
 8003c5c:	d127      	bne.n	8003cae <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c6c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	089b      	lsrs	r3, r3, #2
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	09db      	lsrs	r3, r3, #7
 8003c82:	f003 0301 	and.w	r3, r3, #1
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d103      	bne.n	8003c92 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	81bb      	strh	r3, [r7, #12]
 8003c90:	e002      	b.n	8003c98 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003ca0:	89ba      	ldrh	r2, [r7, #12]
 8003ca2:	7bfb      	ldrb	r3, [r7, #15]
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f7ff f93a 	bl	8002f20 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003cac:	e00e      	b.n	8003ccc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60bb      	str	r3, [r7, #8]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	60bb      	str	r3, [r7, #8]
 8003cc2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003ccc:	bf00      	nop
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ce2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003cf2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60bb      	str	r3, [r7, #8]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	60bb      	str	r3, [r7, #8]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f042 0201 	orr.w	r2, r2, #1
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d20:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d30:	d172      	bne.n	8003e18 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d32:	7bfb      	ldrb	r3, [r7, #15]
 8003d34:	2b22      	cmp	r3, #34	@ 0x22
 8003d36:	d002      	beq.n	8003d3e <I2C_Slave_STOPF+0x6a>
 8003d38:	7bfb      	ldrb	r3, [r7, #15]
 8003d3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d3c:	d135      	bne.n	8003daa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d005      	beq.n	8003d62 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	f043 0204 	orr.w	r2, r3, #4
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d70:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fd ff5a 	bl	8001c30 <HAL_DMA_GetState>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d049      	beq.n	8003e16 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d86:	4a69      	ldr	r2, [pc, #420]	@ (8003f2c <I2C_Slave_STOPF+0x258>)
 8003d88:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7fd fdd0 	bl	8001934 <HAL_DMA_Abort_IT>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d03d      	beq.n	8003e16 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003da4:	4610      	mov	r0, r2
 8003da6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003da8:	e035      	b.n	8003e16 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d005      	beq.n	8003dce <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc6:	f043 0204 	orr.w	r2, r3, #4
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ddc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7fd ff24 	bl	8001c30 <HAL_DMA_GetState>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d014      	beq.n	8003e18 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df2:	4a4e      	ldr	r2, [pc, #312]	@ (8003f2c <I2C_Slave_STOPF+0x258>)
 8003df4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7fd fd9a 	bl	8001934 <HAL_DMA_Abort_IT>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d008      	beq.n	8003e18 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e10:	4610      	mov	r0, r2
 8003e12:	4798      	blx	r3
 8003e14:	e000      	b.n	8003e18 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003e16:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d03e      	beq.n	8003ea0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d112      	bne.n	8003e56 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	691a      	ldr	r2, [r3, #16]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3a:	b2d2      	uxtb	r2, r2
 8003e3c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e42:	1c5a      	adds	r2, r3, #1
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e60:	2b40      	cmp	r3, #64	@ 0x40
 8003e62:	d112      	bne.n	8003e8a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	691a      	ldr	r2, [r3, #16]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e76:	1c5a      	adds	r2, r3, #1
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	3b01      	subs	r3, #1
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d005      	beq.n	8003ea0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e98:	f043 0204 	orr.w	r2, r3, #4
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f000 f8b7 	bl	800401c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003eae:	e039      	b.n	8003f24 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003eb0:	7bfb      	ldrb	r3, [r7, #15]
 8003eb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003eb4:	d109      	bne.n	8003eca <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2228      	movs	r2, #40	@ 0x28
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff f822 	bl	8002f0e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b28      	cmp	r3, #40	@ 0x28
 8003ed4:	d111      	bne.n	8003efa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a15      	ldr	r2, [pc, #84]	@ (8003f30 <I2C_Slave_STOPF+0x25c>)
 8003eda:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7ff f821 	bl	8002f3a <HAL_I2C_ListenCpltCallback>
}
 8003ef8:	e014      	b.n	8003f24 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efe:	2b22      	cmp	r3, #34	@ 0x22
 8003f00:	d002      	beq.n	8003f08 <I2C_Slave_STOPF+0x234>
 8003f02:	7bfb      	ldrb	r3, [r7, #15]
 8003f04:	2b22      	cmp	r3, #34	@ 0x22
 8003f06:	d10d      	bne.n	8003f24 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2220      	movs	r2, #32
 8003f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7fe fff5 	bl	8002f0e <HAL_I2C_SlaveRxCpltCallback>
}
 8003f24:	bf00      	nop
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	080045d9 	.word	0x080045d9
 8003f30:	ffff0000 	.word	0xffff0000

08003f34 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f42:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f48:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d002      	beq.n	8003f56 <I2C_Slave_AF+0x22>
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	2b20      	cmp	r3, #32
 8003f54:	d129      	bne.n	8003faa <I2C_Slave_AF+0x76>
 8003f56:	7bfb      	ldrb	r3, [r7, #15]
 8003f58:	2b28      	cmp	r3, #40	@ 0x28
 8003f5a:	d126      	bne.n	8003faa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8004018 <I2C_Slave_AF+0xe4>)
 8003f60:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f70:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f7a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f8a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fe ffc9 	bl	8002f3a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003fa8:	e031      	b.n	800400e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003faa:	7bfb      	ldrb	r3, [r7, #15]
 8003fac:	2b21      	cmp	r3, #33	@ 0x21
 8003fae:	d129      	bne.n	8004004 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a19      	ldr	r2, [pc, #100]	@ (8004018 <I2C_Slave_AF+0xe4>)
 8003fb4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2221      	movs	r2, #33	@ 0x21
 8003fba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	685a      	ldr	r2, [r3, #4]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003fda:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003fe4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ff4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7fe fad0 	bl	800259c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7fe ff7d 	bl	8002efc <HAL_I2C_SlaveTxCpltCallback>
}
 8004002:	e004      	b.n	800400e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800400c:	615a      	str	r2, [r3, #20]
}
 800400e:	bf00      	nop
 8004010:	3710      	adds	r7, #16
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	ffff0000 	.word	0xffff0000

0800401c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800402a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004032:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004034:	7bbb      	ldrb	r3, [r7, #14]
 8004036:	2b10      	cmp	r3, #16
 8004038:	d002      	beq.n	8004040 <I2C_ITError+0x24>
 800403a:	7bbb      	ldrb	r3, [r7, #14]
 800403c:	2b40      	cmp	r3, #64	@ 0x40
 800403e:	d10a      	bne.n	8004056 <I2C_ITError+0x3a>
 8004040:	7bfb      	ldrb	r3, [r7, #15]
 8004042:	2b22      	cmp	r3, #34	@ 0x22
 8004044:	d107      	bne.n	8004056 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004054:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004056:	7bfb      	ldrb	r3, [r7, #15]
 8004058:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800405c:	2b28      	cmp	r3, #40	@ 0x28
 800405e:	d107      	bne.n	8004070 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2228      	movs	r2, #40	@ 0x28
 800406a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800406e:	e015      	b.n	800409c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800407a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800407e:	d00a      	beq.n	8004096 <I2C_ITError+0x7a>
 8004080:	7bfb      	ldrb	r3, [r7, #15]
 8004082:	2b60      	cmp	r3, #96	@ 0x60
 8004084:	d007      	beq.n	8004096 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2220      	movs	r2, #32
 800408a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040aa:	d162      	bne.n	8004172 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040ba:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040c0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d020      	beq.n	800410c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ce:	4a6a      	ldr	r2, [pc, #424]	@ (8004278 <I2C_ITError+0x25c>)
 80040d0:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fd fc2c 	bl	8001934 <HAL_DMA_Abort_IT>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 8089 	beq.w	80041f6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0201 	bic.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004106:	4610      	mov	r0, r2
 8004108:	4798      	blx	r3
 800410a:	e074      	b.n	80041f6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004110:	4a59      	ldr	r2, [pc, #356]	@ (8004278 <I2C_ITError+0x25c>)
 8004112:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004118:	4618      	mov	r0, r3
 800411a:	f7fd fc0b 	bl	8001934 <HAL_DMA_Abort_IT>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d068      	beq.n	80041f6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800412e:	2b40      	cmp	r3, #64	@ 0x40
 8004130:	d10b      	bne.n	800414a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	691a      	ldr	r2, [r3, #16]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413c:	b2d2      	uxtb	r2, r2
 800413e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004144:	1c5a      	adds	r2, r3, #1
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 0201 	bic.w	r2, r2, #1
 8004158:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2220      	movs	r2, #32
 800415e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800416c:	4610      	mov	r0, r2
 800416e:	4798      	blx	r3
 8004170:	e041      	b.n	80041f6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b60      	cmp	r3, #96	@ 0x60
 800417c:	d125      	bne.n	80041ca <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2220      	movs	r2, #32
 8004182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004196:	2b40      	cmp	r3, #64	@ 0x40
 8004198:	d10b      	bne.n	80041b2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	691a      	ldr	r2, [r3, #16]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a4:	b2d2      	uxtb	r2, r2
 80041a6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0201 	bic.w	r2, r2, #1
 80041c0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f7fe fecb 	bl	8002f5e <HAL_I2C_AbortCpltCallback>
 80041c8:	e015      	b.n	80041f6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d4:	2b40      	cmp	r3, #64	@ 0x40
 80041d6:	d10b      	bne.n	80041f0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	691a      	ldr	r2, [r3, #16]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e2:	b2d2      	uxtb	r2, r2
 80041e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	1c5a      	adds	r2, r3, #1
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f7fc fba3 	bl	800093c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fa:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d10e      	bne.n	8004224 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800420c:	2b00      	cmp	r3, #0
 800420e:	d109      	bne.n	8004224 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004216:	2b00      	cmp	r3, #0
 8004218:	d104      	bne.n	8004224 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004220:	2b00      	cmp	r3, #0
 8004222:	d007      	beq.n	8004234 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004232:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800423a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004240:	f003 0304 	and.w	r3, r3, #4
 8004244:	2b04      	cmp	r3, #4
 8004246:	d113      	bne.n	8004270 <I2C_ITError+0x254>
 8004248:	7bfb      	ldrb	r3, [r7, #15]
 800424a:	2b28      	cmp	r3, #40	@ 0x28
 800424c:	d110      	bne.n	8004270 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a0a      	ldr	r2, [pc, #40]	@ (800427c <I2C_ITError+0x260>)
 8004252:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2220      	movs	r2, #32
 800425e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7fe fe65 	bl	8002f3a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004270:	bf00      	nop
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	080045d9 	.word	0x080045d9
 800427c:	ffff0000 	.word	0xffff0000

08004280 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b088      	sub	sp, #32
 8004284:	af02      	add	r7, sp, #8
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	4608      	mov	r0, r1
 800428a:	4611      	mov	r1, r2
 800428c:	461a      	mov	r2, r3
 800428e:	4603      	mov	r3, r0
 8004290:	817b      	strh	r3, [r7, #10]
 8004292:	460b      	mov	r3, r1
 8004294:	813b      	strh	r3, [r7, #8]
 8004296:	4613      	mov	r3, r2
 8004298:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	6a3b      	ldr	r3, [r7, #32]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f000 fa36 	bl	8004728 <I2C_WaitOnFlagUntilTimeout>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00d      	beq.n	80042de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042d0:	d103      	bne.n	80042da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e05f      	b.n	800439e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042de:	897b      	ldrh	r3, [r7, #10]
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	461a      	mov	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f0:	6a3a      	ldr	r2, [r7, #32]
 80042f2:	492d      	ldr	r1, [pc, #180]	@ (80043a8 <I2C_RequestMemoryWrite+0x128>)
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f000 fa91 	bl	800481c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d001      	beq.n	8004304 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e04c      	b.n	800439e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004304:	2300      	movs	r3, #0
 8004306:	617b      	str	r3, [r7, #20]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	617b      	str	r3, [r7, #20]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	617b      	str	r3, [r7, #20]
 8004318:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800431a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800431c:	6a39      	ldr	r1, [r7, #32]
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 fb1c 	bl	800495c <I2C_WaitOnTXEFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00d      	beq.n	8004346 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432e:	2b04      	cmp	r3, #4
 8004330:	d107      	bne.n	8004342 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004340:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e02b      	b.n	800439e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004346:	88fb      	ldrh	r3, [r7, #6]
 8004348:	2b01      	cmp	r3, #1
 800434a:	d105      	bne.n	8004358 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800434c:	893b      	ldrh	r3, [r7, #8]
 800434e:	b2da      	uxtb	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	611a      	str	r2, [r3, #16]
 8004356:	e021      	b.n	800439c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004358:	893b      	ldrh	r3, [r7, #8]
 800435a:	0a1b      	lsrs	r3, r3, #8
 800435c:	b29b      	uxth	r3, r3
 800435e:	b2da      	uxtb	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004368:	6a39      	ldr	r1, [r7, #32]
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 faf6 	bl	800495c <I2C_WaitOnTXEFlagUntilTimeout>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00d      	beq.n	8004392 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800437a:	2b04      	cmp	r3, #4
 800437c:	d107      	bne.n	800438e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800438c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e005      	b.n	800439e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004392:	893b      	ldrh	r3, [r7, #8]
 8004394:	b2da      	uxtb	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3718      	adds	r7, #24
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	00010002 	.word	0x00010002

080043ac <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b086      	sub	sp, #24
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043c0:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043c8:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ce:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685a      	ldr	r2, [r3, #4]
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80043de:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d003      	beq.n	80043f0 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043ec:	2200      	movs	r2, #0
 80043ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043fc:	2200      	movs	r2, #0
 80043fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004400:	7cfb      	ldrb	r3, [r7, #19]
 8004402:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004406:	2b21      	cmp	r3, #33	@ 0x21
 8004408:	d007      	beq.n	800441a <I2C_DMAXferCplt+0x6e>
 800440a:	7cfb      	ldrb	r3, [r7, #19]
 800440c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004410:	2b22      	cmp	r3, #34	@ 0x22
 8004412:	d131      	bne.n	8004478 <I2C_DMAXferCplt+0xcc>
 8004414:	7cbb      	ldrb	r3, [r7, #18]
 8004416:	2b20      	cmp	r3, #32
 8004418:	d12e      	bne.n	8004478 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	685a      	ldr	r2, [r3, #4]
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004428:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2200      	movs	r2, #0
 800442e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004430:	7cfb      	ldrb	r3, [r7, #19]
 8004432:	2b29      	cmp	r3, #41	@ 0x29
 8004434:	d10a      	bne.n	800444c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	2221      	movs	r2, #33	@ 0x21
 800443a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	2228      	movs	r2, #40	@ 0x28
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004444:	6978      	ldr	r0, [r7, #20]
 8004446:	f7fe fd59 	bl	8002efc <HAL_I2C_SlaveTxCpltCallback>
 800444a:	e00c      	b.n	8004466 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800444c:	7cfb      	ldrb	r3, [r7, #19]
 800444e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004450:	d109      	bne.n	8004466 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	2222      	movs	r2, #34	@ 0x22
 8004456:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	2228      	movs	r2, #40	@ 0x28
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004460:	6978      	ldr	r0, [r7, #20]
 8004462:	f7fe fd54 	bl	8002f0e <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	685a      	ldr	r2, [r3, #4]
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004474:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004476:	e074      	b.n	8004562 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b00      	cmp	r3, #0
 8004482:	d06e      	beq.n	8004562 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004488:	b29b      	uxth	r3, r3
 800448a:	2b01      	cmp	r3, #1
 800448c:	d107      	bne.n	800449e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800449c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80044ac:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044b4:	d009      	beq.n	80044ca <I2C_DMAXferCplt+0x11e>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2b08      	cmp	r3, #8
 80044ba:	d006      	beq.n	80044ca <I2C_DMAXferCplt+0x11e>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80044c2:	d002      	beq.n	80044ca <I2C_DMAXferCplt+0x11e>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2b20      	cmp	r3, #32
 80044c8:	d107      	bne.n	80044da <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044d8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80044e8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044f8:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	2200      	movs	r2, #0
 80044fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004508:	6978      	ldr	r0, [r7, #20]
 800450a:	f7fc fa17 	bl	800093c <HAL_I2C_ErrorCallback>
}
 800450e:	e028      	b.n	8004562 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	2220      	movs	r2, #32
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b40      	cmp	r3, #64	@ 0x40
 8004522:	d10a      	bne.n	800453a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	2200      	movs	r2, #0
 8004530:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004532:	6978      	ldr	r0, [r7, #20]
 8004534:	f7fe fd0a 	bl	8002f4c <HAL_I2C_MemRxCpltCallback>
}
 8004538:	e013      	b.n	8004562 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2b08      	cmp	r3, #8
 8004546:	d002      	beq.n	800454e <I2C_DMAXferCplt+0x1a2>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2b20      	cmp	r3, #32
 800454c:	d103      	bne.n	8004556 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2200      	movs	r2, #0
 8004552:	631a      	str	r2, [r3, #48]	@ 0x30
 8004554:	e002      	b.n	800455c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	2212      	movs	r2, #18
 800455a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800455c:	6978      	ldr	r0, [r7, #20]
 800455e:	f7fe fcc4 	bl	8002eea <HAL_I2C_MasterRxCpltCallback>
}
 8004562:	bf00      	nop
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b084      	sub	sp, #16
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004576:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800457c:	2b00      	cmp	r3, #0
 800457e:	d003      	beq.n	8004588 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004584:	2200      	movs	r2, #0
 8004586:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004594:	2200      	movs	r2, #0
 8004596:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045a6:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2220      	movs	r2, #32
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c2:	f043 0210 	orr.w	r2, r3, #16
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f7fc f9b6 	bl	800093c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80045d0:	bf00      	nop
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b086      	sub	sp, #24
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80045e0:	2300      	movs	r3, #0
 80045e2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045f0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80045f2:	4b4b      	ldr	r3, [pc, #300]	@ (8004720 <I2C_DMAAbort+0x148>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	08db      	lsrs	r3, r3, #3
 80045f8:	4a4a      	ldr	r2, [pc, #296]	@ (8004724 <I2C_DMAAbort+0x14c>)
 80045fa:	fba2 2303 	umull	r2, r3, r2, r3
 80045fe:	0a1a      	lsrs	r2, r3, #8
 8004600:	4613      	mov	r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	4413      	add	r3, r2
 8004606:	00da      	lsls	r2, r3, #3
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d106      	bne.n	8004620 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004616:	f043 0220 	orr.w	r2, r3, #32
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800461e:	e00a      	b.n	8004636 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	3b01      	subs	r3, #1
 8004624:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004634:	d0ea      	beq.n	800460c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004642:	2200      	movs	r2, #0
 8004644:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464a:	2b00      	cmp	r3, #0
 800464c:	d003      	beq.n	8004656 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004652:	2200      	movs	r2, #0
 8004654:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004664:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	2200      	movs	r2, #0
 800466a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004678:	2200      	movs	r2, #0
 800467a:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004688:	2200      	movs	r2, #0
 800468a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f022 0201 	bic.w	r2, r2, #1
 800469a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	2b60      	cmp	r3, #96	@ 0x60
 80046a6:	d10e      	bne.n	80046c6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	2220      	movs	r2, #32
 80046ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	2200      	movs	r2, #0
 80046bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80046be:	6978      	ldr	r0, [r7, #20]
 80046c0:	f7fe fc4d 	bl	8002f5e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80046c4:	e027      	b.n	8004716 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046c6:	7cfb      	ldrb	r3, [r7, #19]
 80046c8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80046cc:	2b28      	cmp	r3, #40	@ 0x28
 80046ce:	d117      	bne.n	8004700 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f042 0201 	orr.w	r2, r2, #1
 80046de:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	2200      	movs	r2, #0
 80046f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	2228      	movs	r2, #40	@ 0x28
 80046fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80046fe:	e007      	b.n	8004710 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	2220      	movs	r2, #32
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004710:	6978      	ldr	r0, [r7, #20]
 8004712:	f7fc f913 	bl	800093c <HAL_I2C_ErrorCallback>
}
 8004716:	bf00      	nop
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	20000008 	.word	0x20000008
 8004724:	14f8b589 	.word	0x14f8b589

08004728 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	603b      	str	r3, [r7, #0]
 8004734:	4613      	mov	r3, r2
 8004736:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004738:	e048      	b.n	80047cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004740:	d044      	beq.n	80047cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004742:	f7fc fe4d 	bl	80013e0 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	683a      	ldr	r2, [r7, #0]
 800474e:	429a      	cmp	r2, r3
 8004750:	d302      	bcc.n	8004758 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d139      	bne.n	80047cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	0c1b      	lsrs	r3, r3, #16
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b01      	cmp	r3, #1
 8004760:	d10d      	bne.n	800477e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	43da      	mvns	r2, r3
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	4013      	ands	r3, r2
 800476e:	b29b      	uxth	r3, r3
 8004770:	2b00      	cmp	r3, #0
 8004772:	bf0c      	ite	eq
 8004774:	2301      	moveq	r3, #1
 8004776:	2300      	movne	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	461a      	mov	r2, r3
 800477c:	e00c      	b.n	8004798 <I2C_WaitOnFlagUntilTimeout+0x70>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	43da      	mvns	r2, r3
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	4013      	ands	r3, r2
 800478a:	b29b      	uxth	r3, r3
 800478c:	2b00      	cmp	r3, #0
 800478e:	bf0c      	ite	eq
 8004790:	2301      	moveq	r3, #1
 8004792:	2300      	movne	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	461a      	mov	r2, r3
 8004798:	79fb      	ldrb	r3, [r7, #7]
 800479a:	429a      	cmp	r2, r3
 800479c:	d116      	bne.n	80047cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2220      	movs	r2, #32
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b8:	f043 0220 	orr.w	r2, r3, #32
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e023      	b.n	8004814 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	0c1b      	lsrs	r3, r3, #16
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d10d      	bne.n	80047f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	43da      	mvns	r2, r3
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	4013      	ands	r3, r2
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	bf0c      	ite	eq
 80047e8:	2301      	moveq	r3, #1
 80047ea:	2300      	movne	r3, #0
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	461a      	mov	r2, r3
 80047f0:	e00c      	b.n	800480c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	43da      	mvns	r2, r3
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	4013      	ands	r3, r2
 80047fe:	b29b      	uxth	r3, r3
 8004800:	2b00      	cmp	r3, #0
 8004802:	bf0c      	ite	eq
 8004804:	2301      	moveq	r3, #1
 8004806:	2300      	movne	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	461a      	mov	r2, r3
 800480c:	79fb      	ldrb	r3, [r7, #7]
 800480e:	429a      	cmp	r2, r3
 8004810:	d093      	beq.n	800473a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
 8004828:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800482a:	e071      	b.n	8004910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800483a:	d123      	bne.n	8004884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800484a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004854:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2220      	movs	r2, #32
 8004860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004870:	f043 0204 	orr.w	r2, r3, #4
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e067      	b.n	8004954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800488a:	d041      	beq.n	8004910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800488c:	f7fc fda8 	bl	80013e0 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	429a      	cmp	r2, r3
 800489a:	d302      	bcc.n	80048a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d136      	bne.n	8004910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	0c1b      	lsrs	r3, r3, #16
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d10c      	bne.n	80048c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	43da      	mvns	r2, r3
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	4013      	ands	r3, r2
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	bf14      	ite	ne
 80048be:	2301      	movne	r3, #1
 80048c0:	2300      	moveq	r3, #0
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	e00b      	b.n	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	699b      	ldr	r3, [r3, #24]
 80048cc:	43da      	mvns	r2, r3
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	4013      	ands	r3, r2
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	bf14      	ite	ne
 80048d8:	2301      	movne	r3, #1
 80048da:	2300      	moveq	r3, #0
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d016      	beq.n	8004910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2200      	movs	r2, #0
 80048e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2220      	movs	r2, #32
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fc:	f043 0220 	orr.w	r2, r3, #32
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e021      	b.n	8004954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	0c1b      	lsrs	r3, r3, #16
 8004914:	b2db      	uxtb	r3, r3
 8004916:	2b01      	cmp	r3, #1
 8004918:	d10c      	bne.n	8004934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	43da      	mvns	r2, r3
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	4013      	ands	r3, r2
 8004926:	b29b      	uxth	r3, r3
 8004928:	2b00      	cmp	r3, #0
 800492a:	bf14      	ite	ne
 800492c:	2301      	movne	r3, #1
 800492e:	2300      	moveq	r3, #0
 8004930:	b2db      	uxtb	r3, r3
 8004932:	e00b      	b.n	800494c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	43da      	mvns	r2, r3
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	4013      	ands	r3, r2
 8004940:	b29b      	uxth	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	bf14      	ite	ne
 8004946:	2301      	movne	r3, #1
 8004948:	2300      	moveq	r3, #0
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b00      	cmp	r3, #0
 800494e:	f47f af6d 	bne.w	800482c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004968:	e034      	b.n	80049d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f000 f8b8 	bl	8004ae0 <I2C_IsAcknowledgeFailed>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d001      	beq.n	800497a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e034      	b.n	80049e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004980:	d028      	beq.n	80049d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004982:	f7fc fd2d 	bl	80013e0 <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	68ba      	ldr	r2, [r7, #8]
 800498e:	429a      	cmp	r2, r3
 8004990:	d302      	bcc.n	8004998 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d11d      	bne.n	80049d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049a2:	2b80      	cmp	r3, #128	@ 0x80
 80049a4:	d016      	beq.n	80049d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2220      	movs	r2, #32
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c0:	f043 0220 	orr.w	r2, r3, #32
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e007      	b.n	80049e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	695b      	ldr	r3, [r3, #20]
 80049da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049de:	2b80      	cmp	r3, #128	@ 0x80
 80049e0:	d1c3      	bne.n	800496a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049f8:	e034      	b.n	8004a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049fa:	68f8      	ldr	r0, [r7, #12]
 80049fc:	f000 f870 	bl	8004ae0 <I2C_IsAcknowledgeFailed>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e034      	b.n	8004a74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a10:	d028      	beq.n	8004a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a12:	f7fc fce5 	bl	80013e0 <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d302      	bcc.n	8004a28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d11d      	bne.n	8004a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	f003 0304 	and.w	r3, r3, #4
 8004a32:	2b04      	cmp	r3, #4
 8004a34:	d016      	beq.n	8004a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a50:	f043 0220 	orr.w	r2, r3, #32
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e007      	b.n	8004a74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	f003 0304 	and.w	r3, r3, #4
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	d1c3      	bne.n	80049fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a84:	2300      	movs	r3, #0
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a88:	4b13      	ldr	r3, [pc, #76]	@ (8004ad8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	08db      	lsrs	r3, r3, #3
 8004a8e:	4a13      	ldr	r2, [pc, #76]	@ (8004adc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004a90:	fba2 2303 	umull	r2, r3, r2, r3
 8004a94:	0a1a      	lsrs	r2, r3, #8
 8004a96:	4613      	mov	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4413      	add	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d107      	bne.n	8004aba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aae:	f043 0220 	orr.w	r2, r3, #32
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e008      	b.n	8004acc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ac8:	d0e9      	beq.n	8004a9e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3714      	adds	r7, #20
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bc80      	pop	{r7}
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	20000008 	.word	0x20000008
 8004adc:	14f8b589 	.word	0x14f8b589

08004ae0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004af6:	d11b      	bne.n	8004b30 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b00:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1c:	f043 0204 	orr.w	r2, r3, #4
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e000      	b.n	8004b32 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	370c      	adds	r7, #12
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bc80      	pop	{r7}
 8004b3a:	4770      	bx	lr

08004b3c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b48:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004b4c:	d103      	bne.n	8004b56 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2201      	movs	r2, #1
 8004b52:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004b54:	e007      	b.n	8004b66 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b5a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004b5e:	d102      	bne.n	8004b66 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2208      	movs	r2, #8
 8004b64:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr

08004b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e35a      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d01c      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x54>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0301 	and.w	r3, r3, #1
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d116      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x54>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d110      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x54>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0308 	and.w	r3, r3, #8
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d10a      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x54>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0304 	and.w	r3, r3, #4
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d104      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x54>
 8004bba:	f240 1165 	movw	r1, #357	@ 0x165
 8004bbe:	488f      	ldr	r0, [pc, #572]	@ (8004dfc <HAL_RCC_OscConfig+0x28c>)
 8004bc0:	f7fb ff02 	bl	80009c8 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 809a 	beq.w	8004d06 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00e      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x88>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004be2:	d009      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x88>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bec:	d004      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x88>
 8004bee:	f240 116b 	movw	r1, #363	@ 0x16b
 8004bf2:	4882      	ldr	r0, [pc, #520]	@ (8004dfc <HAL_RCC_OscConfig+0x28c>)
 8004bf4:	f7fb fee8 	bl	80009c8 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bf8:	4b81      	ldr	r3, [pc, #516]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f003 030c 	and.w	r3, r3, #12
 8004c00:	2b04      	cmp	r3, #4
 8004c02:	d00c      	beq.n	8004c1e <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c04:	4b7e      	ldr	r3, [pc, #504]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f003 030c 	and.w	r3, r3, #12
 8004c0c:	2b08      	cmp	r3, #8
 8004c0e:	d112      	bne.n	8004c36 <HAL_RCC_OscConfig+0xc6>
 8004c10:	4b7b      	ldr	r3, [pc, #492]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c1c:	d10b      	bne.n	8004c36 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c1e:	4b78      	ldr	r3, [pc, #480]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d06c      	beq.n	8004d04 <HAL_RCC_OscConfig+0x194>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d168      	bne.n	8004d04 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e300      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c3e:	d106      	bne.n	8004c4e <HAL_RCC_OscConfig+0xde>
 8004c40:	4b6f      	ldr	r3, [pc, #444]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a6e      	ldr	r2, [pc, #440]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c4a:	6013      	str	r3, [r2, #0]
 8004c4c:	e02e      	b.n	8004cac <HAL_RCC_OscConfig+0x13c>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10c      	bne.n	8004c70 <HAL_RCC_OscConfig+0x100>
 8004c56:	4b6a      	ldr	r3, [pc, #424]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a69      	ldr	r2, [pc, #420]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c60:	6013      	str	r3, [r2, #0]
 8004c62:	4b67      	ldr	r3, [pc, #412]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a66      	ldr	r2, [pc, #408]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c6c:	6013      	str	r3, [r2, #0]
 8004c6e:	e01d      	b.n	8004cac <HAL_RCC_OscConfig+0x13c>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c78:	d10c      	bne.n	8004c94 <HAL_RCC_OscConfig+0x124>
 8004c7a:	4b61      	ldr	r3, [pc, #388]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a60      	ldr	r2, [pc, #384]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c84:	6013      	str	r3, [r2, #0]
 8004c86:	4b5e      	ldr	r3, [pc, #376]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a5d      	ldr	r2, [pc, #372]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c90:	6013      	str	r3, [r2, #0]
 8004c92:	e00b      	b.n	8004cac <HAL_RCC_OscConfig+0x13c>
 8004c94:	4b5a      	ldr	r3, [pc, #360]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a59      	ldr	r2, [pc, #356]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004c9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c9e:	6013      	str	r3, [r2, #0]
 8004ca0:	4b57      	ldr	r3, [pc, #348]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a56      	ldr	r2, [pc, #344]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004ca6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004caa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d013      	beq.n	8004cdc <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cb4:	f7fc fb94 	bl	80013e0 <HAL_GetTick>
 8004cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cba:	e008      	b.n	8004cce <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cbc:	f7fc fb90 	bl	80013e0 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b64      	cmp	r3, #100	@ 0x64
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e2b4      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cce:	4b4c      	ldr	r3, [pc, #304]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0f0      	beq.n	8004cbc <HAL_RCC_OscConfig+0x14c>
 8004cda:	e014      	b.n	8004d06 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cdc:	f7fc fb80 	bl	80013e0 <HAL_GetTick>
 8004ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ce2:	e008      	b.n	8004cf6 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ce4:	f7fc fb7c 	bl	80013e0 <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	2b64      	cmp	r3, #100	@ 0x64
 8004cf0:	d901      	bls.n	8004cf6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e2a0      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cf6:	4b42      	ldr	r3, [pc, #264]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d1f0      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x174>
 8004d02:	e000      	b.n	8004d06 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0302 	and.w	r3, r3, #2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f000 8080 	beq.w	8004e14 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d008      	beq.n	8004d2e <HAL_RCC_OscConfig+0x1be>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d004      	beq.n	8004d2e <HAL_RCC_OscConfig+0x1be>
 8004d24:	f240 119f 	movw	r1, #415	@ 0x19f
 8004d28:	4834      	ldr	r0, [pc, #208]	@ (8004dfc <HAL_RCC_OscConfig+0x28c>)
 8004d2a:	f7fb fe4d 	bl	80009c8 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	2b1f      	cmp	r3, #31
 8004d34:	d904      	bls.n	8004d40 <HAL_RCC_OscConfig+0x1d0>
 8004d36:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8004d3a:	4830      	ldr	r0, [pc, #192]	@ (8004dfc <HAL_RCC_OscConfig+0x28c>)
 8004d3c:	f7fb fe44 	bl	80009c8 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d40:	4b2f      	ldr	r3, [pc, #188]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f003 030c 	and.w	r3, r3, #12
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00b      	beq.n	8004d64 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004d4c:	4b2c      	ldr	r3, [pc, #176]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f003 030c 	and.w	r3, r3, #12
 8004d54:	2b08      	cmp	r3, #8
 8004d56:	d11c      	bne.n	8004d92 <HAL_RCC_OscConfig+0x222>
 8004d58:	4b29      	ldr	r3, [pc, #164]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d116      	bne.n	8004d92 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d64:	4b26      	ldr	r3, [pc, #152]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0302 	and.w	r3, r3, #2
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d005      	beq.n	8004d7c <HAL_RCC_OscConfig+0x20c>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d001      	beq.n	8004d7c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e25d      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d7c:	4b20      	ldr	r3, [pc, #128]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	491d      	ldr	r1, [pc, #116]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d90:	e040      	b.n	8004e14 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d020      	beq.n	8004ddc <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8004e04 <HAL_RCC_OscConfig+0x294>)
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da0:	f7fc fb1e 	bl	80013e0 <HAL_GetTick>
 8004da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004da6:	e008      	b.n	8004dba <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004da8:	f7fc fb1a 	bl	80013e0 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e23e      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dba:	4b11      	ldr	r3, [pc, #68]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 0302 	and.w	r3, r3, #2
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d0f0      	beq.n	8004da8 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	00db      	lsls	r3, r3, #3
 8004dd4:	490a      	ldr	r1, [pc, #40]	@ (8004e00 <HAL_RCC_OscConfig+0x290>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	600b      	str	r3, [r1, #0]
 8004dda:	e01b      	b.n	8004e14 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ddc:	4b09      	ldr	r3, [pc, #36]	@ (8004e04 <HAL_RCC_OscConfig+0x294>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de2:	f7fc fafd 	bl	80013e0 <HAL_GetTick>
 8004de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004de8:	e00e      	b.n	8004e08 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dea:	f7fc faf9 	bl	80013e0 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d907      	bls.n	8004e08 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e21d      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
 8004dfc:	08009d24 	.word	0x08009d24
 8004e00:	40021000 	.word	0x40021000
 8004e04:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e08:	4b7d      	ldr	r3, [pc, #500]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0302 	and.w	r3, r3, #2
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1ea      	bne.n	8004dea <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0308 	and.w	r3, r3, #8
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d040      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d008      	beq.n	8004e3a <HAL_RCC_OscConfig+0x2ca>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d004      	beq.n	8004e3a <HAL_RCC_OscConfig+0x2ca>
 8004e30:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8004e34:	4873      	ldr	r0, [pc, #460]	@ (8005004 <HAL_RCC_OscConfig+0x494>)
 8004e36:	f7fb fdc7 	bl	80009c8 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d019      	beq.n	8004e76 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e42:	4b71      	ldr	r3, [pc, #452]	@ (8005008 <HAL_RCC_OscConfig+0x498>)
 8004e44:	2201      	movs	r2, #1
 8004e46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e48:	f7fc faca 	bl	80013e0 <HAL_GetTick>
 8004e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e4e:	e008      	b.n	8004e62 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e50:	f7fc fac6 	bl	80013e0 <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e1ea      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e62:	4b67      	ldr	r3, [pc, #412]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d0f0      	beq.n	8004e50 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004e6e:	2001      	movs	r0, #1
 8004e70:	f000 fc44 	bl	80056fc <RCC_Delay>
 8004e74:	e015      	b.n	8004ea2 <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e76:	4b64      	ldr	r3, [pc, #400]	@ (8005008 <HAL_RCC_OscConfig+0x498>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e7c:	f7fc fab0 	bl	80013e0 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e84:	f7fc faac 	bl	80013e0 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e1d0      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e96:	4b5a      	ldr	r3, [pc, #360]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1f0      	bne.n	8004e84 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0304 	and.w	r3, r3, #4
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f000 80bf 	beq.w	800502e <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00c      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x366>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d008      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x366>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	2b05      	cmp	r3, #5
 8004eca:	d004      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x366>
 8004ecc:	f240 210f 	movw	r1, #527	@ 0x20f
 8004ed0:	484c      	ldr	r0, [pc, #304]	@ (8005004 <HAL_RCC_OscConfig+0x494>)
 8004ed2:	f7fb fd79 	bl	80009c8 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ed6:	4b4a      	ldr	r3, [pc, #296]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d10d      	bne.n	8004efe <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ee2:	4b47      	ldr	r3, [pc, #284]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	4a46      	ldr	r2, [pc, #280]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eec:	61d3      	str	r3, [r2, #28]
 8004eee:	4b44      	ldr	r3, [pc, #272]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ef6:	60bb      	str	r3, [r7, #8]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004efa:	2301      	movs	r3, #1
 8004efc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004efe:	4b43      	ldr	r3, [pc, #268]	@ (800500c <HAL_RCC_OscConfig+0x49c>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d118      	bne.n	8004f3c <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f0a:	4b40      	ldr	r3, [pc, #256]	@ (800500c <HAL_RCC_OscConfig+0x49c>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a3f      	ldr	r2, [pc, #252]	@ (800500c <HAL_RCC_OscConfig+0x49c>)
 8004f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f16:	f7fc fa63 	bl	80013e0 <HAL_GetTick>
 8004f1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f1c:	e008      	b.n	8004f30 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f1e:	f7fc fa5f 	bl	80013e0 <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b64      	cmp	r3, #100	@ 0x64
 8004f2a:	d901      	bls.n	8004f30 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e183      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f30:	4b36      	ldr	r3, [pc, #216]	@ (800500c <HAL_RCC_OscConfig+0x49c>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d0f0      	beq.n	8004f1e <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d106      	bne.n	8004f52 <HAL_RCC_OscConfig+0x3e2>
 8004f44:	4b2e      	ldr	r3, [pc, #184]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	4a2d      	ldr	r2, [pc, #180]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f4a:	f043 0301 	orr.w	r3, r3, #1
 8004f4e:	6213      	str	r3, [r2, #32]
 8004f50:	e02d      	b.n	8004fae <HAL_RCC_OscConfig+0x43e>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10c      	bne.n	8004f74 <HAL_RCC_OscConfig+0x404>
 8004f5a:	4b29      	ldr	r3, [pc, #164]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	4a28      	ldr	r2, [pc, #160]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f60:	f023 0301 	bic.w	r3, r3, #1
 8004f64:	6213      	str	r3, [r2, #32]
 8004f66:	4b26      	ldr	r3, [pc, #152]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	4a25      	ldr	r2, [pc, #148]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f6c:	f023 0304 	bic.w	r3, r3, #4
 8004f70:	6213      	str	r3, [r2, #32]
 8004f72:	e01c      	b.n	8004fae <HAL_RCC_OscConfig+0x43e>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	2b05      	cmp	r3, #5
 8004f7a:	d10c      	bne.n	8004f96 <HAL_RCC_OscConfig+0x426>
 8004f7c:	4b20      	ldr	r3, [pc, #128]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	4a1f      	ldr	r2, [pc, #124]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f82:	f043 0304 	orr.w	r3, r3, #4
 8004f86:	6213      	str	r3, [r2, #32]
 8004f88:	4b1d      	ldr	r3, [pc, #116]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	4a1c      	ldr	r2, [pc, #112]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	6213      	str	r3, [r2, #32]
 8004f94:	e00b      	b.n	8004fae <HAL_RCC_OscConfig+0x43e>
 8004f96:	4b1a      	ldr	r3, [pc, #104]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	4a19      	ldr	r2, [pc, #100]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004f9c:	f023 0301 	bic.w	r3, r3, #1
 8004fa0:	6213      	str	r3, [r2, #32]
 8004fa2:	4b17      	ldr	r3, [pc, #92]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	4a16      	ldr	r2, [pc, #88]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004fa8:	f023 0304 	bic.w	r3, r3, #4
 8004fac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d015      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fb6:	f7fc fa13 	bl	80013e0 <HAL_GetTick>
 8004fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fbc:	e00a      	b.n	8004fd4 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fbe:	f7fc fa0f 	bl	80013e0 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d901      	bls.n	8004fd4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e131      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8005000 <HAL_RCC_OscConfig+0x490>)
 8004fd6:	6a1b      	ldr	r3, [r3, #32]
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d0ee      	beq.n	8004fbe <HAL_RCC_OscConfig+0x44e>
 8004fe0:	e01c      	b.n	800501c <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fe2:	f7fc f9fd 	bl	80013e0 <HAL_GetTick>
 8004fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fe8:	e012      	b.n	8005010 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fea:	f7fc f9f9 	bl	80013e0 <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d909      	bls.n	8005010 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e11b      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
 8005000:	40021000 	.word	0x40021000
 8005004:	08009d24 	.word	0x08009d24
 8005008:	42420480 	.word	0x42420480
 800500c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005010:	4b8b      	ldr	r3, [pc, #556]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1e6      	bne.n	8004fea <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800501c:	7dfb      	ldrb	r3, [r7, #23]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d105      	bne.n	800502e <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005022:	4b87      	ldr	r3, [pc, #540]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	4a86      	ldr	r2, [pc, #536]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 8005028:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800502c:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	69db      	ldr	r3, [r3, #28]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00c      	beq.n	8005050 <HAL_RCC_OscConfig+0x4e0>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	69db      	ldr	r3, [r3, #28]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d008      	beq.n	8005050 <HAL_RCC_OscConfig+0x4e0>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	2b02      	cmp	r3, #2
 8005044:	d004      	beq.n	8005050 <HAL_RCC_OscConfig+0x4e0>
 8005046:	f240 21ad 	movw	r1, #685	@ 0x2ad
 800504a:	487e      	ldr	r0, [pc, #504]	@ (8005244 <HAL_RCC_OscConfig+0x6d4>)
 800504c:	f7fb fcbc 	bl	80009c8 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	69db      	ldr	r3, [r3, #28]
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 80ee 	beq.w	8005236 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800505a:	4b79      	ldr	r3, [pc, #484]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f003 030c 	and.w	r3, r3, #12
 8005062:	2b08      	cmp	r3, #8
 8005064:	f000 80ce 	beq.w	8005204 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	69db      	ldr	r3, [r3, #28]
 800506c:	2b02      	cmp	r3, #2
 800506e:	f040 80b2 	bne.w	80051d6 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d009      	beq.n	800508e <HAL_RCC_OscConfig+0x51e>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005082:	d004      	beq.n	800508e <HAL_RCC_OscConfig+0x51e>
 8005084:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8005088:	486e      	ldr	r0, [pc, #440]	@ (8005244 <HAL_RCC_OscConfig+0x6d4>)
 800508a:	f7fb fc9d 	bl	80009c8 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005092:	2b00      	cmp	r3, #0
 8005094:	d04a      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800509e:	d045      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80050a8:	d040      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ae:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80050b2:	d03b      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050bc:	d036      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80050c6:	d031      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050cc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80050d0:	d02c      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80050da:	d027      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050e4:	d022      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80050ee:	d01d      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f4:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80050f8:	d018      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fe:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005102:	d013      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005108:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800510c:	d00e      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005112:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8005116:	d009      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511c:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8005120:	d004      	beq.n	800512c <HAL_RCC_OscConfig+0x5bc>
 8005122:	f240 21b7 	movw	r1, #695	@ 0x2b7
 8005126:	4847      	ldr	r0, [pc, #284]	@ (8005244 <HAL_RCC_OscConfig+0x6d4>)
 8005128:	f7fb fc4e 	bl	80009c8 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800512c:	4b46      	ldr	r3, [pc, #280]	@ (8005248 <HAL_RCC_OscConfig+0x6d8>)
 800512e:	2200      	movs	r2, #0
 8005130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005132:	f7fc f955 	bl	80013e0 <HAL_GetTick>
 8005136:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005138:	e008      	b.n	800514c <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800513a:	f7fc f951 	bl	80013e0 <HAL_GetTick>
 800513e:	4602      	mov	r2, r0
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	2b02      	cmp	r3, #2
 8005146:	d901      	bls.n	800514c <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8005148:	2303      	movs	r3, #3
 800514a:	e075      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800514c:	4b3c      	ldr	r3, [pc, #240]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1f0      	bne.n	800513a <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a1b      	ldr	r3, [r3, #32]
 800515c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005160:	d116      	bne.n	8005190 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d009      	beq.n	800517e <HAL_RCC_OscConfig+0x60e>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005172:	d004      	beq.n	800517e <HAL_RCC_OscConfig+0x60e>
 8005174:	f240 21cd 	movw	r1, #717	@ 0x2cd
 8005178:	4832      	ldr	r0, [pc, #200]	@ (8005244 <HAL_RCC_OscConfig+0x6d4>)
 800517a:	f7fb fc25 	bl	80009c8 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800517e:	4b30      	ldr	r3, [pc, #192]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	492d      	ldr	r1, [pc, #180]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 800518c:	4313      	orrs	r3, r2
 800518e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005190:	4b2b      	ldr	r3, [pc, #172]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a19      	ldr	r1, [r3, #32]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a0:	430b      	orrs	r3, r1
 80051a2:	4927      	ldr	r1, [pc, #156]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051a8:	4b27      	ldr	r3, [pc, #156]	@ (8005248 <HAL_RCC_OscConfig+0x6d8>)
 80051aa:	2201      	movs	r2, #1
 80051ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ae:	f7fc f917 	bl	80013e0 <HAL_GetTick>
 80051b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051b4:	e008      	b.n	80051c8 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b6:	f7fc f913 	bl	80013e0 <HAL_GetTick>
 80051ba:	4602      	mov	r2, r0
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d901      	bls.n	80051c8 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e037      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d0f0      	beq.n	80051b6 <HAL_RCC_OscConfig+0x646>
 80051d4:	e02f      	b.n	8005236 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051d6:	4b1c      	ldr	r3, [pc, #112]	@ (8005248 <HAL_RCC_OscConfig+0x6d8>)
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051dc:	f7fc f900 	bl	80013e0 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e4:	f7fc f8fc 	bl	80013e0 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e020      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051f6:	4b12      	ldr	r3, [pc, #72]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x674>
 8005202:	e018      	b.n	8005236 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d101      	bne.n	8005210 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e013      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005210:	4b0b      	ldr	r3, [pc, #44]	@ (8005240 <HAL_RCC_OscConfig+0x6d0>)
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	429a      	cmp	r2, r3
 8005222:	d106      	bne.n	8005232 <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800522e:	429a      	cmp	r2, r3
 8005230:	d001      	beq.n	8005236 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e000      	b.n	8005238 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3718      	adds	r7, #24
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	40021000 	.word	0x40021000
 8005244:	08009d24 	.word	0x08009d24
 8005248:	42420060 	.word	0x42420060

0800524c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d101      	bne.n	8005260 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e176      	b.n	800554e <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0301 	and.w	r3, r3, #1
 8005268:	2b00      	cmp	r3, #0
 800526a:	d116      	bne.n	800529a <HAL_RCC_ClockConfig+0x4e>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d110      	bne.n	800529a <HAL_RCC_ClockConfig+0x4e>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0304 	and.w	r3, r3, #4
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10a      	bne.n	800529a <HAL_RCC_ClockConfig+0x4e>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0308 	and.w	r3, r3, #8
 800528c:	2b00      	cmp	r3, #0
 800528e:	d104      	bne.n	800529a <HAL_RCC_ClockConfig+0x4e>
 8005290:	f240 3136 	movw	r1, #822	@ 0x336
 8005294:	4874      	ldr	r0, [pc, #464]	@ (8005468 <HAL_RCC_ClockConfig+0x21c>)
 8005296:	f7fb fb97 	bl	80009c8 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00a      	beq.n	80052b6 <HAL_RCC_ClockConfig+0x6a>
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d007      	beq.n	80052b6 <HAL_RCC_ClockConfig+0x6a>
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d004      	beq.n	80052b6 <HAL_RCC_ClockConfig+0x6a>
 80052ac:	f240 3137 	movw	r1, #823	@ 0x337
 80052b0:	486d      	ldr	r0, [pc, #436]	@ (8005468 <HAL_RCC_ClockConfig+0x21c>)
 80052b2:	f7fb fb89 	bl	80009c8 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052b6:	4b6d      	ldr	r3, [pc, #436]	@ (800546c <HAL_RCC_ClockConfig+0x220>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0307 	and.w	r3, r3, #7
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d910      	bls.n	80052e6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052c4:	4b69      	ldr	r3, [pc, #420]	@ (800546c <HAL_RCC_ClockConfig+0x220>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f023 0207 	bic.w	r2, r3, #7
 80052cc:	4967      	ldr	r1, [pc, #412]	@ (800546c <HAL_RCC_ClockConfig+0x220>)
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052d4:	4b65      	ldr	r3, [pc, #404]	@ (800546c <HAL_RCC_ClockConfig+0x220>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	683a      	ldr	r2, [r7, #0]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d001      	beq.n	80052e6 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e133      	b.n	800554e <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d049      	beq.n	8005386 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0304 	and.w	r3, r3, #4
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d005      	beq.n	800530a <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052fe:	4b5c      	ldr	r3, [pc, #368]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	4a5b      	ldr	r2, [pc, #364]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 8005304:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005308:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 0308 	and.w	r3, r3, #8
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005316:	4b56      	ldr	r3, [pc, #344]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	4a55      	ldr	r2, [pc, #340]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 800531c:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005320:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d024      	beq.n	8005374 <HAL_RCC_ClockConfig+0x128>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	2b80      	cmp	r3, #128	@ 0x80
 8005330:	d020      	beq.n	8005374 <HAL_RCC_ClockConfig+0x128>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	2b90      	cmp	r3, #144	@ 0x90
 8005338:	d01c      	beq.n	8005374 <HAL_RCC_ClockConfig+0x128>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	2ba0      	cmp	r3, #160	@ 0xa0
 8005340:	d018      	beq.n	8005374 <HAL_RCC_ClockConfig+0x128>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	2bb0      	cmp	r3, #176	@ 0xb0
 8005348:	d014      	beq.n	8005374 <HAL_RCC_ClockConfig+0x128>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005350:	d010      	beq.n	8005374 <HAL_RCC_ClockConfig+0x128>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	2bd0      	cmp	r3, #208	@ 0xd0
 8005358:	d00c      	beq.n	8005374 <HAL_RCC_ClockConfig+0x128>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	2be0      	cmp	r3, #224	@ 0xe0
 8005360:	d008      	beq.n	8005374 <HAL_RCC_ClockConfig+0x128>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	2bf0      	cmp	r3, #240	@ 0xf0
 8005368:	d004      	beq.n	8005374 <HAL_RCC_ClockConfig+0x128>
 800536a:	f240 315d 	movw	r1, #861	@ 0x35d
 800536e:	483e      	ldr	r0, [pc, #248]	@ (8005468 <HAL_RCC_ClockConfig+0x21c>)
 8005370:	f7fb fb2a 	bl	80009c8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005374:	4b3e      	ldr	r3, [pc, #248]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	493b      	ldr	r1, [pc, #236]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 8005382:	4313      	orrs	r3, r2
 8005384:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0301 	and.w	r3, r3, #1
 800538e:	2b00      	cmp	r3, #0
 8005390:	d051      	beq.n	8005436 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00c      	beq.n	80053b4 <HAL_RCC_ClockConfig+0x168>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d008      	beq.n	80053b4 <HAL_RCC_ClockConfig+0x168>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d004      	beq.n	80053b4 <HAL_RCC_ClockConfig+0x168>
 80053aa:	f44f 7159 	mov.w	r1, #868	@ 0x364
 80053ae:	482e      	ldr	r0, [pc, #184]	@ (8005468 <HAL_RCC_ClockConfig+0x21c>)
 80053b0:	f7fb fb0a 	bl	80009c8 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d107      	bne.n	80053cc <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053bc:	4b2c      	ldr	r3, [pc, #176]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d115      	bne.n	80053f4 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e0c0      	b.n	800554e <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d107      	bne.n	80053e4 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053d4:	4b26      	ldr	r3, [pc, #152]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d109      	bne.n	80053f4 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e0b4      	b.n	800554e <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053e4:	4b22      	ldr	r3, [pc, #136]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0302 	and.w	r3, r3, #2
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d101      	bne.n	80053f4 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e0ac      	b.n	800554e <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f023 0203 	bic.w	r2, r3, #3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	491b      	ldr	r1, [pc, #108]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 8005402:	4313      	orrs	r3, r2
 8005404:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005406:	f7fb ffeb 	bl	80013e0 <HAL_GetTick>
 800540a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800540c:	e00a      	b.n	8005424 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800540e:	f7fb ffe7 	bl	80013e0 <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	f241 3288 	movw	r2, #5000	@ 0x1388
 800541c:	4293      	cmp	r3, r2
 800541e:	d901      	bls.n	8005424 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e094      	b.n	800554e <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005424:	4b12      	ldr	r3, [pc, #72]	@ (8005470 <HAL_RCC_ClockConfig+0x224>)
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f003 020c 	and.w	r2, r3, #12
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	429a      	cmp	r2, r3
 8005434:	d1eb      	bne.n	800540e <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005436:	4b0d      	ldr	r3, [pc, #52]	@ (800546c <HAL_RCC_ClockConfig+0x220>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0307 	and.w	r3, r3, #7
 800543e:	683a      	ldr	r2, [r7, #0]
 8005440:	429a      	cmp	r2, r3
 8005442:	d217      	bcs.n	8005474 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005444:	4b09      	ldr	r3, [pc, #36]	@ (800546c <HAL_RCC_ClockConfig+0x220>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f023 0207 	bic.w	r2, r3, #7
 800544c:	4907      	ldr	r1, [pc, #28]	@ (800546c <HAL_RCC_ClockConfig+0x220>)
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	4313      	orrs	r3, r2
 8005452:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005454:	4b05      	ldr	r3, [pc, #20]	@ (800546c <HAL_RCC_ClockConfig+0x220>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0307 	and.w	r3, r3, #7
 800545c:	683a      	ldr	r2, [r7, #0]
 800545e:	429a      	cmp	r2, r3
 8005460:	d008      	beq.n	8005474 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e073      	b.n	800554e <HAL_RCC_ClockConfig+0x302>
 8005466:	bf00      	nop
 8005468:	08009d24 	.word	0x08009d24
 800546c:	40022000 	.word	0x40022000
 8005470:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0304 	and.w	r3, r3, #4
 800547c:	2b00      	cmp	r3, #0
 800547e:	d025      	beq.n	80054cc <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d018      	beq.n	80054ba <HAL_RCC_ClockConfig+0x26e>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005490:	d013      	beq.n	80054ba <HAL_RCC_ClockConfig+0x26e>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800549a:	d00e      	beq.n	80054ba <HAL_RCC_ClockConfig+0x26e>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80054a4:	d009      	beq.n	80054ba <HAL_RCC_ClockConfig+0x26e>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054ae:	d004      	beq.n	80054ba <HAL_RCC_ClockConfig+0x26e>
 80054b0:	f240 31a2 	movw	r1, #930	@ 0x3a2
 80054b4:	4828      	ldr	r0, [pc, #160]	@ (8005558 <HAL_RCC_ClockConfig+0x30c>)
 80054b6:	f7fb fa87 	bl	80009c8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054ba:	4b28      	ldr	r3, [pc, #160]	@ (800555c <HAL_RCC_ClockConfig+0x310>)
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	4925      	ldr	r1, [pc, #148]	@ (800555c <HAL_RCC_ClockConfig+0x310>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0308 	and.w	r3, r3, #8
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d026      	beq.n	8005526 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d018      	beq.n	8005512 <HAL_RCC_ClockConfig+0x2c6>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054e8:	d013      	beq.n	8005512 <HAL_RCC_ClockConfig+0x2c6>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80054f2:	d00e      	beq.n	8005512 <HAL_RCC_ClockConfig+0x2c6>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80054fc:	d009      	beq.n	8005512 <HAL_RCC_ClockConfig+0x2c6>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005506:	d004      	beq.n	8005512 <HAL_RCC_ClockConfig+0x2c6>
 8005508:	f240 31a9 	movw	r1, #937	@ 0x3a9
 800550c:	4812      	ldr	r0, [pc, #72]	@ (8005558 <HAL_RCC_ClockConfig+0x30c>)
 800550e:	f7fb fa5b 	bl	80009c8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005512:	4b12      	ldr	r3, [pc, #72]	@ (800555c <HAL_RCC_ClockConfig+0x310>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	00db      	lsls	r3, r3, #3
 8005520:	490e      	ldr	r1, [pc, #56]	@ (800555c <HAL_RCC_ClockConfig+0x310>)
 8005522:	4313      	orrs	r3, r2
 8005524:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005526:	f000 f821 	bl	800556c <HAL_RCC_GetSysClockFreq>
 800552a:	4602      	mov	r2, r0
 800552c:	4b0b      	ldr	r3, [pc, #44]	@ (800555c <HAL_RCC_ClockConfig+0x310>)
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	091b      	lsrs	r3, r3, #4
 8005532:	f003 030f 	and.w	r3, r3, #15
 8005536:	490a      	ldr	r1, [pc, #40]	@ (8005560 <HAL_RCC_ClockConfig+0x314>)
 8005538:	5ccb      	ldrb	r3, [r1, r3]
 800553a:	fa22 f303 	lsr.w	r3, r2, r3
 800553e:	4a09      	ldr	r2, [pc, #36]	@ (8005564 <HAL_RCC_ClockConfig+0x318>)
 8005540:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005542:	4b09      	ldr	r3, [pc, #36]	@ (8005568 <HAL_RCC_ClockConfig+0x31c>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4618      	mov	r0, r3
 8005548:	f7fb fdd4 	bl	80010f4 <HAL_InitTick>

  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3710      	adds	r7, #16
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	08009d24 	.word	0x08009d24
 800555c:	40021000 	.word	0x40021000
 8005560:	0800a044 	.word	0x0800a044
 8005564:	20000008 	.word	0x20000008
 8005568:	2000000c 	.word	0x2000000c

0800556c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800556c:	b480      	push	{r7}
 800556e:	b087      	sub	sp, #28
 8005570:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005572:	2300      	movs	r3, #0
 8005574:	60fb      	str	r3, [r7, #12]
 8005576:	2300      	movs	r3, #0
 8005578:	60bb      	str	r3, [r7, #8]
 800557a:	2300      	movs	r3, #0
 800557c:	617b      	str	r3, [r7, #20]
 800557e:	2300      	movs	r3, #0
 8005580:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005582:	2300      	movs	r3, #0
 8005584:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005586:	4b1e      	ldr	r3, [pc, #120]	@ (8005600 <HAL_RCC_GetSysClockFreq+0x94>)
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f003 030c 	and.w	r3, r3, #12
 8005592:	2b04      	cmp	r3, #4
 8005594:	d002      	beq.n	800559c <HAL_RCC_GetSysClockFreq+0x30>
 8005596:	2b08      	cmp	r3, #8
 8005598:	d003      	beq.n	80055a2 <HAL_RCC_GetSysClockFreq+0x36>
 800559a:	e027      	b.n	80055ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800559c:	4b19      	ldr	r3, [pc, #100]	@ (8005604 <HAL_RCC_GetSysClockFreq+0x98>)
 800559e:	613b      	str	r3, [r7, #16]
      break;
 80055a0:	e027      	b.n	80055f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	0c9b      	lsrs	r3, r3, #18
 80055a6:	f003 030f 	and.w	r3, r3, #15
 80055aa:	4a17      	ldr	r2, [pc, #92]	@ (8005608 <HAL_RCC_GetSysClockFreq+0x9c>)
 80055ac:	5cd3      	ldrb	r3, [r2, r3]
 80055ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d010      	beq.n	80055dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80055ba:	4b11      	ldr	r3, [pc, #68]	@ (8005600 <HAL_RCC_GetSysClockFreq+0x94>)
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	0c5b      	lsrs	r3, r3, #17
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	4a11      	ldr	r2, [pc, #68]	@ (800560c <HAL_RCC_GetSysClockFreq+0xa0>)
 80055c6:	5cd3      	ldrb	r3, [r2, r3]
 80055c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005604 <HAL_RCC_GetSysClockFreq+0x98>)
 80055ce:	fb03 f202 	mul.w	r2, r3, r2
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d8:	617b      	str	r3, [r7, #20]
 80055da:	e004      	b.n	80055e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a0c      	ldr	r2, [pc, #48]	@ (8005610 <HAL_RCC_GetSysClockFreq+0xa4>)
 80055e0:	fb02 f303 	mul.w	r3, r2, r3
 80055e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	613b      	str	r3, [r7, #16]
      break;
 80055ea:	e002      	b.n	80055f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80055ec:	4b05      	ldr	r3, [pc, #20]	@ (8005604 <HAL_RCC_GetSysClockFreq+0x98>)
 80055ee:	613b      	str	r3, [r7, #16]
      break;
 80055f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055f2:	693b      	ldr	r3, [r7, #16]
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	371c      	adds	r7, #28
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bc80      	pop	{r7}
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	40021000 	.word	0x40021000
 8005604:	007a1200 	.word	0x007a1200
 8005608:	0800a05c 	.word	0x0800a05c
 800560c:	0800a06c 	.word	0x0800a06c
 8005610:	003d0900 	.word	0x003d0900

08005614 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005614:	b480      	push	{r7}
 8005616:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005618:	4b02      	ldr	r3, [pc, #8]	@ (8005624 <HAL_RCC_GetHCLKFreq+0x10>)
 800561a:	681b      	ldr	r3, [r3, #0]
}
 800561c:	4618      	mov	r0, r3
 800561e:	46bd      	mov	sp, r7
 8005620:	bc80      	pop	{r7}
 8005622:	4770      	bx	lr
 8005624:	20000008 	.word	0x20000008

08005628 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800562c:	f7ff fff2 	bl	8005614 <HAL_RCC_GetHCLKFreq>
 8005630:	4602      	mov	r2, r0
 8005632:	4b05      	ldr	r3, [pc, #20]	@ (8005648 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	0a1b      	lsrs	r3, r3, #8
 8005638:	f003 0307 	and.w	r3, r3, #7
 800563c:	4903      	ldr	r1, [pc, #12]	@ (800564c <HAL_RCC_GetPCLK1Freq+0x24>)
 800563e:	5ccb      	ldrb	r3, [r1, r3]
 8005640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005644:	4618      	mov	r0, r3
 8005646:	bd80      	pop	{r7, pc}
 8005648:	40021000 	.word	0x40021000
 800564c:	0800a054 	.word	0x0800a054

08005650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005654:	f7ff ffde 	bl	8005614 <HAL_RCC_GetHCLKFreq>
 8005658:	4602      	mov	r2, r0
 800565a:	4b05      	ldr	r3, [pc, #20]	@ (8005670 <HAL_RCC_GetPCLK2Freq+0x20>)
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	0adb      	lsrs	r3, r3, #11
 8005660:	f003 0307 	and.w	r3, r3, #7
 8005664:	4903      	ldr	r1, [pc, #12]	@ (8005674 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005666:	5ccb      	ldrb	r3, [r1, r3]
 8005668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800566c:	4618      	mov	r0, r3
 800566e:	bd80      	pop	{r7, pc}
 8005670:	40021000 	.word	0x40021000
 8005674:	0800a054 	.word	0x0800a054

08005678 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d104      	bne.n	8005692 <HAL_RCC_GetClockConfig+0x1a>
 8005688:	f240 5121 	movw	r1, #1313	@ 0x521
 800568c:	4818      	ldr	r0, [pc, #96]	@ (80056f0 <HAL_RCC_GetClockConfig+0x78>)
 800568e:	f7fb f99b 	bl	80009c8 <assert_failed>
  assert_param(pFLatency != NULL);
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d104      	bne.n	80056a2 <HAL_RCC_GetClockConfig+0x2a>
 8005698:	f240 5122 	movw	r1, #1314	@ 0x522
 800569c:	4814      	ldr	r0, [pc, #80]	@ (80056f0 <HAL_RCC_GetClockConfig+0x78>)
 800569e:	f7fb f993 	bl	80009c8 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	220f      	movs	r2, #15
 80056a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80056a8:	4b12      	ldr	r3, [pc, #72]	@ (80056f4 <HAL_RCC_GetClockConfig+0x7c>)
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f003 0203 	and.w	r2, r3, #3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80056b4:	4b0f      	ldr	r3, [pc, #60]	@ (80056f4 <HAL_RCC_GetClockConfig+0x7c>)
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80056c0:	4b0c      	ldr	r3, [pc, #48]	@ (80056f4 <HAL_RCC_GetClockConfig+0x7c>)
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80056cc:	4b09      	ldr	r3, [pc, #36]	@ (80056f4 <HAL_RCC_GetClockConfig+0x7c>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	08db      	lsrs	r3, r3, #3
 80056d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80056da:	4b07      	ldr	r3, [pc, #28]	@ (80056f8 <HAL_RCC_GetClockConfig+0x80>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0207 	and.w	r2, r3, #7
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80056e6:	bf00      	nop
 80056e8:	3708      	adds	r7, #8
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	08009d24 	.word	0x08009d24
 80056f4:	40021000 	.word	0x40021000
 80056f8:	40022000 	.word	0x40022000

080056fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005704:	4b0a      	ldr	r3, [pc, #40]	@ (8005730 <RCC_Delay+0x34>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a0a      	ldr	r2, [pc, #40]	@ (8005734 <RCC_Delay+0x38>)
 800570a:	fba2 2303 	umull	r2, r3, r2, r3
 800570e:	0a5b      	lsrs	r3, r3, #9
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	fb02 f303 	mul.w	r3, r2, r3
 8005716:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005718:	bf00      	nop
  }
  while (Delay --);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	1e5a      	subs	r2, r3, #1
 800571e:	60fa      	str	r2, [r7, #12]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1f9      	bne.n	8005718 <RCC_Delay+0x1c>
}
 8005724:	bf00      	nop
 8005726:	bf00      	nop
 8005728:	3714      	adds	r7, #20
 800572a:	46bd      	mov	sp, r7
 800572c:	bc80      	pop	{r7}
 800572e:	4770      	bx	lr
 8005730:	20000008 	.word	0x20000008
 8005734:	10624dd3 	.word	0x10624dd3

08005738 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e16d      	b.n	8005a26 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a6b      	ldr	r2, [pc, #428]	@ (80058fc <HAL_SPI_Init+0x1c4>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d009      	beq.n	8005768 <HAL_SPI_Init+0x30>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a69      	ldr	r2, [pc, #420]	@ (8005900 <HAL_SPI_Init+0x1c8>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d004      	beq.n	8005768 <HAL_SPI_Init+0x30>
 800575e:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 8005762:	4868      	ldr	r0, [pc, #416]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 8005764:	f7fb f930 	bl	80009c8 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d009      	beq.n	8005784 <HAL_SPI_Init+0x4c>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005778:	d004      	beq.n	8005784 <HAL_SPI_Init+0x4c>
 800577a:	f240 1159 	movw	r1, #345	@ 0x159
 800577e:	4861      	ldr	r0, [pc, #388]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 8005780:	f7fb f922 	bl	80009c8 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00e      	beq.n	80057aa <HAL_SPI_Init+0x72>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005794:	d009      	beq.n	80057aa <HAL_SPI_Init+0x72>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800579e:	d004      	beq.n	80057aa <HAL_SPI_Init+0x72>
 80057a0:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 80057a4:	4857      	ldr	r0, [pc, #348]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 80057a6:	f7fb f90f 	bl	80009c8 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057b2:	d008      	beq.n	80057c6 <HAL_SPI_Init+0x8e>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d004      	beq.n	80057c6 <HAL_SPI_Init+0x8e>
 80057bc:	f240 115b 	movw	r1, #347	@ 0x15b
 80057c0:	4850      	ldr	r0, [pc, #320]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 80057c2:	f7fb f901 	bl	80009c8 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057ce:	d00d      	beq.n	80057ec <HAL_SPI_Init+0xb4>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d009      	beq.n	80057ec <HAL_SPI_Init+0xb4>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80057e0:	d004      	beq.n	80057ec <HAL_SPI_Init+0xb4>
 80057e2:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 80057e6:	4847      	ldr	r0, [pc, #284]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 80057e8:	f7fb f8ee 	bl	80009c8 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	69db      	ldr	r3, [r3, #28]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d020      	beq.n	8005836 <HAL_SPI_Init+0xfe>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	69db      	ldr	r3, [r3, #28]
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d01c      	beq.n	8005836 <HAL_SPI_Init+0xfe>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	69db      	ldr	r3, [r3, #28]
 8005800:	2b10      	cmp	r3, #16
 8005802:	d018      	beq.n	8005836 <HAL_SPI_Init+0xfe>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	69db      	ldr	r3, [r3, #28]
 8005808:	2b18      	cmp	r3, #24
 800580a:	d014      	beq.n	8005836 <HAL_SPI_Init+0xfe>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	69db      	ldr	r3, [r3, #28]
 8005810:	2b20      	cmp	r3, #32
 8005812:	d010      	beq.n	8005836 <HAL_SPI_Init+0xfe>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	69db      	ldr	r3, [r3, #28]
 8005818:	2b28      	cmp	r3, #40	@ 0x28
 800581a:	d00c      	beq.n	8005836 <HAL_SPI_Init+0xfe>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	69db      	ldr	r3, [r3, #28]
 8005820:	2b30      	cmp	r3, #48	@ 0x30
 8005822:	d008      	beq.n	8005836 <HAL_SPI_Init+0xfe>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	69db      	ldr	r3, [r3, #28]
 8005828:	2b38      	cmp	r3, #56	@ 0x38
 800582a:	d004      	beq.n	8005836 <HAL_SPI_Init+0xfe>
 800582c:	f240 115d 	movw	r1, #349	@ 0x15d
 8005830:	4834      	ldr	r0, [pc, #208]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 8005832:	f7fb f8c9 	bl	80009c8 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d008      	beq.n	8005850 <HAL_SPI_Init+0x118>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	2b80      	cmp	r3, #128	@ 0x80
 8005844:	d004      	beq.n	8005850 <HAL_SPI_Init+0x118>
 8005846:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 800584a:	482e      	ldr	r0, [pc, #184]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 800584c:	f7fb f8bc 	bl	80009c8 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005854:	2b00      	cmp	r3, #0
 8005856:	d004      	beq.n	8005862 <HAL_SPI_Init+0x12a>
 8005858:	f240 1161 	movw	r1, #353	@ 0x161
 800585c:	4829      	ldr	r0, [pc, #164]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 800585e:	f7fb f8b3 	bl	80009c8 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005866:	2b00      	cmp	r3, #0
 8005868:	d14e      	bne.n	8005908 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d008      	beq.n	8005884 <HAL_SPI_Init+0x14c>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	2b02      	cmp	r3, #2
 8005878:	d004      	beq.n	8005884 <HAL_SPI_Init+0x14c>
 800587a:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 800587e:	4821      	ldr	r0, [pc, #132]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 8005880:	f7fb f8a2 	bl	80009c8 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d008      	beq.n	800589e <HAL_SPI_Init+0x166>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d004      	beq.n	800589e <HAL_SPI_Init+0x166>
 8005894:	f240 1165 	movw	r1, #357	@ 0x165
 8005898:	481a      	ldr	r0, [pc, #104]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 800589a:	f7fb f895 	bl	80009c8 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058a6:	d125      	bne.n	80058f4 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	69db      	ldr	r3, [r3, #28]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d056      	beq.n	800595e <HAL_SPI_Init+0x226>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	69db      	ldr	r3, [r3, #28]
 80058b4:	2b08      	cmp	r3, #8
 80058b6:	d052      	beq.n	800595e <HAL_SPI_Init+0x226>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	69db      	ldr	r3, [r3, #28]
 80058bc:	2b10      	cmp	r3, #16
 80058be:	d04e      	beq.n	800595e <HAL_SPI_Init+0x226>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	69db      	ldr	r3, [r3, #28]
 80058c4:	2b18      	cmp	r3, #24
 80058c6:	d04a      	beq.n	800595e <HAL_SPI_Init+0x226>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	69db      	ldr	r3, [r3, #28]
 80058cc:	2b20      	cmp	r3, #32
 80058ce:	d046      	beq.n	800595e <HAL_SPI_Init+0x226>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	69db      	ldr	r3, [r3, #28]
 80058d4:	2b28      	cmp	r3, #40	@ 0x28
 80058d6:	d042      	beq.n	800595e <HAL_SPI_Init+0x226>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	2b30      	cmp	r3, #48	@ 0x30
 80058de:	d03e      	beq.n	800595e <HAL_SPI_Init+0x226>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	69db      	ldr	r3, [r3, #28]
 80058e4:	2b38      	cmp	r3, #56	@ 0x38
 80058e6:	d03a      	beq.n	800595e <HAL_SPI_Init+0x226>
 80058e8:	f240 1169 	movw	r1, #361	@ 0x169
 80058ec:	4805      	ldr	r0, [pc, #20]	@ (8005904 <HAL_SPI_Init+0x1cc>)
 80058ee:	f7fb f86b 	bl	80009c8 <assert_failed>
 80058f2:	e034      	b.n	800595e <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	61da      	str	r2, [r3, #28]
 80058fa:	e030      	b.n	800595e <HAL_SPI_Init+0x226>
 80058fc:	40013000 	.word	0x40013000
 8005900:	40003800 	.word	0x40003800
 8005904:	08009d5c 	.word	0x08009d5c
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	69db      	ldr	r3, [r3, #28]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d020      	beq.n	8005952 <HAL_SPI_Init+0x21a>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	69db      	ldr	r3, [r3, #28]
 8005914:	2b08      	cmp	r3, #8
 8005916:	d01c      	beq.n	8005952 <HAL_SPI_Init+0x21a>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	69db      	ldr	r3, [r3, #28]
 800591c:	2b10      	cmp	r3, #16
 800591e:	d018      	beq.n	8005952 <HAL_SPI_Init+0x21a>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	2b18      	cmp	r3, #24
 8005926:	d014      	beq.n	8005952 <HAL_SPI_Init+0x21a>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	69db      	ldr	r3, [r3, #28]
 800592c:	2b20      	cmp	r3, #32
 800592e:	d010      	beq.n	8005952 <HAL_SPI_Init+0x21a>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	69db      	ldr	r3, [r3, #28]
 8005934:	2b28      	cmp	r3, #40	@ 0x28
 8005936:	d00c      	beq.n	8005952 <HAL_SPI_Init+0x21a>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	2b30      	cmp	r3, #48	@ 0x30
 800593e:	d008      	beq.n	8005952 <HAL_SPI_Init+0x21a>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	2b38      	cmp	r3, #56	@ 0x38
 8005946:	d004      	beq.n	8005952 <HAL_SPI_Init+0x21a>
 8005948:	f240 1173 	movw	r1, #371	@ 0x173
 800594c:	4838      	ldr	r0, [pc, #224]	@ (8005a30 <HAL_SPI_Init+0x2f8>)
 800594e:	f7fb f83b 	bl	80009c8 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800596a:	b2db      	uxtb	r3, r3
 800596c:	2b00      	cmp	r3, #0
 800596e:	d106      	bne.n	800597e <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f7fb f865 	bl	8000a48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2202      	movs	r2, #2
 8005982:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005994:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059b0:	431a      	orrs	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	695b      	ldr	r3, [r3, #20]
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	431a      	orrs	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059ce:	431a      	orrs	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	69db      	ldr	r3, [r3, #28]
 80059d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059d8:	431a      	orrs	r2, r3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059e2:	ea42 0103 	orr.w	r1, r2, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	430a      	orrs	r2, r1
 80059f4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	0c1a      	lsrs	r2, r3, #16
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f002 0204 	and.w	r2, r2, #4
 8005a04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69da      	ldr	r2, [r3, #28]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
 8005a2e:	bf00      	nop
 8005a30:	08009d5c 	.word	0x08009d5c

08005a34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d101      	bne.n	8005a46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e0a1      	b.n	8005b8a <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a52      	ldr	r2, [pc, #328]	@ (8005b94 <HAL_TIM_Base_Init+0x160>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d013      	beq.n	8005a78 <HAL_TIM_Base_Init+0x44>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a58:	d00e      	beq.n	8005a78 <HAL_TIM_Base_Init+0x44>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a4e      	ldr	r2, [pc, #312]	@ (8005b98 <HAL_TIM_Base_Init+0x164>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d009      	beq.n	8005a78 <HAL_TIM_Base_Init+0x44>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a4c      	ldr	r2, [pc, #304]	@ (8005b9c <HAL_TIM_Base_Init+0x168>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d004      	beq.n	8005a78 <HAL_TIM_Base_Init+0x44>
 8005a6e:	f240 1113 	movw	r1, #275	@ 0x113
 8005a72:	484b      	ldr	r0, [pc, #300]	@ (8005ba0 <HAL_TIM_Base_Init+0x16c>)
 8005a74:	f7fa ffa8 	bl	80009c8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d014      	beq.n	8005aaa <HAL_TIM_Base_Init+0x76>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	2b10      	cmp	r3, #16
 8005a86:	d010      	beq.n	8005aaa <HAL_TIM_Base_Init+0x76>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	2b20      	cmp	r3, #32
 8005a8e:	d00c      	beq.n	8005aaa <HAL_TIM_Base_Init+0x76>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	2b40      	cmp	r3, #64	@ 0x40
 8005a96:	d008      	beq.n	8005aaa <HAL_TIM_Base_Init+0x76>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	2b60      	cmp	r3, #96	@ 0x60
 8005a9e:	d004      	beq.n	8005aaa <HAL_TIM_Base_Init+0x76>
 8005aa0:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8005aa4:	483e      	ldr	r0, [pc, #248]	@ (8005ba0 <HAL_TIM_Base_Init+0x16c>)
 8005aa6:	f7fa ff8f 	bl	80009c8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00e      	beq.n	8005ad0 <HAL_TIM_Base_Init+0x9c>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aba:	d009      	beq.n	8005ad0 <HAL_TIM_Base_Init+0x9c>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ac4:	d004      	beq.n	8005ad0 <HAL_TIM_Base_Init+0x9c>
 8005ac6:	f240 1115 	movw	r1, #277	@ 0x115
 8005aca:	4835      	ldr	r0, [pc, #212]	@ (8005ba0 <HAL_TIM_Base_Init+0x16c>)
 8005acc:	f7fa ff7c 	bl	80009c8 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d004      	beq.n	8005ae2 <HAL_TIM_Base_Init+0xae>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ae0:	d304      	bcc.n	8005aec <HAL_TIM_Base_Init+0xb8>
 8005ae2:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8005ae6:	482e      	ldr	r0, [pc, #184]	@ (8005ba0 <HAL_TIM_Base_Init+0x16c>)
 8005ae8:	f7fa ff6e 	bl	80009c8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	699b      	ldr	r3, [r3, #24]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d008      	beq.n	8005b06 <HAL_TIM_Base_Init+0xd2>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	699b      	ldr	r3, [r3, #24]
 8005af8:	2b80      	cmp	r3, #128	@ 0x80
 8005afa:	d004      	beq.n	8005b06 <HAL_TIM_Base_Init+0xd2>
 8005afc:	f240 1117 	movw	r1, #279	@ 0x117
 8005b00:	4827      	ldr	r0, [pc, #156]	@ (8005ba0 <HAL_TIM_Base_Init+0x16c>)
 8005b02:	f7fa ff61 	bl	80009c8 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d106      	bne.n	8005b20 <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 f842 	bl	8005ba4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	3304      	adds	r3, #4
 8005b30:	4619      	mov	r1, r3
 8005b32:	4610      	mov	r0, r2
 8005b34:	f000 f9c0 	bl	8005eb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b88:	2300      	movs	r3, #0
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3708      	adds	r7, #8
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	40012c00 	.word	0x40012c00
 8005b98:	40000400 	.word	0x40000400
 8005b9c:	40000800 	.word	0x40000800
 8005ba0:	08009d94 	.word	0x08009d94

08005ba4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bc80      	pop	{r7}
 8005bb4:	4770      	bx	lr
	...

08005bb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8005c80 <HAL_TIM_Base_Start_IT+0xc8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d013      	beq.n	8005bf2 <HAL_TIM_Base_Start_IT+0x3a>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bd2:	d00e      	beq.n	8005bf2 <HAL_TIM_Base_Start_IT+0x3a>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a2a      	ldr	r2, [pc, #168]	@ (8005c84 <HAL_TIM_Base_Start_IT+0xcc>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d009      	beq.n	8005bf2 <HAL_TIM_Base_Start_IT+0x3a>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a29      	ldr	r2, [pc, #164]	@ (8005c88 <HAL_TIM_Base_Start_IT+0xd0>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d004      	beq.n	8005bf2 <HAL_TIM_Base_Start_IT+0x3a>
 8005be8:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8005bec:	4827      	ldr	r0, [pc, #156]	@ (8005c8c <HAL_TIM_Base_Start_IT+0xd4>)
 8005bee:	f7fa feeb 	bl	80009c8 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d001      	beq.n	8005c02 <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e03a      	b.n	8005c78 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2202      	movs	r2, #2
 8005c06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	68da      	ldr	r2, [r3, #12]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f042 0201 	orr.w	r2, r2, #1
 8005c18:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a18      	ldr	r2, [pc, #96]	@ (8005c80 <HAL_TIM_Base_Start_IT+0xc8>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d00e      	beq.n	8005c42 <HAL_TIM_Base_Start_IT+0x8a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c2c:	d009      	beq.n	8005c42 <HAL_TIM_Base_Start_IT+0x8a>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a14      	ldr	r2, [pc, #80]	@ (8005c84 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d004      	beq.n	8005c42 <HAL_TIM_Base_Start_IT+0x8a>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a12      	ldr	r2, [pc, #72]	@ (8005c88 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d111      	bne.n	8005c66 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f003 0307 	and.w	r3, r3, #7
 8005c4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2b06      	cmp	r3, #6
 8005c52:	d010      	beq.n	8005c76 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f042 0201 	orr.w	r2, r2, #1
 8005c62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c64:	e007      	b.n	8005c76 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f042 0201 	orr.w	r2, r2, #1
 8005c74:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3710      	adds	r7, #16
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	40012c00 	.word	0x40012c00
 8005c84:	40000400 	.word	0x40000400
 8005c88:	40000800 	.word	0x40000800
 8005c8c:	08009d94 	.word	0x08009d94

08005c90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	f003 0302 	and.w	r3, r3, #2
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d020      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f003 0302 	and.w	r3, r3, #2
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d01b      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f06f 0202 	mvn.w	r2, #2
 8005cc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	699b      	ldr	r3, [r3, #24]
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f8d1 	bl	8005e82 <HAL_TIM_IC_CaptureCallback>
 8005ce0:	e005      	b.n	8005cee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f8c4 	bl	8005e70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 f8d3 	bl	8005e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f003 0304 	and.w	r3, r3, #4
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d020      	beq.n	8005d40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d01b      	beq.n	8005d40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f06f 0204 	mvn.w	r2, #4
 8005d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2202      	movs	r2, #2
 8005d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d003      	beq.n	8005d2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f8ab 	bl	8005e82 <HAL_TIM_IC_CaptureCallback>
 8005d2c:	e005      	b.n	8005d3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f89e 	bl	8005e70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 f8ad 	bl	8005e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	f003 0308 	and.w	r3, r3, #8
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d020      	beq.n	8005d8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f003 0308 	and.w	r3, r3, #8
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d01b      	beq.n	8005d8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f06f 0208 	mvn.w	r2, #8
 8005d5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2204      	movs	r2, #4
 8005d62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	f003 0303 	and.w	r3, r3, #3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d003      	beq.n	8005d7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f885 	bl	8005e82 <HAL_TIM_IC_CaptureCallback>
 8005d78:	e005      	b.n	8005d86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f878 	bl	8005e70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f887 	bl	8005e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f003 0310 	and.w	r3, r3, #16
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d020      	beq.n	8005dd8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f003 0310 	and.w	r3, r3, #16
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d01b      	beq.n	8005dd8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f06f 0210 	mvn.w	r2, #16
 8005da8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2208      	movs	r2, #8
 8005dae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	69db      	ldr	r3, [r3, #28]
 8005db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 f85f 	bl	8005e82 <HAL_TIM_IC_CaptureCallback>
 8005dc4:	e005      	b.n	8005dd2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f852 	bl	8005e70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f000 f861 	bl	8005e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	f003 0301 	and.w	r3, r3, #1
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00c      	beq.n	8005dfc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d007      	beq.n	8005dfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f06f 0201 	mvn.w	r2, #1
 8005df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f7fa fdce 	bl	8000998 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00c      	beq.n	8005e20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d007      	beq.n	8005e20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f8c3 	bl	8005fa6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00c      	beq.n	8005e44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d007      	beq.n	8005e44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 f831 	bl	8005ea6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	f003 0320 	and.w	r3, r3, #32
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00c      	beq.n	8005e68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f003 0320 	and.w	r3, r3, #32
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d007      	beq.n	8005e68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f06f 0220 	mvn.w	r2, #32
 8005e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f896 	bl	8005f94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e68:	bf00      	nop
 8005e6a:	3710      	adds	r7, #16
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bc80      	pop	{r7}
 8005e80:	4770      	bx	lr

08005e82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e8a:	bf00      	nop
 8005e8c:	370c      	adds	r7, #12
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bc80      	pop	{r7}
 8005e92:	4770      	bx	lr

08005e94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bc80      	pop	{r7}
 8005ea4:	4770      	bx	lr

08005ea6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005eae:	bf00      	nop
 8005eb0:	370c      	adds	r7, #12
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bc80      	pop	{r7}
 8005eb6:	4770      	bx	lr

08005eb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a2f      	ldr	r2, [pc, #188]	@ (8005f88 <TIM_Base_SetConfig+0xd0>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d00b      	beq.n	8005ee8 <TIM_Base_SetConfig+0x30>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ed6:	d007      	beq.n	8005ee8 <TIM_Base_SetConfig+0x30>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a2c      	ldr	r2, [pc, #176]	@ (8005f8c <TIM_Base_SetConfig+0xd4>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d003      	beq.n	8005ee8 <TIM_Base_SetConfig+0x30>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a2b      	ldr	r2, [pc, #172]	@ (8005f90 <TIM_Base_SetConfig+0xd8>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d108      	bne.n	8005efa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a22      	ldr	r2, [pc, #136]	@ (8005f88 <TIM_Base_SetConfig+0xd0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d00b      	beq.n	8005f1a <TIM_Base_SetConfig+0x62>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f08:	d007      	beq.n	8005f1a <TIM_Base_SetConfig+0x62>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8005f8c <TIM_Base_SetConfig+0xd4>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d003      	beq.n	8005f1a <TIM_Base_SetConfig+0x62>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a1e      	ldr	r2, [pc, #120]	@ (8005f90 <TIM_Base_SetConfig+0xd8>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d108      	bne.n	8005f2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a0d      	ldr	r2, [pc, #52]	@ (8005f88 <TIM_Base_SetConfig+0xd0>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d103      	bne.n	8005f60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	691a      	ldr	r2, [r3, #16]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d005      	beq.n	8005f7e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f023 0201 	bic.w	r2, r3, #1
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	611a      	str	r2, [r3, #16]
  }
}
 8005f7e:	bf00      	nop
 8005f80:	3714      	adds	r7, #20
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bc80      	pop	{r7}
 8005f86:	4770      	bx	lr
 8005f88:	40012c00 	.word	0x40012c00
 8005f8c:	40000400 	.word	0x40000400
 8005f90:	40000800 	.word	0x40000800

08005f94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bc80      	pop	{r7}
 8005fa4:	4770      	bx	lr

08005fa6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fa6:	b480      	push	{r7}
 8005fa8:	b083      	sub	sp, #12
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fae:	bf00      	nop
 8005fb0:	370c      	adds	r7, #12
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bc80      	pop	{r7}
 8005fb6:	4770      	bx	lr

08005fb8 <__NVIC_SetPriority>:
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	6039      	str	r1, [r7, #0]
 8005fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	db0a      	blt.n	8005fe2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	b2da      	uxtb	r2, r3
 8005fd0:	490c      	ldr	r1, [pc, #48]	@ (8006004 <__NVIC_SetPriority+0x4c>)
 8005fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fd6:	0112      	lsls	r2, r2, #4
 8005fd8:	b2d2      	uxtb	r2, r2
 8005fda:	440b      	add	r3, r1
 8005fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005fe0:	e00a      	b.n	8005ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	b2da      	uxtb	r2, r3
 8005fe6:	4908      	ldr	r1, [pc, #32]	@ (8006008 <__NVIC_SetPriority+0x50>)
 8005fe8:	79fb      	ldrb	r3, [r7, #7]
 8005fea:	f003 030f 	and.w	r3, r3, #15
 8005fee:	3b04      	subs	r3, #4
 8005ff0:	0112      	lsls	r2, r2, #4
 8005ff2:	b2d2      	uxtb	r2, r2
 8005ff4:	440b      	add	r3, r1
 8005ff6:	761a      	strb	r2, [r3, #24]
}
 8005ff8:	bf00      	nop
 8005ffa:	370c      	adds	r7, #12
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bc80      	pop	{r7}
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	e000e100 	.word	0xe000e100
 8006008:	e000ed00 	.word	0xe000ed00

0800600c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800600c:	b580      	push	{r7, lr}
 800600e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006010:	4b05      	ldr	r3, [pc, #20]	@ (8006028 <SysTick_Handler+0x1c>)
 8006012:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006014:	f001 ffa0 	bl	8007f58 <xTaskGetSchedulerState>
 8006018:	4603      	mov	r3, r0
 800601a:	2b01      	cmp	r3, #1
 800601c:	d001      	beq.n	8006022 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800601e:	f002 fe43 	bl	8008ca8 <xPortSysTickHandler>
  }
}
 8006022:	bf00      	nop
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	e000e010 	.word	0xe000e010

0800602c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800602c:	b580      	push	{r7, lr}
 800602e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006030:	2100      	movs	r1, #0
 8006032:	f06f 0004 	mvn.w	r0, #4
 8006036:	f7ff ffbf 	bl	8005fb8 <__NVIC_SetPriority>
#endif
}
 800603a:	bf00      	nop
 800603c:	bd80      	pop	{r7, pc}
	...

08006040 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006046:	f3ef 8305 	mrs	r3, IPSR
 800604a:	603b      	str	r3, [r7, #0]
  return(result);
 800604c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006052:	f06f 0305 	mvn.w	r3, #5
 8006056:	607b      	str	r3, [r7, #4]
 8006058:	e00c      	b.n	8006074 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800605a:	4b09      	ldr	r3, [pc, #36]	@ (8006080 <osKernelInitialize+0x40>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d105      	bne.n	800606e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006062:	4b07      	ldr	r3, [pc, #28]	@ (8006080 <osKernelInitialize+0x40>)
 8006064:	2201      	movs	r2, #1
 8006066:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006068:	2300      	movs	r3, #0
 800606a:	607b      	str	r3, [r7, #4]
 800606c:	e002      	b.n	8006074 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800606e:	f04f 33ff 	mov.w	r3, #4294967295
 8006072:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006074:	687b      	ldr	r3, [r7, #4]
}
 8006076:	4618      	mov	r0, r3
 8006078:	370c      	adds	r7, #12
 800607a:	46bd      	mov	sp, r7
 800607c:	bc80      	pop	{r7}
 800607e:	4770      	bx	lr
 8006080:	20000680 	.word	0x20000680

08006084 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006084:	b580      	push	{r7, lr}
 8006086:	b082      	sub	sp, #8
 8006088:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800608a:	f3ef 8305 	mrs	r3, IPSR
 800608e:	603b      	str	r3, [r7, #0]
  return(result);
 8006090:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006092:	2b00      	cmp	r3, #0
 8006094:	d003      	beq.n	800609e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006096:	f06f 0305 	mvn.w	r3, #5
 800609a:	607b      	str	r3, [r7, #4]
 800609c:	e010      	b.n	80060c0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800609e:	4b0b      	ldr	r3, [pc, #44]	@ (80060cc <osKernelStart+0x48>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d109      	bne.n	80060ba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80060a6:	f7ff ffc1 	bl	800602c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80060aa:	4b08      	ldr	r3, [pc, #32]	@ (80060cc <osKernelStart+0x48>)
 80060ac:	2202      	movs	r2, #2
 80060ae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80060b0:	f001 faf2 	bl	8007698 <vTaskStartScheduler>
      stat = osOK;
 80060b4:	2300      	movs	r3, #0
 80060b6:	607b      	str	r3, [r7, #4]
 80060b8:	e002      	b.n	80060c0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80060ba:	f04f 33ff 	mov.w	r3, #4294967295
 80060be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80060c0:	687b      	ldr	r3, [r7, #4]
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	20000680 	.word	0x20000680

080060d0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b08e      	sub	sp, #56	@ 0x38
 80060d4:	af04      	add	r7, sp, #16
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80060dc:	2300      	movs	r3, #0
 80060de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060e0:	f3ef 8305 	mrs	r3, IPSR
 80060e4:	617b      	str	r3, [r7, #20]
  return(result);
 80060e6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d17e      	bne.n	80061ea <osThreadNew+0x11a>
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d07b      	beq.n	80061ea <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80060f2:	2380      	movs	r3, #128	@ 0x80
 80060f4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80060f6:	2318      	movs	r3, #24
 80060f8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80060fa:	2300      	movs	r3, #0
 80060fc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80060fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006102:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d045      	beq.n	8006196 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <osThreadNew+0x48>
        name = attr->name;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d002      	beq.n	8006126 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006126:	69fb      	ldr	r3, [r7, #28]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d008      	beq.n	800613e <osThreadNew+0x6e>
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	2b38      	cmp	r3, #56	@ 0x38
 8006130:	d805      	bhi.n	800613e <osThreadNew+0x6e>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	2b00      	cmp	r3, #0
 800613c:	d001      	beq.n	8006142 <osThreadNew+0x72>
        return (NULL);
 800613e:	2300      	movs	r3, #0
 8006140:	e054      	b.n	80061ec <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d003      	beq.n	8006152 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	089b      	lsrs	r3, r3, #2
 8006150:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00e      	beq.n	8006178 <osThreadNew+0xa8>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006160:	d90a      	bls.n	8006178 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006166:	2b00      	cmp	r3, #0
 8006168:	d006      	beq.n	8006178 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d002      	beq.n	8006178 <osThreadNew+0xa8>
        mem = 1;
 8006172:	2301      	movs	r3, #1
 8006174:	61bb      	str	r3, [r7, #24]
 8006176:	e010      	b.n	800619a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d10c      	bne.n	800619a <osThreadNew+0xca>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d108      	bne.n	800619a <osThreadNew+0xca>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d104      	bne.n	800619a <osThreadNew+0xca>
          mem = 0;
 8006190:	2300      	movs	r3, #0
 8006192:	61bb      	str	r3, [r7, #24]
 8006194:	e001      	b.n	800619a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006196:	2300      	movs	r3, #0
 8006198:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	2b01      	cmp	r3, #1
 800619e:	d110      	bne.n	80061c2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80061a8:	9202      	str	r2, [sp, #8]
 80061aa:	9301      	str	r3, [sp, #4]
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	6a3a      	ldr	r2, [r7, #32]
 80061b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f001 f806 	bl	80071c8 <xTaskCreateStatic>
 80061bc:	4603      	mov	r3, r0
 80061be:	613b      	str	r3, [r7, #16]
 80061c0:	e013      	b.n	80061ea <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d110      	bne.n	80061ea <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80061c8:	6a3b      	ldr	r3, [r7, #32]
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	f107 0310 	add.w	r3, r7, #16
 80061d0:	9301      	str	r3, [sp, #4]
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	9300      	str	r3, [sp, #0]
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80061da:	68f8      	ldr	r0, [r7, #12]
 80061dc:	f001 f854 	bl	8007288 <xTaskCreate>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d001      	beq.n	80061ea <osThreadNew+0x11a>
            hTask = NULL;
 80061e6:	2300      	movs	r3, #0
 80061e8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80061ea:	693b      	ldr	r3, [r7, #16]
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3728      	adds	r7, #40	@ 0x28
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061fc:	f3ef 8305 	mrs	r3, IPSR
 8006200:	60bb      	str	r3, [r7, #8]
  return(result);
 8006202:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006204:	2b00      	cmp	r3, #0
 8006206:	d003      	beq.n	8006210 <osDelay+0x1c>
    stat = osErrorISR;
 8006208:	f06f 0305 	mvn.w	r3, #5
 800620c:	60fb      	str	r3, [r7, #12]
 800620e:	e007      	b.n	8006220 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006210:	2300      	movs	r3, #0
 8006212:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d002      	beq.n	8006220 <osDelay+0x2c>
      vTaskDelay(ticks);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f001 fa06 	bl	800762c <vTaskDelay>
    }
  }

  return (stat);
 8006220:	68fb      	ldr	r3, [r7, #12]
}
 8006222:	4618      	mov	r0, r3
 8006224:	3710      	adds	r7, #16
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
	...

0800622c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	4a06      	ldr	r2, [pc, #24]	@ (8006254 <vApplicationGetIdleTaskMemory+0x28>)
 800623c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	4a05      	ldr	r2, [pc, #20]	@ (8006258 <vApplicationGetIdleTaskMemory+0x2c>)
 8006242:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2280      	movs	r2, #128	@ 0x80
 8006248:	601a      	str	r2, [r3, #0]
}
 800624a:	bf00      	nop
 800624c:	3714      	adds	r7, #20
 800624e:	46bd      	mov	sp, r7
 8006250:	bc80      	pop	{r7}
 8006252:	4770      	bx	lr
 8006254:	20000684 	.word	0x20000684
 8006258:	2000072c 	.word	0x2000072c

0800625c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	4a07      	ldr	r2, [pc, #28]	@ (8006288 <vApplicationGetTimerTaskMemory+0x2c>)
 800626c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	4a06      	ldr	r2, [pc, #24]	@ (800628c <vApplicationGetTimerTaskMemory+0x30>)
 8006272:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800627a:	601a      	str	r2, [r3, #0]
}
 800627c:	bf00      	nop
 800627e:	3714      	adds	r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	bc80      	pop	{r7}
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	2000092c 	.word	0x2000092c
 800628c:	200009d4 	.word	0x200009d4

08006290 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f103 0208 	add.w	r2, r3, #8
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f04f 32ff 	mov.w	r2, #4294967295
 80062a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f103 0208 	add.w	r2, r3, #8
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f103 0208 	add.w	r2, r3, #8
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bc80      	pop	{r7}
 80062cc:	4770      	bx	lr

080062ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bc80      	pop	{r7}
 80062e4:	4770      	bx	lr

080062e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062e6:	b480      	push	{r7}
 80062e8:	b085      	sub	sp, #20
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
 80062ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	68fa      	ldr	r2, [r7, #12]
 80062fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	689a      	ldr	r2, [r3, #8]
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	683a      	ldr	r2, [r7, #0]
 800630a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	683a      	ldr	r2, [r7, #0]
 8006310:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	687a      	ldr	r2, [r7, #4]
 8006316:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	1c5a      	adds	r2, r3, #1
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	601a      	str	r2, [r3, #0]
}
 8006322:	bf00      	nop
 8006324:	3714      	adds	r7, #20
 8006326:	46bd      	mov	sp, r7
 8006328:	bc80      	pop	{r7}
 800632a:	4770      	bx	lr

0800632c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800632c:	b480      	push	{r7}
 800632e:	b085      	sub	sp, #20
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006342:	d103      	bne.n	800634c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	60fb      	str	r3, [r7, #12]
 800634a:	e00c      	b.n	8006366 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	3308      	adds	r3, #8
 8006350:	60fb      	str	r3, [r7, #12]
 8006352:	e002      	b.n	800635a <vListInsert+0x2e>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	60fb      	str	r3, [r7, #12]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68ba      	ldr	r2, [r7, #8]
 8006362:	429a      	cmp	r2, r3
 8006364:	d2f6      	bcs.n	8006354 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	685a      	ldr	r2, [r3, #4]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	683a      	ldr	r2, [r7, #0]
 8006374:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	683a      	ldr	r2, [r7, #0]
 8006380:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	1c5a      	adds	r2, r3, #1
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	601a      	str	r2, [r3, #0]
}
 8006392:	bf00      	nop
 8006394:	3714      	adds	r7, #20
 8006396:	46bd      	mov	sp, r7
 8006398:	bc80      	pop	{r7}
 800639a:	4770      	bx	lr

0800639c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	6892      	ldr	r2, [r2, #8]
 80063b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	6852      	ldr	r2, [r2, #4]
 80063bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d103      	bne.n	80063d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	689a      	ldr	r2, [r3, #8]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	1e5a      	subs	r2, r3, #1
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3714      	adds	r7, #20
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc80      	pop	{r7}
 80063ec:	4770      	bx	lr
	...

080063f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d10b      	bne.n	800641c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006408:	f383 8811 	msr	BASEPRI, r3
 800640c:	f3bf 8f6f 	isb	sy
 8006410:	f3bf 8f4f 	dsb	sy
 8006414:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006416:	bf00      	nop
 8006418:	bf00      	nop
 800641a:	e7fd      	b.n	8006418 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800641c:	f002 fbc6 	bl	8008bac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006428:	68f9      	ldr	r1, [r7, #12]
 800642a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800642c:	fb01 f303 	mul.w	r3, r1, r3
 8006430:	441a      	add	r2, r3
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800644c:	3b01      	subs	r3, #1
 800644e:	68f9      	ldr	r1, [r7, #12]
 8006450:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006452:	fb01 f303 	mul.w	r3, r1, r3
 8006456:	441a      	add	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	22ff      	movs	r2, #255	@ 0xff
 8006460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	22ff      	movs	r2, #255	@ 0xff
 8006468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d114      	bne.n	800649c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d01a      	beq.n	80064b0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	3310      	adds	r3, #16
 800647e:	4618      	mov	r0, r3
 8006480:	f001 fba4 	bl	8007bcc <xTaskRemoveFromEventList>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d012      	beq.n	80064b0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800648a:	4b0d      	ldr	r3, [pc, #52]	@ (80064c0 <xQueueGenericReset+0xd0>)
 800648c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006490:	601a      	str	r2, [r3, #0]
 8006492:	f3bf 8f4f 	dsb	sy
 8006496:	f3bf 8f6f 	isb	sy
 800649a:	e009      	b.n	80064b0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	3310      	adds	r3, #16
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7ff fef5 	bl	8006290 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	3324      	adds	r3, #36	@ 0x24
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7ff fef0 	bl	8006290 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064b0:	f002 fbac 	bl	8008c0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064b4:	2301      	movs	r3, #1
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	e000ed04 	.word	0xe000ed04

080064c4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b08e      	sub	sp, #56	@ 0x38
 80064c8:	af02      	add	r7, sp, #8
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	607a      	str	r2, [r7, #4]
 80064d0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d10b      	bne.n	80064f0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80064d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064dc:	f383 8811 	msr	BASEPRI, r3
 80064e0:	f3bf 8f6f 	isb	sy
 80064e4:	f3bf 8f4f 	dsb	sy
 80064e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80064ea:	bf00      	nop
 80064ec:	bf00      	nop
 80064ee:	e7fd      	b.n	80064ec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d10b      	bne.n	800650e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80064f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064fa:	f383 8811 	msr	BASEPRI, r3
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f3bf 8f4f 	dsb	sy
 8006506:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006508:	bf00      	nop
 800650a:	bf00      	nop
 800650c:	e7fd      	b.n	800650a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d002      	beq.n	800651a <xQueueGenericCreateStatic+0x56>
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d001      	beq.n	800651e <xQueueGenericCreateStatic+0x5a>
 800651a:	2301      	movs	r3, #1
 800651c:	e000      	b.n	8006520 <xQueueGenericCreateStatic+0x5c>
 800651e:	2300      	movs	r3, #0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d10b      	bne.n	800653c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006528:	f383 8811 	msr	BASEPRI, r3
 800652c:	f3bf 8f6f 	isb	sy
 8006530:	f3bf 8f4f 	dsb	sy
 8006534:	623b      	str	r3, [r7, #32]
}
 8006536:	bf00      	nop
 8006538:	bf00      	nop
 800653a:	e7fd      	b.n	8006538 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d102      	bne.n	8006548 <xQueueGenericCreateStatic+0x84>
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <xQueueGenericCreateStatic+0x88>
 8006548:	2301      	movs	r3, #1
 800654a:	e000      	b.n	800654e <xQueueGenericCreateStatic+0x8a>
 800654c:	2300      	movs	r3, #0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10b      	bne.n	800656a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006556:	f383 8811 	msr	BASEPRI, r3
 800655a:	f3bf 8f6f 	isb	sy
 800655e:	f3bf 8f4f 	dsb	sy
 8006562:	61fb      	str	r3, [r7, #28]
}
 8006564:	bf00      	nop
 8006566:	bf00      	nop
 8006568:	e7fd      	b.n	8006566 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800656a:	2350      	movs	r3, #80	@ 0x50
 800656c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2b50      	cmp	r3, #80	@ 0x50
 8006572:	d00b      	beq.n	800658c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006578:	f383 8811 	msr	BASEPRI, r3
 800657c:	f3bf 8f6f 	isb	sy
 8006580:	f3bf 8f4f 	dsb	sy
 8006584:	61bb      	str	r3, [r7, #24]
}
 8006586:	bf00      	nop
 8006588:	bf00      	nop
 800658a:	e7fd      	b.n	8006588 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800658c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00d      	beq.n	80065b4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80065a0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80065a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	4613      	mov	r3, r2
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	68b9      	ldr	r1, [r7, #8]
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f000 f840 	bl	8006634 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80065b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3730      	adds	r7, #48	@ 0x30
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}

080065be <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80065be:	b580      	push	{r7, lr}
 80065c0:	b08a      	sub	sp, #40	@ 0x28
 80065c2:	af02      	add	r7, sp, #8
 80065c4:	60f8      	str	r0, [r7, #12]
 80065c6:	60b9      	str	r1, [r7, #8]
 80065c8:	4613      	mov	r3, r2
 80065ca:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d10b      	bne.n	80065ea <xQueueGenericCreate+0x2c>
	__asm volatile
 80065d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d6:	f383 8811 	msr	BASEPRI, r3
 80065da:	f3bf 8f6f 	isb	sy
 80065de:	f3bf 8f4f 	dsb	sy
 80065e2:	613b      	str	r3, [r7, #16]
}
 80065e4:	bf00      	nop
 80065e6:	bf00      	nop
 80065e8:	e7fd      	b.n	80065e6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	68ba      	ldr	r2, [r7, #8]
 80065ee:	fb02 f303 	mul.w	r3, r2, r3
 80065f2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80065f4:	69fb      	ldr	r3, [r7, #28]
 80065f6:	3350      	adds	r3, #80	@ 0x50
 80065f8:	4618      	mov	r0, r3
 80065fa:	f002 fbd9 	bl	8008db0 <pvPortMalloc>
 80065fe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d011      	beq.n	800662a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	3350      	adds	r3, #80	@ 0x50
 800660e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006618:	79fa      	ldrb	r2, [r7, #7]
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	4613      	mov	r3, r2
 8006620:	697a      	ldr	r2, [r7, #20]
 8006622:	68b9      	ldr	r1, [r7, #8]
 8006624:	68f8      	ldr	r0, [r7, #12]
 8006626:	f000 f805 	bl	8006634 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800662a:	69bb      	ldr	r3, [r7, #24]
	}
 800662c:	4618      	mov	r0, r3
 800662e:	3720      	adds	r7, #32
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
 8006640:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d103      	bne.n	8006650 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	69ba      	ldr	r2, [r7, #24]
 800664c:	601a      	str	r2, [r3, #0]
 800664e:	e002      	b.n	8006656 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	68ba      	ldr	r2, [r7, #8]
 8006660:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006662:	2101      	movs	r1, #1
 8006664:	69b8      	ldr	r0, [r7, #24]
 8006666:	f7ff fec3 	bl	80063f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	78fa      	ldrb	r2, [r7, #3]
 800666e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006672:	bf00      	nop
 8006674:	3710      	adds	r7, #16
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
	...

0800667c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b08e      	sub	sp, #56	@ 0x38
 8006680:	af00      	add	r7, sp, #0
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	607a      	str	r2, [r7, #4]
 8006688:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800668a:	2300      	movs	r3, #0
 800668c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10b      	bne.n	80066b0 <xQueueGenericSend+0x34>
	__asm volatile
 8006698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800669c:	f383 8811 	msr	BASEPRI, r3
 80066a0:	f3bf 8f6f 	isb	sy
 80066a4:	f3bf 8f4f 	dsb	sy
 80066a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80066aa:	bf00      	nop
 80066ac:	bf00      	nop
 80066ae:	e7fd      	b.n	80066ac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d103      	bne.n	80066be <xQueueGenericSend+0x42>
 80066b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d101      	bne.n	80066c2 <xQueueGenericSend+0x46>
 80066be:	2301      	movs	r3, #1
 80066c0:	e000      	b.n	80066c4 <xQueueGenericSend+0x48>
 80066c2:	2300      	movs	r3, #0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d10b      	bne.n	80066e0 <xQueueGenericSend+0x64>
	__asm volatile
 80066c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066cc:	f383 8811 	msr	BASEPRI, r3
 80066d0:	f3bf 8f6f 	isb	sy
 80066d4:	f3bf 8f4f 	dsb	sy
 80066d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80066da:	bf00      	nop
 80066dc:	bf00      	nop
 80066de:	e7fd      	b.n	80066dc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d103      	bne.n	80066ee <xQueueGenericSend+0x72>
 80066e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d101      	bne.n	80066f2 <xQueueGenericSend+0x76>
 80066ee:	2301      	movs	r3, #1
 80066f0:	e000      	b.n	80066f4 <xQueueGenericSend+0x78>
 80066f2:	2300      	movs	r3, #0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10b      	bne.n	8006710 <xQueueGenericSend+0x94>
	__asm volatile
 80066f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fc:	f383 8811 	msr	BASEPRI, r3
 8006700:	f3bf 8f6f 	isb	sy
 8006704:	f3bf 8f4f 	dsb	sy
 8006708:	623b      	str	r3, [r7, #32]
}
 800670a:	bf00      	nop
 800670c:	bf00      	nop
 800670e:	e7fd      	b.n	800670c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006710:	f001 fc22 	bl	8007f58 <xTaskGetSchedulerState>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d102      	bne.n	8006720 <xQueueGenericSend+0xa4>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d101      	bne.n	8006724 <xQueueGenericSend+0xa8>
 8006720:	2301      	movs	r3, #1
 8006722:	e000      	b.n	8006726 <xQueueGenericSend+0xaa>
 8006724:	2300      	movs	r3, #0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d10b      	bne.n	8006742 <xQueueGenericSend+0xc6>
	__asm volatile
 800672a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800672e:	f383 8811 	msr	BASEPRI, r3
 8006732:	f3bf 8f6f 	isb	sy
 8006736:	f3bf 8f4f 	dsb	sy
 800673a:	61fb      	str	r3, [r7, #28]
}
 800673c:	bf00      	nop
 800673e:	bf00      	nop
 8006740:	e7fd      	b.n	800673e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006742:	f002 fa33 	bl	8008bac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800674a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800674e:	429a      	cmp	r2, r3
 8006750:	d302      	bcc.n	8006758 <xQueueGenericSend+0xdc>
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	2b02      	cmp	r3, #2
 8006756:	d129      	bne.n	80067ac <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006758:	683a      	ldr	r2, [r7, #0]
 800675a:	68b9      	ldr	r1, [r7, #8]
 800675c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800675e:	f000 fbc6 	bl	8006eee <prvCopyDataToQueue>
 8006762:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006768:	2b00      	cmp	r3, #0
 800676a:	d010      	beq.n	800678e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800676c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800676e:	3324      	adds	r3, #36	@ 0x24
 8006770:	4618      	mov	r0, r3
 8006772:	f001 fa2b 	bl	8007bcc <xTaskRemoveFromEventList>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d013      	beq.n	80067a4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800677c:	4b3f      	ldr	r3, [pc, #252]	@ (800687c <xQueueGenericSend+0x200>)
 800677e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006782:	601a      	str	r2, [r3, #0]
 8006784:	f3bf 8f4f 	dsb	sy
 8006788:	f3bf 8f6f 	isb	sy
 800678c:	e00a      	b.n	80067a4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800678e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006790:	2b00      	cmp	r3, #0
 8006792:	d007      	beq.n	80067a4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006794:	4b39      	ldr	r3, [pc, #228]	@ (800687c <xQueueGenericSend+0x200>)
 8006796:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80067a4:	f002 fa32 	bl	8008c0c <vPortExitCritical>
				return pdPASS;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e063      	b.n	8006874 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d103      	bne.n	80067ba <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80067b2:	f002 fa2b 	bl	8008c0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80067b6:	2300      	movs	r3, #0
 80067b8:	e05c      	b.n	8006874 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d106      	bne.n	80067ce <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067c0:	f107 0314 	add.w	r3, r7, #20
 80067c4:	4618      	mov	r0, r3
 80067c6:	f001 fa65 	bl	8007c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80067ca:	2301      	movs	r3, #1
 80067cc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80067ce:	f002 fa1d 	bl	8008c0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80067d2:	f000 ffd1 	bl	8007778 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80067d6:	f002 f9e9 	bl	8008bac <vPortEnterCritical>
 80067da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80067e0:	b25b      	sxtb	r3, r3
 80067e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e6:	d103      	bne.n	80067f0 <xQueueGenericSend+0x174>
 80067e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067f6:	b25b      	sxtb	r3, r3
 80067f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fc:	d103      	bne.n	8006806 <xQueueGenericSend+0x18a>
 80067fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006800:	2200      	movs	r2, #0
 8006802:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006806:	f002 fa01 	bl	8008c0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800680a:	1d3a      	adds	r2, r7, #4
 800680c:	f107 0314 	add.w	r3, r7, #20
 8006810:	4611      	mov	r1, r2
 8006812:	4618      	mov	r0, r3
 8006814:	f001 fa54 	bl	8007cc0 <xTaskCheckForTimeOut>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d124      	bne.n	8006868 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800681e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006820:	f000 fc5d 	bl	80070de <prvIsQueueFull>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d018      	beq.n	800685c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800682a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682c:	3310      	adds	r3, #16
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	4611      	mov	r1, r2
 8006832:	4618      	mov	r0, r3
 8006834:	f001 f978 	bl	8007b28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006838:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800683a:	f000 fbe8 	bl	800700e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800683e:	f000 ffa9 	bl	8007794 <xTaskResumeAll>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	f47f af7c 	bne.w	8006742 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800684a:	4b0c      	ldr	r3, [pc, #48]	@ (800687c <xQueueGenericSend+0x200>)
 800684c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006850:	601a      	str	r2, [r3, #0]
 8006852:	f3bf 8f4f 	dsb	sy
 8006856:	f3bf 8f6f 	isb	sy
 800685a:	e772      	b.n	8006742 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800685c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800685e:	f000 fbd6 	bl	800700e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006862:	f000 ff97 	bl	8007794 <xTaskResumeAll>
 8006866:	e76c      	b.n	8006742 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006868:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800686a:	f000 fbd0 	bl	800700e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800686e:	f000 ff91 	bl	8007794 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006872:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006874:	4618      	mov	r0, r3
 8006876:	3738      	adds	r7, #56	@ 0x38
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	e000ed04 	.word	0xe000ed04

08006880 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b090      	sub	sp, #64	@ 0x40
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	607a      	str	r2, [r7, #4]
 800688c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006894:	2b00      	cmp	r3, #0
 8006896:	d10b      	bne.n	80068b0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80068aa:	bf00      	nop
 80068ac:	bf00      	nop
 80068ae:	e7fd      	b.n	80068ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d103      	bne.n	80068be <xQueueGenericSendFromISR+0x3e>
 80068b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d101      	bne.n	80068c2 <xQueueGenericSendFromISR+0x42>
 80068be:	2301      	movs	r3, #1
 80068c0:	e000      	b.n	80068c4 <xQueueGenericSendFromISR+0x44>
 80068c2:	2300      	movs	r3, #0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d10b      	bne.n	80068e0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80068c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068cc:	f383 8811 	msr	BASEPRI, r3
 80068d0:	f3bf 8f6f 	isb	sy
 80068d4:	f3bf 8f4f 	dsb	sy
 80068d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80068da:	bf00      	nop
 80068dc:	bf00      	nop
 80068de:	e7fd      	b.n	80068dc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d103      	bne.n	80068ee <xQueueGenericSendFromISR+0x6e>
 80068e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d101      	bne.n	80068f2 <xQueueGenericSendFromISR+0x72>
 80068ee:	2301      	movs	r3, #1
 80068f0:	e000      	b.n	80068f4 <xQueueGenericSendFromISR+0x74>
 80068f2:	2300      	movs	r3, #0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d10b      	bne.n	8006910 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80068f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fc:	f383 8811 	msr	BASEPRI, r3
 8006900:	f3bf 8f6f 	isb	sy
 8006904:	f3bf 8f4f 	dsb	sy
 8006908:	623b      	str	r3, [r7, #32]
}
 800690a:	bf00      	nop
 800690c:	bf00      	nop
 800690e:	e7fd      	b.n	800690c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006910:	f002 fa0e 	bl	8008d30 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006914:	f3ef 8211 	mrs	r2, BASEPRI
 8006918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691c:	f383 8811 	msr	BASEPRI, r3
 8006920:	f3bf 8f6f 	isb	sy
 8006924:	f3bf 8f4f 	dsb	sy
 8006928:	61fa      	str	r2, [r7, #28]
 800692a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800692c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800692e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006932:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006938:	429a      	cmp	r2, r3
 800693a:	d302      	bcc.n	8006942 <xQueueGenericSendFromISR+0xc2>
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	2b02      	cmp	r3, #2
 8006940:	d12f      	bne.n	80069a2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006944:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006948:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800694c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800694e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006950:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006952:	683a      	ldr	r2, [r7, #0]
 8006954:	68b9      	ldr	r1, [r7, #8]
 8006956:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006958:	f000 fac9 	bl	8006eee <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800695c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006964:	d112      	bne.n	800698c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800696a:	2b00      	cmp	r3, #0
 800696c:	d016      	beq.n	800699c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800696e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006970:	3324      	adds	r3, #36	@ 0x24
 8006972:	4618      	mov	r0, r3
 8006974:	f001 f92a 	bl	8007bcc <xTaskRemoveFromEventList>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00e      	beq.n	800699c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d00b      	beq.n	800699c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	601a      	str	r2, [r3, #0]
 800698a:	e007      	b.n	800699c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800698c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006990:	3301      	adds	r3, #1
 8006992:	b2db      	uxtb	r3, r3
 8006994:	b25a      	sxtb	r2, r3
 8006996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006998:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800699c:	2301      	movs	r3, #1
 800699e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80069a0:	e001      	b.n	80069a6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80069a2:	2300      	movs	r3, #0
 80069a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069a8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80069b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80069b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3740      	adds	r7, #64	@ 0x40
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}

080069bc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b08e      	sub	sp, #56	@ 0x38
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80069ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10b      	bne.n	80069e8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80069d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d4:	f383 8811 	msr	BASEPRI, r3
 80069d8:	f3bf 8f6f 	isb	sy
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	623b      	str	r3, [r7, #32]
}
 80069e2:	bf00      	nop
 80069e4:	bf00      	nop
 80069e6:	e7fd      	b.n	80069e4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80069e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00b      	beq.n	8006a08 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80069f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f4:	f383 8811 	msr	BASEPRI, r3
 80069f8:	f3bf 8f6f 	isb	sy
 80069fc:	f3bf 8f4f 	dsb	sy
 8006a00:	61fb      	str	r3, [r7, #28]
}
 8006a02:	bf00      	nop
 8006a04:	bf00      	nop
 8006a06:	e7fd      	b.n	8006a04 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d103      	bne.n	8006a18 <xQueueGiveFromISR+0x5c>
 8006a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d101      	bne.n	8006a1c <xQueueGiveFromISR+0x60>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e000      	b.n	8006a1e <xQueueGiveFromISR+0x62>
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d10b      	bne.n	8006a3a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a26:	f383 8811 	msr	BASEPRI, r3
 8006a2a:	f3bf 8f6f 	isb	sy
 8006a2e:	f3bf 8f4f 	dsb	sy
 8006a32:	61bb      	str	r3, [r7, #24]
}
 8006a34:	bf00      	nop
 8006a36:	bf00      	nop
 8006a38:	e7fd      	b.n	8006a36 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a3a:	f002 f979 	bl	8008d30 <vPortValidateInterruptPriority>
	__asm volatile
 8006a3e:	f3ef 8211 	mrs	r2, BASEPRI
 8006a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a46:	f383 8811 	msr	BASEPRI, r3
 8006a4a:	f3bf 8f6f 	isb	sy
 8006a4e:	f3bf 8f4f 	dsb	sy
 8006a52:	617a      	str	r2, [r7, #20]
 8006a54:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006a56:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d22b      	bcs.n	8006ac2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a76:	1c5a      	adds	r2, r3, #1
 8006a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006a7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a84:	d112      	bne.n	8006aac <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d016      	beq.n	8006abc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a90:	3324      	adds	r3, #36	@ 0x24
 8006a92:	4618      	mov	r0, r3
 8006a94:	f001 f89a 	bl	8007bcc <xTaskRemoveFromEventList>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00e      	beq.n	8006abc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00b      	beq.n	8006abc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	601a      	str	r2, [r3, #0]
 8006aaa:	e007      	b.n	8006abc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006aac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	b25a      	sxtb	r2, r3
 8006ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006abc:	2301      	movs	r3, #1
 8006abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ac0:	e001      	b.n	8006ac6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f383 8811 	msr	BASEPRI, r3
}
 8006ad0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3738      	adds	r7, #56	@ 0x38
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b08c      	sub	sp, #48	@ 0x30
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10b      	bne.n	8006b0e <xQueueReceive+0x32>
	__asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
 8006b06:	623b      	str	r3, [r7, #32]
}
 8006b08:	bf00      	nop
 8006b0a:	bf00      	nop
 8006b0c:	e7fd      	b.n	8006b0a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d103      	bne.n	8006b1c <xQueueReceive+0x40>
 8006b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d101      	bne.n	8006b20 <xQueueReceive+0x44>
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e000      	b.n	8006b22 <xQueueReceive+0x46>
 8006b20:	2300      	movs	r3, #0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d10b      	bne.n	8006b3e <xQueueReceive+0x62>
	__asm volatile
 8006b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b2a:	f383 8811 	msr	BASEPRI, r3
 8006b2e:	f3bf 8f6f 	isb	sy
 8006b32:	f3bf 8f4f 	dsb	sy
 8006b36:	61fb      	str	r3, [r7, #28]
}
 8006b38:	bf00      	nop
 8006b3a:	bf00      	nop
 8006b3c:	e7fd      	b.n	8006b3a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b3e:	f001 fa0b 	bl	8007f58 <xTaskGetSchedulerState>
 8006b42:	4603      	mov	r3, r0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d102      	bne.n	8006b4e <xQueueReceive+0x72>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d101      	bne.n	8006b52 <xQueueReceive+0x76>
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e000      	b.n	8006b54 <xQueueReceive+0x78>
 8006b52:	2300      	movs	r3, #0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d10b      	bne.n	8006b70 <xQueueReceive+0x94>
	__asm volatile
 8006b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b5c:	f383 8811 	msr	BASEPRI, r3
 8006b60:	f3bf 8f6f 	isb	sy
 8006b64:	f3bf 8f4f 	dsb	sy
 8006b68:	61bb      	str	r3, [r7, #24]
}
 8006b6a:	bf00      	nop
 8006b6c:	bf00      	nop
 8006b6e:	e7fd      	b.n	8006b6c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b70:	f002 f81c 	bl	8008bac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b78:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d01f      	beq.n	8006bc0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006b80:	68b9      	ldr	r1, [r7, #8]
 8006b82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b84:	f000 fa1d 	bl	8006fc2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8a:	1e5a      	subs	r2, r3, #1
 8006b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b8e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b92:	691b      	ldr	r3, [r3, #16]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d00f      	beq.n	8006bb8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9a:	3310      	adds	r3, #16
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f001 f815 	bl	8007bcc <xTaskRemoveFromEventList>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d007      	beq.n	8006bb8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006ba8:	4b3c      	ldr	r3, [pc, #240]	@ (8006c9c <xQueueReceive+0x1c0>)
 8006baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bae:	601a      	str	r2, [r3, #0]
 8006bb0:	f3bf 8f4f 	dsb	sy
 8006bb4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006bb8:	f002 f828 	bl	8008c0c <vPortExitCritical>
				return pdPASS;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e069      	b.n	8006c94 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d103      	bne.n	8006bce <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006bc6:	f002 f821 	bl	8008c0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	e062      	b.n	8006c94 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d106      	bne.n	8006be2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bd4:	f107 0310 	add.w	r3, r7, #16
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f001 f85b 	bl	8007c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bde:	2301      	movs	r3, #1
 8006be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006be2:	f002 f813 	bl	8008c0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006be6:	f000 fdc7 	bl	8007778 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bea:	f001 ffdf 	bl	8008bac <vPortEnterCritical>
 8006bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006bf4:	b25b      	sxtb	r3, r3
 8006bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfa:	d103      	bne.n	8006c04 <xQueueReceive+0x128>
 8006bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c0a:	b25b      	sxtb	r3, r3
 8006c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c10:	d103      	bne.n	8006c1a <xQueueReceive+0x13e>
 8006c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c1a:	f001 fff7 	bl	8008c0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c1e:	1d3a      	adds	r2, r7, #4
 8006c20:	f107 0310 	add.w	r3, r7, #16
 8006c24:	4611      	mov	r1, r2
 8006c26:	4618      	mov	r0, r3
 8006c28:	f001 f84a 	bl	8007cc0 <xTaskCheckForTimeOut>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d123      	bne.n	8006c7a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c34:	f000 fa3d 	bl	80070b2 <prvIsQueueEmpty>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d017      	beq.n	8006c6e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c40:	3324      	adds	r3, #36	@ 0x24
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	4611      	mov	r1, r2
 8006c46:	4618      	mov	r0, r3
 8006c48:	f000 ff6e 	bl	8007b28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c4e:	f000 f9de 	bl	800700e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c52:	f000 fd9f 	bl	8007794 <xTaskResumeAll>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d189      	bne.n	8006b70 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8006c9c <xQueueReceive+0x1c0>)
 8006c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c62:	601a      	str	r2, [r3, #0]
 8006c64:	f3bf 8f4f 	dsb	sy
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	e780      	b.n	8006b70 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006c6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c70:	f000 f9cd 	bl	800700e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c74:	f000 fd8e 	bl	8007794 <xTaskResumeAll>
 8006c78:	e77a      	b.n	8006b70 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006c7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c7c:	f000 f9c7 	bl	800700e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c80:	f000 fd88 	bl	8007794 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c86:	f000 fa14 	bl	80070b2 <prvIsQueueEmpty>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f43f af6f 	beq.w	8006b70 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006c92:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3730      	adds	r7, #48	@ 0x30
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}
 8006c9c:	e000ed04 	.word	0xe000ed04

08006ca0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b08e      	sub	sp, #56	@ 0x38
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006caa:	2300      	movs	r3, #0
 8006cac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10b      	bne.n	8006cd4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc0:	f383 8811 	msr	BASEPRI, r3
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	f3bf 8f4f 	dsb	sy
 8006ccc:	623b      	str	r3, [r7, #32]
}
 8006cce:	bf00      	nop
 8006cd0:	bf00      	nop
 8006cd2:	e7fd      	b.n	8006cd0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00b      	beq.n	8006cf4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce0:	f383 8811 	msr	BASEPRI, r3
 8006ce4:	f3bf 8f6f 	isb	sy
 8006ce8:	f3bf 8f4f 	dsb	sy
 8006cec:	61fb      	str	r3, [r7, #28]
}
 8006cee:	bf00      	nop
 8006cf0:	bf00      	nop
 8006cf2:	e7fd      	b.n	8006cf0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cf4:	f001 f930 	bl	8007f58 <xTaskGetSchedulerState>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d102      	bne.n	8006d04 <xQueueSemaphoreTake+0x64>
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d101      	bne.n	8006d08 <xQueueSemaphoreTake+0x68>
 8006d04:	2301      	movs	r3, #1
 8006d06:	e000      	b.n	8006d0a <xQueueSemaphoreTake+0x6a>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10b      	bne.n	8006d26 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	61bb      	str	r3, [r7, #24]
}
 8006d20:	bf00      	nop
 8006d22:	bf00      	nop
 8006d24:	e7fd      	b.n	8006d22 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d26:	f001 ff41 	bl	8008bac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d2e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d024      	beq.n	8006d80 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d38:	1e5a      	subs	r2, r3, #1
 8006d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d104      	bne.n	8006d50 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006d46:	f001 fa81 	bl	800824c <pvTaskIncrementMutexHeldCount>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d52:	691b      	ldr	r3, [r3, #16]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d00f      	beq.n	8006d78 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d5a:	3310      	adds	r3, #16
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f000 ff35 	bl	8007bcc <xTaskRemoveFromEventList>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d007      	beq.n	8006d78 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006d68:	4b54      	ldr	r3, [pc, #336]	@ (8006ebc <xQueueSemaphoreTake+0x21c>)
 8006d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d6e:	601a      	str	r2, [r3, #0]
 8006d70:	f3bf 8f4f 	dsb	sy
 8006d74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006d78:	f001 ff48 	bl	8008c0c <vPortExitCritical>
				return pdPASS;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	e098      	b.n	8006eb2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d112      	bne.n	8006dac <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00b      	beq.n	8006da4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d90:	f383 8811 	msr	BASEPRI, r3
 8006d94:	f3bf 8f6f 	isb	sy
 8006d98:	f3bf 8f4f 	dsb	sy
 8006d9c:	617b      	str	r3, [r7, #20]
}
 8006d9e:	bf00      	nop
 8006da0:	bf00      	nop
 8006da2:	e7fd      	b.n	8006da0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006da4:	f001 ff32 	bl	8008c0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006da8:	2300      	movs	r3, #0
 8006daa:	e082      	b.n	8006eb2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d106      	bne.n	8006dc0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006db2:	f107 030c 	add.w	r3, r7, #12
 8006db6:	4618      	mov	r0, r3
 8006db8:	f000 ff6c 	bl	8007c94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006dc0:	f001 ff24 	bl	8008c0c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006dc4:	f000 fcd8 	bl	8007778 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006dc8:	f001 fef0 	bl	8008bac <vPortEnterCritical>
 8006dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006dd2:	b25b      	sxtb	r3, r3
 8006dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dd8:	d103      	bne.n	8006de2 <xQueueSemaphoreTake+0x142>
 8006dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006de4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006de8:	b25b      	sxtb	r3, r3
 8006dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dee:	d103      	bne.n	8006df8 <xQueueSemaphoreTake+0x158>
 8006df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006df2:	2200      	movs	r2, #0
 8006df4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006df8:	f001 ff08 	bl	8008c0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006dfc:	463a      	mov	r2, r7
 8006dfe:	f107 030c 	add.w	r3, r7, #12
 8006e02:	4611      	mov	r1, r2
 8006e04:	4618      	mov	r0, r3
 8006e06:	f000 ff5b 	bl	8007cc0 <xTaskCheckForTimeOut>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d132      	bne.n	8006e76 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e12:	f000 f94e 	bl	80070b2 <prvIsQueueEmpty>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d026      	beq.n	8006e6a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d109      	bne.n	8006e38 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006e24:	f001 fec2 	bl	8008bac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f001 f8b1 	bl	8007f94 <xTaskPriorityInherit>
 8006e32:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006e34:	f001 feea 	bl	8008c0c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3a:	3324      	adds	r3, #36	@ 0x24
 8006e3c:	683a      	ldr	r2, [r7, #0]
 8006e3e:	4611      	mov	r1, r2
 8006e40:	4618      	mov	r0, r3
 8006e42:	f000 fe71 	bl	8007b28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006e46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e48:	f000 f8e1 	bl	800700e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006e4c:	f000 fca2 	bl	8007794 <xTaskResumeAll>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	f47f af67 	bne.w	8006d26 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006e58:	4b18      	ldr	r3, [pc, #96]	@ (8006ebc <xQueueSemaphoreTake+0x21c>)
 8006e5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e5e:	601a      	str	r2, [r3, #0]
 8006e60:	f3bf 8f4f 	dsb	sy
 8006e64:	f3bf 8f6f 	isb	sy
 8006e68:	e75d      	b.n	8006d26 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006e6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e6c:	f000 f8cf 	bl	800700e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e70:	f000 fc90 	bl	8007794 <xTaskResumeAll>
 8006e74:	e757      	b.n	8006d26 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006e76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e78:	f000 f8c9 	bl	800700e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e7c:	f000 fc8a 	bl	8007794 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e80:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e82:	f000 f916 	bl	80070b2 <prvIsQueueEmpty>
 8006e86:	4603      	mov	r3, r0
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f43f af4c 	beq.w	8006d26 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00d      	beq.n	8006eb0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006e94:	f001 fe8a 	bl	8008bac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006e98:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e9a:	f000 f811 	bl	8006ec0 <prvGetDisinheritPriorityAfterTimeout>
 8006e9e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f001 f94c 	bl	8008144 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006eac:	f001 feae 	bl	8008c0c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006eb0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3738      	adds	r7, #56	@ 0x38
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	e000ed04 	.word	0xe000ed04

08006ec0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d006      	beq.n	8006ede <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006eda:	60fb      	str	r3, [r7, #12]
 8006edc:	e001      	b.n	8006ee2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
	}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3714      	adds	r7, #20
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bc80      	pop	{r7}
 8006eec:	4770      	bx	lr

08006eee <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006eee:	b580      	push	{r7, lr}
 8006ef0:	b086      	sub	sp, #24
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	60f8      	str	r0, [r7, #12]
 8006ef6:	60b9      	str	r1, [r7, #8]
 8006ef8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006efa:	2300      	movs	r3, #0
 8006efc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f02:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d10d      	bne.n	8006f28 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d14d      	bne.n	8006fb0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f001 f8a3 	bl	8008064 <xTaskPriorityDisinherit>
 8006f1e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2200      	movs	r2, #0
 8006f24:	609a      	str	r2, [r3, #8]
 8006f26:	e043      	b.n	8006fb0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d119      	bne.n	8006f62 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6858      	ldr	r0, [r3, #4]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f36:	461a      	mov	r2, r3
 8006f38:	68b9      	ldr	r1, [r7, #8]
 8006f3a:	f002 f9ed 	bl	8009318 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	685a      	ldr	r2, [r3, #4]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f46:	441a      	add	r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	685a      	ldr	r2, [r3, #4]
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d32b      	bcc.n	8006fb0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	605a      	str	r2, [r3, #4]
 8006f60:	e026      	b.n	8006fb0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	68d8      	ldr	r0, [r3, #12]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	68b9      	ldr	r1, [r7, #8]
 8006f6e:	f002 f9d3 	bl	8009318 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	68da      	ldr	r2, [r3, #12]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7a:	425b      	negs	r3, r3
 8006f7c:	441a      	add	r2, r3
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	68da      	ldr	r2, [r3, #12]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d207      	bcs.n	8006f9e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	689a      	ldr	r2, [r3, #8]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f96:	425b      	negs	r3, r3
 8006f98:	441a      	add	r2, r3
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2b02      	cmp	r3, #2
 8006fa2:	d105      	bne.n	8006fb0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d002      	beq.n	8006fb0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	3b01      	subs	r3, #1
 8006fae:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	1c5a      	adds	r2, r3, #1
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006fb8:	697b      	ldr	r3, [r7, #20]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3718      	adds	r7, #24
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}

08006fc2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006fc2:	b580      	push	{r7, lr}
 8006fc4:	b082      	sub	sp, #8
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
 8006fca:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d018      	beq.n	8007006 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	68da      	ldr	r2, [r3, #12]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fdc:	441a      	add	r2, r3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	68da      	ldr	r2, [r3, #12]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d303      	bcc.n	8006ff6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	68d9      	ldr	r1, [r3, #12]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffe:	461a      	mov	r2, r3
 8007000:	6838      	ldr	r0, [r7, #0]
 8007002:	f002 f989 	bl	8009318 <memcpy>
	}
}
 8007006:	bf00      	nop
 8007008:	3708      	adds	r7, #8
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}

0800700e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800700e:	b580      	push	{r7, lr}
 8007010:	b084      	sub	sp, #16
 8007012:	af00      	add	r7, sp, #0
 8007014:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007016:	f001 fdc9 	bl	8008bac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007020:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007022:	e011      	b.n	8007048 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007028:	2b00      	cmp	r3, #0
 800702a:	d012      	beq.n	8007052 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	3324      	adds	r3, #36	@ 0x24
 8007030:	4618      	mov	r0, r3
 8007032:	f000 fdcb 	bl	8007bcc <xTaskRemoveFromEventList>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d001      	beq.n	8007040 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800703c:	f000 fea4 	bl	8007d88 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007040:	7bfb      	ldrb	r3, [r7, #15]
 8007042:	3b01      	subs	r3, #1
 8007044:	b2db      	uxtb	r3, r3
 8007046:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007048:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800704c:	2b00      	cmp	r3, #0
 800704e:	dce9      	bgt.n	8007024 <prvUnlockQueue+0x16>
 8007050:	e000      	b.n	8007054 <prvUnlockQueue+0x46>
					break;
 8007052:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	22ff      	movs	r2, #255	@ 0xff
 8007058:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800705c:	f001 fdd6 	bl	8008c0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007060:	f001 fda4 	bl	8008bac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800706a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800706c:	e011      	b.n	8007092 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d012      	beq.n	800709c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	3310      	adds	r3, #16
 800707a:	4618      	mov	r0, r3
 800707c:	f000 fda6 	bl	8007bcc <xTaskRemoveFromEventList>
 8007080:	4603      	mov	r3, r0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d001      	beq.n	800708a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007086:	f000 fe7f 	bl	8007d88 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800708a:	7bbb      	ldrb	r3, [r7, #14]
 800708c:	3b01      	subs	r3, #1
 800708e:	b2db      	uxtb	r3, r3
 8007090:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007092:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007096:	2b00      	cmp	r3, #0
 8007098:	dce9      	bgt.n	800706e <prvUnlockQueue+0x60>
 800709a:	e000      	b.n	800709e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800709c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	22ff      	movs	r2, #255	@ 0xff
 80070a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80070a6:	f001 fdb1 	bl	8008c0c <vPortExitCritical>
}
 80070aa:	bf00      	nop
 80070ac:	3710      	adds	r7, #16
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}

080070b2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80070b2:	b580      	push	{r7, lr}
 80070b4:	b084      	sub	sp, #16
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80070ba:	f001 fd77 	bl	8008bac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d102      	bne.n	80070cc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80070c6:	2301      	movs	r3, #1
 80070c8:	60fb      	str	r3, [r7, #12]
 80070ca:	e001      	b.n	80070d0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80070cc:	2300      	movs	r3, #0
 80070ce:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80070d0:	f001 fd9c 	bl	8008c0c <vPortExitCritical>

	return xReturn;
 80070d4:	68fb      	ldr	r3, [r7, #12]
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b084      	sub	sp, #16
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80070e6:	f001 fd61 	bl	8008bac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d102      	bne.n	80070fc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80070f6:	2301      	movs	r3, #1
 80070f8:	60fb      	str	r3, [r7, #12]
 80070fa:	e001      	b.n	8007100 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80070fc:	2300      	movs	r3, #0
 80070fe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007100:	f001 fd84 	bl	8008c0c <vPortExitCritical>

	return xReturn;
 8007104:	68fb      	ldr	r3, [r7, #12]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3710      	adds	r7, #16
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
	...

08007110 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007110:	b480      	push	{r7}
 8007112:	b085      	sub	sp, #20
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800711a:	2300      	movs	r3, #0
 800711c:	60fb      	str	r3, [r7, #12]
 800711e:	e014      	b.n	800714a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007120:	4a0e      	ldr	r2, [pc, #56]	@ (800715c <vQueueAddToRegistry+0x4c>)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d10b      	bne.n	8007144 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800712c:	490b      	ldr	r1, [pc, #44]	@ (800715c <vQueueAddToRegistry+0x4c>)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	683a      	ldr	r2, [r7, #0]
 8007132:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007136:	4a09      	ldr	r2, [pc, #36]	@ (800715c <vQueueAddToRegistry+0x4c>)
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	00db      	lsls	r3, r3, #3
 800713c:	4413      	add	r3, r2
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007142:	e006      	b.n	8007152 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	3301      	adds	r3, #1
 8007148:	60fb      	str	r3, [r7, #12]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2b07      	cmp	r3, #7
 800714e:	d9e7      	bls.n	8007120 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007150:	bf00      	nop
 8007152:	bf00      	nop
 8007154:	3714      	adds	r7, #20
 8007156:	46bd      	mov	sp, r7
 8007158:	bc80      	pop	{r7}
 800715a:	4770      	bx	lr
 800715c:	20000dd4 	.word	0x20000dd4

08007160 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007170:	f001 fd1c 	bl	8008bac <vPortEnterCritical>
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800717a:	b25b      	sxtb	r3, r3
 800717c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007180:	d103      	bne.n	800718a <vQueueWaitForMessageRestricted+0x2a>
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007190:	b25b      	sxtb	r3, r3
 8007192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007196:	d103      	bne.n	80071a0 <vQueueWaitForMessageRestricted+0x40>
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071a0:	f001 fd34 	bl	8008c0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d106      	bne.n	80071ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	3324      	adds	r3, #36	@ 0x24
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	68b9      	ldr	r1, [r7, #8]
 80071b4:	4618      	mov	r0, r3
 80071b6:	f000 fcdd 	bl	8007b74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80071ba:	6978      	ldr	r0, [r7, #20]
 80071bc:	f7ff ff27 	bl	800700e <prvUnlockQueue>
	}
 80071c0:	bf00      	nop
 80071c2:	3718      	adds	r7, #24
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b08e      	sub	sp, #56	@ 0x38
 80071cc:	af04      	add	r7, sp, #16
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	607a      	str	r2, [r7, #4]
 80071d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80071d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d10b      	bne.n	80071f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80071dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e0:	f383 8811 	msr	BASEPRI, r3
 80071e4:	f3bf 8f6f 	isb	sy
 80071e8:	f3bf 8f4f 	dsb	sy
 80071ec:	623b      	str	r3, [r7, #32]
}
 80071ee:	bf00      	nop
 80071f0:	bf00      	nop
 80071f2:	e7fd      	b.n	80071f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80071f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10b      	bne.n	8007212 <xTaskCreateStatic+0x4a>
	__asm volatile
 80071fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fe:	f383 8811 	msr	BASEPRI, r3
 8007202:	f3bf 8f6f 	isb	sy
 8007206:	f3bf 8f4f 	dsb	sy
 800720a:	61fb      	str	r3, [r7, #28]
}
 800720c:	bf00      	nop
 800720e:	bf00      	nop
 8007210:	e7fd      	b.n	800720e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007212:	23a8      	movs	r3, #168	@ 0xa8
 8007214:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	2ba8      	cmp	r3, #168	@ 0xa8
 800721a:	d00b      	beq.n	8007234 <xTaskCreateStatic+0x6c>
	__asm volatile
 800721c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007220:	f383 8811 	msr	BASEPRI, r3
 8007224:	f3bf 8f6f 	isb	sy
 8007228:	f3bf 8f4f 	dsb	sy
 800722c:	61bb      	str	r3, [r7, #24]
}
 800722e:	bf00      	nop
 8007230:	bf00      	nop
 8007232:	e7fd      	b.n	8007230 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007234:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007238:	2b00      	cmp	r3, #0
 800723a:	d01e      	beq.n	800727a <xTaskCreateStatic+0xb2>
 800723c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800723e:	2b00      	cmp	r3, #0
 8007240:	d01b      	beq.n	800727a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007244:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007248:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800724a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800724c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724e:	2202      	movs	r2, #2
 8007250:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007254:	2300      	movs	r3, #0
 8007256:	9303      	str	r3, [sp, #12]
 8007258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725a:	9302      	str	r3, [sp, #8]
 800725c:	f107 0314 	add.w	r3, r7, #20
 8007260:	9301      	str	r3, [sp, #4]
 8007262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007264:	9300      	str	r3, [sp, #0]
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	68b9      	ldr	r1, [r7, #8]
 800726c:	68f8      	ldr	r0, [r7, #12]
 800726e:	f000 f851 	bl	8007314 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007272:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007274:	f000 f8f6 	bl	8007464 <prvAddNewTaskToReadyList>
 8007278:	e001      	b.n	800727e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800727a:	2300      	movs	r3, #0
 800727c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800727e:	697b      	ldr	r3, [r7, #20]
	}
 8007280:	4618      	mov	r0, r3
 8007282:	3728      	adds	r7, #40	@ 0x28
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007288:	b580      	push	{r7, lr}
 800728a:	b08c      	sub	sp, #48	@ 0x30
 800728c:	af04      	add	r7, sp, #16
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	60b9      	str	r1, [r7, #8]
 8007292:	603b      	str	r3, [r7, #0]
 8007294:	4613      	mov	r3, r2
 8007296:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007298:	88fb      	ldrh	r3, [r7, #6]
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	4618      	mov	r0, r3
 800729e:	f001 fd87 	bl	8008db0 <pvPortMalloc>
 80072a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00e      	beq.n	80072c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80072aa:	20a8      	movs	r0, #168	@ 0xa8
 80072ac:	f001 fd80 	bl	8008db0 <pvPortMalloc>
 80072b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d003      	beq.n	80072c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80072b8:	69fb      	ldr	r3, [r7, #28]
 80072ba:	697a      	ldr	r2, [r7, #20]
 80072bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80072be:	e005      	b.n	80072cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80072c0:	6978      	ldr	r0, [r7, #20]
 80072c2:	f001 fe43 	bl	8008f4c <vPortFree>
 80072c6:	e001      	b.n	80072cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80072c8:	2300      	movs	r3, #0
 80072ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d017      	beq.n	8007302 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80072d2:	69fb      	ldr	r3, [r7, #28]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80072da:	88fa      	ldrh	r2, [r7, #6]
 80072dc:	2300      	movs	r3, #0
 80072de:	9303      	str	r3, [sp, #12]
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	9302      	str	r3, [sp, #8]
 80072e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072e6:	9301      	str	r3, [sp, #4]
 80072e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ea:	9300      	str	r3, [sp, #0]
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	68b9      	ldr	r1, [r7, #8]
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	f000 f80f 	bl	8007314 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80072f6:	69f8      	ldr	r0, [r7, #28]
 80072f8:	f000 f8b4 	bl	8007464 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80072fc:	2301      	movs	r3, #1
 80072fe:	61bb      	str	r3, [r7, #24]
 8007300:	e002      	b.n	8007308 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007302:	f04f 33ff 	mov.w	r3, #4294967295
 8007306:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007308:	69bb      	ldr	r3, [r7, #24]
	}
 800730a:	4618      	mov	r0, r3
 800730c:	3720      	adds	r7, #32
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
	...

08007314 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b088      	sub	sp, #32
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	607a      	str	r2, [r7, #4]
 8007320:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007324:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	461a      	mov	r2, r3
 800732c:	21a5      	movs	r1, #165	@ 0xa5
 800732e:	f001 ff61 	bl	80091f4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007334:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800733c:	3b01      	subs	r3, #1
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	4413      	add	r3, r2
 8007342:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007344:	69bb      	ldr	r3, [r7, #24]
 8007346:	f023 0307 	bic.w	r3, r3, #7
 800734a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	f003 0307 	and.w	r3, r3, #7
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00b      	beq.n	800736e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800735a:	f383 8811 	msr	BASEPRI, r3
 800735e:	f3bf 8f6f 	isb	sy
 8007362:	f3bf 8f4f 	dsb	sy
 8007366:	617b      	str	r3, [r7, #20]
}
 8007368:	bf00      	nop
 800736a:	bf00      	nop
 800736c:	e7fd      	b.n	800736a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d01f      	beq.n	80073b4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007374:	2300      	movs	r3, #0
 8007376:	61fb      	str	r3, [r7, #28]
 8007378:	e012      	b.n	80073a0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	4413      	add	r3, r2
 8007380:	7819      	ldrb	r1, [r3, #0]
 8007382:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	4413      	add	r3, r2
 8007388:	3334      	adds	r3, #52	@ 0x34
 800738a:	460a      	mov	r2, r1
 800738c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800738e:	68ba      	ldr	r2, [r7, #8]
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	4413      	add	r3, r2
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d006      	beq.n	80073a8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800739a:	69fb      	ldr	r3, [r7, #28]
 800739c:	3301      	adds	r3, #1
 800739e:	61fb      	str	r3, [r7, #28]
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	2b0f      	cmp	r3, #15
 80073a4:	d9e9      	bls.n	800737a <prvInitialiseNewTask+0x66>
 80073a6:	e000      	b.n	80073aa <prvInitialiseNewTask+0x96>
			{
				break;
 80073a8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80073aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073b2:	e003      	b.n	80073bc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80073b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80073bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073be:	2b37      	cmp	r3, #55	@ 0x37
 80073c0:	d901      	bls.n	80073c6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80073c2:	2337      	movs	r3, #55	@ 0x37
 80073c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80073c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073ca:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80073cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073d0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80073d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d4:	2200      	movs	r2, #0
 80073d6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80073d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073da:	3304      	adds	r3, #4
 80073dc:	4618      	mov	r0, r3
 80073de:	f7fe ff76 	bl	80062ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80073e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e4:	3318      	adds	r3, #24
 80073e6:	4618      	mov	r0, r3
 80073e8:	f7fe ff71 	bl	80062ce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80073ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073f0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80073f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80073fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007400:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007404:	2200      	movs	r2, #0
 8007406:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800740a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740c:	2200      	movs	r2, #0
 800740e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	3354      	adds	r3, #84	@ 0x54
 8007416:	224c      	movs	r2, #76	@ 0x4c
 8007418:	2100      	movs	r1, #0
 800741a:	4618      	mov	r0, r3
 800741c:	f001 feea 	bl	80091f4 <memset>
 8007420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007422:	4a0d      	ldr	r2, [pc, #52]	@ (8007458 <prvInitialiseNewTask+0x144>)
 8007424:	659a      	str	r2, [r3, #88]	@ 0x58
 8007426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007428:	4a0c      	ldr	r2, [pc, #48]	@ (800745c <prvInitialiseNewTask+0x148>)
 800742a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800742c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742e:	4a0c      	ldr	r2, [pc, #48]	@ (8007460 <prvInitialiseNewTask+0x14c>)
 8007430:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007432:	683a      	ldr	r2, [r7, #0]
 8007434:	68f9      	ldr	r1, [r7, #12]
 8007436:	69b8      	ldr	r0, [r7, #24]
 8007438:	f001 fac8 	bl	80089cc <pxPortInitialiseStack>
 800743c:	4602      	mov	r2, r0
 800743e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007440:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007444:	2b00      	cmp	r3, #0
 8007446:	d002      	beq.n	800744e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800744a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800744c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800744e:	bf00      	nop
 8007450:	3720      	adds	r7, #32
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	20002068 	.word	0x20002068
 800745c:	200020d0 	.word	0x200020d0
 8007460:	20002138 	.word	0x20002138

08007464 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800746c:	f001 fb9e 	bl	8008bac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007470:	4b2d      	ldr	r3, [pc, #180]	@ (8007528 <prvAddNewTaskToReadyList+0xc4>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3301      	adds	r3, #1
 8007476:	4a2c      	ldr	r2, [pc, #176]	@ (8007528 <prvAddNewTaskToReadyList+0xc4>)
 8007478:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800747a:	4b2c      	ldr	r3, [pc, #176]	@ (800752c <prvAddNewTaskToReadyList+0xc8>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d109      	bne.n	8007496 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007482:	4a2a      	ldr	r2, [pc, #168]	@ (800752c <prvAddNewTaskToReadyList+0xc8>)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007488:	4b27      	ldr	r3, [pc, #156]	@ (8007528 <prvAddNewTaskToReadyList+0xc4>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d110      	bne.n	80074b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007490:	f000 fc9e 	bl	8007dd0 <prvInitialiseTaskLists>
 8007494:	e00d      	b.n	80074b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007496:	4b26      	ldr	r3, [pc, #152]	@ (8007530 <prvAddNewTaskToReadyList+0xcc>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d109      	bne.n	80074b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800749e:	4b23      	ldr	r3, [pc, #140]	@ (800752c <prvAddNewTaskToReadyList+0xc8>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d802      	bhi.n	80074b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074ac:	4a1f      	ldr	r2, [pc, #124]	@ (800752c <prvAddNewTaskToReadyList+0xc8>)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074b2:	4b20      	ldr	r3, [pc, #128]	@ (8007534 <prvAddNewTaskToReadyList+0xd0>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	3301      	adds	r3, #1
 80074b8:	4a1e      	ldr	r2, [pc, #120]	@ (8007534 <prvAddNewTaskToReadyList+0xd0>)
 80074ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80074bc:	4b1d      	ldr	r3, [pc, #116]	@ (8007534 <prvAddNewTaskToReadyList+0xd0>)
 80074be:	681a      	ldr	r2, [r3, #0]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074c8:	4b1b      	ldr	r3, [pc, #108]	@ (8007538 <prvAddNewTaskToReadyList+0xd4>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d903      	bls.n	80074d8 <prvAddNewTaskToReadyList+0x74>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d4:	4a18      	ldr	r2, [pc, #96]	@ (8007538 <prvAddNewTaskToReadyList+0xd4>)
 80074d6:	6013      	str	r3, [r2, #0]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074dc:	4613      	mov	r3, r2
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	4413      	add	r3, r2
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	4a15      	ldr	r2, [pc, #84]	@ (800753c <prvAddNewTaskToReadyList+0xd8>)
 80074e6:	441a      	add	r2, r3
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	3304      	adds	r3, #4
 80074ec:	4619      	mov	r1, r3
 80074ee:	4610      	mov	r0, r2
 80074f0:	f7fe fef9 	bl	80062e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80074f4:	f001 fb8a 	bl	8008c0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80074f8:	4b0d      	ldr	r3, [pc, #52]	@ (8007530 <prvAddNewTaskToReadyList+0xcc>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d00e      	beq.n	800751e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007500:	4b0a      	ldr	r3, [pc, #40]	@ (800752c <prvAddNewTaskToReadyList+0xc8>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800750a:	429a      	cmp	r2, r3
 800750c:	d207      	bcs.n	800751e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800750e:	4b0c      	ldr	r3, [pc, #48]	@ (8007540 <prvAddNewTaskToReadyList+0xdc>)
 8007510:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007514:	601a      	str	r2, [r3, #0]
 8007516:	f3bf 8f4f 	dsb	sy
 800751a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800751e:	bf00      	nop
 8007520:	3708      	adds	r7, #8
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	200012e8 	.word	0x200012e8
 800752c:	20000e14 	.word	0x20000e14
 8007530:	200012f4 	.word	0x200012f4
 8007534:	20001304 	.word	0x20001304
 8007538:	200012f0 	.word	0x200012f0
 800753c:	20000e18 	.word	0x20000e18
 8007540:	e000ed04 	.word	0xe000ed04

08007544 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800754c:	f001 fb2e 	bl	8008bac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d102      	bne.n	800755c <vTaskDelete+0x18>
 8007556:	4b2d      	ldr	r3, [pc, #180]	@ (800760c <vTaskDelete+0xc8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	e000      	b.n	800755e <vTaskDelete+0x1a>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	3304      	adds	r3, #4
 8007564:	4618      	mov	r0, r3
 8007566:	f7fe ff19 	bl	800639c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800756e:	2b00      	cmp	r3, #0
 8007570:	d004      	beq.n	800757c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	3318      	adds	r3, #24
 8007576:	4618      	mov	r0, r3
 8007578:	f7fe ff10 	bl	800639c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800757c:	4b24      	ldr	r3, [pc, #144]	@ (8007610 <vTaskDelete+0xcc>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	3301      	adds	r3, #1
 8007582:	4a23      	ldr	r2, [pc, #140]	@ (8007610 <vTaskDelete+0xcc>)
 8007584:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8007586:	4b21      	ldr	r3, [pc, #132]	@ (800760c <vTaskDelete+0xc8>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	68fa      	ldr	r2, [r7, #12]
 800758c:	429a      	cmp	r2, r3
 800758e:	d10b      	bne.n	80075a8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	3304      	adds	r3, #4
 8007594:	4619      	mov	r1, r3
 8007596:	481f      	ldr	r0, [pc, #124]	@ (8007614 <vTaskDelete+0xd0>)
 8007598:	f7fe fea5 	bl	80062e6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800759c:	4b1e      	ldr	r3, [pc, #120]	@ (8007618 <vTaskDelete+0xd4>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	3301      	adds	r3, #1
 80075a2:	4a1d      	ldr	r2, [pc, #116]	@ (8007618 <vTaskDelete+0xd4>)
 80075a4:	6013      	str	r3, [r2, #0]
 80075a6:	e009      	b.n	80075bc <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80075a8:	4b1c      	ldr	r3, [pc, #112]	@ (800761c <vTaskDelete+0xd8>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	3b01      	subs	r3, #1
 80075ae:	4a1b      	ldr	r2, [pc, #108]	@ (800761c <vTaskDelete+0xd8>)
 80075b0:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f000 fc7a 	bl	8007eac <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80075b8:	f000 fcae 	bl	8007f18 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80075bc:	f001 fb26 	bl	8008c0c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80075c0:	4b17      	ldr	r3, [pc, #92]	@ (8007620 <vTaskDelete+0xdc>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d01c      	beq.n	8007602 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80075c8:	4b10      	ldr	r3, [pc, #64]	@ (800760c <vTaskDelete+0xc8>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d117      	bne.n	8007602 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80075d2:	4b14      	ldr	r3, [pc, #80]	@ (8007624 <vTaskDelete+0xe0>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d00b      	beq.n	80075f2 <vTaskDelete+0xae>
	__asm volatile
 80075da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	60bb      	str	r3, [r7, #8]
}
 80075ec:	bf00      	nop
 80075ee:	bf00      	nop
 80075f0:	e7fd      	b.n	80075ee <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80075f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007628 <vTaskDelete+0xe4>)
 80075f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075f8:	601a      	str	r2, [r3, #0]
 80075fa:	f3bf 8f4f 	dsb	sy
 80075fe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007602:	bf00      	nop
 8007604:	3710      	adds	r7, #16
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	bf00      	nop
 800760c:	20000e14 	.word	0x20000e14
 8007610:	20001304 	.word	0x20001304
 8007614:	200012bc 	.word	0x200012bc
 8007618:	200012d0 	.word	0x200012d0
 800761c:	200012e8 	.word	0x200012e8
 8007620:	200012f4 	.word	0x200012f4
 8007624:	20001310 	.word	0x20001310
 8007628:	e000ed04 	.word	0xe000ed04

0800762c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007634:	2300      	movs	r3, #0
 8007636:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d018      	beq.n	8007670 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800763e:	4b14      	ldr	r3, [pc, #80]	@ (8007690 <vTaskDelay+0x64>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00b      	beq.n	800765e <vTaskDelay+0x32>
	__asm volatile
 8007646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764a:	f383 8811 	msr	BASEPRI, r3
 800764e:	f3bf 8f6f 	isb	sy
 8007652:	f3bf 8f4f 	dsb	sy
 8007656:	60bb      	str	r3, [r7, #8]
}
 8007658:	bf00      	nop
 800765a:	bf00      	nop
 800765c:	e7fd      	b.n	800765a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800765e:	f000 f88b 	bl	8007778 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007662:	2100      	movs	r1, #0
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 fe05 	bl	8008274 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800766a:	f000 f893 	bl	8007794 <xTaskResumeAll>
 800766e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d107      	bne.n	8007686 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007676:	4b07      	ldr	r3, [pc, #28]	@ (8007694 <vTaskDelay+0x68>)
 8007678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800767c:	601a      	str	r2, [r3, #0]
 800767e:	f3bf 8f4f 	dsb	sy
 8007682:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007686:	bf00      	nop
 8007688:	3710      	adds	r7, #16
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	20001310 	.word	0x20001310
 8007694:	e000ed04 	.word	0xe000ed04

08007698 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b08a      	sub	sp, #40	@ 0x28
 800769c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800769e:	2300      	movs	r3, #0
 80076a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80076a2:	2300      	movs	r3, #0
 80076a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80076a6:	463a      	mov	r2, r7
 80076a8:	1d39      	adds	r1, r7, #4
 80076aa:	f107 0308 	add.w	r3, r7, #8
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7fe fdbc 	bl	800622c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80076b4:	6839      	ldr	r1, [r7, #0]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	68ba      	ldr	r2, [r7, #8]
 80076ba:	9202      	str	r2, [sp, #8]
 80076bc:	9301      	str	r3, [sp, #4]
 80076be:	2300      	movs	r3, #0
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	2300      	movs	r3, #0
 80076c4:	460a      	mov	r2, r1
 80076c6:	4924      	ldr	r1, [pc, #144]	@ (8007758 <vTaskStartScheduler+0xc0>)
 80076c8:	4824      	ldr	r0, [pc, #144]	@ (800775c <vTaskStartScheduler+0xc4>)
 80076ca:	f7ff fd7d 	bl	80071c8 <xTaskCreateStatic>
 80076ce:	4603      	mov	r3, r0
 80076d0:	4a23      	ldr	r2, [pc, #140]	@ (8007760 <vTaskStartScheduler+0xc8>)
 80076d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80076d4:	4b22      	ldr	r3, [pc, #136]	@ (8007760 <vTaskStartScheduler+0xc8>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d002      	beq.n	80076e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80076dc:	2301      	movs	r3, #1
 80076de:	617b      	str	r3, [r7, #20]
 80076e0:	e001      	b.n	80076e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80076e2:	2300      	movs	r3, #0
 80076e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d102      	bne.n	80076f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80076ec:	f000 fe16 	bl	800831c <xTimerCreateTimerTask>
 80076f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d11b      	bne.n	8007730 <vTaskStartScheduler+0x98>
	__asm volatile
 80076f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fc:	f383 8811 	msr	BASEPRI, r3
 8007700:	f3bf 8f6f 	isb	sy
 8007704:	f3bf 8f4f 	dsb	sy
 8007708:	613b      	str	r3, [r7, #16]
}
 800770a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800770c:	4b15      	ldr	r3, [pc, #84]	@ (8007764 <vTaskStartScheduler+0xcc>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	3354      	adds	r3, #84	@ 0x54
 8007712:	4a15      	ldr	r2, [pc, #84]	@ (8007768 <vTaskStartScheduler+0xd0>)
 8007714:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007716:	4b15      	ldr	r3, [pc, #84]	@ (800776c <vTaskStartScheduler+0xd4>)
 8007718:	f04f 32ff 	mov.w	r2, #4294967295
 800771c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800771e:	4b14      	ldr	r3, [pc, #80]	@ (8007770 <vTaskStartScheduler+0xd8>)
 8007720:	2201      	movs	r2, #1
 8007722:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007724:	4b13      	ldr	r3, [pc, #76]	@ (8007774 <vTaskStartScheduler+0xdc>)
 8007726:	2200      	movs	r2, #0
 8007728:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800772a:	f001 f9cd 	bl	8008ac8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800772e:	e00f      	b.n	8007750 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007736:	d10b      	bne.n	8007750 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800773c:	f383 8811 	msr	BASEPRI, r3
 8007740:	f3bf 8f6f 	isb	sy
 8007744:	f3bf 8f4f 	dsb	sy
 8007748:	60fb      	str	r3, [r7, #12]
}
 800774a:	bf00      	nop
 800774c:	bf00      	nop
 800774e:	e7fd      	b.n	800774c <vTaskStartScheduler+0xb4>
}
 8007750:	bf00      	nop
 8007752:	3718      	adds	r7, #24
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	08009dcc 	.word	0x08009dcc
 800775c:	08007da1 	.word	0x08007da1
 8007760:	2000130c 	.word	0x2000130c
 8007764:	20000e14 	.word	0x20000e14
 8007768:	20000018 	.word	0x20000018
 800776c:	20001308 	.word	0x20001308
 8007770:	200012f4 	.word	0x200012f4
 8007774:	200012ec 	.word	0x200012ec

08007778 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007778:	b480      	push	{r7}
 800777a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800777c:	4b04      	ldr	r3, [pc, #16]	@ (8007790 <vTaskSuspendAll+0x18>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	3301      	adds	r3, #1
 8007782:	4a03      	ldr	r2, [pc, #12]	@ (8007790 <vTaskSuspendAll+0x18>)
 8007784:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007786:	bf00      	nop
 8007788:	46bd      	mov	sp, r7
 800778a:	bc80      	pop	{r7}
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	20001310 	.word	0x20001310

08007794 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800779a:	2300      	movs	r3, #0
 800779c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800779e:	2300      	movs	r3, #0
 80077a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80077a2:	4b42      	ldr	r3, [pc, #264]	@ (80078ac <xTaskResumeAll+0x118>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10b      	bne.n	80077c2 <xTaskResumeAll+0x2e>
	__asm volatile
 80077aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	603b      	str	r3, [r7, #0]
}
 80077bc:	bf00      	nop
 80077be:	bf00      	nop
 80077c0:	e7fd      	b.n	80077be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80077c2:	f001 f9f3 	bl	8008bac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80077c6:	4b39      	ldr	r3, [pc, #228]	@ (80078ac <xTaskResumeAll+0x118>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	3b01      	subs	r3, #1
 80077cc:	4a37      	ldr	r2, [pc, #220]	@ (80078ac <xTaskResumeAll+0x118>)
 80077ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077d0:	4b36      	ldr	r3, [pc, #216]	@ (80078ac <xTaskResumeAll+0x118>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d162      	bne.n	800789e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80077d8:	4b35      	ldr	r3, [pc, #212]	@ (80078b0 <xTaskResumeAll+0x11c>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d05e      	beq.n	800789e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80077e0:	e02f      	b.n	8007842 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077e2:	4b34      	ldr	r3, [pc, #208]	@ (80078b4 <xTaskResumeAll+0x120>)
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	3318      	adds	r3, #24
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7fe fdd4 	bl	800639c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	3304      	adds	r3, #4
 80077f8:	4618      	mov	r0, r3
 80077fa:	f7fe fdcf 	bl	800639c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007802:	4b2d      	ldr	r3, [pc, #180]	@ (80078b8 <xTaskResumeAll+0x124>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	429a      	cmp	r2, r3
 8007808:	d903      	bls.n	8007812 <xTaskResumeAll+0x7e>
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780e:	4a2a      	ldr	r2, [pc, #168]	@ (80078b8 <xTaskResumeAll+0x124>)
 8007810:	6013      	str	r3, [r2, #0]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	4a27      	ldr	r2, [pc, #156]	@ (80078bc <xTaskResumeAll+0x128>)
 8007820:	441a      	add	r2, r3
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	3304      	adds	r3, #4
 8007826:	4619      	mov	r1, r3
 8007828:	4610      	mov	r0, r2
 800782a:	f7fe fd5c 	bl	80062e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007832:	4b23      	ldr	r3, [pc, #140]	@ (80078c0 <xTaskResumeAll+0x12c>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007838:	429a      	cmp	r2, r3
 800783a:	d302      	bcc.n	8007842 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800783c:	4b21      	ldr	r3, [pc, #132]	@ (80078c4 <xTaskResumeAll+0x130>)
 800783e:	2201      	movs	r2, #1
 8007840:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007842:	4b1c      	ldr	r3, [pc, #112]	@ (80078b4 <xTaskResumeAll+0x120>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d1cb      	bne.n	80077e2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d001      	beq.n	8007854 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007850:	f000 fb62 	bl	8007f18 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007854:	4b1c      	ldr	r3, [pc, #112]	@ (80078c8 <xTaskResumeAll+0x134>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d010      	beq.n	8007882 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007860:	f000 f844 	bl	80078ec <xTaskIncrementTick>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	d002      	beq.n	8007870 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800786a:	4b16      	ldr	r3, [pc, #88]	@ (80078c4 <xTaskResumeAll+0x130>)
 800786c:	2201      	movs	r2, #1
 800786e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	3b01      	subs	r3, #1
 8007874:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1f1      	bne.n	8007860 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800787c:	4b12      	ldr	r3, [pc, #72]	@ (80078c8 <xTaskResumeAll+0x134>)
 800787e:	2200      	movs	r2, #0
 8007880:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007882:	4b10      	ldr	r3, [pc, #64]	@ (80078c4 <xTaskResumeAll+0x130>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d009      	beq.n	800789e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800788a:	2301      	movs	r3, #1
 800788c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800788e:	4b0f      	ldr	r3, [pc, #60]	@ (80078cc <xTaskResumeAll+0x138>)
 8007890:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	f3bf 8f4f 	dsb	sy
 800789a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800789e:	f001 f9b5 	bl	8008c0c <vPortExitCritical>

	return xAlreadyYielded;
 80078a2:	68bb      	ldr	r3, [r7, #8]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}
 80078ac:	20001310 	.word	0x20001310
 80078b0:	200012e8 	.word	0x200012e8
 80078b4:	200012a8 	.word	0x200012a8
 80078b8:	200012f0 	.word	0x200012f0
 80078bc:	20000e18 	.word	0x20000e18
 80078c0:	20000e14 	.word	0x20000e14
 80078c4:	200012fc 	.word	0x200012fc
 80078c8:	200012f8 	.word	0x200012f8
 80078cc:	e000ed04 	.word	0xe000ed04

080078d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80078d0:	b480      	push	{r7}
 80078d2:	b083      	sub	sp, #12
 80078d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80078d6:	4b04      	ldr	r3, [pc, #16]	@ (80078e8 <xTaskGetTickCount+0x18>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80078dc:	687b      	ldr	r3, [r7, #4]
}
 80078de:	4618      	mov	r0, r3
 80078e0:	370c      	adds	r7, #12
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bc80      	pop	{r7}
 80078e6:	4770      	bx	lr
 80078e8:	200012ec 	.word	0x200012ec

080078ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b086      	sub	sp, #24
 80078f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80078f2:	2300      	movs	r3, #0
 80078f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078f6:	4b4f      	ldr	r3, [pc, #316]	@ (8007a34 <xTaskIncrementTick+0x148>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	f040 8090 	bne.w	8007a20 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007900:	4b4d      	ldr	r3, [pc, #308]	@ (8007a38 <xTaskIncrementTick+0x14c>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	3301      	adds	r3, #1
 8007906:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007908:	4a4b      	ldr	r2, [pc, #300]	@ (8007a38 <xTaskIncrementTick+0x14c>)
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d121      	bne.n	8007958 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007914:	4b49      	ldr	r3, [pc, #292]	@ (8007a3c <xTaskIncrementTick+0x150>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d00b      	beq.n	8007936 <xTaskIncrementTick+0x4a>
	__asm volatile
 800791e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	603b      	str	r3, [r7, #0]
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	e7fd      	b.n	8007932 <xTaskIncrementTick+0x46>
 8007936:	4b41      	ldr	r3, [pc, #260]	@ (8007a3c <xTaskIncrementTick+0x150>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	60fb      	str	r3, [r7, #12]
 800793c:	4b40      	ldr	r3, [pc, #256]	@ (8007a40 <xTaskIncrementTick+0x154>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a3e      	ldr	r2, [pc, #248]	@ (8007a3c <xTaskIncrementTick+0x150>)
 8007942:	6013      	str	r3, [r2, #0]
 8007944:	4a3e      	ldr	r2, [pc, #248]	@ (8007a40 <xTaskIncrementTick+0x154>)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6013      	str	r3, [r2, #0]
 800794a:	4b3e      	ldr	r3, [pc, #248]	@ (8007a44 <xTaskIncrementTick+0x158>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3301      	adds	r3, #1
 8007950:	4a3c      	ldr	r2, [pc, #240]	@ (8007a44 <xTaskIncrementTick+0x158>)
 8007952:	6013      	str	r3, [r2, #0]
 8007954:	f000 fae0 	bl	8007f18 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007958:	4b3b      	ldr	r3, [pc, #236]	@ (8007a48 <xTaskIncrementTick+0x15c>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	693a      	ldr	r2, [r7, #16]
 800795e:	429a      	cmp	r2, r3
 8007960:	d349      	bcc.n	80079f6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007962:	4b36      	ldr	r3, [pc, #216]	@ (8007a3c <xTaskIncrementTick+0x150>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d104      	bne.n	8007976 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800796c:	4b36      	ldr	r3, [pc, #216]	@ (8007a48 <xTaskIncrementTick+0x15c>)
 800796e:	f04f 32ff 	mov.w	r2, #4294967295
 8007972:	601a      	str	r2, [r3, #0]
					break;
 8007974:	e03f      	b.n	80079f6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007976:	4b31      	ldr	r3, [pc, #196]	@ (8007a3c <xTaskIncrementTick+0x150>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007986:	693a      	ldr	r2, [r7, #16]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	429a      	cmp	r2, r3
 800798c:	d203      	bcs.n	8007996 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800798e:	4a2e      	ldr	r2, [pc, #184]	@ (8007a48 <xTaskIncrementTick+0x15c>)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007994:	e02f      	b.n	80079f6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	3304      	adds	r3, #4
 800799a:	4618      	mov	r0, r3
 800799c:	f7fe fcfe 	bl	800639c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d004      	beq.n	80079b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	3318      	adds	r3, #24
 80079ac:	4618      	mov	r0, r3
 80079ae:	f7fe fcf5 	bl	800639c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079b6:	4b25      	ldr	r3, [pc, #148]	@ (8007a4c <xTaskIncrementTick+0x160>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d903      	bls.n	80079c6 <xTaskIncrementTick+0xda>
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c2:	4a22      	ldr	r2, [pc, #136]	@ (8007a4c <xTaskIncrementTick+0x160>)
 80079c4:	6013      	str	r3, [r2, #0]
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ca:	4613      	mov	r3, r2
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	4413      	add	r3, r2
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	4a1f      	ldr	r2, [pc, #124]	@ (8007a50 <xTaskIncrementTick+0x164>)
 80079d4:	441a      	add	r2, r3
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	3304      	adds	r3, #4
 80079da:	4619      	mov	r1, r3
 80079dc:	4610      	mov	r0, r2
 80079de:	f7fe fc82 	bl	80062e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079e6:	4b1b      	ldr	r3, [pc, #108]	@ (8007a54 <xTaskIncrementTick+0x168>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d3b8      	bcc.n	8007962 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80079f0:	2301      	movs	r3, #1
 80079f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079f4:	e7b5      	b.n	8007962 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80079f6:	4b17      	ldr	r3, [pc, #92]	@ (8007a54 <xTaskIncrementTick+0x168>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079fc:	4914      	ldr	r1, [pc, #80]	@ (8007a50 <xTaskIncrementTick+0x164>)
 80079fe:	4613      	mov	r3, r2
 8007a00:	009b      	lsls	r3, r3, #2
 8007a02:	4413      	add	r3, r2
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	440b      	add	r3, r1
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d901      	bls.n	8007a12 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007a12:	4b11      	ldr	r3, [pc, #68]	@ (8007a58 <xTaskIncrementTick+0x16c>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d007      	beq.n	8007a2a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	617b      	str	r3, [r7, #20]
 8007a1e:	e004      	b.n	8007a2a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007a20:	4b0e      	ldr	r3, [pc, #56]	@ (8007a5c <xTaskIncrementTick+0x170>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	3301      	adds	r3, #1
 8007a26:	4a0d      	ldr	r2, [pc, #52]	@ (8007a5c <xTaskIncrementTick+0x170>)
 8007a28:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007a2a:	697b      	ldr	r3, [r7, #20]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3718      	adds	r7, #24
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	20001310 	.word	0x20001310
 8007a38:	200012ec 	.word	0x200012ec
 8007a3c:	200012a0 	.word	0x200012a0
 8007a40:	200012a4 	.word	0x200012a4
 8007a44:	20001300 	.word	0x20001300
 8007a48:	20001308 	.word	0x20001308
 8007a4c:	200012f0 	.word	0x200012f0
 8007a50:	20000e18 	.word	0x20000e18
 8007a54:	20000e14 	.word	0x20000e14
 8007a58:	200012fc 	.word	0x200012fc
 8007a5c:	200012f8 	.word	0x200012f8

08007a60 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007a60:	b480      	push	{r7}
 8007a62:	b085      	sub	sp, #20
 8007a64:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007a66:	4b2a      	ldr	r3, [pc, #168]	@ (8007b10 <vTaskSwitchContext+0xb0>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d003      	beq.n	8007a76 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007a6e:	4b29      	ldr	r3, [pc, #164]	@ (8007b14 <vTaskSwitchContext+0xb4>)
 8007a70:	2201      	movs	r2, #1
 8007a72:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007a74:	e047      	b.n	8007b06 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007a76:	4b27      	ldr	r3, [pc, #156]	@ (8007b14 <vTaskSwitchContext+0xb4>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a7c:	4b26      	ldr	r3, [pc, #152]	@ (8007b18 <vTaskSwitchContext+0xb8>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	60fb      	str	r3, [r7, #12]
 8007a82:	e011      	b.n	8007aa8 <vTaskSwitchContext+0x48>
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d10b      	bne.n	8007aa2 <vTaskSwitchContext+0x42>
	__asm volatile
 8007a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a8e:	f383 8811 	msr	BASEPRI, r3
 8007a92:	f3bf 8f6f 	isb	sy
 8007a96:	f3bf 8f4f 	dsb	sy
 8007a9a:	607b      	str	r3, [r7, #4]
}
 8007a9c:	bf00      	nop
 8007a9e:	bf00      	nop
 8007aa0:	e7fd      	b.n	8007a9e <vTaskSwitchContext+0x3e>
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	3b01      	subs	r3, #1
 8007aa6:	60fb      	str	r3, [r7, #12]
 8007aa8:	491c      	ldr	r1, [pc, #112]	@ (8007b1c <vTaskSwitchContext+0xbc>)
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	4613      	mov	r3, r2
 8007aae:	009b      	lsls	r3, r3, #2
 8007ab0:	4413      	add	r3, r2
 8007ab2:	009b      	lsls	r3, r3, #2
 8007ab4:	440b      	add	r3, r1
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d0e3      	beq.n	8007a84 <vTaskSwitchContext+0x24>
 8007abc:	68fa      	ldr	r2, [r7, #12]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	009b      	lsls	r3, r3, #2
 8007ac2:	4413      	add	r3, r2
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	4a15      	ldr	r2, [pc, #84]	@ (8007b1c <vTaskSwitchContext+0xbc>)
 8007ac8:	4413      	add	r3, r2
 8007aca:	60bb      	str	r3, [r7, #8]
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	685a      	ldr	r2, [r3, #4]
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	605a      	str	r2, [r3, #4]
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	685a      	ldr	r2, [r3, #4]
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	3308      	adds	r3, #8
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d104      	bne.n	8007aec <vTaskSwitchContext+0x8c>
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	605a      	str	r2, [r3, #4]
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	4a0b      	ldr	r2, [pc, #44]	@ (8007b20 <vTaskSwitchContext+0xc0>)
 8007af4:	6013      	str	r3, [r2, #0]
 8007af6:	4a08      	ldr	r2, [pc, #32]	@ (8007b18 <vTaskSwitchContext+0xb8>)
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007afc:	4b08      	ldr	r3, [pc, #32]	@ (8007b20 <vTaskSwitchContext+0xc0>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	3354      	adds	r3, #84	@ 0x54
 8007b02:	4a08      	ldr	r2, [pc, #32]	@ (8007b24 <vTaskSwitchContext+0xc4>)
 8007b04:	6013      	str	r3, [r2, #0]
}
 8007b06:	bf00      	nop
 8007b08:	3714      	adds	r7, #20
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bc80      	pop	{r7}
 8007b0e:	4770      	bx	lr
 8007b10:	20001310 	.word	0x20001310
 8007b14:	200012fc 	.word	0x200012fc
 8007b18:	200012f0 	.word	0x200012f0
 8007b1c:	20000e18 	.word	0x20000e18
 8007b20:	20000e14 	.word	0x20000e14
 8007b24:	20000018 	.word	0x20000018

08007b28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d10b      	bne.n	8007b50 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3c:	f383 8811 	msr	BASEPRI, r3
 8007b40:	f3bf 8f6f 	isb	sy
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	60fb      	str	r3, [r7, #12]
}
 8007b4a:	bf00      	nop
 8007b4c:	bf00      	nop
 8007b4e:	e7fd      	b.n	8007b4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b50:	4b07      	ldr	r3, [pc, #28]	@ (8007b70 <vTaskPlaceOnEventList+0x48>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	3318      	adds	r3, #24
 8007b56:	4619      	mov	r1, r3
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7fe fbe7 	bl	800632c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b5e:	2101      	movs	r1, #1
 8007b60:	6838      	ldr	r0, [r7, #0]
 8007b62:	f000 fb87 	bl	8008274 <prvAddCurrentTaskToDelayedList>
}
 8007b66:	bf00      	nop
 8007b68:	3710      	adds	r7, #16
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	20000e14 	.word	0x20000e14

08007b74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b086      	sub	sp, #24
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d10b      	bne.n	8007b9e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8a:	f383 8811 	msr	BASEPRI, r3
 8007b8e:	f3bf 8f6f 	isb	sy
 8007b92:	f3bf 8f4f 	dsb	sy
 8007b96:	617b      	str	r3, [r7, #20]
}
 8007b98:	bf00      	nop
 8007b9a:	bf00      	nop
 8007b9c:	e7fd      	b.n	8007b9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8007bc8 <vTaskPlaceOnEventListRestricted+0x54>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	3318      	adds	r3, #24
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	68f8      	ldr	r0, [r7, #12]
 8007ba8:	f7fe fb9d 	bl	80062e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d002      	beq.n	8007bb8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007bb6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007bb8:	6879      	ldr	r1, [r7, #4]
 8007bba:	68b8      	ldr	r0, [r7, #8]
 8007bbc:	f000 fb5a 	bl	8008274 <prvAddCurrentTaskToDelayedList>
	}
 8007bc0:	bf00      	nop
 8007bc2:	3718      	adds	r7, #24
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}
 8007bc8:	20000e14 	.word	0x20000e14

08007bcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b086      	sub	sp, #24
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d10b      	bne.n	8007bfa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be6:	f383 8811 	msr	BASEPRI, r3
 8007bea:	f3bf 8f6f 	isb	sy
 8007bee:	f3bf 8f4f 	dsb	sy
 8007bf2:	60fb      	str	r3, [r7, #12]
}
 8007bf4:	bf00      	nop
 8007bf6:	bf00      	nop
 8007bf8:	e7fd      	b.n	8007bf6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	3318      	adds	r3, #24
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7fe fbcc 	bl	800639c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c04:	4b1d      	ldr	r3, [pc, #116]	@ (8007c7c <xTaskRemoveFromEventList+0xb0>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d11d      	bne.n	8007c48 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	3304      	adds	r3, #4
 8007c10:	4618      	mov	r0, r3
 8007c12:	f7fe fbc3 	bl	800639c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c1a:	4b19      	ldr	r3, [pc, #100]	@ (8007c80 <xTaskRemoveFromEventList+0xb4>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d903      	bls.n	8007c2a <xTaskRemoveFromEventList+0x5e>
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c26:	4a16      	ldr	r2, [pc, #88]	@ (8007c80 <xTaskRemoveFromEventList+0xb4>)
 8007c28:	6013      	str	r3, [r2, #0]
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c2e:	4613      	mov	r3, r2
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	4413      	add	r3, r2
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	4a13      	ldr	r2, [pc, #76]	@ (8007c84 <xTaskRemoveFromEventList+0xb8>)
 8007c38:	441a      	add	r2, r3
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	3304      	adds	r3, #4
 8007c3e:	4619      	mov	r1, r3
 8007c40:	4610      	mov	r0, r2
 8007c42:	f7fe fb50 	bl	80062e6 <vListInsertEnd>
 8007c46:	e005      	b.n	8007c54 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	3318      	adds	r3, #24
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	480e      	ldr	r0, [pc, #56]	@ (8007c88 <xTaskRemoveFromEventList+0xbc>)
 8007c50:	f7fe fb49 	bl	80062e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c58:	4b0c      	ldr	r3, [pc, #48]	@ (8007c8c <xTaskRemoveFromEventList+0xc0>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d905      	bls.n	8007c6e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007c62:	2301      	movs	r3, #1
 8007c64:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007c66:	4b0a      	ldr	r3, [pc, #40]	@ (8007c90 <xTaskRemoveFromEventList+0xc4>)
 8007c68:	2201      	movs	r2, #1
 8007c6a:	601a      	str	r2, [r3, #0]
 8007c6c:	e001      	b.n	8007c72 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007c72:	697b      	ldr	r3, [r7, #20]
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3718      	adds	r7, #24
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}
 8007c7c:	20001310 	.word	0x20001310
 8007c80:	200012f0 	.word	0x200012f0
 8007c84:	20000e18 	.word	0x20000e18
 8007c88:	200012a8 	.word	0x200012a8
 8007c8c:	20000e14 	.word	0x20000e14
 8007c90:	200012fc 	.word	0x200012fc

08007c94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007c94:	b480      	push	{r7}
 8007c96:	b083      	sub	sp, #12
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007c9c:	4b06      	ldr	r3, [pc, #24]	@ (8007cb8 <vTaskInternalSetTimeOutState+0x24>)
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ca4:	4b05      	ldr	r3, [pc, #20]	@ (8007cbc <vTaskInternalSetTimeOutState+0x28>)
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	605a      	str	r2, [r3, #4]
}
 8007cac:	bf00      	nop
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bc80      	pop	{r7}
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	20001300 	.word	0x20001300
 8007cbc:	200012ec 	.word	0x200012ec

08007cc0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b088      	sub	sp, #32
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
 8007cc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10b      	bne.n	8007ce8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd4:	f383 8811 	msr	BASEPRI, r3
 8007cd8:	f3bf 8f6f 	isb	sy
 8007cdc:	f3bf 8f4f 	dsb	sy
 8007ce0:	613b      	str	r3, [r7, #16]
}
 8007ce2:	bf00      	nop
 8007ce4:	bf00      	nop
 8007ce6:	e7fd      	b.n	8007ce4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d10b      	bne.n	8007d06 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf2:	f383 8811 	msr	BASEPRI, r3
 8007cf6:	f3bf 8f6f 	isb	sy
 8007cfa:	f3bf 8f4f 	dsb	sy
 8007cfe:	60fb      	str	r3, [r7, #12]
}
 8007d00:	bf00      	nop
 8007d02:	bf00      	nop
 8007d04:	e7fd      	b.n	8007d02 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007d06:	f000 ff51 	bl	8008bac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8007d80 <xTaskCheckForTimeOut+0xc0>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	69ba      	ldr	r2, [r7, #24]
 8007d16:	1ad3      	subs	r3, r2, r3
 8007d18:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d22:	d102      	bne.n	8007d2a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007d24:	2300      	movs	r3, #0
 8007d26:	61fb      	str	r3, [r7, #28]
 8007d28:	e023      	b.n	8007d72 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	4b15      	ldr	r3, [pc, #84]	@ (8007d84 <xTaskCheckForTimeOut+0xc4>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d007      	beq.n	8007d46 <xTaskCheckForTimeOut+0x86>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	69ba      	ldr	r2, [r7, #24]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d302      	bcc.n	8007d46 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007d40:	2301      	movs	r3, #1
 8007d42:	61fb      	str	r3, [r7, #28]
 8007d44:	e015      	b.n	8007d72 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	697a      	ldr	r2, [r7, #20]
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d20b      	bcs.n	8007d68 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	1ad2      	subs	r2, r2, r3
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7ff ff99 	bl	8007c94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d62:	2300      	movs	r3, #0
 8007d64:	61fb      	str	r3, [r7, #28]
 8007d66:	e004      	b.n	8007d72 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d72:	f000 ff4b 	bl	8008c0c <vPortExitCritical>

	return xReturn;
 8007d76:	69fb      	ldr	r3, [r7, #28]
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3720      	adds	r7, #32
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}
 8007d80:	200012ec 	.word	0x200012ec
 8007d84:	20001300 	.word	0x20001300

08007d88 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007d88:	b480      	push	{r7}
 8007d8a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007d8c:	4b03      	ldr	r3, [pc, #12]	@ (8007d9c <vTaskMissedYield+0x14>)
 8007d8e:	2201      	movs	r2, #1
 8007d90:	601a      	str	r2, [r3, #0]
}
 8007d92:	bf00      	nop
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bc80      	pop	{r7}
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop
 8007d9c:	200012fc 	.word	0x200012fc

08007da0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b082      	sub	sp, #8
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007da8:	f000 f852 	bl	8007e50 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007dac:	4b06      	ldr	r3, [pc, #24]	@ (8007dc8 <prvIdleTask+0x28>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d9f9      	bls.n	8007da8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007db4:	4b05      	ldr	r3, [pc, #20]	@ (8007dcc <prvIdleTask+0x2c>)
 8007db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dba:	601a      	str	r2, [r3, #0]
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007dc4:	e7f0      	b.n	8007da8 <prvIdleTask+0x8>
 8007dc6:	bf00      	nop
 8007dc8:	20000e18 	.word	0x20000e18
 8007dcc:	e000ed04 	.word	0xe000ed04

08007dd0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b082      	sub	sp, #8
 8007dd4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	607b      	str	r3, [r7, #4]
 8007dda:	e00c      	b.n	8007df6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	4613      	mov	r3, r2
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	4413      	add	r3, r2
 8007de4:	009b      	lsls	r3, r3, #2
 8007de6:	4a12      	ldr	r2, [pc, #72]	@ (8007e30 <prvInitialiseTaskLists+0x60>)
 8007de8:	4413      	add	r3, r2
 8007dea:	4618      	mov	r0, r3
 8007dec:	f7fe fa50 	bl	8006290 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	3301      	adds	r3, #1
 8007df4:	607b      	str	r3, [r7, #4]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2b37      	cmp	r3, #55	@ 0x37
 8007dfa:	d9ef      	bls.n	8007ddc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007dfc:	480d      	ldr	r0, [pc, #52]	@ (8007e34 <prvInitialiseTaskLists+0x64>)
 8007dfe:	f7fe fa47 	bl	8006290 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e02:	480d      	ldr	r0, [pc, #52]	@ (8007e38 <prvInitialiseTaskLists+0x68>)
 8007e04:	f7fe fa44 	bl	8006290 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e08:	480c      	ldr	r0, [pc, #48]	@ (8007e3c <prvInitialiseTaskLists+0x6c>)
 8007e0a:	f7fe fa41 	bl	8006290 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e0e:	480c      	ldr	r0, [pc, #48]	@ (8007e40 <prvInitialiseTaskLists+0x70>)
 8007e10:	f7fe fa3e 	bl	8006290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e14:	480b      	ldr	r0, [pc, #44]	@ (8007e44 <prvInitialiseTaskLists+0x74>)
 8007e16:	f7fe fa3b 	bl	8006290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007e48 <prvInitialiseTaskLists+0x78>)
 8007e1c:	4a05      	ldr	r2, [pc, #20]	@ (8007e34 <prvInitialiseTaskLists+0x64>)
 8007e1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007e20:	4b0a      	ldr	r3, [pc, #40]	@ (8007e4c <prvInitialiseTaskLists+0x7c>)
 8007e22:	4a05      	ldr	r2, [pc, #20]	@ (8007e38 <prvInitialiseTaskLists+0x68>)
 8007e24:	601a      	str	r2, [r3, #0]
}
 8007e26:	bf00      	nop
 8007e28:	3708      	adds	r7, #8
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}
 8007e2e:	bf00      	nop
 8007e30:	20000e18 	.word	0x20000e18
 8007e34:	20001278 	.word	0x20001278
 8007e38:	2000128c 	.word	0x2000128c
 8007e3c:	200012a8 	.word	0x200012a8
 8007e40:	200012bc 	.word	0x200012bc
 8007e44:	200012d4 	.word	0x200012d4
 8007e48:	200012a0 	.word	0x200012a0
 8007e4c:	200012a4 	.word	0x200012a4

08007e50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b082      	sub	sp, #8
 8007e54:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e56:	e019      	b.n	8007e8c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e58:	f000 fea8 	bl	8008bac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e5c:	4b10      	ldr	r3, [pc, #64]	@ (8007ea0 <prvCheckTasksWaitingTermination+0x50>)
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	3304      	adds	r3, #4
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f7fe fa97 	bl	800639c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ea4 <prvCheckTasksWaitingTermination+0x54>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	3b01      	subs	r3, #1
 8007e74:	4a0b      	ldr	r2, [pc, #44]	@ (8007ea4 <prvCheckTasksWaitingTermination+0x54>)
 8007e76:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e78:	4b0b      	ldr	r3, [pc, #44]	@ (8007ea8 <prvCheckTasksWaitingTermination+0x58>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	4a0a      	ldr	r2, [pc, #40]	@ (8007ea8 <prvCheckTasksWaitingTermination+0x58>)
 8007e80:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e82:	f000 fec3 	bl	8008c0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 f810 	bl	8007eac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e8c:	4b06      	ldr	r3, [pc, #24]	@ (8007ea8 <prvCheckTasksWaitingTermination+0x58>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1e1      	bne.n	8007e58 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007e94:	bf00      	nop
 8007e96:	bf00      	nop
 8007e98:	3708      	adds	r7, #8
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
 8007e9e:	bf00      	nop
 8007ea0:	200012bc 	.word	0x200012bc
 8007ea4:	200012e8 	.word	0x200012e8
 8007ea8:	200012d0 	.word	0x200012d0

08007eac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	3354      	adds	r3, #84	@ 0x54
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f001 f9a3 	bl	8009204 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d108      	bne.n	8007eda <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f001 f83d 	bl	8008f4c <vPortFree>
				vPortFree( pxTCB );
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f001 f83a 	bl	8008f4c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007ed8:	e019      	b.n	8007f0e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d103      	bne.n	8007eec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f001 f831 	bl	8008f4c <vPortFree>
	}
 8007eea:	e010      	b.n	8007f0e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	d00b      	beq.n	8007f0e <prvDeleteTCB+0x62>
	__asm volatile
 8007ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efa:	f383 8811 	msr	BASEPRI, r3
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f3bf 8f4f 	dsb	sy
 8007f06:	60fb      	str	r3, [r7, #12]
}
 8007f08:	bf00      	nop
 8007f0a:	bf00      	nop
 8007f0c:	e7fd      	b.n	8007f0a <prvDeleteTCB+0x5e>
	}
 8007f0e:	bf00      	nop
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
	...

08007f18 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8007f50 <prvResetNextTaskUnblockTime+0x38>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d104      	bne.n	8007f32 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f28:	4b0a      	ldr	r3, [pc, #40]	@ (8007f54 <prvResetNextTaskUnblockTime+0x3c>)
 8007f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8007f2e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007f30:	e008      	b.n	8007f44 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f32:	4b07      	ldr	r3, [pc, #28]	@ (8007f50 <prvResetNextTaskUnblockTime+0x38>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	68db      	ldr	r3, [r3, #12]
 8007f3a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	4a04      	ldr	r2, [pc, #16]	@ (8007f54 <prvResetNextTaskUnblockTime+0x3c>)
 8007f42:	6013      	str	r3, [r2, #0]
}
 8007f44:	bf00      	nop
 8007f46:	370c      	adds	r7, #12
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bc80      	pop	{r7}
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	200012a0 	.word	0x200012a0
 8007f54:	20001308 	.word	0x20001308

08007f58 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8007f8c <xTaskGetSchedulerState+0x34>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d102      	bne.n	8007f6c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f66:	2301      	movs	r3, #1
 8007f68:	607b      	str	r3, [r7, #4]
 8007f6a:	e008      	b.n	8007f7e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f6c:	4b08      	ldr	r3, [pc, #32]	@ (8007f90 <xTaskGetSchedulerState+0x38>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d102      	bne.n	8007f7a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f74:	2302      	movs	r3, #2
 8007f76:	607b      	str	r3, [r7, #4]
 8007f78:	e001      	b.n	8007f7e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f7e:	687b      	ldr	r3, [r7, #4]
	}
 8007f80:	4618      	mov	r0, r3
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bc80      	pop	{r7}
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop
 8007f8c:	200012f4 	.word	0x200012f4
 8007f90:	20001310 	.word	0x20001310

08007f94 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b084      	sub	sp, #16
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d051      	beq.n	800804e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fae:	4b2a      	ldr	r3, [pc, #168]	@ (8008058 <xTaskPriorityInherit+0xc4>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d241      	bcs.n	800803c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	db06      	blt.n	8007fce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fc0:	4b25      	ldr	r3, [pc, #148]	@ (8008058 <xTaskPriorityInherit+0xc4>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	6959      	ldr	r1, [r3, #20]
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fd6:	4613      	mov	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	4413      	add	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4a1f      	ldr	r2, [pc, #124]	@ (800805c <xTaskPriorityInherit+0xc8>)
 8007fe0:	4413      	add	r3, r2
 8007fe2:	4299      	cmp	r1, r3
 8007fe4:	d122      	bne.n	800802c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	3304      	adds	r3, #4
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7fe f9d6 	bl	800639c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007ff0:	4b19      	ldr	r3, [pc, #100]	@ (8008058 <xTaskPriorityInherit+0xc4>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ffe:	4b18      	ldr	r3, [pc, #96]	@ (8008060 <xTaskPriorityInherit+0xcc>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	429a      	cmp	r2, r3
 8008004:	d903      	bls.n	800800e <xTaskPriorityInherit+0x7a>
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800800a:	4a15      	ldr	r2, [pc, #84]	@ (8008060 <xTaskPriorityInherit+0xcc>)
 800800c:	6013      	str	r3, [r2, #0]
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008012:	4613      	mov	r3, r2
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	4413      	add	r3, r2
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	4a10      	ldr	r2, [pc, #64]	@ (800805c <xTaskPriorityInherit+0xc8>)
 800801c:	441a      	add	r2, r3
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	3304      	adds	r3, #4
 8008022:	4619      	mov	r1, r3
 8008024:	4610      	mov	r0, r2
 8008026:	f7fe f95e 	bl	80062e6 <vListInsertEnd>
 800802a:	e004      	b.n	8008036 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800802c:	4b0a      	ldr	r3, [pc, #40]	@ (8008058 <xTaskPriorityInherit+0xc4>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008036:	2301      	movs	r3, #1
 8008038:	60fb      	str	r3, [r7, #12]
 800803a:	e008      	b.n	800804e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008040:	4b05      	ldr	r3, [pc, #20]	@ (8008058 <xTaskPriorityInherit+0xc4>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008046:	429a      	cmp	r2, r3
 8008048:	d201      	bcs.n	800804e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800804a:	2301      	movs	r3, #1
 800804c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800804e:	68fb      	ldr	r3, [r7, #12]
	}
 8008050:	4618      	mov	r0, r3
 8008052:	3710      	adds	r7, #16
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}
 8008058:	20000e14 	.word	0x20000e14
 800805c:	20000e18 	.word	0x20000e18
 8008060:	200012f0 	.word	0x200012f0

08008064 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008064:	b580      	push	{r7, lr}
 8008066:	b086      	sub	sp, #24
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008070:	2300      	movs	r3, #0
 8008072:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d058      	beq.n	800812c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800807a:	4b2f      	ldr	r3, [pc, #188]	@ (8008138 <xTaskPriorityDisinherit+0xd4>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	693a      	ldr	r2, [r7, #16]
 8008080:	429a      	cmp	r2, r3
 8008082:	d00b      	beq.n	800809c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008088:	f383 8811 	msr	BASEPRI, r3
 800808c:	f3bf 8f6f 	isb	sy
 8008090:	f3bf 8f4f 	dsb	sy
 8008094:	60fb      	str	r3, [r7, #12]
}
 8008096:	bf00      	nop
 8008098:	bf00      	nop
 800809a:	e7fd      	b.n	8008098 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d10b      	bne.n	80080bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80080a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a8:	f383 8811 	msr	BASEPRI, r3
 80080ac:	f3bf 8f6f 	isb	sy
 80080b0:	f3bf 8f4f 	dsb	sy
 80080b4:	60bb      	str	r3, [r7, #8]
}
 80080b6:	bf00      	nop
 80080b8:	bf00      	nop
 80080ba:	e7fd      	b.n	80080b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080c0:	1e5a      	subs	r2, r3, #1
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d02c      	beq.n	800812c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d128      	bne.n	800812c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	3304      	adds	r3, #4
 80080de:	4618      	mov	r0, r3
 80080e0:	f7fe f95c 	bl	800639c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080fc:	4b0f      	ldr	r3, [pc, #60]	@ (800813c <xTaskPriorityDisinherit+0xd8>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	429a      	cmp	r2, r3
 8008102:	d903      	bls.n	800810c <xTaskPriorityDisinherit+0xa8>
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008108:	4a0c      	ldr	r2, [pc, #48]	@ (800813c <xTaskPriorityDisinherit+0xd8>)
 800810a:	6013      	str	r3, [r2, #0]
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008110:	4613      	mov	r3, r2
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	4413      	add	r3, r2
 8008116:	009b      	lsls	r3, r3, #2
 8008118:	4a09      	ldr	r2, [pc, #36]	@ (8008140 <xTaskPriorityDisinherit+0xdc>)
 800811a:	441a      	add	r2, r3
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	3304      	adds	r3, #4
 8008120:	4619      	mov	r1, r3
 8008122:	4610      	mov	r0, r2
 8008124:	f7fe f8df 	bl	80062e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008128:	2301      	movs	r3, #1
 800812a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800812c:	697b      	ldr	r3, [r7, #20]
	}
 800812e:	4618      	mov	r0, r3
 8008130:	3718      	adds	r7, #24
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop
 8008138:	20000e14 	.word	0x20000e14
 800813c:	200012f0 	.word	0x200012f0
 8008140:	20000e18 	.word	0x20000e18

08008144 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008144:	b580      	push	{r7, lr}
 8008146:	b088      	sub	sp, #32
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
 800814c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008152:	2301      	movs	r3, #1
 8008154:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d06c      	beq.n	8008236 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008160:	2b00      	cmp	r3, #0
 8008162:	d10b      	bne.n	800817c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008168:	f383 8811 	msr	BASEPRI, r3
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	f3bf 8f4f 	dsb	sy
 8008174:	60fb      	str	r3, [r7, #12]
}
 8008176:	bf00      	nop
 8008178:	bf00      	nop
 800817a:	e7fd      	b.n	8008178 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008180:	683a      	ldr	r2, [r7, #0]
 8008182:	429a      	cmp	r2, r3
 8008184:	d902      	bls.n	800818c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	61fb      	str	r3, [r7, #28]
 800818a:	e002      	b.n	8008192 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008190:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008196:	69fa      	ldr	r2, [r7, #28]
 8008198:	429a      	cmp	r2, r3
 800819a:	d04c      	beq.n	8008236 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081a0:	697a      	ldr	r2, [r7, #20]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d147      	bne.n	8008236 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80081a6:	4b26      	ldr	r3, [pc, #152]	@ (8008240 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	69ba      	ldr	r2, [r7, #24]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d10b      	bne.n	80081c8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80081b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b4:	f383 8811 	msr	BASEPRI, r3
 80081b8:	f3bf 8f6f 	isb	sy
 80081bc:	f3bf 8f4f 	dsb	sy
 80081c0:	60bb      	str	r3, [r7, #8]
}
 80081c2:	bf00      	nop
 80081c4:	bf00      	nop
 80081c6:	e7fd      	b.n	80081c4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	69fa      	ldr	r2, [r7, #28]
 80081d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	699b      	ldr	r3, [r3, #24]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	db04      	blt.n	80081e6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80081e6:	69bb      	ldr	r3, [r7, #24]
 80081e8:	6959      	ldr	r1, [r3, #20]
 80081ea:	693a      	ldr	r2, [r7, #16]
 80081ec:	4613      	mov	r3, r2
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	4413      	add	r3, r2
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	4a13      	ldr	r2, [pc, #76]	@ (8008244 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80081f6:	4413      	add	r3, r2
 80081f8:	4299      	cmp	r1, r3
 80081fa:	d11c      	bne.n	8008236 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	3304      	adds	r3, #4
 8008200:	4618      	mov	r0, r3
 8008202:	f7fe f8cb 	bl	800639c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800820a:	4b0f      	ldr	r3, [pc, #60]	@ (8008248 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	429a      	cmp	r2, r3
 8008210:	d903      	bls.n	800821a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008216:	4a0c      	ldr	r2, [pc, #48]	@ (8008248 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008218:	6013      	str	r3, [r2, #0]
 800821a:	69bb      	ldr	r3, [r7, #24]
 800821c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800821e:	4613      	mov	r3, r2
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	4a07      	ldr	r2, [pc, #28]	@ (8008244 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008228:	441a      	add	r2, r3
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	3304      	adds	r3, #4
 800822e:	4619      	mov	r1, r3
 8008230:	4610      	mov	r0, r2
 8008232:	f7fe f858 	bl	80062e6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008236:	bf00      	nop
 8008238:	3720      	adds	r7, #32
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
 800823e:	bf00      	nop
 8008240:	20000e14 	.word	0x20000e14
 8008244:	20000e18 	.word	0x20000e18
 8008248:	200012f0 	.word	0x200012f0

0800824c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800824c:	b480      	push	{r7}
 800824e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008250:	4b07      	ldr	r3, [pc, #28]	@ (8008270 <pvTaskIncrementMutexHeldCount+0x24>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d004      	beq.n	8008262 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008258:	4b05      	ldr	r3, [pc, #20]	@ (8008270 <pvTaskIncrementMutexHeldCount+0x24>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800825e:	3201      	adds	r2, #1
 8008260:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008262:	4b03      	ldr	r3, [pc, #12]	@ (8008270 <pvTaskIncrementMutexHeldCount+0x24>)
 8008264:	681b      	ldr	r3, [r3, #0]
	}
 8008266:	4618      	mov	r0, r3
 8008268:	46bd      	mov	sp, r7
 800826a:	bc80      	pop	{r7}
 800826c:	4770      	bx	lr
 800826e:	bf00      	nop
 8008270:	20000e14 	.word	0x20000e14

08008274 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800827e:	4b21      	ldr	r3, [pc, #132]	@ (8008304 <prvAddCurrentTaskToDelayedList+0x90>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008284:	4b20      	ldr	r3, [pc, #128]	@ (8008308 <prvAddCurrentTaskToDelayedList+0x94>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	3304      	adds	r3, #4
 800828a:	4618      	mov	r0, r3
 800828c:	f7fe f886 	bl	800639c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008296:	d10a      	bne.n	80082ae <prvAddCurrentTaskToDelayedList+0x3a>
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d007      	beq.n	80082ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800829e:	4b1a      	ldr	r3, [pc, #104]	@ (8008308 <prvAddCurrentTaskToDelayedList+0x94>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3304      	adds	r3, #4
 80082a4:	4619      	mov	r1, r3
 80082a6:	4819      	ldr	r0, [pc, #100]	@ (800830c <prvAddCurrentTaskToDelayedList+0x98>)
 80082a8:	f7fe f81d 	bl	80062e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80082ac:	e026      	b.n	80082fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	4413      	add	r3, r2
 80082b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80082b6:	4b14      	ldr	r3, [pc, #80]	@ (8008308 <prvAddCurrentTaskToDelayedList+0x94>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68ba      	ldr	r2, [r7, #8]
 80082bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80082be:	68ba      	ldr	r2, [r7, #8]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d209      	bcs.n	80082da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082c6:	4b12      	ldr	r3, [pc, #72]	@ (8008310 <prvAddCurrentTaskToDelayedList+0x9c>)
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	4b0f      	ldr	r3, [pc, #60]	@ (8008308 <prvAddCurrentTaskToDelayedList+0x94>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	3304      	adds	r3, #4
 80082d0:	4619      	mov	r1, r3
 80082d2:	4610      	mov	r0, r2
 80082d4:	f7fe f82a 	bl	800632c <vListInsert>
}
 80082d8:	e010      	b.n	80082fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082da:	4b0e      	ldr	r3, [pc, #56]	@ (8008314 <prvAddCurrentTaskToDelayedList+0xa0>)
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	4b0a      	ldr	r3, [pc, #40]	@ (8008308 <prvAddCurrentTaskToDelayedList+0x94>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	3304      	adds	r3, #4
 80082e4:	4619      	mov	r1, r3
 80082e6:	4610      	mov	r0, r2
 80082e8:	f7fe f820 	bl	800632c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80082ec:	4b0a      	ldr	r3, [pc, #40]	@ (8008318 <prvAddCurrentTaskToDelayedList+0xa4>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	68ba      	ldr	r2, [r7, #8]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d202      	bcs.n	80082fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80082f6:	4a08      	ldr	r2, [pc, #32]	@ (8008318 <prvAddCurrentTaskToDelayedList+0xa4>)
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	6013      	str	r3, [r2, #0]
}
 80082fc:	bf00      	nop
 80082fe:	3710      	adds	r7, #16
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}
 8008304:	200012ec 	.word	0x200012ec
 8008308:	20000e14 	.word	0x20000e14
 800830c:	200012d4 	.word	0x200012d4
 8008310:	200012a4 	.word	0x200012a4
 8008314:	200012a0 	.word	0x200012a0
 8008318:	20001308 	.word	0x20001308

0800831c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b08a      	sub	sp, #40	@ 0x28
 8008320:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008322:	2300      	movs	r3, #0
 8008324:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008326:	f000 fb11 	bl	800894c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800832a:	4b1d      	ldr	r3, [pc, #116]	@ (80083a0 <xTimerCreateTimerTask+0x84>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d021      	beq.n	8008376 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008332:	2300      	movs	r3, #0
 8008334:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008336:	2300      	movs	r3, #0
 8008338:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800833a:	1d3a      	adds	r2, r7, #4
 800833c:	f107 0108 	add.w	r1, r7, #8
 8008340:	f107 030c 	add.w	r3, r7, #12
 8008344:	4618      	mov	r0, r3
 8008346:	f7fd ff89 	bl	800625c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800834a:	6879      	ldr	r1, [r7, #4]
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	68fa      	ldr	r2, [r7, #12]
 8008350:	9202      	str	r2, [sp, #8]
 8008352:	9301      	str	r3, [sp, #4]
 8008354:	2302      	movs	r3, #2
 8008356:	9300      	str	r3, [sp, #0]
 8008358:	2300      	movs	r3, #0
 800835a:	460a      	mov	r2, r1
 800835c:	4911      	ldr	r1, [pc, #68]	@ (80083a4 <xTimerCreateTimerTask+0x88>)
 800835e:	4812      	ldr	r0, [pc, #72]	@ (80083a8 <xTimerCreateTimerTask+0x8c>)
 8008360:	f7fe ff32 	bl	80071c8 <xTaskCreateStatic>
 8008364:	4603      	mov	r3, r0
 8008366:	4a11      	ldr	r2, [pc, #68]	@ (80083ac <xTimerCreateTimerTask+0x90>)
 8008368:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800836a:	4b10      	ldr	r3, [pc, #64]	@ (80083ac <xTimerCreateTimerTask+0x90>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d001      	beq.n	8008376 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008372:	2301      	movs	r3, #1
 8008374:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d10b      	bne.n	8008394 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800837c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008380:	f383 8811 	msr	BASEPRI, r3
 8008384:	f3bf 8f6f 	isb	sy
 8008388:	f3bf 8f4f 	dsb	sy
 800838c:	613b      	str	r3, [r7, #16]
}
 800838e:	bf00      	nop
 8008390:	bf00      	nop
 8008392:	e7fd      	b.n	8008390 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008394:	697b      	ldr	r3, [r7, #20]
}
 8008396:	4618      	mov	r0, r3
 8008398:	3718      	adds	r7, #24
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
 800839e:	bf00      	nop
 80083a0:	20001344 	.word	0x20001344
 80083a4:	08009dd4 	.word	0x08009dd4
 80083a8:	080084e9 	.word	0x080084e9
 80083ac:	20001348 	.word	0x20001348

080083b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b08a      	sub	sp, #40	@ 0x28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
 80083bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80083be:	2300      	movs	r3, #0
 80083c0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d10b      	bne.n	80083e0 <xTimerGenericCommand+0x30>
	__asm volatile
 80083c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083cc:	f383 8811 	msr	BASEPRI, r3
 80083d0:	f3bf 8f6f 	isb	sy
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	623b      	str	r3, [r7, #32]
}
 80083da:	bf00      	nop
 80083dc:	bf00      	nop
 80083de:	e7fd      	b.n	80083dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80083e0:	4b19      	ldr	r3, [pc, #100]	@ (8008448 <xTimerGenericCommand+0x98>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d02a      	beq.n	800843e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	2b05      	cmp	r3, #5
 80083f8:	dc18      	bgt.n	800842c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80083fa:	f7ff fdad 	bl	8007f58 <xTaskGetSchedulerState>
 80083fe:	4603      	mov	r3, r0
 8008400:	2b02      	cmp	r3, #2
 8008402:	d109      	bne.n	8008418 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008404:	4b10      	ldr	r3, [pc, #64]	@ (8008448 <xTimerGenericCommand+0x98>)
 8008406:	6818      	ldr	r0, [r3, #0]
 8008408:	f107 0110 	add.w	r1, r7, #16
 800840c:	2300      	movs	r3, #0
 800840e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008410:	f7fe f934 	bl	800667c <xQueueGenericSend>
 8008414:	6278      	str	r0, [r7, #36]	@ 0x24
 8008416:	e012      	b.n	800843e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008418:	4b0b      	ldr	r3, [pc, #44]	@ (8008448 <xTimerGenericCommand+0x98>)
 800841a:	6818      	ldr	r0, [r3, #0]
 800841c:	f107 0110 	add.w	r1, r7, #16
 8008420:	2300      	movs	r3, #0
 8008422:	2200      	movs	r2, #0
 8008424:	f7fe f92a 	bl	800667c <xQueueGenericSend>
 8008428:	6278      	str	r0, [r7, #36]	@ 0x24
 800842a:	e008      	b.n	800843e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800842c:	4b06      	ldr	r3, [pc, #24]	@ (8008448 <xTimerGenericCommand+0x98>)
 800842e:	6818      	ldr	r0, [r3, #0]
 8008430:	f107 0110 	add.w	r1, r7, #16
 8008434:	2300      	movs	r3, #0
 8008436:	683a      	ldr	r2, [r7, #0]
 8008438:	f7fe fa22 	bl	8006880 <xQueueGenericSendFromISR>
 800843c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800843e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008440:	4618      	mov	r0, r3
 8008442:	3728      	adds	r7, #40	@ 0x28
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}
 8008448:	20001344 	.word	0x20001344

0800844c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b088      	sub	sp, #32
 8008450:	af02      	add	r7, sp, #8
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008456:	4b23      	ldr	r3, [pc, #140]	@ (80084e4 <prvProcessExpiredTimer+0x98>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	3304      	adds	r3, #4
 8008464:	4618      	mov	r0, r3
 8008466:	f7fd ff99 	bl	800639c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008470:	f003 0304 	and.w	r3, r3, #4
 8008474:	2b00      	cmp	r3, #0
 8008476:	d023      	beq.n	80084c0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	699a      	ldr	r2, [r3, #24]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	18d1      	adds	r1, r2, r3
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	683a      	ldr	r2, [r7, #0]
 8008484:	6978      	ldr	r0, [r7, #20]
 8008486:	f000 f8d3 	bl	8008630 <prvInsertTimerInActiveList>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d020      	beq.n	80084d2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008490:	2300      	movs	r3, #0
 8008492:	9300      	str	r3, [sp, #0]
 8008494:	2300      	movs	r3, #0
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	2100      	movs	r1, #0
 800849a:	6978      	ldr	r0, [r7, #20]
 800849c:	f7ff ff88 	bl	80083b0 <xTimerGenericCommand>
 80084a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d114      	bne.n	80084d2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80084a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ac:	f383 8811 	msr	BASEPRI, r3
 80084b0:	f3bf 8f6f 	isb	sy
 80084b4:	f3bf 8f4f 	dsb	sy
 80084b8:	60fb      	str	r3, [r7, #12]
}
 80084ba:	bf00      	nop
 80084bc:	bf00      	nop
 80084be:	e7fd      	b.n	80084bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084c6:	f023 0301 	bic.w	r3, r3, #1
 80084ca:	b2da      	uxtb	r2, r3
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	6a1b      	ldr	r3, [r3, #32]
 80084d6:	6978      	ldr	r0, [r7, #20]
 80084d8:	4798      	blx	r3
}
 80084da:	bf00      	nop
 80084dc:	3718      	adds	r7, #24
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}
 80084e2:	bf00      	nop
 80084e4:	2000133c 	.word	0x2000133c

080084e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80084f0:	f107 0308 	add.w	r3, r7, #8
 80084f4:	4618      	mov	r0, r3
 80084f6:	f000 f859 	bl	80085ac <prvGetNextExpireTime>
 80084fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	4619      	mov	r1, r3
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	f000 f805 	bl	8008510 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008506:	f000 f8d5 	bl	80086b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800850a:	bf00      	nop
 800850c:	e7f0      	b.n	80084f0 <prvTimerTask+0x8>
	...

08008510 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800851a:	f7ff f92d 	bl	8007778 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800851e:	f107 0308 	add.w	r3, r7, #8
 8008522:	4618      	mov	r0, r3
 8008524:	f000 f864 	bl	80085f0 <prvSampleTimeNow>
 8008528:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d130      	bne.n	8008592 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10a      	bne.n	800854c <prvProcessTimerOrBlockTask+0x3c>
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	429a      	cmp	r2, r3
 800853c:	d806      	bhi.n	800854c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800853e:	f7ff f929 	bl	8007794 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008542:	68f9      	ldr	r1, [r7, #12]
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f7ff ff81 	bl	800844c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800854a:	e024      	b.n	8008596 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d008      	beq.n	8008564 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008552:	4b13      	ldr	r3, [pc, #76]	@ (80085a0 <prvProcessTimerOrBlockTask+0x90>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d101      	bne.n	8008560 <prvProcessTimerOrBlockTask+0x50>
 800855c:	2301      	movs	r3, #1
 800855e:	e000      	b.n	8008562 <prvProcessTimerOrBlockTask+0x52>
 8008560:	2300      	movs	r3, #0
 8008562:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008564:	4b0f      	ldr	r3, [pc, #60]	@ (80085a4 <prvProcessTimerOrBlockTask+0x94>)
 8008566:	6818      	ldr	r0, [r3, #0]
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	1ad3      	subs	r3, r2, r3
 800856e:	683a      	ldr	r2, [r7, #0]
 8008570:	4619      	mov	r1, r3
 8008572:	f7fe fdf5 	bl	8007160 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008576:	f7ff f90d 	bl	8007794 <xTaskResumeAll>
 800857a:	4603      	mov	r3, r0
 800857c:	2b00      	cmp	r3, #0
 800857e:	d10a      	bne.n	8008596 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008580:	4b09      	ldr	r3, [pc, #36]	@ (80085a8 <prvProcessTimerOrBlockTask+0x98>)
 8008582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008586:	601a      	str	r2, [r3, #0]
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	f3bf 8f6f 	isb	sy
}
 8008590:	e001      	b.n	8008596 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008592:	f7ff f8ff 	bl	8007794 <xTaskResumeAll>
}
 8008596:	bf00      	nop
 8008598:	3710      	adds	r7, #16
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}
 800859e:	bf00      	nop
 80085a0:	20001340 	.word	0x20001340
 80085a4:	20001344 	.word	0x20001344
 80085a8:	e000ed04 	.word	0xe000ed04

080085ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80085ac:	b480      	push	{r7}
 80085ae:	b085      	sub	sp, #20
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80085b4:	4b0d      	ldr	r3, [pc, #52]	@ (80085ec <prvGetNextExpireTime+0x40>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d101      	bne.n	80085c2 <prvGetNextExpireTime+0x16>
 80085be:	2201      	movs	r2, #1
 80085c0:	e000      	b.n	80085c4 <prvGetNextExpireTime+0x18>
 80085c2:	2200      	movs	r2, #0
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d105      	bne.n	80085dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085d0:	4b06      	ldr	r3, [pc, #24]	@ (80085ec <prvGetNextExpireTime+0x40>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	60fb      	str	r3, [r7, #12]
 80085da:	e001      	b.n	80085e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80085dc:	2300      	movs	r3, #0
 80085de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80085e0:	68fb      	ldr	r3, [r7, #12]
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3714      	adds	r7, #20
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bc80      	pop	{r7}
 80085ea:	4770      	bx	lr
 80085ec:	2000133c 	.word	0x2000133c

080085f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80085f8:	f7ff f96a 	bl	80078d0 <xTaskGetTickCount>
 80085fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80085fe:	4b0b      	ldr	r3, [pc, #44]	@ (800862c <prvSampleTimeNow+0x3c>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68fa      	ldr	r2, [r7, #12]
 8008604:	429a      	cmp	r2, r3
 8008606:	d205      	bcs.n	8008614 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008608:	f000 f93a 	bl	8008880 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	601a      	str	r2, [r3, #0]
 8008612:	e002      	b.n	800861a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800861a:	4a04      	ldr	r2, [pc, #16]	@ (800862c <prvSampleTimeNow+0x3c>)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008620:	68fb      	ldr	r3, [r7, #12]
}
 8008622:	4618      	mov	r0, r3
 8008624:	3710      	adds	r7, #16
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
 800862a:	bf00      	nop
 800862c:	2000134c 	.word	0x2000134c

08008630 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b086      	sub	sp, #24
 8008634:	af00      	add	r7, sp, #0
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	607a      	str	r2, [r7, #4]
 800863c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800863e:	2300      	movs	r3, #0
 8008640:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800864e:	68ba      	ldr	r2, [r7, #8]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	429a      	cmp	r2, r3
 8008654:	d812      	bhi.n	800867c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008656:	687a      	ldr	r2, [r7, #4]
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	1ad2      	subs	r2, r2, r3
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	429a      	cmp	r2, r3
 8008662:	d302      	bcc.n	800866a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008664:	2301      	movs	r3, #1
 8008666:	617b      	str	r3, [r7, #20]
 8008668:	e01b      	b.n	80086a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800866a:	4b10      	ldr	r3, [pc, #64]	@ (80086ac <prvInsertTimerInActiveList+0x7c>)
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	3304      	adds	r3, #4
 8008672:	4619      	mov	r1, r3
 8008674:	4610      	mov	r0, r2
 8008676:	f7fd fe59 	bl	800632c <vListInsert>
 800867a:	e012      	b.n	80086a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	429a      	cmp	r2, r3
 8008682:	d206      	bcs.n	8008692 <prvInsertTimerInActiveList+0x62>
 8008684:	68ba      	ldr	r2, [r7, #8]
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	429a      	cmp	r2, r3
 800868a:	d302      	bcc.n	8008692 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800868c:	2301      	movs	r3, #1
 800868e:	617b      	str	r3, [r7, #20]
 8008690:	e007      	b.n	80086a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008692:	4b07      	ldr	r3, [pc, #28]	@ (80086b0 <prvInsertTimerInActiveList+0x80>)
 8008694:	681a      	ldr	r2, [r3, #0]
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	3304      	adds	r3, #4
 800869a:	4619      	mov	r1, r3
 800869c:	4610      	mov	r0, r2
 800869e:	f7fd fe45 	bl	800632c <vListInsert>
		}
	}

	return xProcessTimerNow;
 80086a2:	697b      	ldr	r3, [r7, #20]
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3718      	adds	r7, #24
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}
 80086ac:	20001340 	.word	0x20001340
 80086b0:	2000133c 	.word	0x2000133c

080086b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b08e      	sub	sp, #56	@ 0x38
 80086b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80086ba:	e0ce      	b.n	800885a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	da19      	bge.n	80086f6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80086c2:	1d3b      	adds	r3, r7, #4
 80086c4:	3304      	adds	r3, #4
 80086c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80086c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d10b      	bne.n	80086e6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80086ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d2:	f383 8811 	msr	BASEPRI, r3
 80086d6:	f3bf 8f6f 	isb	sy
 80086da:	f3bf 8f4f 	dsb	sy
 80086de:	61fb      	str	r3, [r7, #28]
}
 80086e0:	bf00      	nop
 80086e2:	bf00      	nop
 80086e4:	e7fd      	b.n	80086e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80086e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086ec:	6850      	ldr	r0, [r2, #4]
 80086ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086f0:	6892      	ldr	r2, [r2, #8]
 80086f2:	4611      	mov	r1, r2
 80086f4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	f2c0 80ae 	blt.w	800885a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008704:	695b      	ldr	r3, [r3, #20]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d004      	beq.n	8008714 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800870a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800870c:	3304      	adds	r3, #4
 800870e:	4618      	mov	r0, r3
 8008710:	f7fd fe44 	bl	800639c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008714:	463b      	mov	r3, r7
 8008716:	4618      	mov	r0, r3
 8008718:	f7ff ff6a 	bl	80085f0 <prvSampleTimeNow>
 800871c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2b09      	cmp	r3, #9
 8008722:	f200 8097 	bhi.w	8008854 <prvProcessReceivedCommands+0x1a0>
 8008726:	a201      	add	r2, pc, #4	@ (adr r2, 800872c <prvProcessReceivedCommands+0x78>)
 8008728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800872c:	08008755 	.word	0x08008755
 8008730:	08008755 	.word	0x08008755
 8008734:	08008755 	.word	0x08008755
 8008738:	080087cb 	.word	0x080087cb
 800873c:	080087df 	.word	0x080087df
 8008740:	0800882b 	.word	0x0800882b
 8008744:	08008755 	.word	0x08008755
 8008748:	08008755 	.word	0x08008755
 800874c:	080087cb 	.word	0x080087cb
 8008750:	080087df 	.word	0x080087df
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008756:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800875a:	f043 0301 	orr.w	r3, r3, #1
 800875e:	b2da      	uxtb	r2, r3
 8008760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008762:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008766:	68ba      	ldr	r2, [r7, #8]
 8008768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	18d1      	adds	r1, r2, r3
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008772:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008774:	f7ff ff5c 	bl	8008630 <prvInsertTimerInActiveList>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d06c      	beq.n	8008858 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800877e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008780:	6a1b      	ldr	r3, [r3, #32]
 8008782:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008784:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008788:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800878c:	f003 0304 	and.w	r3, r3, #4
 8008790:	2b00      	cmp	r3, #0
 8008792:	d061      	beq.n	8008858 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008794:	68ba      	ldr	r2, [r7, #8]
 8008796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008798:	699b      	ldr	r3, [r3, #24]
 800879a:	441a      	add	r2, r3
 800879c:	2300      	movs	r3, #0
 800879e:	9300      	str	r3, [sp, #0]
 80087a0:	2300      	movs	r3, #0
 80087a2:	2100      	movs	r1, #0
 80087a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087a6:	f7ff fe03 	bl	80083b0 <xTimerGenericCommand>
 80087aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80087ac:	6a3b      	ldr	r3, [r7, #32]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d152      	bne.n	8008858 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80087b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b6:	f383 8811 	msr	BASEPRI, r3
 80087ba:	f3bf 8f6f 	isb	sy
 80087be:	f3bf 8f4f 	dsb	sy
 80087c2:	61bb      	str	r3, [r7, #24]
}
 80087c4:	bf00      	nop
 80087c6:	bf00      	nop
 80087c8:	e7fd      	b.n	80087c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087d0:	f023 0301 	bic.w	r3, r3, #1
 80087d4:	b2da      	uxtb	r2, r3
 80087d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80087dc:	e03d      	b.n	800885a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087e4:	f043 0301 	orr.w	r3, r3, #1
 80087e8:	b2da      	uxtb	r2, r3
 80087ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80087f0:	68ba      	ldr	r2, [r7, #8]
 80087f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80087f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f8:	699b      	ldr	r3, [r3, #24]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d10b      	bne.n	8008816 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80087fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008802:	f383 8811 	msr	BASEPRI, r3
 8008806:	f3bf 8f6f 	isb	sy
 800880a:	f3bf 8f4f 	dsb	sy
 800880e:	617b      	str	r3, [r7, #20]
}
 8008810:	bf00      	nop
 8008812:	bf00      	nop
 8008814:	e7fd      	b.n	8008812 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008818:	699a      	ldr	r2, [r3, #24]
 800881a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800881c:	18d1      	adds	r1, r2, r3
 800881e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008820:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008822:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008824:	f7ff ff04 	bl	8008630 <prvInsertTimerInActiveList>
					break;
 8008828:	e017      	b.n	800885a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800882a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008830:	f003 0302 	and.w	r3, r3, #2
 8008834:	2b00      	cmp	r3, #0
 8008836:	d103      	bne.n	8008840 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008838:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800883a:	f000 fb87 	bl	8008f4c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800883e:	e00c      	b.n	800885a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008842:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008846:	f023 0301 	bic.w	r3, r3, #1
 800884a:	b2da      	uxtb	r2, r3
 800884c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800884e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008852:	e002      	b.n	800885a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008854:	bf00      	nop
 8008856:	e000      	b.n	800885a <prvProcessReceivedCommands+0x1a6>
					break;
 8008858:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800885a:	4b08      	ldr	r3, [pc, #32]	@ (800887c <prvProcessReceivedCommands+0x1c8>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	1d39      	adds	r1, r7, #4
 8008860:	2200      	movs	r2, #0
 8008862:	4618      	mov	r0, r3
 8008864:	f7fe f93a 	bl	8006adc <xQueueReceive>
 8008868:	4603      	mov	r3, r0
 800886a:	2b00      	cmp	r3, #0
 800886c:	f47f af26 	bne.w	80086bc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008870:	bf00      	nop
 8008872:	bf00      	nop
 8008874:	3730      	adds	r7, #48	@ 0x30
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	20001344 	.word	0x20001344

08008880 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b088      	sub	sp, #32
 8008884:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008886:	e049      	b.n	800891c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008888:	4b2e      	ldr	r3, [pc, #184]	@ (8008944 <prvSwitchTimerLists+0xc4>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	68db      	ldr	r3, [r3, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008892:	4b2c      	ldr	r3, [pc, #176]	@ (8008944 <prvSwitchTimerLists+0xc4>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	68db      	ldr	r3, [r3, #12]
 8008898:	68db      	ldr	r3, [r3, #12]
 800889a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	3304      	adds	r3, #4
 80088a0:	4618      	mov	r0, r3
 80088a2:	f7fd fd7b 	bl	800639c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6a1b      	ldr	r3, [r3, #32]
 80088aa:	68f8      	ldr	r0, [r7, #12]
 80088ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088b4:	f003 0304 	and.w	r3, r3, #4
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d02f      	beq.n	800891c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	699b      	ldr	r3, [r3, #24]
 80088c0:	693a      	ldr	r2, [r7, #16]
 80088c2:	4413      	add	r3, r2
 80088c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80088c6:	68ba      	ldr	r2, [r7, #8]
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d90e      	bls.n	80088ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	68ba      	ldr	r2, [r7, #8]
 80088d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	68fa      	ldr	r2, [r7, #12]
 80088d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80088da:	4b1a      	ldr	r3, [pc, #104]	@ (8008944 <prvSwitchTimerLists+0xc4>)
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	3304      	adds	r3, #4
 80088e2:	4619      	mov	r1, r3
 80088e4:	4610      	mov	r0, r2
 80088e6:	f7fd fd21 	bl	800632c <vListInsert>
 80088ea:	e017      	b.n	800891c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088ec:	2300      	movs	r3, #0
 80088ee:	9300      	str	r3, [sp, #0]
 80088f0:	2300      	movs	r3, #0
 80088f2:	693a      	ldr	r2, [r7, #16]
 80088f4:	2100      	movs	r1, #0
 80088f6:	68f8      	ldr	r0, [r7, #12]
 80088f8:	f7ff fd5a 	bl	80083b0 <xTimerGenericCommand>
 80088fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d10b      	bne.n	800891c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008908:	f383 8811 	msr	BASEPRI, r3
 800890c:	f3bf 8f6f 	isb	sy
 8008910:	f3bf 8f4f 	dsb	sy
 8008914:	603b      	str	r3, [r7, #0]
}
 8008916:	bf00      	nop
 8008918:	bf00      	nop
 800891a:	e7fd      	b.n	8008918 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800891c:	4b09      	ldr	r3, [pc, #36]	@ (8008944 <prvSwitchTimerLists+0xc4>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1b0      	bne.n	8008888 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008926:	4b07      	ldr	r3, [pc, #28]	@ (8008944 <prvSwitchTimerLists+0xc4>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800892c:	4b06      	ldr	r3, [pc, #24]	@ (8008948 <prvSwitchTimerLists+0xc8>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a04      	ldr	r2, [pc, #16]	@ (8008944 <prvSwitchTimerLists+0xc4>)
 8008932:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008934:	4a04      	ldr	r2, [pc, #16]	@ (8008948 <prvSwitchTimerLists+0xc8>)
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	6013      	str	r3, [r2, #0]
}
 800893a:	bf00      	nop
 800893c:	3718      	adds	r7, #24
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	2000133c 	.word	0x2000133c
 8008948:	20001340 	.word	0x20001340

0800894c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b082      	sub	sp, #8
 8008950:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008952:	f000 f92b 	bl	8008bac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008956:	4b15      	ldr	r3, [pc, #84]	@ (80089ac <prvCheckForValidListAndQueue+0x60>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d120      	bne.n	80089a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800895e:	4814      	ldr	r0, [pc, #80]	@ (80089b0 <prvCheckForValidListAndQueue+0x64>)
 8008960:	f7fd fc96 	bl	8006290 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008964:	4813      	ldr	r0, [pc, #76]	@ (80089b4 <prvCheckForValidListAndQueue+0x68>)
 8008966:	f7fd fc93 	bl	8006290 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800896a:	4b13      	ldr	r3, [pc, #76]	@ (80089b8 <prvCheckForValidListAndQueue+0x6c>)
 800896c:	4a10      	ldr	r2, [pc, #64]	@ (80089b0 <prvCheckForValidListAndQueue+0x64>)
 800896e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008970:	4b12      	ldr	r3, [pc, #72]	@ (80089bc <prvCheckForValidListAndQueue+0x70>)
 8008972:	4a10      	ldr	r2, [pc, #64]	@ (80089b4 <prvCheckForValidListAndQueue+0x68>)
 8008974:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008976:	2300      	movs	r3, #0
 8008978:	9300      	str	r3, [sp, #0]
 800897a:	4b11      	ldr	r3, [pc, #68]	@ (80089c0 <prvCheckForValidListAndQueue+0x74>)
 800897c:	4a11      	ldr	r2, [pc, #68]	@ (80089c4 <prvCheckForValidListAndQueue+0x78>)
 800897e:	2110      	movs	r1, #16
 8008980:	200a      	movs	r0, #10
 8008982:	f7fd fd9f 	bl	80064c4 <xQueueGenericCreateStatic>
 8008986:	4603      	mov	r3, r0
 8008988:	4a08      	ldr	r2, [pc, #32]	@ (80089ac <prvCheckForValidListAndQueue+0x60>)
 800898a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800898c:	4b07      	ldr	r3, [pc, #28]	@ (80089ac <prvCheckForValidListAndQueue+0x60>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d005      	beq.n	80089a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008994:	4b05      	ldr	r3, [pc, #20]	@ (80089ac <prvCheckForValidListAndQueue+0x60>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	490b      	ldr	r1, [pc, #44]	@ (80089c8 <prvCheckForValidListAndQueue+0x7c>)
 800899a:	4618      	mov	r0, r3
 800899c:	f7fe fbb8 	bl	8007110 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089a0:	f000 f934 	bl	8008c0c <vPortExitCritical>
}
 80089a4:	bf00      	nop
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop
 80089ac:	20001344 	.word	0x20001344
 80089b0:	20001314 	.word	0x20001314
 80089b4:	20001328 	.word	0x20001328
 80089b8:	2000133c 	.word	0x2000133c
 80089bc:	20001340 	.word	0x20001340
 80089c0:	200013f0 	.word	0x200013f0
 80089c4:	20001350 	.word	0x20001350
 80089c8:	08009ddc 	.word	0x08009ddc

080089cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	3b04      	subs	r3, #4
 80089dc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80089e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	3b04      	subs	r3, #4
 80089ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	f023 0201 	bic.w	r2, r3, #1
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	3b04      	subs	r3, #4
 80089fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80089fc:	4a08      	ldr	r2, [pc, #32]	@ (8008a20 <pxPortInitialiseStack+0x54>)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	3b14      	subs	r3, #20
 8008a06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	3b20      	subs	r3, #32
 8008a12:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008a14:	68fb      	ldr	r3, [r7, #12]
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3714      	adds	r7, #20
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bc80      	pop	{r7}
 8008a1e:	4770      	bx	lr
 8008a20:	08008a25 	.word	0x08008a25

08008a24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a24:	b480      	push	{r7}
 8008a26:	b085      	sub	sp, #20
 8008a28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008a2e:	4b12      	ldr	r3, [pc, #72]	@ (8008a78 <prvTaskExitError+0x54>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a36:	d00b      	beq.n	8008a50 <prvTaskExitError+0x2c>
	__asm volatile
 8008a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a3c:	f383 8811 	msr	BASEPRI, r3
 8008a40:	f3bf 8f6f 	isb	sy
 8008a44:	f3bf 8f4f 	dsb	sy
 8008a48:	60fb      	str	r3, [r7, #12]
}
 8008a4a:	bf00      	nop
 8008a4c:	bf00      	nop
 8008a4e:	e7fd      	b.n	8008a4c <prvTaskExitError+0x28>
	__asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	60bb      	str	r3, [r7, #8]
}
 8008a62:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008a64:	bf00      	nop
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d0fc      	beq.n	8008a66 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008a6c:	bf00      	nop
 8008a6e:	bf00      	nop
 8008a70:	3714      	adds	r7, #20
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bc80      	pop	{r7}
 8008a76:	4770      	bx	lr
 8008a78:	20000014 	.word	0x20000014
 8008a7c:	00000000 	.word	0x00000000

08008a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008a80:	4b07      	ldr	r3, [pc, #28]	@ (8008aa0 <pxCurrentTCBConst2>)
 8008a82:	6819      	ldr	r1, [r3, #0]
 8008a84:	6808      	ldr	r0, [r1, #0]
 8008a86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008a8a:	f380 8809 	msr	PSP, r0
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f04f 0000 	mov.w	r0, #0
 8008a96:	f380 8811 	msr	BASEPRI, r0
 8008a9a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008a9e:	4770      	bx	lr

08008aa0 <pxCurrentTCBConst2>:
 8008aa0:	20000e14 	.word	0x20000e14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008aa4:	bf00      	nop
 8008aa6:	bf00      	nop

08008aa8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008aa8:	4806      	ldr	r0, [pc, #24]	@ (8008ac4 <prvPortStartFirstTask+0x1c>)
 8008aaa:	6800      	ldr	r0, [r0, #0]
 8008aac:	6800      	ldr	r0, [r0, #0]
 8008aae:	f380 8808 	msr	MSP, r0
 8008ab2:	b662      	cpsie	i
 8008ab4:	b661      	cpsie	f
 8008ab6:	f3bf 8f4f 	dsb	sy
 8008aba:	f3bf 8f6f 	isb	sy
 8008abe:	df00      	svc	0
 8008ac0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008ac2:	bf00      	nop
 8008ac4:	e000ed08 	.word	0xe000ed08

08008ac8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b084      	sub	sp, #16
 8008acc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008ace:	4b32      	ldr	r3, [pc, #200]	@ (8008b98 <xPortStartScheduler+0xd0>)
 8008ad0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	22ff      	movs	r2, #255	@ 0xff
 8008ade:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008ae8:	78fb      	ldrb	r3, [r7, #3]
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008af0:	b2da      	uxtb	r2, r3
 8008af2:	4b2a      	ldr	r3, [pc, #168]	@ (8008b9c <xPortStartScheduler+0xd4>)
 8008af4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008af6:	4b2a      	ldr	r3, [pc, #168]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008af8:	2207      	movs	r2, #7
 8008afa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008afc:	e009      	b.n	8008b12 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008afe:	4b28      	ldr	r3, [pc, #160]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	3b01      	subs	r3, #1
 8008b04:	4a26      	ldr	r2, [pc, #152]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b06:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008b08:	78fb      	ldrb	r3, [r7, #3]
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	005b      	lsls	r3, r3, #1
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b12:	78fb      	ldrb	r3, [r7, #3]
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b1a:	2b80      	cmp	r3, #128	@ 0x80
 8008b1c:	d0ef      	beq.n	8008afe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b1e:	4b20      	ldr	r3, [pc, #128]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f1c3 0307 	rsb	r3, r3, #7
 8008b26:	2b04      	cmp	r3, #4
 8008b28:	d00b      	beq.n	8008b42 <xPortStartScheduler+0x7a>
	__asm volatile
 8008b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b2e:	f383 8811 	msr	BASEPRI, r3
 8008b32:	f3bf 8f6f 	isb	sy
 8008b36:	f3bf 8f4f 	dsb	sy
 8008b3a:	60bb      	str	r3, [r7, #8]
}
 8008b3c:	bf00      	nop
 8008b3e:	bf00      	nop
 8008b40:	e7fd      	b.n	8008b3e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008b42:	4b17      	ldr	r3, [pc, #92]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	021b      	lsls	r3, r3, #8
 8008b48:	4a15      	ldr	r2, [pc, #84]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b4a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008b4c:	4b14      	ldr	r3, [pc, #80]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008b54:	4a12      	ldr	r2, [pc, #72]	@ (8008ba0 <xPortStartScheduler+0xd8>)
 8008b56:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008b60:	4b10      	ldr	r3, [pc, #64]	@ (8008ba4 <xPortStartScheduler+0xdc>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a0f      	ldr	r2, [pc, #60]	@ (8008ba4 <xPortStartScheduler+0xdc>)
 8008b66:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008b6a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8008ba4 <xPortStartScheduler+0xdc>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a0c      	ldr	r2, [pc, #48]	@ (8008ba4 <xPortStartScheduler+0xdc>)
 8008b72:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008b76:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008b78:	f000 f8b8 	bl	8008cec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ba8 <xPortStartScheduler+0xe0>)
 8008b7e:	2200      	movs	r2, #0
 8008b80:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008b82:	f7ff ff91 	bl	8008aa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008b86:	f7fe ff6b 	bl	8007a60 <vTaskSwitchContext>
	prvTaskExitError();
 8008b8a:	f7ff ff4b 	bl	8008a24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	e000e400 	.word	0xe000e400
 8008b9c:	20001440 	.word	0x20001440
 8008ba0:	20001444 	.word	0x20001444
 8008ba4:	e000ed20 	.word	0xe000ed20
 8008ba8:	20000014 	.word	0x20000014

08008bac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
	__asm volatile
 8008bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	607b      	str	r3, [r7, #4]
}
 8008bc4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8008c04 <vPortEnterCritical+0x58>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8008c04 <vPortEnterCritical+0x58>)
 8008bce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8008c04 <vPortEnterCritical+0x58>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d110      	bne.n	8008bfa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8008c08 <vPortEnterCritical+0x5c>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d00b      	beq.n	8008bfa <vPortEnterCritical+0x4e>
	__asm volatile
 8008be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be6:	f383 8811 	msr	BASEPRI, r3
 8008bea:	f3bf 8f6f 	isb	sy
 8008bee:	f3bf 8f4f 	dsb	sy
 8008bf2:	603b      	str	r3, [r7, #0]
}
 8008bf4:	bf00      	nop
 8008bf6:	bf00      	nop
 8008bf8:	e7fd      	b.n	8008bf6 <vPortEnterCritical+0x4a>
	}
}
 8008bfa:	bf00      	nop
 8008bfc:	370c      	adds	r7, #12
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bc80      	pop	{r7}
 8008c02:	4770      	bx	lr
 8008c04:	20000014 	.word	0x20000014
 8008c08:	e000ed04 	.word	0xe000ed04

08008c0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c12:	4b12      	ldr	r3, [pc, #72]	@ (8008c5c <vPortExitCritical+0x50>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10b      	bne.n	8008c32 <vPortExitCritical+0x26>
	__asm volatile
 8008c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1e:	f383 8811 	msr	BASEPRI, r3
 8008c22:	f3bf 8f6f 	isb	sy
 8008c26:	f3bf 8f4f 	dsb	sy
 8008c2a:	607b      	str	r3, [r7, #4]
}
 8008c2c:	bf00      	nop
 8008c2e:	bf00      	nop
 8008c30:	e7fd      	b.n	8008c2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008c32:	4b0a      	ldr	r3, [pc, #40]	@ (8008c5c <vPortExitCritical+0x50>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	3b01      	subs	r3, #1
 8008c38:	4a08      	ldr	r2, [pc, #32]	@ (8008c5c <vPortExitCritical+0x50>)
 8008c3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008c3c:	4b07      	ldr	r3, [pc, #28]	@ (8008c5c <vPortExitCritical+0x50>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d105      	bne.n	8008c50 <vPortExitCritical+0x44>
 8008c44:	2300      	movs	r3, #0
 8008c46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	f383 8811 	msr	BASEPRI, r3
}
 8008c4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008c50:	bf00      	nop
 8008c52:	370c      	adds	r7, #12
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bc80      	pop	{r7}
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop
 8008c5c:	20000014 	.word	0x20000014

08008c60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c60:	f3ef 8009 	mrs	r0, PSP
 8008c64:	f3bf 8f6f 	isb	sy
 8008c68:	4b0d      	ldr	r3, [pc, #52]	@ (8008ca0 <pxCurrentTCBConst>)
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008c70:	6010      	str	r0, [r2, #0]
 8008c72:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008c76:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008c7a:	f380 8811 	msr	BASEPRI, r0
 8008c7e:	f7fe feef 	bl	8007a60 <vTaskSwitchContext>
 8008c82:	f04f 0000 	mov.w	r0, #0
 8008c86:	f380 8811 	msr	BASEPRI, r0
 8008c8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008c8e:	6819      	ldr	r1, [r3, #0]
 8008c90:	6808      	ldr	r0, [r1, #0]
 8008c92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008c96:	f380 8809 	msr	PSP, r0
 8008c9a:	f3bf 8f6f 	isb	sy
 8008c9e:	4770      	bx	lr

08008ca0 <pxCurrentTCBConst>:
 8008ca0:	20000e14 	.word	0x20000e14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ca4:	bf00      	nop
 8008ca6:	bf00      	nop

08008ca8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
	__asm volatile
 8008cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb2:	f383 8811 	msr	BASEPRI, r3
 8008cb6:	f3bf 8f6f 	isb	sy
 8008cba:	f3bf 8f4f 	dsb	sy
 8008cbe:	607b      	str	r3, [r7, #4]
}
 8008cc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008cc2:	f7fe fe13 	bl	80078ec <xTaskIncrementTick>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d003      	beq.n	8008cd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008ccc:	4b06      	ldr	r3, [pc, #24]	@ (8008ce8 <xPortSysTickHandler+0x40>)
 8008cce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cd2:	601a      	str	r2, [r3, #0]
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	f383 8811 	msr	BASEPRI, r3
}
 8008cde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ce0:	bf00      	nop
 8008ce2:	3708      	adds	r7, #8
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}
 8008ce8:	e000ed04 	.word	0xe000ed04

08008cec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008cec:	b480      	push	{r7}
 8008cee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8008d1c <vPortSetupTimerInterrupt+0x30>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8008d20 <vPortSetupTimerInterrupt+0x34>)
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008cfc:	4b09      	ldr	r3, [pc, #36]	@ (8008d24 <vPortSetupTimerInterrupt+0x38>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a09      	ldr	r2, [pc, #36]	@ (8008d28 <vPortSetupTimerInterrupt+0x3c>)
 8008d02:	fba2 2303 	umull	r2, r3, r2, r3
 8008d06:	099b      	lsrs	r3, r3, #6
 8008d08:	4a08      	ldr	r2, [pc, #32]	@ (8008d2c <vPortSetupTimerInterrupt+0x40>)
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d0e:	4b03      	ldr	r3, [pc, #12]	@ (8008d1c <vPortSetupTimerInterrupt+0x30>)
 8008d10:	2207      	movs	r2, #7
 8008d12:	601a      	str	r2, [r3, #0]
}
 8008d14:	bf00      	nop
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bc80      	pop	{r7}
 8008d1a:	4770      	bx	lr
 8008d1c:	e000e010 	.word	0xe000e010
 8008d20:	e000e018 	.word	0xe000e018
 8008d24:	20000008 	.word	0x20000008
 8008d28:	10624dd3 	.word	0x10624dd3
 8008d2c:	e000e014 	.word	0xe000e014

08008d30 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d30:	b480      	push	{r7}
 8008d32:	b085      	sub	sp, #20
 8008d34:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d36:	f3ef 8305 	mrs	r3, IPSR
 8008d3a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2b0f      	cmp	r3, #15
 8008d40:	d915      	bls.n	8008d6e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d42:	4a17      	ldr	r2, [pc, #92]	@ (8008da0 <vPortValidateInterruptPriority+0x70>)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	4413      	add	r3, r2
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d4c:	4b15      	ldr	r3, [pc, #84]	@ (8008da4 <vPortValidateInterruptPriority+0x74>)
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	7afa      	ldrb	r2, [r7, #11]
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d20b      	bcs.n	8008d6e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d5a:	f383 8811 	msr	BASEPRI, r3
 8008d5e:	f3bf 8f6f 	isb	sy
 8008d62:	f3bf 8f4f 	dsb	sy
 8008d66:	607b      	str	r3, [r7, #4]
}
 8008d68:	bf00      	nop
 8008d6a:	bf00      	nop
 8008d6c:	e7fd      	b.n	8008d6a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8008da8 <vPortValidateInterruptPriority+0x78>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008d76:	4b0d      	ldr	r3, [pc, #52]	@ (8008dac <vPortValidateInterruptPriority+0x7c>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d90b      	bls.n	8008d96 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	603b      	str	r3, [r7, #0]
}
 8008d90:	bf00      	nop
 8008d92:	bf00      	nop
 8008d94:	e7fd      	b.n	8008d92 <vPortValidateInterruptPriority+0x62>
	}
 8008d96:	bf00      	nop
 8008d98:	3714      	adds	r7, #20
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bc80      	pop	{r7}
 8008d9e:	4770      	bx	lr
 8008da0:	e000e3f0 	.word	0xe000e3f0
 8008da4:	20001440 	.word	0x20001440
 8008da8:	e000ed0c 	.word	0xe000ed0c
 8008dac:	20001444 	.word	0x20001444

08008db0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b08a      	sub	sp, #40	@ 0x28
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008db8:	2300      	movs	r3, #0
 8008dba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008dbc:	f7fe fcdc 	bl	8007778 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008dc0:	4b5c      	ldr	r3, [pc, #368]	@ (8008f34 <pvPortMalloc+0x184>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d101      	bne.n	8008dcc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008dc8:	f000 f924 	bl	8009014 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008dcc:	4b5a      	ldr	r3, [pc, #360]	@ (8008f38 <pvPortMalloc+0x188>)
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	4013      	ands	r3, r2
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f040 8095 	bne.w	8008f04 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d01e      	beq.n	8008e1e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008de0:	2208      	movs	r2, #8
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4413      	add	r3, r2
 8008de6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f003 0307 	and.w	r3, r3, #7
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d015      	beq.n	8008e1e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f023 0307 	bic.w	r3, r3, #7
 8008df8:	3308      	adds	r3, #8
 8008dfa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f003 0307 	and.w	r3, r3, #7
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d00b      	beq.n	8008e1e <pvPortMalloc+0x6e>
	__asm volatile
 8008e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e0a:	f383 8811 	msr	BASEPRI, r3
 8008e0e:	f3bf 8f6f 	isb	sy
 8008e12:	f3bf 8f4f 	dsb	sy
 8008e16:	617b      	str	r3, [r7, #20]
}
 8008e18:	bf00      	nop
 8008e1a:	bf00      	nop
 8008e1c:	e7fd      	b.n	8008e1a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d06f      	beq.n	8008f04 <pvPortMalloc+0x154>
 8008e24:	4b45      	ldr	r3, [pc, #276]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d86a      	bhi.n	8008f04 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008e2e:	4b44      	ldr	r3, [pc, #272]	@ (8008f40 <pvPortMalloc+0x190>)
 8008e30:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008e32:	4b43      	ldr	r3, [pc, #268]	@ (8008f40 <pvPortMalloc+0x190>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e38:	e004      	b.n	8008e44 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e3c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d903      	bls.n	8008e56 <pvPortMalloc+0xa6>
 8008e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1f1      	bne.n	8008e3a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008e56:	4b37      	ldr	r3, [pc, #220]	@ (8008f34 <pvPortMalloc+0x184>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d051      	beq.n	8008f04 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008e60:	6a3b      	ldr	r3, [r7, #32]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2208      	movs	r2, #8
 8008e66:	4413      	add	r3, r2
 8008e68:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e6c:	681a      	ldr	r2, [r3, #0]
 8008e6e:	6a3b      	ldr	r3, [r7, #32]
 8008e70:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e74:	685a      	ldr	r2, [r3, #4]
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	1ad2      	subs	r2, r2, r3
 8008e7a:	2308      	movs	r3, #8
 8008e7c:	005b      	lsls	r3, r3, #1
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d920      	bls.n	8008ec4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4413      	add	r3, r2
 8008e88:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	f003 0307 	and.w	r3, r3, #7
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d00b      	beq.n	8008eac <pvPortMalloc+0xfc>
	__asm volatile
 8008e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e98:	f383 8811 	msr	BASEPRI, r3
 8008e9c:	f3bf 8f6f 	isb	sy
 8008ea0:	f3bf 8f4f 	dsb	sy
 8008ea4:	613b      	str	r3, [r7, #16]
}
 8008ea6:	bf00      	nop
 8008ea8:	bf00      	nop
 8008eaa:	e7fd      	b.n	8008ea8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eae:	685a      	ldr	r2, [r3, #4]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	1ad2      	subs	r2, r2, r3
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ebe:	69b8      	ldr	r0, [r7, #24]
 8008ec0:	f000 f90a 	bl	80090d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	1ad3      	subs	r3, r2, r3
 8008ece:	4a1b      	ldr	r2, [pc, #108]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008ed0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	4b1b      	ldr	r3, [pc, #108]	@ (8008f44 <pvPortMalloc+0x194>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d203      	bcs.n	8008ee6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ede:	4b17      	ldr	r3, [pc, #92]	@ (8008f3c <pvPortMalloc+0x18c>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a18      	ldr	r2, [pc, #96]	@ (8008f44 <pvPortMalloc+0x194>)
 8008ee4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee8:	685a      	ldr	r2, [r3, #4]
 8008eea:	4b13      	ldr	r3, [pc, #76]	@ (8008f38 <pvPortMalloc+0x188>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	431a      	orrs	r2, r3
 8008ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008efa:	4b13      	ldr	r3, [pc, #76]	@ (8008f48 <pvPortMalloc+0x198>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	3301      	adds	r3, #1
 8008f00:	4a11      	ldr	r2, [pc, #68]	@ (8008f48 <pvPortMalloc+0x198>)
 8008f02:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008f04:	f7fe fc46 	bl	8007794 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f08:	69fb      	ldr	r3, [r7, #28]
 8008f0a:	f003 0307 	and.w	r3, r3, #7
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d00b      	beq.n	8008f2a <pvPortMalloc+0x17a>
	__asm volatile
 8008f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f16:	f383 8811 	msr	BASEPRI, r3
 8008f1a:	f3bf 8f6f 	isb	sy
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	60fb      	str	r3, [r7, #12]
}
 8008f24:	bf00      	nop
 8008f26:	bf00      	nop
 8008f28:	e7fd      	b.n	8008f26 <pvPortMalloc+0x176>
	return pvReturn;
 8008f2a:	69fb      	ldr	r3, [r7, #28]
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3728      	adds	r7, #40	@ 0x28
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	20002050 	.word	0x20002050
 8008f38:	20002064 	.word	0x20002064
 8008f3c:	20002054 	.word	0x20002054
 8008f40:	20002048 	.word	0x20002048
 8008f44:	20002058 	.word	0x20002058
 8008f48:	2000205c 	.word	0x2000205c

08008f4c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b086      	sub	sp, #24
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d04f      	beq.n	8008ffe <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008f5e:	2308      	movs	r3, #8
 8008f60:	425b      	negs	r3, r3
 8008f62:	697a      	ldr	r2, [r7, #20]
 8008f64:	4413      	add	r3, r2
 8008f66:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	685a      	ldr	r2, [r3, #4]
 8008f70:	4b25      	ldr	r3, [pc, #148]	@ (8009008 <vPortFree+0xbc>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4013      	ands	r3, r2
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d10b      	bne.n	8008f92 <vPortFree+0x46>
	__asm volatile
 8008f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f7e:	f383 8811 	msr	BASEPRI, r3
 8008f82:	f3bf 8f6f 	isb	sy
 8008f86:	f3bf 8f4f 	dsb	sy
 8008f8a:	60fb      	str	r3, [r7, #12]
}
 8008f8c:	bf00      	nop
 8008f8e:	bf00      	nop
 8008f90:	e7fd      	b.n	8008f8e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00b      	beq.n	8008fb2 <vPortFree+0x66>
	__asm volatile
 8008f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9e:	f383 8811 	msr	BASEPRI, r3
 8008fa2:	f3bf 8f6f 	isb	sy
 8008fa6:	f3bf 8f4f 	dsb	sy
 8008faa:	60bb      	str	r3, [r7, #8]
}
 8008fac:	bf00      	nop
 8008fae:	bf00      	nop
 8008fb0:	e7fd      	b.n	8008fae <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	685a      	ldr	r2, [r3, #4]
 8008fb6:	4b14      	ldr	r3, [pc, #80]	@ (8009008 <vPortFree+0xbc>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4013      	ands	r3, r2
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d01e      	beq.n	8008ffe <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d11a      	bne.n	8008ffe <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	685a      	ldr	r2, [r3, #4]
 8008fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8009008 <vPortFree+0xbc>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	43db      	mvns	r3, r3
 8008fd2:	401a      	ands	r2, r3
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008fd8:	f7fe fbce 	bl	8007778 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	685a      	ldr	r2, [r3, #4]
 8008fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800900c <vPortFree+0xc0>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4413      	add	r3, r2
 8008fe6:	4a09      	ldr	r2, [pc, #36]	@ (800900c <vPortFree+0xc0>)
 8008fe8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008fea:	6938      	ldr	r0, [r7, #16]
 8008fec:	f000 f874 	bl	80090d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008ff0:	4b07      	ldr	r3, [pc, #28]	@ (8009010 <vPortFree+0xc4>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	4a06      	ldr	r2, [pc, #24]	@ (8009010 <vPortFree+0xc4>)
 8008ff8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008ffa:	f7fe fbcb 	bl	8007794 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008ffe:	bf00      	nop
 8009000:	3718      	adds	r7, #24
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop
 8009008:	20002064 	.word	0x20002064
 800900c:	20002054 	.word	0x20002054
 8009010:	20002060 	.word	0x20002060

08009014 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009014:	b480      	push	{r7}
 8009016:	b085      	sub	sp, #20
 8009018:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800901a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800901e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009020:	4b27      	ldr	r3, [pc, #156]	@ (80090c0 <prvHeapInit+0xac>)
 8009022:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f003 0307 	and.w	r3, r3, #7
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00c      	beq.n	8009048 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	3307      	adds	r3, #7
 8009032:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f023 0307 	bic.w	r3, r3, #7
 800903a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800903c:	68ba      	ldr	r2, [r7, #8]
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	4a1f      	ldr	r2, [pc, #124]	@ (80090c0 <prvHeapInit+0xac>)
 8009044:	4413      	add	r3, r2
 8009046:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800904c:	4a1d      	ldr	r2, [pc, #116]	@ (80090c4 <prvHeapInit+0xb0>)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009052:	4b1c      	ldr	r3, [pc, #112]	@ (80090c4 <prvHeapInit+0xb0>)
 8009054:	2200      	movs	r2, #0
 8009056:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	4413      	add	r3, r2
 800905e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009060:	2208      	movs	r2, #8
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	1a9b      	subs	r3, r3, r2
 8009066:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f023 0307 	bic.w	r3, r3, #7
 800906e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	4a15      	ldr	r2, [pc, #84]	@ (80090c8 <prvHeapInit+0xb4>)
 8009074:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009076:	4b14      	ldr	r3, [pc, #80]	@ (80090c8 <prvHeapInit+0xb4>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2200      	movs	r2, #0
 800907c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800907e:	4b12      	ldr	r3, [pc, #72]	@ (80090c8 <prvHeapInit+0xb4>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	2200      	movs	r2, #0
 8009084:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	1ad2      	subs	r2, r2, r3
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009094:	4b0c      	ldr	r3, [pc, #48]	@ (80090c8 <prvHeapInit+0xb4>)
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	4a0a      	ldr	r2, [pc, #40]	@ (80090cc <prvHeapInit+0xb8>)
 80090a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	4a09      	ldr	r2, [pc, #36]	@ (80090d0 <prvHeapInit+0xbc>)
 80090aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80090ac:	4b09      	ldr	r3, [pc, #36]	@ (80090d4 <prvHeapInit+0xc0>)
 80090ae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80090b2:	601a      	str	r2, [r3, #0]
}
 80090b4:	bf00      	nop
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bc80      	pop	{r7}
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	20001448 	.word	0x20001448
 80090c4:	20002048 	.word	0x20002048
 80090c8:	20002050 	.word	0x20002050
 80090cc:	20002058 	.word	0x20002058
 80090d0:	20002054 	.word	0x20002054
 80090d4:	20002064 	.word	0x20002064

080090d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80090d8:	b480      	push	{r7}
 80090da:	b085      	sub	sp, #20
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80090e0:	4b27      	ldr	r3, [pc, #156]	@ (8009180 <prvInsertBlockIntoFreeList+0xa8>)
 80090e2:	60fb      	str	r3, [r7, #12]
 80090e4:	e002      	b.n	80090ec <prvInsertBlockIntoFreeList+0x14>
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	60fb      	str	r3, [r7, #12]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d8f7      	bhi.n	80090e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	685b      	ldr	r3, [r3, #4]
 80090fe:	68ba      	ldr	r2, [r7, #8]
 8009100:	4413      	add	r3, r2
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	429a      	cmp	r2, r3
 8009106:	d108      	bne.n	800911a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	685a      	ldr	r2, [r3, #4]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	441a      	add	r2, r3
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	68ba      	ldr	r2, [r7, #8]
 8009124:	441a      	add	r2, r3
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	429a      	cmp	r2, r3
 800912c:	d118      	bne.n	8009160 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681a      	ldr	r2, [r3, #0]
 8009132:	4b14      	ldr	r3, [pc, #80]	@ (8009184 <prvInsertBlockIntoFreeList+0xac>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	429a      	cmp	r2, r3
 8009138:	d00d      	beq.n	8009156 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	685a      	ldr	r2, [r3, #4]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	441a      	add	r2, r3
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	601a      	str	r2, [r3, #0]
 8009154:	e008      	b.n	8009168 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009156:	4b0b      	ldr	r3, [pc, #44]	@ (8009184 <prvInsertBlockIntoFreeList+0xac>)
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	601a      	str	r2, [r3, #0]
 800915e:	e003      	b.n	8009168 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	429a      	cmp	r2, r3
 800916e:	d002      	beq.n	8009176 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	687a      	ldr	r2, [r7, #4]
 8009174:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009176:	bf00      	nop
 8009178:	3714      	adds	r7, #20
 800917a:	46bd      	mov	sp, r7
 800917c:	bc80      	pop	{r7}
 800917e:	4770      	bx	lr
 8009180:	20002048 	.word	0x20002048
 8009184:	20002050 	.word	0x20002050

08009188 <sniprintf>:
 8009188:	b40c      	push	{r2, r3}
 800918a:	b530      	push	{r4, r5, lr}
 800918c:	4b18      	ldr	r3, [pc, #96]	@ (80091f0 <sniprintf+0x68>)
 800918e:	1e0c      	subs	r4, r1, #0
 8009190:	681d      	ldr	r5, [r3, #0]
 8009192:	b09d      	sub	sp, #116	@ 0x74
 8009194:	da08      	bge.n	80091a8 <sniprintf+0x20>
 8009196:	238b      	movs	r3, #139	@ 0x8b
 8009198:	f04f 30ff 	mov.w	r0, #4294967295
 800919c:	602b      	str	r3, [r5, #0]
 800919e:	b01d      	add	sp, #116	@ 0x74
 80091a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091a4:	b002      	add	sp, #8
 80091a6:	4770      	bx	lr
 80091a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80091ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80091b0:	f04f 0300 	mov.w	r3, #0
 80091b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80091b6:	bf0c      	ite	eq
 80091b8:	4623      	moveq	r3, r4
 80091ba:	f104 33ff 	addne.w	r3, r4, #4294967295
 80091be:	9304      	str	r3, [sp, #16]
 80091c0:	9307      	str	r3, [sp, #28]
 80091c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80091c6:	9002      	str	r0, [sp, #8]
 80091c8:	9006      	str	r0, [sp, #24]
 80091ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 80091ce:	4628      	mov	r0, r5
 80091d0:	ab21      	add	r3, sp, #132	@ 0x84
 80091d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80091d4:	a902      	add	r1, sp, #8
 80091d6:	9301      	str	r3, [sp, #4]
 80091d8:	f000 f9fe 	bl	80095d8 <_svfiprintf_r>
 80091dc:	1c43      	adds	r3, r0, #1
 80091de:	bfbc      	itt	lt
 80091e0:	238b      	movlt	r3, #139	@ 0x8b
 80091e2:	602b      	strlt	r3, [r5, #0]
 80091e4:	2c00      	cmp	r4, #0
 80091e6:	d0da      	beq.n	800919e <sniprintf+0x16>
 80091e8:	2200      	movs	r2, #0
 80091ea:	9b02      	ldr	r3, [sp, #8]
 80091ec:	701a      	strb	r2, [r3, #0]
 80091ee:	e7d6      	b.n	800919e <sniprintf+0x16>
 80091f0:	20000018 	.word	0x20000018

080091f4 <memset>:
 80091f4:	4603      	mov	r3, r0
 80091f6:	4402      	add	r2, r0
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d100      	bne.n	80091fe <memset+0xa>
 80091fc:	4770      	bx	lr
 80091fe:	f803 1b01 	strb.w	r1, [r3], #1
 8009202:	e7f9      	b.n	80091f8 <memset+0x4>

08009204 <_reclaim_reent>:
 8009204:	4b2d      	ldr	r3, [pc, #180]	@ (80092bc <_reclaim_reent+0xb8>)
 8009206:	b570      	push	{r4, r5, r6, lr}
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4604      	mov	r4, r0
 800920c:	4283      	cmp	r3, r0
 800920e:	d053      	beq.n	80092b8 <_reclaim_reent+0xb4>
 8009210:	69c3      	ldr	r3, [r0, #28]
 8009212:	b31b      	cbz	r3, 800925c <_reclaim_reent+0x58>
 8009214:	68db      	ldr	r3, [r3, #12]
 8009216:	b163      	cbz	r3, 8009232 <_reclaim_reent+0x2e>
 8009218:	2500      	movs	r5, #0
 800921a:	69e3      	ldr	r3, [r4, #28]
 800921c:	68db      	ldr	r3, [r3, #12]
 800921e:	5959      	ldr	r1, [r3, r5]
 8009220:	b9b1      	cbnz	r1, 8009250 <_reclaim_reent+0x4c>
 8009222:	3504      	adds	r5, #4
 8009224:	2d80      	cmp	r5, #128	@ 0x80
 8009226:	d1f8      	bne.n	800921a <_reclaim_reent+0x16>
 8009228:	69e3      	ldr	r3, [r4, #28]
 800922a:	4620      	mov	r0, r4
 800922c:	68d9      	ldr	r1, [r3, #12]
 800922e:	f000 f881 	bl	8009334 <_free_r>
 8009232:	69e3      	ldr	r3, [r4, #28]
 8009234:	6819      	ldr	r1, [r3, #0]
 8009236:	b111      	cbz	r1, 800923e <_reclaim_reent+0x3a>
 8009238:	4620      	mov	r0, r4
 800923a:	f000 f87b 	bl	8009334 <_free_r>
 800923e:	69e3      	ldr	r3, [r4, #28]
 8009240:	689d      	ldr	r5, [r3, #8]
 8009242:	b15d      	cbz	r5, 800925c <_reclaim_reent+0x58>
 8009244:	4629      	mov	r1, r5
 8009246:	4620      	mov	r0, r4
 8009248:	682d      	ldr	r5, [r5, #0]
 800924a:	f000 f873 	bl	8009334 <_free_r>
 800924e:	e7f8      	b.n	8009242 <_reclaim_reent+0x3e>
 8009250:	680e      	ldr	r6, [r1, #0]
 8009252:	4620      	mov	r0, r4
 8009254:	f000 f86e 	bl	8009334 <_free_r>
 8009258:	4631      	mov	r1, r6
 800925a:	e7e1      	b.n	8009220 <_reclaim_reent+0x1c>
 800925c:	6961      	ldr	r1, [r4, #20]
 800925e:	b111      	cbz	r1, 8009266 <_reclaim_reent+0x62>
 8009260:	4620      	mov	r0, r4
 8009262:	f000 f867 	bl	8009334 <_free_r>
 8009266:	69e1      	ldr	r1, [r4, #28]
 8009268:	b111      	cbz	r1, 8009270 <_reclaim_reent+0x6c>
 800926a:	4620      	mov	r0, r4
 800926c:	f000 f862 	bl	8009334 <_free_r>
 8009270:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009272:	b111      	cbz	r1, 800927a <_reclaim_reent+0x76>
 8009274:	4620      	mov	r0, r4
 8009276:	f000 f85d 	bl	8009334 <_free_r>
 800927a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800927c:	b111      	cbz	r1, 8009284 <_reclaim_reent+0x80>
 800927e:	4620      	mov	r0, r4
 8009280:	f000 f858 	bl	8009334 <_free_r>
 8009284:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009286:	b111      	cbz	r1, 800928e <_reclaim_reent+0x8a>
 8009288:	4620      	mov	r0, r4
 800928a:	f000 f853 	bl	8009334 <_free_r>
 800928e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009290:	b111      	cbz	r1, 8009298 <_reclaim_reent+0x94>
 8009292:	4620      	mov	r0, r4
 8009294:	f000 f84e 	bl	8009334 <_free_r>
 8009298:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800929a:	b111      	cbz	r1, 80092a2 <_reclaim_reent+0x9e>
 800929c:	4620      	mov	r0, r4
 800929e:	f000 f849 	bl	8009334 <_free_r>
 80092a2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80092a4:	b111      	cbz	r1, 80092ac <_reclaim_reent+0xa8>
 80092a6:	4620      	mov	r0, r4
 80092a8:	f000 f844 	bl	8009334 <_free_r>
 80092ac:	6a23      	ldr	r3, [r4, #32]
 80092ae:	b11b      	cbz	r3, 80092b8 <_reclaim_reent+0xb4>
 80092b0:	4620      	mov	r0, r4
 80092b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092b6:	4718      	bx	r3
 80092b8:	bd70      	pop	{r4, r5, r6, pc}
 80092ba:	bf00      	nop
 80092bc:	20000018 	.word	0x20000018

080092c0 <__errno>:
 80092c0:	4b01      	ldr	r3, [pc, #4]	@ (80092c8 <__errno+0x8>)
 80092c2:	6818      	ldr	r0, [r3, #0]
 80092c4:	4770      	bx	lr
 80092c6:	bf00      	nop
 80092c8:	20000018 	.word	0x20000018

080092cc <__libc_init_array>:
 80092cc:	b570      	push	{r4, r5, r6, lr}
 80092ce:	2600      	movs	r6, #0
 80092d0:	4d0c      	ldr	r5, [pc, #48]	@ (8009304 <__libc_init_array+0x38>)
 80092d2:	4c0d      	ldr	r4, [pc, #52]	@ (8009308 <__libc_init_array+0x3c>)
 80092d4:	1b64      	subs	r4, r4, r5
 80092d6:	10a4      	asrs	r4, r4, #2
 80092d8:	42a6      	cmp	r6, r4
 80092da:	d109      	bne.n	80092f0 <__libc_init_array+0x24>
 80092dc:	f000 fc76 	bl	8009bcc <_init>
 80092e0:	2600      	movs	r6, #0
 80092e2:	4d0a      	ldr	r5, [pc, #40]	@ (800930c <__libc_init_array+0x40>)
 80092e4:	4c0a      	ldr	r4, [pc, #40]	@ (8009310 <__libc_init_array+0x44>)
 80092e6:	1b64      	subs	r4, r4, r5
 80092e8:	10a4      	asrs	r4, r4, #2
 80092ea:	42a6      	cmp	r6, r4
 80092ec:	d105      	bne.n	80092fa <__libc_init_array+0x2e>
 80092ee:	bd70      	pop	{r4, r5, r6, pc}
 80092f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80092f4:	4798      	blx	r3
 80092f6:	3601      	adds	r6, #1
 80092f8:	e7ee      	b.n	80092d8 <__libc_init_array+0xc>
 80092fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80092fe:	4798      	blx	r3
 8009300:	3601      	adds	r6, #1
 8009302:	e7f2      	b.n	80092ea <__libc_init_array+0x1e>
 8009304:	0800a0a4 	.word	0x0800a0a4
 8009308:	0800a0a4 	.word	0x0800a0a4
 800930c:	0800a0a4 	.word	0x0800a0a4
 8009310:	0800a0b0 	.word	0x0800a0b0

08009314 <__retarget_lock_acquire_recursive>:
 8009314:	4770      	bx	lr

08009316 <__retarget_lock_release_recursive>:
 8009316:	4770      	bx	lr

08009318 <memcpy>:
 8009318:	440a      	add	r2, r1
 800931a:	4291      	cmp	r1, r2
 800931c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009320:	d100      	bne.n	8009324 <memcpy+0xc>
 8009322:	4770      	bx	lr
 8009324:	b510      	push	{r4, lr}
 8009326:	f811 4b01 	ldrb.w	r4, [r1], #1
 800932a:	4291      	cmp	r1, r2
 800932c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009330:	d1f9      	bne.n	8009326 <memcpy+0xe>
 8009332:	bd10      	pop	{r4, pc}

08009334 <_free_r>:
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	4605      	mov	r5, r0
 8009338:	2900      	cmp	r1, #0
 800933a:	d040      	beq.n	80093be <_free_r+0x8a>
 800933c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009340:	1f0c      	subs	r4, r1, #4
 8009342:	2b00      	cmp	r3, #0
 8009344:	bfb8      	it	lt
 8009346:	18e4      	addlt	r4, r4, r3
 8009348:	f000 f8de 	bl	8009508 <__malloc_lock>
 800934c:	4a1c      	ldr	r2, [pc, #112]	@ (80093c0 <_free_r+0x8c>)
 800934e:	6813      	ldr	r3, [r2, #0]
 8009350:	b933      	cbnz	r3, 8009360 <_free_r+0x2c>
 8009352:	6063      	str	r3, [r4, #4]
 8009354:	6014      	str	r4, [r2, #0]
 8009356:	4628      	mov	r0, r5
 8009358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800935c:	f000 b8da 	b.w	8009514 <__malloc_unlock>
 8009360:	42a3      	cmp	r3, r4
 8009362:	d908      	bls.n	8009376 <_free_r+0x42>
 8009364:	6820      	ldr	r0, [r4, #0]
 8009366:	1821      	adds	r1, r4, r0
 8009368:	428b      	cmp	r3, r1
 800936a:	bf01      	itttt	eq
 800936c:	6819      	ldreq	r1, [r3, #0]
 800936e:	685b      	ldreq	r3, [r3, #4]
 8009370:	1809      	addeq	r1, r1, r0
 8009372:	6021      	streq	r1, [r4, #0]
 8009374:	e7ed      	b.n	8009352 <_free_r+0x1e>
 8009376:	461a      	mov	r2, r3
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	b10b      	cbz	r3, 8009380 <_free_r+0x4c>
 800937c:	42a3      	cmp	r3, r4
 800937e:	d9fa      	bls.n	8009376 <_free_r+0x42>
 8009380:	6811      	ldr	r1, [r2, #0]
 8009382:	1850      	adds	r0, r2, r1
 8009384:	42a0      	cmp	r0, r4
 8009386:	d10b      	bne.n	80093a0 <_free_r+0x6c>
 8009388:	6820      	ldr	r0, [r4, #0]
 800938a:	4401      	add	r1, r0
 800938c:	1850      	adds	r0, r2, r1
 800938e:	4283      	cmp	r3, r0
 8009390:	6011      	str	r1, [r2, #0]
 8009392:	d1e0      	bne.n	8009356 <_free_r+0x22>
 8009394:	6818      	ldr	r0, [r3, #0]
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	4408      	add	r0, r1
 800939a:	6010      	str	r0, [r2, #0]
 800939c:	6053      	str	r3, [r2, #4]
 800939e:	e7da      	b.n	8009356 <_free_r+0x22>
 80093a0:	d902      	bls.n	80093a8 <_free_r+0x74>
 80093a2:	230c      	movs	r3, #12
 80093a4:	602b      	str	r3, [r5, #0]
 80093a6:	e7d6      	b.n	8009356 <_free_r+0x22>
 80093a8:	6820      	ldr	r0, [r4, #0]
 80093aa:	1821      	adds	r1, r4, r0
 80093ac:	428b      	cmp	r3, r1
 80093ae:	bf01      	itttt	eq
 80093b0:	6819      	ldreq	r1, [r3, #0]
 80093b2:	685b      	ldreq	r3, [r3, #4]
 80093b4:	1809      	addeq	r1, r1, r0
 80093b6:	6021      	streq	r1, [r4, #0]
 80093b8:	6063      	str	r3, [r4, #4]
 80093ba:	6054      	str	r4, [r2, #4]
 80093bc:	e7cb      	b.n	8009356 <_free_r+0x22>
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	200021ac 	.word	0x200021ac

080093c4 <sbrk_aligned>:
 80093c4:	b570      	push	{r4, r5, r6, lr}
 80093c6:	4e0f      	ldr	r6, [pc, #60]	@ (8009404 <sbrk_aligned+0x40>)
 80093c8:	460c      	mov	r4, r1
 80093ca:	6831      	ldr	r1, [r6, #0]
 80093cc:	4605      	mov	r5, r0
 80093ce:	b911      	cbnz	r1, 80093d6 <sbrk_aligned+0x12>
 80093d0:	f000 fba8 	bl	8009b24 <_sbrk_r>
 80093d4:	6030      	str	r0, [r6, #0]
 80093d6:	4621      	mov	r1, r4
 80093d8:	4628      	mov	r0, r5
 80093da:	f000 fba3 	bl	8009b24 <_sbrk_r>
 80093de:	1c43      	adds	r3, r0, #1
 80093e0:	d103      	bne.n	80093ea <sbrk_aligned+0x26>
 80093e2:	f04f 34ff 	mov.w	r4, #4294967295
 80093e6:	4620      	mov	r0, r4
 80093e8:	bd70      	pop	{r4, r5, r6, pc}
 80093ea:	1cc4      	adds	r4, r0, #3
 80093ec:	f024 0403 	bic.w	r4, r4, #3
 80093f0:	42a0      	cmp	r0, r4
 80093f2:	d0f8      	beq.n	80093e6 <sbrk_aligned+0x22>
 80093f4:	1a21      	subs	r1, r4, r0
 80093f6:	4628      	mov	r0, r5
 80093f8:	f000 fb94 	bl	8009b24 <_sbrk_r>
 80093fc:	3001      	adds	r0, #1
 80093fe:	d1f2      	bne.n	80093e6 <sbrk_aligned+0x22>
 8009400:	e7ef      	b.n	80093e2 <sbrk_aligned+0x1e>
 8009402:	bf00      	nop
 8009404:	200021a8 	.word	0x200021a8

08009408 <_malloc_r>:
 8009408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800940c:	1ccd      	adds	r5, r1, #3
 800940e:	f025 0503 	bic.w	r5, r5, #3
 8009412:	3508      	adds	r5, #8
 8009414:	2d0c      	cmp	r5, #12
 8009416:	bf38      	it	cc
 8009418:	250c      	movcc	r5, #12
 800941a:	2d00      	cmp	r5, #0
 800941c:	4606      	mov	r6, r0
 800941e:	db01      	blt.n	8009424 <_malloc_r+0x1c>
 8009420:	42a9      	cmp	r1, r5
 8009422:	d904      	bls.n	800942e <_malloc_r+0x26>
 8009424:	230c      	movs	r3, #12
 8009426:	6033      	str	r3, [r6, #0]
 8009428:	2000      	movs	r0, #0
 800942a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800942e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009504 <_malloc_r+0xfc>
 8009432:	f000 f869 	bl	8009508 <__malloc_lock>
 8009436:	f8d8 3000 	ldr.w	r3, [r8]
 800943a:	461c      	mov	r4, r3
 800943c:	bb44      	cbnz	r4, 8009490 <_malloc_r+0x88>
 800943e:	4629      	mov	r1, r5
 8009440:	4630      	mov	r0, r6
 8009442:	f7ff ffbf 	bl	80093c4 <sbrk_aligned>
 8009446:	1c43      	adds	r3, r0, #1
 8009448:	4604      	mov	r4, r0
 800944a:	d158      	bne.n	80094fe <_malloc_r+0xf6>
 800944c:	f8d8 4000 	ldr.w	r4, [r8]
 8009450:	4627      	mov	r7, r4
 8009452:	2f00      	cmp	r7, #0
 8009454:	d143      	bne.n	80094de <_malloc_r+0xd6>
 8009456:	2c00      	cmp	r4, #0
 8009458:	d04b      	beq.n	80094f2 <_malloc_r+0xea>
 800945a:	6823      	ldr	r3, [r4, #0]
 800945c:	4639      	mov	r1, r7
 800945e:	4630      	mov	r0, r6
 8009460:	eb04 0903 	add.w	r9, r4, r3
 8009464:	f000 fb5e 	bl	8009b24 <_sbrk_r>
 8009468:	4581      	cmp	r9, r0
 800946a:	d142      	bne.n	80094f2 <_malloc_r+0xea>
 800946c:	6821      	ldr	r1, [r4, #0]
 800946e:	4630      	mov	r0, r6
 8009470:	1a6d      	subs	r5, r5, r1
 8009472:	4629      	mov	r1, r5
 8009474:	f7ff ffa6 	bl	80093c4 <sbrk_aligned>
 8009478:	3001      	adds	r0, #1
 800947a:	d03a      	beq.n	80094f2 <_malloc_r+0xea>
 800947c:	6823      	ldr	r3, [r4, #0]
 800947e:	442b      	add	r3, r5
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	f8d8 3000 	ldr.w	r3, [r8]
 8009486:	685a      	ldr	r2, [r3, #4]
 8009488:	bb62      	cbnz	r2, 80094e4 <_malloc_r+0xdc>
 800948a:	f8c8 7000 	str.w	r7, [r8]
 800948e:	e00f      	b.n	80094b0 <_malloc_r+0xa8>
 8009490:	6822      	ldr	r2, [r4, #0]
 8009492:	1b52      	subs	r2, r2, r5
 8009494:	d420      	bmi.n	80094d8 <_malloc_r+0xd0>
 8009496:	2a0b      	cmp	r2, #11
 8009498:	d917      	bls.n	80094ca <_malloc_r+0xc2>
 800949a:	1961      	adds	r1, r4, r5
 800949c:	42a3      	cmp	r3, r4
 800949e:	6025      	str	r5, [r4, #0]
 80094a0:	bf18      	it	ne
 80094a2:	6059      	strne	r1, [r3, #4]
 80094a4:	6863      	ldr	r3, [r4, #4]
 80094a6:	bf08      	it	eq
 80094a8:	f8c8 1000 	streq.w	r1, [r8]
 80094ac:	5162      	str	r2, [r4, r5]
 80094ae:	604b      	str	r3, [r1, #4]
 80094b0:	4630      	mov	r0, r6
 80094b2:	f000 f82f 	bl	8009514 <__malloc_unlock>
 80094b6:	f104 000b 	add.w	r0, r4, #11
 80094ba:	1d23      	adds	r3, r4, #4
 80094bc:	f020 0007 	bic.w	r0, r0, #7
 80094c0:	1ac2      	subs	r2, r0, r3
 80094c2:	bf1c      	itt	ne
 80094c4:	1a1b      	subne	r3, r3, r0
 80094c6:	50a3      	strne	r3, [r4, r2]
 80094c8:	e7af      	b.n	800942a <_malloc_r+0x22>
 80094ca:	6862      	ldr	r2, [r4, #4]
 80094cc:	42a3      	cmp	r3, r4
 80094ce:	bf0c      	ite	eq
 80094d0:	f8c8 2000 	streq.w	r2, [r8]
 80094d4:	605a      	strne	r2, [r3, #4]
 80094d6:	e7eb      	b.n	80094b0 <_malloc_r+0xa8>
 80094d8:	4623      	mov	r3, r4
 80094da:	6864      	ldr	r4, [r4, #4]
 80094dc:	e7ae      	b.n	800943c <_malloc_r+0x34>
 80094de:	463c      	mov	r4, r7
 80094e0:	687f      	ldr	r7, [r7, #4]
 80094e2:	e7b6      	b.n	8009452 <_malloc_r+0x4a>
 80094e4:	461a      	mov	r2, r3
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	42a3      	cmp	r3, r4
 80094ea:	d1fb      	bne.n	80094e4 <_malloc_r+0xdc>
 80094ec:	2300      	movs	r3, #0
 80094ee:	6053      	str	r3, [r2, #4]
 80094f0:	e7de      	b.n	80094b0 <_malloc_r+0xa8>
 80094f2:	230c      	movs	r3, #12
 80094f4:	4630      	mov	r0, r6
 80094f6:	6033      	str	r3, [r6, #0]
 80094f8:	f000 f80c 	bl	8009514 <__malloc_unlock>
 80094fc:	e794      	b.n	8009428 <_malloc_r+0x20>
 80094fe:	6005      	str	r5, [r0, #0]
 8009500:	e7d6      	b.n	80094b0 <_malloc_r+0xa8>
 8009502:	bf00      	nop
 8009504:	200021ac 	.word	0x200021ac

08009508 <__malloc_lock>:
 8009508:	4801      	ldr	r0, [pc, #4]	@ (8009510 <__malloc_lock+0x8>)
 800950a:	f7ff bf03 	b.w	8009314 <__retarget_lock_acquire_recursive>
 800950e:	bf00      	nop
 8009510:	200021a4 	.word	0x200021a4

08009514 <__malloc_unlock>:
 8009514:	4801      	ldr	r0, [pc, #4]	@ (800951c <__malloc_unlock+0x8>)
 8009516:	f7ff befe 	b.w	8009316 <__retarget_lock_release_recursive>
 800951a:	bf00      	nop
 800951c:	200021a4 	.word	0x200021a4

08009520 <__ssputs_r>:
 8009520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009524:	461f      	mov	r7, r3
 8009526:	688e      	ldr	r6, [r1, #8]
 8009528:	4682      	mov	sl, r0
 800952a:	42be      	cmp	r6, r7
 800952c:	460c      	mov	r4, r1
 800952e:	4690      	mov	r8, r2
 8009530:	680b      	ldr	r3, [r1, #0]
 8009532:	d82d      	bhi.n	8009590 <__ssputs_r+0x70>
 8009534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009538:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800953c:	d026      	beq.n	800958c <__ssputs_r+0x6c>
 800953e:	6965      	ldr	r5, [r4, #20]
 8009540:	6909      	ldr	r1, [r1, #16]
 8009542:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009546:	eba3 0901 	sub.w	r9, r3, r1
 800954a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800954e:	1c7b      	adds	r3, r7, #1
 8009550:	444b      	add	r3, r9
 8009552:	106d      	asrs	r5, r5, #1
 8009554:	429d      	cmp	r5, r3
 8009556:	bf38      	it	cc
 8009558:	461d      	movcc	r5, r3
 800955a:	0553      	lsls	r3, r2, #21
 800955c:	d527      	bpl.n	80095ae <__ssputs_r+0x8e>
 800955e:	4629      	mov	r1, r5
 8009560:	f7ff ff52 	bl	8009408 <_malloc_r>
 8009564:	4606      	mov	r6, r0
 8009566:	b360      	cbz	r0, 80095c2 <__ssputs_r+0xa2>
 8009568:	464a      	mov	r2, r9
 800956a:	6921      	ldr	r1, [r4, #16]
 800956c:	f7ff fed4 	bl	8009318 <memcpy>
 8009570:	89a3      	ldrh	r3, [r4, #12]
 8009572:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800957a:	81a3      	strh	r3, [r4, #12]
 800957c:	6126      	str	r6, [r4, #16]
 800957e:	444e      	add	r6, r9
 8009580:	6026      	str	r6, [r4, #0]
 8009582:	463e      	mov	r6, r7
 8009584:	6165      	str	r5, [r4, #20]
 8009586:	eba5 0509 	sub.w	r5, r5, r9
 800958a:	60a5      	str	r5, [r4, #8]
 800958c:	42be      	cmp	r6, r7
 800958e:	d900      	bls.n	8009592 <__ssputs_r+0x72>
 8009590:	463e      	mov	r6, r7
 8009592:	4632      	mov	r2, r6
 8009594:	4641      	mov	r1, r8
 8009596:	6820      	ldr	r0, [r4, #0]
 8009598:	f000 faaa 	bl	8009af0 <memmove>
 800959c:	2000      	movs	r0, #0
 800959e:	68a3      	ldr	r3, [r4, #8]
 80095a0:	1b9b      	subs	r3, r3, r6
 80095a2:	60a3      	str	r3, [r4, #8]
 80095a4:	6823      	ldr	r3, [r4, #0]
 80095a6:	4433      	add	r3, r6
 80095a8:	6023      	str	r3, [r4, #0]
 80095aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ae:	462a      	mov	r2, r5
 80095b0:	f000 fad6 	bl	8009b60 <_realloc_r>
 80095b4:	4606      	mov	r6, r0
 80095b6:	2800      	cmp	r0, #0
 80095b8:	d1e0      	bne.n	800957c <__ssputs_r+0x5c>
 80095ba:	4650      	mov	r0, sl
 80095bc:	6921      	ldr	r1, [r4, #16]
 80095be:	f7ff feb9 	bl	8009334 <_free_r>
 80095c2:	230c      	movs	r3, #12
 80095c4:	f8ca 3000 	str.w	r3, [sl]
 80095c8:	89a3      	ldrh	r3, [r4, #12]
 80095ca:	f04f 30ff 	mov.w	r0, #4294967295
 80095ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095d2:	81a3      	strh	r3, [r4, #12]
 80095d4:	e7e9      	b.n	80095aa <__ssputs_r+0x8a>
	...

080095d8 <_svfiprintf_r>:
 80095d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095dc:	4698      	mov	r8, r3
 80095de:	898b      	ldrh	r3, [r1, #12]
 80095e0:	4607      	mov	r7, r0
 80095e2:	061b      	lsls	r3, r3, #24
 80095e4:	460d      	mov	r5, r1
 80095e6:	4614      	mov	r4, r2
 80095e8:	b09d      	sub	sp, #116	@ 0x74
 80095ea:	d510      	bpl.n	800960e <_svfiprintf_r+0x36>
 80095ec:	690b      	ldr	r3, [r1, #16]
 80095ee:	b973      	cbnz	r3, 800960e <_svfiprintf_r+0x36>
 80095f0:	2140      	movs	r1, #64	@ 0x40
 80095f2:	f7ff ff09 	bl	8009408 <_malloc_r>
 80095f6:	6028      	str	r0, [r5, #0]
 80095f8:	6128      	str	r0, [r5, #16]
 80095fa:	b930      	cbnz	r0, 800960a <_svfiprintf_r+0x32>
 80095fc:	230c      	movs	r3, #12
 80095fe:	603b      	str	r3, [r7, #0]
 8009600:	f04f 30ff 	mov.w	r0, #4294967295
 8009604:	b01d      	add	sp, #116	@ 0x74
 8009606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800960a:	2340      	movs	r3, #64	@ 0x40
 800960c:	616b      	str	r3, [r5, #20]
 800960e:	2300      	movs	r3, #0
 8009610:	9309      	str	r3, [sp, #36]	@ 0x24
 8009612:	2320      	movs	r3, #32
 8009614:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009618:	2330      	movs	r3, #48	@ 0x30
 800961a:	f04f 0901 	mov.w	r9, #1
 800961e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009622:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80097bc <_svfiprintf_r+0x1e4>
 8009626:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800962a:	4623      	mov	r3, r4
 800962c:	469a      	mov	sl, r3
 800962e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009632:	b10a      	cbz	r2, 8009638 <_svfiprintf_r+0x60>
 8009634:	2a25      	cmp	r2, #37	@ 0x25
 8009636:	d1f9      	bne.n	800962c <_svfiprintf_r+0x54>
 8009638:	ebba 0b04 	subs.w	fp, sl, r4
 800963c:	d00b      	beq.n	8009656 <_svfiprintf_r+0x7e>
 800963e:	465b      	mov	r3, fp
 8009640:	4622      	mov	r2, r4
 8009642:	4629      	mov	r1, r5
 8009644:	4638      	mov	r0, r7
 8009646:	f7ff ff6b 	bl	8009520 <__ssputs_r>
 800964a:	3001      	adds	r0, #1
 800964c:	f000 80a7 	beq.w	800979e <_svfiprintf_r+0x1c6>
 8009650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009652:	445a      	add	r2, fp
 8009654:	9209      	str	r2, [sp, #36]	@ 0x24
 8009656:	f89a 3000 	ldrb.w	r3, [sl]
 800965a:	2b00      	cmp	r3, #0
 800965c:	f000 809f 	beq.w	800979e <_svfiprintf_r+0x1c6>
 8009660:	2300      	movs	r3, #0
 8009662:	f04f 32ff 	mov.w	r2, #4294967295
 8009666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800966a:	f10a 0a01 	add.w	sl, sl, #1
 800966e:	9304      	str	r3, [sp, #16]
 8009670:	9307      	str	r3, [sp, #28]
 8009672:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009676:	931a      	str	r3, [sp, #104]	@ 0x68
 8009678:	4654      	mov	r4, sl
 800967a:	2205      	movs	r2, #5
 800967c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009680:	484e      	ldr	r0, [pc, #312]	@ (80097bc <_svfiprintf_r+0x1e4>)
 8009682:	f000 fa5f 	bl	8009b44 <memchr>
 8009686:	9a04      	ldr	r2, [sp, #16]
 8009688:	b9d8      	cbnz	r0, 80096c2 <_svfiprintf_r+0xea>
 800968a:	06d0      	lsls	r0, r2, #27
 800968c:	bf44      	itt	mi
 800968e:	2320      	movmi	r3, #32
 8009690:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009694:	0711      	lsls	r1, r2, #28
 8009696:	bf44      	itt	mi
 8009698:	232b      	movmi	r3, #43	@ 0x2b
 800969a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800969e:	f89a 3000 	ldrb.w	r3, [sl]
 80096a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80096a4:	d015      	beq.n	80096d2 <_svfiprintf_r+0xfa>
 80096a6:	4654      	mov	r4, sl
 80096a8:	2000      	movs	r0, #0
 80096aa:	f04f 0c0a 	mov.w	ip, #10
 80096ae:	9a07      	ldr	r2, [sp, #28]
 80096b0:	4621      	mov	r1, r4
 80096b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096b6:	3b30      	subs	r3, #48	@ 0x30
 80096b8:	2b09      	cmp	r3, #9
 80096ba:	d94b      	bls.n	8009754 <_svfiprintf_r+0x17c>
 80096bc:	b1b0      	cbz	r0, 80096ec <_svfiprintf_r+0x114>
 80096be:	9207      	str	r2, [sp, #28]
 80096c0:	e014      	b.n	80096ec <_svfiprintf_r+0x114>
 80096c2:	eba0 0308 	sub.w	r3, r0, r8
 80096c6:	fa09 f303 	lsl.w	r3, r9, r3
 80096ca:	4313      	orrs	r3, r2
 80096cc:	46a2      	mov	sl, r4
 80096ce:	9304      	str	r3, [sp, #16]
 80096d0:	e7d2      	b.n	8009678 <_svfiprintf_r+0xa0>
 80096d2:	9b03      	ldr	r3, [sp, #12]
 80096d4:	1d19      	adds	r1, r3, #4
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	9103      	str	r1, [sp, #12]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	bfbb      	ittet	lt
 80096de:	425b      	neglt	r3, r3
 80096e0:	f042 0202 	orrlt.w	r2, r2, #2
 80096e4:	9307      	strge	r3, [sp, #28]
 80096e6:	9307      	strlt	r3, [sp, #28]
 80096e8:	bfb8      	it	lt
 80096ea:	9204      	strlt	r2, [sp, #16]
 80096ec:	7823      	ldrb	r3, [r4, #0]
 80096ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80096f0:	d10a      	bne.n	8009708 <_svfiprintf_r+0x130>
 80096f2:	7863      	ldrb	r3, [r4, #1]
 80096f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80096f6:	d132      	bne.n	800975e <_svfiprintf_r+0x186>
 80096f8:	9b03      	ldr	r3, [sp, #12]
 80096fa:	3402      	adds	r4, #2
 80096fc:	1d1a      	adds	r2, r3, #4
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	9203      	str	r2, [sp, #12]
 8009702:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009706:	9305      	str	r3, [sp, #20]
 8009708:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80097c0 <_svfiprintf_r+0x1e8>
 800970c:	2203      	movs	r2, #3
 800970e:	4650      	mov	r0, sl
 8009710:	7821      	ldrb	r1, [r4, #0]
 8009712:	f000 fa17 	bl	8009b44 <memchr>
 8009716:	b138      	cbz	r0, 8009728 <_svfiprintf_r+0x150>
 8009718:	2240      	movs	r2, #64	@ 0x40
 800971a:	9b04      	ldr	r3, [sp, #16]
 800971c:	eba0 000a 	sub.w	r0, r0, sl
 8009720:	4082      	lsls	r2, r0
 8009722:	4313      	orrs	r3, r2
 8009724:	3401      	adds	r4, #1
 8009726:	9304      	str	r3, [sp, #16]
 8009728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800972c:	2206      	movs	r2, #6
 800972e:	4825      	ldr	r0, [pc, #148]	@ (80097c4 <_svfiprintf_r+0x1ec>)
 8009730:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009734:	f000 fa06 	bl	8009b44 <memchr>
 8009738:	2800      	cmp	r0, #0
 800973a:	d036      	beq.n	80097aa <_svfiprintf_r+0x1d2>
 800973c:	4b22      	ldr	r3, [pc, #136]	@ (80097c8 <_svfiprintf_r+0x1f0>)
 800973e:	bb1b      	cbnz	r3, 8009788 <_svfiprintf_r+0x1b0>
 8009740:	9b03      	ldr	r3, [sp, #12]
 8009742:	3307      	adds	r3, #7
 8009744:	f023 0307 	bic.w	r3, r3, #7
 8009748:	3308      	adds	r3, #8
 800974a:	9303      	str	r3, [sp, #12]
 800974c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800974e:	4433      	add	r3, r6
 8009750:	9309      	str	r3, [sp, #36]	@ 0x24
 8009752:	e76a      	b.n	800962a <_svfiprintf_r+0x52>
 8009754:	460c      	mov	r4, r1
 8009756:	2001      	movs	r0, #1
 8009758:	fb0c 3202 	mla	r2, ip, r2, r3
 800975c:	e7a8      	b.n	80096b0 <_svfiprintf_r+0xd8>
 800975e:	2300      	movs	r3, #0
 8009760:	f04f 0c0a 	mov.w	ip, #10
 8009764:	4619      	mov	r1, r3
 8009766:	3401      	adds	r4, #1
 8009768:	9305      	str	r3, [sp, #20]
 800976a:	4620      	mov	r0, r4
 800976c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009770:	3a30      	subs	r2, #48	@ 0x30
 8009772:	2a09      	cmp	r2, #9
 8009774:	d903      	bls.n	800977e <_svfiprintf_r+0x1a6>
 8009776:	2b00      	cmp	r3, #0
 8009778:	d0c6      	beq.n	8009708 <_svfiprintf_r+0x130>
 800977a:	9105      	str	r1, [sp, #20]
 800977c:	e7c4      	b.n	8009708 <_svfiprintf_r+0x130>
 800977e:	4604      	mov	r4, r0
 8009780:	2301      	movs	r3, #1
 8009782:	fb0c 2101 	mla	r1, ip, r1, r2
 8009786:	e7f0      	b.n	800976a <_svfiprintf_r+0x192>
 8009788:	ab03      	add	r3, sp, #12
 800978a:	9300      	str	r3, [sp, #0]
 800978c:	462a      	mov	r2, r5
 800978e:	4638      	mov	r0, r7
 8009790:	4b0e      	ldr	r3, [pc, #56]	@ (80097cc <_svfiprintf_r+0x1f4>)
 8009792:	a904      	add	r1, sp, #16
 8009794:	f3af 8000 	nop.w
 8009798:	1c42      	adds	r2, r0, #1
 800979a:	4606      	mov	r6, r0
 800979c:	d1d6      	bne.n	800974c <_svfiprintf_r+0x174>
 800979e:	89ab      	ldrh	r3, [r5, #12]
 80097a0:	065b      	lsls	r3, r3, #25
 80097a2:	f53f af2d 	bmi.w	8009600 <_svfiprintf_r+0x28>
 80097a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097a8:	e72c      	b.n	8009604 <_svfiprintf_r+0x2c>
 80097aa:	ab03      	add	r3, sp, #12
 80097ac:	9300      	str	r3, [sp, #0]
 80097ae:	462a      	mov	r2, r5
 80097b0:	4638      	mov	r0, r7
 80097b2:	4b06      	ldr	r3, [pc, #24]	@ (80097cc <_svfiprintf_r+0x1f4>)
 80097b4:	a904      	add	r1, sp, #16
 80097b6:	f000 f87d 	bl	80098b4 <_printf_i>
 80097ba:	e7ed      	b.n	8009798 <_svfiprintf_r+0x1c0>
 80097bc:	0800a06e 	.word	0x0800a06e
 80097c0:	0800a074 	.word	0x0800a074
 80097c4:	0800a078 	.word	0x0800a078
 80097c8:	00000000 	.word	0x00000000
 80097cc:	08009521 	.word	0x08009521

080097d0 <_printf_common>:
 80097d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097d4:	4616      	mov	r6, r2
 80097d6:	4698      	mov	r8, r3
 80097d8:	688a      	ldr	r2, [r1, #8]
 80097da:	690b      	ldr	r3, [r1, #16]
 80097dc:	4607      	mov	r7, r0
 80097de:	4293      	cmp	r3, r2
 80097e0:	bfb8      	it	lt
 80097e2:	4613      	movlt	r3, r2
 80097e4:	6033      	str	r3, [r6, #0]
 80097e6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80097ea:	460c      	mov	r4, r1
 80097ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80097f0:	b10a      	cbz	r2, 80097f6 <_printf_common+0x26>
 80097f2:	3301      	adds	r3, #1
 80097f4:	6033      	str	r3, [r6, #0]
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	0699      	lsls	r1, r3, #26
 80097fa:	bf42      	ittt	mi
 80097fc:	6833      	ldrmi	r3, [r6, #0]
 80097fe:	3302      	addmi	r3, #2
 8009800:	6033      	strmi	r3, [r6, #0]
 8009802:	6825      	ldr	r5, [r4, #0]
 8009804:	f015 0506 	ands.w	r5, r5, #6
 8009808:	d106      	bne.n	8009818 <_printf_common+0x48>
 800980a:	f104 0a19 	add.w	sl, r4, #25
 800980e:	68e3      	ldr	r3, [r4, #12]
 8009810:	6832      	ldr	r2, [r6, #0]
 8009812:	1a9b      	subs	r3, r3, r2
 8009814:	42ab      	cmp	r3, r5
 8009816:	dc2b      	bgt.n	8009870 <_printf_common+0xa0>
 8009818:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800981c:	6822      	ldr	r2, [r4, #0]
 800981e:	3b00      	subs	r3, #0
 8009820:	bf18      	it	ne
 8009822:	2301      	movne	r3, #1
 8009824:	0692      	lsls	r2, r2, #26
 8009826:	d430      	bmi.n	800988a <_printf_common+0xba>
 8009828:	4641      	mov	r1, r8
 800982a:	4638      	mov	r0, r7
 800982c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009830:	47c8      	blx	r9
 8009832:	3001      	adds	r0, #1
 8009834:	d023      	beq.n	800987e <_printf_common+0xae>
 8009836:	6823      	ldr	r3, [r4, #0]
 8009838:	6922      	ldr	r2, [r4, #16]
 800983a:	f003 0306 	and.w	r3, r3, #6
 800983e:	2b04      	cmp	r3, #4
 8009840:	bf14      	ite	ne
 8009842:	2500      	movne	r5, #0
 8009844:	6833      	ldreq	r3, [r6, #0]
 8009846:	f04f 0600 	mov.w	r6, #0
 800984a:	bf08      	it	eq
 800984c:	68e5      	ldreq	r5, [r4, #12]
 800984e:	f104 041a 	add.w	r4, r4, #26
 8009852:	bf08      	it	eq
 8009854:	1aed      	subeq	r5, r5, r3
 8009856:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800985a:	bf08      	it	eq
 800985c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009860:	4293      	cmp	r3, r2
 8009862:	bfc4      	itt	gt
 8009864:	1a9b      	subgt	r3, r3, r2
 8009866:	18ed      	addgt	r5, r5, r3
 8009868:	42b5      	cmp	r5, r6
 800986a:	d11a      	bne.n	80098a2 <_printf_common+0xd2>
 800986c:	2000      	movs	r0, #0
 800986e:	e008      	b.n	8009882 <_printf_common+0xb2>
 8009870:	2301      	movs	r3, #1
 8009872:	4652      	mov	r2, sl
 8009874:	4641      	mov	r1, r8
 8009876:	4638      	mov	r0, r7
 8009878:	47c8      	blx	r9
 800987a:	3001      	adds	r0, #1
 800987c:	d103      	bne.n	8009886 <_printf_common+0xb6>
 800987e:	f04f 30ff 	mov.w	r0, #4294967295
 8009882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009886:	3501      	adds	r5, #1
 8009888:	e7c1      	b.n	800980e <_printf_common+0x3e>
 800988a:	2030      	movs	r0, #48	@ 0x30
 800988c:	18e1      	adds	r1, r4, r3
 800988e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009892:	1c5a      	adds	r2, r3, #1
 8009894:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009898:	4422      	add	r2, r4
 800989a:	3302      	adds	r3, #2
 800989c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80098a0:	e7c2      	b.n	8009828 <_printf_common+0x58>
 80098a2:	2301      	movs	r3, #1
 80098a4:	4622      	mov	r2, r4
 80098a6:	4641      	mov	r1, r8
 80098a8:	4638      	mov	r0, r7
 80098aa:	47c8      	blx	r9
 80098ac:	3001      	adds	r0, #1
 80098ae:	d0e6      	beq.n	800987e <_printf_common+0xae>
 80098b0:	3601      	adds	r6, #1
 80098b2:	e7d9      	b.n	8009868 <_printf_common+0x98>

080098b4 <_printf_i>:
 80098b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098b8:	7e0f      	ldrb	r7, [r1, #24]
 80098ba:	4691      	mov	r9, r2
 80098bc:	2f78      	cmp	r7, #120	@ 0x78
 80098be:	4680      	mov	r8, r0
 80098c0:	460c      	mov	r4, r1
 80098c2:	469a      	mov	sl, r3
 80098c4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80098c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80098ca:	d807      	bhi.n	80098dc <_printf_i+0x28>
 80098cc:	2f62      	cmp	r7, #98	@ 0x62
 80098ce:	d80a      	bhi.n	80098e6 <_printf_i+0x32>
 80098d0:	2f00      	cmp	r7, #0
 80098d2:	f000 80d1 	beq.w	8009a78 <_printf_i+0x1c4>
 80098d6:	2f58      	cmp	r7, #88	@ 0x58
 80098d8:	f000 80b8 	beq.w	8009a4c <_printf_i+0x198>
 80098dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80098e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80098e4:	e03a      	b.n	800995c <_printf_i+0xa8>
 80098e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80098ea:	2b15      	cmp	r3, #21
 80098ec:	d8f6      	bhi.n	80098dc <_printf_i+0x28>
 80098ee:	a101      	add	r1, pc, #4	@ (adr r1, 80098f4 <_printf_i+0x40>)
 80098f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80098f4:	0800994d 	.word	0x0800994d
 80098f8:	08009961 	.word	0x08009961
 80098fc:	080098dd 	.word	0x080098dd
 8009900:	080098dd 	.word	0x080098dd
 8009904:	080098dd 	.word	0x080098dd
 8009908:	080098dd 	.word	0x080098dd
 800990c:	08009961 	.word	0x08009961
 8009910:	080098dd 	.word	0x080098dd
 8009914:	080098dd 	.word	0x080098dd
 8009918:	080098dd 	.word	0x080098dd
 800991c:	080098dd 	.word	0x080098dd
 8009920:	08009a5f 	.word	0x08009a5f
 8009924:	0800998b 	.word	0x0800998b
 8009928:	08009a19 	.word	0x08009a19
 800992c:	080098dd 	.word	0x080098dd
 8009930:	080098dd 	.word	0x080098dd
 8009934:	08009a81 	.word	0x08009a81
 8009938:	080098dd 	.word	0x080098dd
 800993c:	0800998b 	.word	0x0800998b
 8009940:	080098dd 	.word	0x080098dd
 8009944:	080098dd 	.word	0x080098dd
 8009948:	08009a21 	.word	0x08009a21
 800994c:	6833      	ldr	r3, [r6, #0]
 800994e:	1d1a      	adds	r2, r3, #4
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	6032      	str	r2, [r6, #0]
 8009954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009958:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800995c:	2301      	movs	r3, #1
 800995e:	e09c      	b.n	8009a9a <_printf_i+0x1e6>
 8009960:	6833      	ldr	r3, [r6, #0]
 8009962:	6820      	ldr	r0, [r4, #0]
 8009964:	1d19      	adds	r1, r3, #4
 8009966:	6031      	str	r1, [r6, #0]
 8009968:	0606      	lsls	r6, r0, #24
 800996a:	d501      	bpl.n	8009970 <_printf_i+0xbc>
 800996c:	681d      	ldr	r5, [r3, #0]
 800996e:	e003      	b.n	8009978 <_printf_i+0xc4>
 8009970:	0645      	lsls	r5, r0, #25
 8009972:	d5fb      	bpl.n	800996c <_printf_i+0xb8>
 8009974:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009978:	2d00      	cmp	r5, #0
 800997a:	da03      	bge.n	8009984 <_printf_i+0xd0>
 800997c:	232d      	movs	r3, #45	@ 0x2d
 800997e:	426d      	negs	r5, r5
 8009980:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009984:	230a      	movs	r3, #10
 8009986:	4858      	ldr	r0, [pc, #352]	@ (8009ae8 <_printf_i+0x234>)
 8009988:	e011      	b.n	80099ae <_printf_i+0xfa>
 800998a:	6821      	ldr	r1, [r4, #0]
 800998c:	6833      	ldr	r3, [r6, #0]
 800998e:	0608      	lsls	r0, r1, #24
 8009990:	f853 5b04 	ldr.w	r5, [r3], #4
 8009994:	d402      	bmi.n	800999c <_printf_i+0xe8>
 8009996:	0649      	lsls	r1, r1, #25
 8009998:	bf48      	it	mi
 800999a:	b2ad      	uxthmi	r5, r5
 800999c:	2f6f      	cmp	r7, #111	@ 0x6f
 800999e:	6033      	str	r3, [r6, #0]
 80099a0:	bf14      	ite	ne
 80099a2:	230a      	movne	r3, #10
 80099a4:	2308      	moveq	r3, #8
 80099a6:	4850      	ldr	r0, [pc, #320]	@ (8009ae8 <_printf_i+0x234>)
 80099a8:	2100      	movs	r1, #0
 80099aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80099ae:	6866      	ldr	r6, [r4, #4]
 80099b0:	2e00      	cmp	r6, #0
 80099b2:	60a6      	str	r6, [r4, #8]
 80099b4:	db05      	blt.n	80099c2 <_printf_i+0x10e>
 80099b6:	6821      	ldr	r1, [r4, #0]
 80099b8:	432e      	orrs	r6, r5
 80099ba:	f021 0104 	bic.w	r1, r1, #4
 80099be:	6021      	str	r1, [r4, #0]
 80099c0:	d04b      	beq.n	8009a5a <_printf_i+0x1a6>
 80099c2:	4616      	mov	r6, r2
 80099c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80099c8:	fb03 5711 	mls	r7, r3, r1, r5
 80099cc:	5dc7      	ldrb	r7, [r0, r7]
 80099ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80099d2:	462f      	mov	r7, r5
 80099d4:	42bb      	cmp	r3, r7
 80099d6:	460d      	mov	r5, r1
 80099d8:	d9f4      	bls.n	80099c4 <_printf_i+0x110>
 80099da:	2b08      	cmp	r3, #8
 80099dc:	d10b      	bne.n	80099f6 <_printf_i+0x142>
 80099de:	6823      	ldr	r3, [r4, #0]
 80099e0:	07df      	lsls	r7, r3, #31
 80099e2:	d508      	bpl.n	80099f6 <_printf_i+0x142>
 80099e4:	6923      	ldr	r3, [r4, #16]
 80099e6:	6861      	ldr	r1, [r4, #4]
 80099e8:	4299      	cmp	r1, r3
 80099ea:	bfde      	ittt	le
 80099ec:	2330      	movle	r3, #48	@ 0x30
 80099ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80099f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80099f6:	1b92      	subs	r2, r2, r6
 80099f8:	6122      	str	r2, [r4, #16]
 80099fa:	464b      	mov	r3, r9
 80099fc:	4621      	mov	r1, r4
 80099fe:	4640      	mov	r0, r8
 8009a00:	f8cd a000 	str.w	sl, [sp]
 8009a04:	aa03      	add	r2, sp, #12
 8009a06:	f7ff fee3 	bl	80097d0 <_printf_common>
 8009a0a:	3001      	adds	r0, #1
 8009a0c:	d14a      	bne.n	8009aa4 <_printf_i+0x1f0>
 8009a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a12:	b004      	add	sp, #16
 8009a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a18:	6823      	ldr	r3, [r4, #0]
 8009a1a:	f043 0320 	orr.w	r3, r3, #32
 8009a1e:	6023      	str	r3, [r4, #0]
 8009a20:	2778      	movs	r7, #120	@ 0x78
 8009a22:	4832      	ldr	r0, [pc, #200]	@ (8009aec <_printf_i+0x238>)
 8009a24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a28:	6823      	ldr	r3, [r4, #0]
 8009a2a:	6831      	ldr	r1, [r6, #0]
 8009a2c:	061f      	lsls	r7, r3, #24
 8009a2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a32:	d402      	bmi.n	8009a3a <_printf_i+0x186>
 8009a34:	065f      	lsls	r7, r3, #25
 8009a36:	bf48      	it	mi
 8009a38:	b2ad      	uxthmi	r5, r5
 8009a3a:	6031      	str	r1, [r6, #0]
 8009a3c:	07d9      	lsls	r1, r3, #31
 8009a3e:	bf44      	itt	mi
 8009a40:	f043 0320 	orrmi.w	r3, r3, #32
 8009a44:	6023      	strmi	r3, [r4, #0]
 8009a46:	b11d      	cbz	r5, 8009a50 <_printf_i+0x19c>
 8009a48:	2310      	movs	r3, #16
 8009a4a:	e7ad      	b.n	80099a8 <_printf_i+0xf4>
 8009a4c:	4826      	ldr	r0, [pc, #152]	@ (8009ae8 <_printf_i+0x234>)
 8009a4e:	e7e9      	b.n	8009a24 <_printf_i+0x170>
 8009a50:	6823      	ldr	r3, [r4, #0]
 8009a52:	f023 0320 	bic.w	r3, r3, #32
 8009a56:	6023      	str	r3, [r4, #0]
 8009a58:	e7f6      	b.n	8009a48 <_printf_i+0x194>
 8009a5a:	4616      	mov	r6, r2
 8009a5c:	e7bd      	b.n	80099da <_printf_i+0x126>
 8009a5e:	6833      	ldr	r3, [r6, #0]
 8009a60:	6825      	ldr	r5, [r4, #0]
 8009a62:	1d18      	adds	r0, r3, #4
 8009a64:	6961      	ldr	r1, [r4, #20]
 8009a66:	6030      	str	r0, [r6, #0]
 8009a68:	062e      	lsls	r6, r5, #24
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	d501      	bpl.n	8009a72 <_printf_i+0x1be>
 8009a6e:	6019      	str	r1, [r3, #0]
 8009a70:	e002      	b.n	8009a78 <_printf_i+0x1c4>
 8009a72:	0668      	lsls	r0, r5, #25
 8009a74:	d5fb      	bpl.n	8009a6e <_printf_i+0x1ba>
 8009a76:	8019      	strh	r1, [r3, #0]
 8009a78:	2300      	movs	r3, #0
 8009a7a:	4616      	mov	r6, r2
 8009a7c:	6123      	str	r3, [r4, #16]
 8009a7e:	e7bc      	b.n	80099fa <_printf_i+0x146>
 8009a80:	6833      	ldr	r3, [r6, #0]
 8009a82:	2100      	movs	r1, #0
 8009a84:	1d1a      	adds	r2, r3, #4
 8009a86:	6032      	str	r2, [r6, #0]
 8009a88:	681e      	ldr	r6, [r3, #0]
 8009a8a:	6862      	ldr	r2, [r4, #4]
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	f000 f859 	bl	8009b44 <memchr>
 8009a92:	b108      	cbz	r0, 8009a98 <_printf_i+0x1e4>
 8009a94:	1b80      	subs	r0, r0, r6
 8009a96:	6060      	str	r0, [r4, #4]
 8009a98:	6863      	ldr	r3, [r4, #4]
 8009a9a:	6123      	str	r3, [r4, #16]
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009aa2:	e7aa      	b.n	80099fa <_printf_i+0x146>
 8009aa4:	4632      	mov	r2, r6
 8009aa6:	4649      	mov	r1, r9
 8009aa8:	4640      	mov	r0, r8
 8009aaa:	6923      	ldr	r3, [r4, #16]
 8009aac:	47d0      	blx	sl
 8009aae:	3001      	adds	r0, #1
 8009ab0:	d0ad      	beq.n	8009a0e <_printf_i+0x15a>
 8009ab2:	6823      	ldr	r3, [r4, #0]
 8009ab4:	079b      	lsls	r3, r3, #30
 8009ab6:	d413      	bmi.n	8009ae0 <_printf_i+0x22c>
 8009ab8:	68e0      	ldr	r0, [r4, #12]
 8009aba:	9b03      	ldr	r3, [sp, #12]
 8009abc:	4298      	cmp	r0, r3
 8009abe:	bfb8      	it	lt
 8009ac0:	4618      	movlt	r0, r3
 8009ac2:	e7a6      	b.n	8009a12 <_printf_i+0x15e>
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	4632      	mov	r2, r6
 8009ac8:	4649      	mov	r1, r9
 8009aca:	4640      	mov	r0, r8
 8009acc:	47d0      	blx	sl
 8009ace:	3001      	adds	r0, #1
 8009ad0:	d09d      	beq.n	8009a0e <_printf_i+0x15a>
 8009ad2:	3501      	adds	r5, #1
 8009ad4:	68e3      	ldr	r3, [r4, #12]
 8009ad6:	9903      	ldr	r1, [sp, #12]
 8009ad8:	1a5b      	subs	r3, r3, r1
 8009ada:	42ab      	cmp	r3, r5
 8009adc:	dcf2      	bgt.n	8009ac4 <_printf_i+0x210>
 8009ade:	e7eb      	b.n	8009ab8 <_printf_i+0x204>
 8009ae0:	2500      	movs	r5, #0
 8009ae2:	f104 0619 	add.w	r6, r4, #25
 8009ae6:	e7f5      	b.n	8009ad4 <_printf_i+0x220>
 8009ae8:	0800a07f 	.word	0x0800a07f
 8009aec:	0800a090 	.word	0x0800a090

08009af0 <memmove>:
 8009af0:	4288      	cmp	r0, r1
 8009af2:	b510      	push	{r4, lr}
 8009af4:	eb01 0402 	add.w	r4, r1, r2
 8009af8:	d902      	bls.n	8009b00 <memmove+0x10>
 8009afa:	4284      	cmp	r4, r0
 8009afc:	4623      	mov	r3, r4
 8009afe:	d807      	bhi.n	8009b10 <memmove+0x20>
 8009b00:	1e43      	subs	r3, r0, #1
 8009b02:	42a1      	cmp	r1, r4
 8009b04:	d008      	beq.n	8009b18 <memmove+0x28>
 8009b06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b0e:	e7f8      	b.n	8009b02 <memmove+0x12>
 8009b10:	4601      	mov	r1, r0
 8009b12:	4402      	add	r2, r0
 8009b14:	428a      	cmp	r2, r1
 8009b16:	d100      	bne.n	8009b1a <memmove+0x2a>
 8009b18:	bd10      	pop	{r4, pc}
 8009b1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b22:	e7f7      	b.n	8009b14 <memmove+0x24>

08009b24 <_sbrk_r>:
 8009b24:	b538      	push	{r3, r4, r5, lr}
 8009b26:	2300      	movs	r3, #0
 8009b28:	4d05      	ldr	r5, [pc, #20]	@ (8009b40 <_sbrk_r+0x1c>)
 8009b2a:	4604      	mov	r4, r0
 8009b2c:	4608      	mov	r0, r1
 8009b2e:	602b      	str	r3, [r5, #0]
 8009b30:	f7f7 fba8 	bl	8001284 <_sbrk>
 8009b34:	1c43      	adds	r3, r0, #1
 8009b36:	d102      	bne.n	8009b3e <_sbrk_r+0x1a>
 8009b38:	682b      	ldr	r3, [r5, #0]
 8009b3a:	b103      	cbz	r3, 8009b3e <_sbrk_r+0x1a>
 8009b3c:	6023      	str	r3, [r4, #0]
 8009b3e:	bd38      	pop	{r3, r4, r5, pc}
 8009b40:	200021a0 	.word	0x200021a0

08009b44 <memchr>:
 8009b44:	4603      	mov	r3, r0
 8009b46:	b510      	push	{r4, lr}
 8009b48:	b2c9      	uxtb	r1, r1
 8009b4a:	4402      	add	r2, r0
 8009b4c:	4293      	cmp	r3, r2
 8009b4e:	4618      	mov	r0, r3
 8009b50:	d101      	bne.n	8009b56 <memchr+0x12>
 8009b52:	2000      	movs	r0, #0
 8009b54:	e003      	b.n	8009b5e <memchr+0x1a>
 8009b56:	7804      	ldrb	r4, [r0, #0]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	428c      	cmp	r4, r1
 8009b5c:	d1f6      	bne.n	8009b4c <memchr+0x8>
 8009b5e:	bd10      	pop	{r4, pc}

08009b60 <_realloc_r>:
 8009b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b64:	4607      	mov	r7, r0
 8009b66:	4614      	mov	r4, r2
 8009b68:	460d      	mov	r5, r1
 8009b6a:	b921      	cbnz	r1, 8009b76 <_realloc_r+0x16>
 8009b6c:	4611      	mov	r1, r2
 8009b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b72:	f7ff bc49 	b.w	8009408 <_malloc_r>
 8009b76:	b92a      	cbnz	r2, 8009b84 <_realloc_r+0x24>
 8009b78:	f7ff fbdc 	bl	8009334 <_free_r>
 8009b7c:	4625      	mov	r5, r4
 8009b7e:	4628      	mov	r0, r5
 8009b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b84:	f000 f81a 	bl	8009bbc <_malloc_usable_size_r>
 8009b88:	4284      	cmp	r4, r0
 8009b8a:	4606      	mov	r6, r0
 8009b8c:	d802      	bhi.n	8009b94 <_realloc_r+0x34>
 8009b8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b92:	d8f4      	bhi.n	8009b7e <_realloc_r+0x1e>
 8009b94:	4621      	mov	r1, r4
 8009b96:	4638      	mov	r0, r7
 8009b98:	f7ff fc36 	bl	8009408 <_malloc_r>
 8009b9c:	4680      	mov	r8, r0
 8009b9e:	b908      	cbnz	r0, 8009ba4 <_realloc_r+0x44>
 8009ba0:	4645      	mov	r5, r8
 8009ba2:	e7ec      	b.n	8009b7e <_realloc_r+0x1e>
 8009ba4:	42b4      	cmp	r4, r6
 8009ba6:	4622      	mov	r2, r4
 8009ba8:	4629      	mov	r1, r5
 8009baa:	bf28      	it	cs
 8009bac:	4632      	movcs	r2, r6
 8009bae:	f7ff fbb3 	bl	8009318 <memcpy>
 8009bb2:	4629      	mov	r1, r5
 8009bb4:	4638      	mov	r0, r7
 8009bb6:	f7ff fbbd 	bl	8009334 <_free_r>
 8009bba:	e7f1      	b.n	8009ba0 <_realloc_r+0x40>

08009bbc <_malloc_usable_size_r>:
 8009bbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bc0:	1f18      	subs	r0, r3, #4
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	bfbc      	itt	lt
 8009bc6:	580b      	ldrlt	r3, [r1, r0]
 8009bc8:	18c0      	addlt	r0, r0, r3
 8009bca:	4770      	bx	lr

08009bcc <_init>:
 8009bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bce:	bf00      	nop
 8009bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bd2:	bc08      	pop	{r3}
 8009bd4:	469e      	mov	lr, r3
 8009bd6:	4770      	bx	lr

08009bd8 <_fini>:
 8009bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bda:	bf00      	nop
 8009bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bde:	bc08      	pop	{r3}
 8009be0:	469e      	mov	lr, r3
 8009be2:	4770      	bx	lr
