
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.108708                       # Number of seconds simulated
sim_ticks                                108708246246                       # Number of ticks simulated
final_tick                               638345963556                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155788                       # Simulator instruction rate (inst/s)
host_op_rate                                   196984                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7666038                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896120                       # Number of bytes of host memory used
host_seconds                                 14180.50                       # Real time elapsed on the host
sim_insts                                  2209147473                       # Number of instructions simulated
sim_ops                                    2793327866                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     10671744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5141504                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15816448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1914240                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1914240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        83373                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        40168                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                123566                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14955                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14955                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     98168670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47296357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145494464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16484                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17608968                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17608968                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17608968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     98168670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47296357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              163103432                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               260691239                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21395644                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17431776                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1905865                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8365239                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8104574                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230825                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86207                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192942112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120330858                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21395644                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10335399                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25427331                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5677974                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      14250684                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11799395                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    236364046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.615790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.978780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210936715     89.24%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2721639      1.15%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135852      0.90%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2295989      0.97%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955953      0.83%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088340      0.46%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          747167      0.32%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1938307      0.82%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12544084      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    236364046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082073                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461584                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190673039                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     16558998                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25278480                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116131                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3737394                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642744                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6525                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145268400                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51658                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3737394                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190932759                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       13216282                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2213351                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25141902                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122346                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145052577                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1196                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431869                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       558967                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9083                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202964537                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675987415                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675987415                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34513831                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32642                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16562                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3600101                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13962060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294075                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1745136                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144532838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137168673                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        81226                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20080248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41551728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          480                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    236364046                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580328                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.287546                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    178505366     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24376821     10.31%     85.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12318422      5.21%     91.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7992841      3.38%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6577226      2.78%     97.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2578140      1.09%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3182940      1.35%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779079      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53211      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    236364046                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962292     75.33%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145824     11.42%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169311     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113734227     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007099      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13608597      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802670      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137168673                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.526173                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277427                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009313                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512060045                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164646454                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133361965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138446100                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       147344                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1810460                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132520                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          553                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3737394                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       12469385                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       306294                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144565478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13962060                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842086                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16560                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        240402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12521                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1134827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2200270                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134588407                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13481602                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580266                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21283894                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19212554                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802292                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.516275                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133365140                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133361965                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79213506                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213501481                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.511571                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371021                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22108154                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1926971                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    232626652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526450                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378548                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    182852454     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23329676     10.03%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10816615      4.65%     93.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819662      2.07%     95.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3652229      1.57%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545632      0.66%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1538062      0.66%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099553      0.47%     98.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972769      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    232626652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972769                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           374228400                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292886512                       # The number of ROB writes
system.switch_cpus0.timesIdled                2839879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24327193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.606912                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.606912                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.383596                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.383596                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608433272                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183764393                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137935707                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               260691239                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22851671                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18521001                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2104438                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8971902                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8618623                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2476394                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98610                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197629287                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127527520                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22851671                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11095017                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28040766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6446977                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5588341                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12216164                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2097130                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235573832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.664914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.024674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207533066     88.10%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1942003      0.82%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3534482      1.50%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3279664      1.39%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2101167      0.89%     92.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1701332      0.72%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          981176      0.42%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1019532      0.43%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13481410      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235573832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087658                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.489190                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195621745                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7620025                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27974027                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48159                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4309871                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3970306                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5567                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156454328                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        44011                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4309871                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       196130349                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1364048                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5107640                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27482459                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1179460                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156319250                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        190089                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       510651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    221683541                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728223022                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728223022                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182190179                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39493362                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35877                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17938                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4375695                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14753668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7635309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88987                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1705761                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155295398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35876                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146515548                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       123814                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23655191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49980679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    235573832                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621952                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.296106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172433003     73.20%     73.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26693510     11.33%     84.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14368498      6.10%     90.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7319970      3.11%     93.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8686842      3.69%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2820010      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2636704      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       464870      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150425      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235573832                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         441252     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        154226     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       146246     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123212797     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2099698      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17939      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13574274      9.26%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7610840      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146515548                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.562027                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             741724                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005062                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    529470466                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178986691                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143359546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147257272                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       288419                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2876695                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       111284                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4309871                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         958610                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121782                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155331274                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14753668                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7635309                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17938                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        106229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1113477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2290436                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144414997                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13095020                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2100551                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20705688                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20379316                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7610668                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.553970                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143359582                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143359546                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82704502                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230523834                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.549921                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358768                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106107269                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130648989                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24682683                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35876                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2125780                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    231263961                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564934                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176244923     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25327494     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13137024      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4219511      1.82%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5802896      2.51%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1944274      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1125876      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       995000      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2466963      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    231263961                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106107269                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130648989                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19400998                       # Number of memory references committed
system.switch_cpus1.commit.loads             11876973                       # Number of loads committed
system.switch_cpus1.commit.membars              17938                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18857744                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117704673                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2694597                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2466963                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           384128670                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314973256                       # The number of ROB writes
system.switch_cpus1.timesIdled                3062322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25117407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106107269                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130648989                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106107269                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.456865                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.456865                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.407023                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.407023                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649544523                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200588476                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144437747                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35876                       # number of misc regfile writes
system.l2.replacements                         130828                       # number of replacements
system.l2.tagsinuse                               512                       # Cycle average of tags in use
system.l2.total_refs                            23253                       # Total number of references to valid blocks.
system.l2.sampled_refs                         131340                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.177044                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            28.012770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.036002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    333.443874                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.044931                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    149.497868                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.743956                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.220598                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.054712                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000070                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.651258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000088                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.291988                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.001453                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000431                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        12334                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1251                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13585                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            16857                       # number of Writeback hits
system.l2.Writeback_hits::total                 16857                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        12334                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1251                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13585                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        12334                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1251                       # number of overall hits
system.l2.overall_hits::total                   13585                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        83373                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        40168                       # number of ReadReq misses
system.l2.ReadReq_misses::total                123566                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        83373                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        40168                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123566                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        83373                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        40168                       # number of overall misses
system.l2.overall_misses::total                123566                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1632275                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  14024190221                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2079283                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6639768703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     20667670482                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1632275                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  14024190221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2079283                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6639768703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20667670482                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1632275                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  14024190221                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2079283                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6639768703                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20667670482                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95707                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41419                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              137151                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        16857                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             16857                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95707                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               137151                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95707                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              137151                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.871128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.969796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.900949                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.871128                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.969796                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.900949                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.871128                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.969796                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.900949                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148388.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168210.214590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148520.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165299.957752                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167260.172556                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148388.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168210.214590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148520.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165299.957752                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167260.172556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148388.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168210.214590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148520.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165299.957752                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167260.172556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14955                       # number of writebacks
system.l2.writebacks::total                     14955                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        83373                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        40168                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           123566                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        83373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        40168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123566                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        83373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        40168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123566                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       990632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   9172506416                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1264613                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4299377761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13474139422                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       990632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   9172506416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1264613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4299377761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13474139422                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       990632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   9172506416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1264613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4299377761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13474139422                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.871128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.969796                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.900949                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.871128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.969796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.900949                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.871128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.969796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.900949                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90057.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110017.708563                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90329.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107034.897456                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109044.068935                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90057.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110017.708563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90329.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107034.897456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109044.068935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90057.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110017.708563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90329.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107034.897456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109044.068935                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.477298                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011807034                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846363.200730                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.477298                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016791                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.877367                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11799384                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11799384                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11799384                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11799384                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11799384                       # number of overall hits
system.cpu0.icache.overall_hits::total       11799384                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1839075                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1839075                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1839075                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1839075                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1839075                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1839075                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11799395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11799395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11799395                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11799395                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11799395                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11799395                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167188.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167188.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167188.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167188.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167188.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167188.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1723575                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1723575                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1723575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1723575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1723575                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1723575                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156688.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156688.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156688.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156688.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156688.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156688.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95707                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190966935                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95963                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.005888                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.609746                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.390254                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382744                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677221                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677221                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16397                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16397                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18059965                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18059965                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18059965                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18059965                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399972                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399972                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           91                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400063                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400063                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400063                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400063                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  66403579836                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  66403579836                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6832130                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6832130                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  66410411966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  66410411966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  66410411966                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  66410411966                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10782716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10782716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18460028                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18460028                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18460028                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18460028                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037094                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037094                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021672                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021672                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021672                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021672                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 166020.571030                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 166020.571030                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75078.351648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75078.351648                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 165999.884933                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 165999.884933                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 165999.884933                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 165999.884933                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8040                       # number of writebacks
system.cpu0.dcache.writebacks::total             8040                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304265                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304265                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           91                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304356                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304356                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95707                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95707                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95707                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95707                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15528493066                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15528493066                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15528493066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15528493066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15528493066                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15528493066                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005185                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005185                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005185                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005185                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 162250.337656                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 162250.337656                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 162250.337656                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 162250.337656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 162250.337656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 162250.337656                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996915                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015264001                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192794.818575                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996915                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12216149                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12216149                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12216149                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12216149                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12216149                       # number of overall hits
system.cpu1.icache.overall_hits::total       12216149                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2537672                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2537672                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2537672                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2537672                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2537672                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2537672                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12216164                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12216164                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12216164                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12216164                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12216164                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12216164                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 169178.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 169178.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 169178.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 169178.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 169178.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 169178.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2195683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2195683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2195683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2195683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2195683                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2195683                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156834.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156834.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156834.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156834.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156834.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156834.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41419                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169549900                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41675                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4068.383923                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.028772                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.971228                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910269                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089731                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9836086                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9836086                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7489948                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7489948                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17938                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17938                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17938                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17938                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17326034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17326034                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17326034                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17326034                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       124626                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       124626                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124626                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124626                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124626                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124626                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23189599947                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23189599947                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23189599947                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23189599947                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23189599947                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23189599947                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9960712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9960712                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7489948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7489948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17938                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17938                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17450660                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17450660                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17450660                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17450660                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012512                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012512                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 186073.531582                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 186073.531582                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 186073.531582                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 186073.531582                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 186073.531582                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 186073.531582                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8817                       # number of writebacks
system.cpu1.dcache.writebacks::total             8817                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83207                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83207                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83207                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83207                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83207                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41419                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41419                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41419                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41419                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41419                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41419                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7068810271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7068810271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7068810271                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7068810271                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7068810271                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7068810271                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 170665.884522                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 170665.884522                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 170665.884522                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 170665.884522                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 170665.884522                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 170665.884522                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
