

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x0'
================================================================
* Date:           Thu Sep 15 16:59:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.963 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   156338|  1335986|  0.521 ms|  4.453 ms|  156338|  1335986|     none|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x0_loop_1          |   156192|  1335840|  9762 ~ 83490|          -|          -|    16|        no|
        | + A_IO_L2_in_boundary_x0_loop_2         |     9760|    83488|    610 ~ 5218|          -|          -|    16|        no|
        |  ++ A_IO_L2_in_boundary_x0_loop_3       |      608|     5216|      19 ~ 163|          -|          -|    32|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_5     |       16|       16|             2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_6     |      144|      144|            18|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_boundary_x0_loop_7   |       16|       16|             2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_9     |       16|       16|             2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_10    |      144|      144|            18|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_boundary_x0_loop_11  |       16|       16|             2|          -|          -|     8|        no|
        |- A_IO_L2_in_boundary_x0_loop_12         |      144|      144|            18|          -|          -|     8|        no|
        | + A_IO_L2_in_boundary_x0_loop_13        |       16|       16|             2|          -|          -|     8|        no|
        +-----------------------------------------+---------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 2 
4 --> 5 10 3 
5 --> 6 7 
6 --> 5 
7 --> 8 12 4 
8 --> 9 7 
9 --> 8 
10 --> 11 7 
11 --> 10 
12 --> 13 7 
13 --> 12 
14 --> 15 
15 --> 16 14 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_0_x083, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_7_x011, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_0_x083, void @empty_28, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_7_x011, void @empty_28, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_A_ping_V_0 = alloca i64 1" [./dut.cpp:1236]   --->   Operation 21 'alloca' 'local_A_ping_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_A_pong_V_0 = alloca i64 1" [./dut.cpp:1238]   --->   Operation 22 'alloca' 'local_A_pong_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln1249 = br void" [./dut.cpp:1249]   --->   Operation 23 'br' 'br_ln1249' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 24 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 25 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 26 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1249 = br i1 %icmp_ln890, void %.split26, void %.preheader.preheader" [./dut.cpp:1249]   --->   Operation 29 'br' 'br_ln1249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_377" [./dut.cpp:1249]   --->   Operation 30 'specloopname' 'specloopname_ln1249' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln1250 = br void" [./dut.cpp:1250]   --->   Operation 31 'br' 'br_ln1250' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 32 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c1_V = phi i5 %add_ln691_796, void, i5 0, void %.split26"   --->   Operation 33 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%intra_trans_en_17 = phi i1 1, void, i1 %intra_trans_en, void %.split26"   --->   Operation 34 'phi' 'intra_trans_en_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691_796 = add i5 %c1_V, i5 1"   --->   Operation 35 'add' 'add_ln691_796' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890_791 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 36 'icmp' 'icmp_ln890_791' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1250 = br i1 %icmp_ln890_791, void %.split24, void" [./dut.cpp:1250]   --->   Operation 38 'br' 'br_ln1250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln1250 = specloopname void @_ssdm_op_SpecLoopName, void @empty_146" [./dut.cpp:1250]   --->   Operation 39 'specloopname' 'specloopname_ln1250' <Predicate = (!icmp_ln890_791)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln1251 = br void" [./dut.cpp:1251]   --->   Operation 40 'br' 'br_ln1251' <Predicate = (!icmp_ln890_791)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln890_791)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void %.split24, i6 %add_ln691_799, void %.loopexit388"   --->   Operation 42 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%intra_trans_en_18 = phi i1 %intra_trans_en_17, void %.split24, i1 1, void %.loopexit388"   --->   Operation 43 'phi' 'intra_trans_en_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%arb_9 = phi i1 0, void %.split24, i1 %arb, void %.loopexit388"   --->   Operation 44 'phi' 'arb_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln691_799 = add i6 %c2_V, i6 1"   --->   Operation 45 'add' 'add_ln691_799' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.61ns)   --->   "%icmp_ln890_793 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 46 'icmp' 'icmp_ln890_793' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1251 = br i1 %icmp_ln890_793, void %.split22, void" [./dut.cpp:1251]   --->   Operation 48 'br' 'br_ln1251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln1251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_389" [./dut.cpp:1251]   --->   Operation 49 'specloopname' 'specloopname_ln1251' <Predicate = (!icmp_ln890_793)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1255 = br i1 %arb_9, void %.preheader5.preheader, void %.preheader2.preheader" [./dut.cpp:1255]   --->   Operation 50 'br' 'br_ln1255' <Predicate = (!icmp_ln890_793)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 51 'br' 'br_ln890' <Predicate = (!icmp_ln890_793 & !arb_9)> <Delay = 0.38>
ST_4 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 52 'br' 'br_ln890' <Predicate = (!icmp_ln890_793 & arb_9)> <Delay = 0.38>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln890_793)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%c4_V_30 = phi i4 %add_ln691_798, void %.split16, i4 0, void %.preheader5.preheader"   --->   Operation 54 'phi' 'c4_V_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln691_798 = add i4 %c4_V_30, i4 1"   --->   Operation 55 'add' 'add_ln691_798' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln890_98 = zext i4 %c4_V_30"   --->   Operation 56 'zext' 'zext_ln890_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.65ns)   --->   "%icmp_ln890_795 = icmp_eq  i4 %c4_V_30, i4 8"   --->   Operation 57 'icmp' 'icmp_ln890_795' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1260 = br i1 %icmp_ln890_795, void %.split16, void %.loopexit386" [./dut.cpp:1260]   --->   Operation 59 'br' 'br_ln1260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1271 = br i1 %intra_trans_en_18, void %.loopexit388, void %.preheader3.preheader" [./dut.cpp:1271]   --->   Operation 60 'br' 'br_ln1271' <Predicate = (icmp_ln890_795)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 61 'br' 'br_ln890' <Predicate = (icmp_ln890_795 & intra_trans_en_18)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln1260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_254" [./dut.cpp:1260]   --->   Operation 62 'specloopname' 'specloopname_ln1260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x011" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%local_A_pong_V_0_addr = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_98" [./dut.cpp:1267]   --->   Operation 64 'getelementptr' 'local_A_pong_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.74ns)   --->   "%store_ln1267 = store i512 %tmp, i3 %local_A_pong_V_0_addr" [./dut.cpp:1267]   --->   Operation 65 'store' 'store_ln1267' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.70>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%c6_V_18 = phi i4 %add_ln691_802, void, i4 0, void %.preheader3.preheader"   --->   Operation 67 'phi' 'c6_V_18' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln691_802 = add i4 %c6_V_18, i4 1"   --->   Operation 68 'add' 'add_ln691_802' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln890_797 = icmp_eq  i4 %c6_V_18, i4 8"   --->   Operation 69 'icmp' 'icmp_ln890_797' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln1272 = br i1 %icmp_ln890_797, void %.split20, void %.loopexit388.loopexit33" [./dut.cpp:1272]   --->   Operation 71 'br' 'br_ln1272' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln1272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_773" [./dut.cpp:1272]   --->   Operation 72 'specloopname' 'specloopname_ln1272' <Predicate = (!arb_9 & intra_trans_en_18 & !icmp_ln890_797)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln1274 = br void" [./dut.cpp:1274]   --->   Operation 73 'br' 'br_ln1274' <Predicate = (!arb_9 & intra_trans_en_18 & !icmp_ln890_797)> <Delay = 0.38>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!arb_9 & intra_trans_en_18 & icmp_ln890_797)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%c6_V_17 = phi i4 %add_ln691_800, void, i4 0, void %.preheader1.preheader"   --->   Operation 75 'phi' 'c6_V_17' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln691_800 = add i4 %c6_V_17, i4 1"   --->   Operation 76 'add' 'add_ln691_800' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.65ns)   --->   "%icmp_ln890_796 = icmp_eq  i4 %c6_V_17, i4 8"   --->   Operation 77 'icmp' 'icmp_ln890_796' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1303 = br i1 %icmp_ln890_796, void %.split14, void %.loopexit388.loopexit" [./dut.cpp:1303]   --->   Operation 79 'br' 'br_ln1303' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln1303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_814" [./dut.cpp:1303]   --->   Operation 80 'specloopname' 'specloopname_ln1303' <Predicate = (arb_9 & intra_trans_en_18 & !icmp_ln890_796)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln1305 = br void" [./dut.cpp:1305]   --->   Operation 81 'br' 'br_ln1305' <Predicate = (arb_9 & intra_trans_en_18 & !icmp_ln890_796)> <Delay = 0.38>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 82 'br' 'br_ln0' <Predicate = (arb_9 & intra_trans_en_18 & icmp_ln890_796)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_9, i1 1" [./dut.cpp:1319]   --->   Operation 83 'xor' 'arb' <Predicate = (!intra_trans_en_18) | (arb_9 & icmp_ln890_796) | (!arb_9 & icmp_ln890_797)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!intra_trans_en_18) | (arb_9 & icmp_ln890_796) | (!arb_9 & icmp_ln890_797)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.74>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%c7_V_18 = phi i4 %add_ln691_803, void %.split18, i4 0, void %.split20"   --->   Operation 85 'phi' 'c7_V_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln691_803 = add i4 %c7_V_18, i4 1"   --->   Operation 86 'add' 'add_ln691_803' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln890_100 = zext i4 %c7_V_18"   --->   Operation 87 'zext' 'zext_ln890_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.65ns)   --->   "%icmp_ln890_799 = icmp_eq  i4 %c7_V_18, i4 8"   --->   Operation 88 'icmp' 'icmp_ln890_799' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln1274 = br i1 %icmp_ln890_799, void %.split18, void" [./dut.cpp:1274]   --->   Operation 90 'br' 'br_ln1274' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr_2 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_100" [./dut.cpp:1279]   --->   Operation 91 'getelementptr' 'local_A_ping_V_0_addr_2' <Predicate = (!icmp_ln890_799)> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (0.74ns)   --->   "%local_A_ping_V_0_load_1 = load i3 %local_A_ping_V_0_addr_2" [./dut.cpp:1279]   --->   Operation 92 'load' 'local_A_ping_V_0_load_1' <Predicate = (!icmp_ln890_799)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln890_799)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.96>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln1274 = specloopname void @_ssdm_op_SpecLoopName, void @empty_774" [./dut.cpp:1274]   --->   Operation 94 'specloopname' 'specloopname_ln1274' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/2] (0.74ns)   --->   "%local_A_ping_V_0_load_1 = load i3 %local_A_ping_V_0_addr_2" [./dut.cpp:1279]   --->   Operation 95 'load' 'local_A_ping_V_0_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_9 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_ping_V_0_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.70>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_797, void %.split10, i4 0, void %.preheader2.preheader"   --->   Operation 98 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_797 = add i4 %c4_V, i4 1"   --->   Operation 99 'add' 'add_ln691_797' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln890_97 = zext i4 %c4_V"   --->   Operation 100 'zext' 'zext_ln890_97' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.65ns)   --->   "%icmp_ln890_794 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 101 'icmp' 'icmp_ln890_794' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln1291 = br i1 %icmp_ln890_794, void %.split10, void %.loopexit387" [./dut.cpp:1291]   --->   Operation 103 'br' 'br_ln1291' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1302 = br i1 %intra_trans_en_18, void %.loopexit388, void %.preheader1.preheader" [./dut.cpp:1302]   --->   Operation 104 'br' 'br_ln1302' <Predicate = (icmp_ln890_794)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 105 'br' 'br_ln890' <Predicate = (intra_trans_en_18 & icmp_ln890_794)> <Delay = 0.38>

State 11 <SV = 5> <Delay = 1.96>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln1291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_392" [./dut.cpp:1291]   --->   Operation 106 'specloopname' 'specloopname_ln1291' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.21ns)   --->   "%tmp_88 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x011" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'tmp_88' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr_1 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_97" [./dut.cpp:1298]   --->   Operation 108 'getelementptr' 'local_A_ping_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.74ns)   --->   "%store_ln1298 = store i512 %tmp_88, i3 %local_A_ping_V_0_addr_1" [./dut.cpp:1298]   --->   Operation 109 'store' 'store_ln1298' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 110 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.74>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%c7_V_17 = phi i4 %add_ln691_801, void %.split12, i4 0, void %.split14"   --->   Operation 111 'phi' 'c7_V_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln691_801 = add i4 %c7_V_17, i4 1"   --->   Operation 112 'add' 'add_ln691_801' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln890_99 = zext i4 %c7_V_17"   --->   Operation 113 'zext' 'zext_ln890_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.65ns)   --->   "%icmp_ln890_798 = icmp_eq  i4 %c7_V_17, i4 8"   --->   Operation 114 'icmp' 'icmp_ln890_798' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln1305 = br i1 %icmp_ln890_798, void %.split12, void" [./dut.cpp:1305]   --->   Operation 116 'br' 'br_ln1305' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%local_A_pong_V_0_addr_1 = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_99" [./dut.cpp:1310]   --->   Operation 117 'getelementptr' 'local_A_pong_V_0_addr_1' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (0.74ns)   --->   "%local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_1" [./dut.cpp:1310]   --->   Operation 118 'load' 'local_A_pong_V_0_load' <Predicate = (!icmp_ln890_798)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 119 'br' 'br_ln0' <Predicate = (icmp_ln890_798)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 1.96>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln1305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_352" [./dut.cpp:1305]   --->   Operation 120 'specloopname' 'specloopname_ln1305' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/2] (0.74ns)   --->   "%local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_1" [./dut.cpp:1310]   --->   Operation 121 'load' 'local_A_pong_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_13 : Operation 122 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_pong_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.70>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_794, void, i4 0, void %.preheader.preheader"   --->   Operation 124 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln691_794 = add i4 %c6_V, i4 1"   --->   Operation 125 'add' 'add_ln691_794' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.65ns)   --->   "%icmp_ln890_790 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 126 'icmp' 'icmp_ln890_790' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln1327 = br i1 %icmp_ln890_790, void %.split4, void %.loopexit" [./dut.cpp:1327]   --->   Operation 128 'br' 'br_ln1327' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln1327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_769" [./dut.cpp:1327]   --->   Operation 129 'specloopname' 'specloopname_ln1327' <Predicate = (!icmp_ln890_790)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.38ns)   --->   "%br_ln1329 = br void" [./dut.cpp:1329]   --->   Operation 130 'br' 'br_ln1329' <Predicate = (!icmp_ln890_790)> <Delay = 0.38>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln1359 = ret" [./dut.cpp:1359]   --->   Operation 131 'ret' 'ret_ln1359' <Predicate = (icmp_ln890_790)> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.74>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_795, void %.split, i4 0, void %.split4"   --->   Operation 132 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.70ns)   --->   "%add_ln691_795 = add i4 %c7_V, i4 1"   --->   Operation 133 'add' 'add_ln691_795' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c7_V"   --->   Operation 134 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.65ns)   --->   "%icmp_ln890_792 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 135 'icmp' 'icmp_ln890_792' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln1329 = br i1 %icmp_ln890_792, void %.split, void" [./dut.cpp:1329]   --->   Operation 137 'br' 'br_ln1329' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890" [./dut.cpp:1334]   --->   Operation 138 'getelementptr' 'local_A_ping_V_0_addr' <Predicate = (!icmp_ln890_792)> <Delay = 0.00>
ST_15 : Operation 139 [2/2] (0.74ns)   --->   "%local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr" [./dut.cpp:1334]   --->   Operation 139 'load' 'local_A_ping_V_0_load' <Predicate = (!icmp_ln890_792)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln890_792)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 1.96>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln1329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_504" [./dut.cpp:1329]   --->   Operation 141 'specloopname' 'specloopname_ln1329' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/2] (0.74ns)   --->   "%local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr" [./dut.cpp:1334]   --->   Operation 142 'load' 'local_A_ping_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 143 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_ping_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [11]  (0.387 ns)

 <State 2>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [11]  (0 ns)
	'add' operation ('add_ln691') [13]  (0.707 ns)

 <State 3>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_796') [21]  (0 ns)
	'add' operation ('add_ln691_796') [23]  (0.707 ns)

 <State 4>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('add_ln691_799') [31]  (0 ns)
	'add' operation ('add_ln691_799') [34]  (0.706 ns)

 <State 5>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_798') [44]  (0 ns)
	'add' operation ('add_ln691_798') [45]  (0.708 ns)

 <State 6>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_7_x011' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [52]  (1.22 ns)
	'store' operation ('store_ln1267', ./dut.cpp:1267) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V[0]', ./dut.cpp:1238 [54]  (0.746 ns)

 <State 7>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_802') [61]  (0 ns)
	'add' operation ('add_ln691_802') [62]  (0.708 ns)

 <State 8>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_803') [70]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_0_addr_2', ./dut.cpp:1279) [78]  (0 ns)
	'load' operation ('local_A_ping_V_0_load_1', ./dut.cpp:1279) on array 'local_A_ping.V[0]', ./dut.cpp:1236 [79]  (0.746 ns)

 <State 9>: 1.96ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_0_load_1', ./dut.cpp:1279) on array 'local_A_ping.V[0]', ./dut.cpp:1236 [79]  (0.746 ns)
	fifo write on port 'fifo_A_PE_7_0_x083' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [80]  (1.22 ns)

 <State 10>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_797') [89]  (0 ns)
	'add' operation ('add_ln691_797') [90]  (0.708 ns)

 <State 11>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_7_x011' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [97]  (1.22 ns)
	'store' operation ('store_ln1298', ./dut.cpp:1298) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V[0]', ./dut.cpp:1236 [99]  (0.746 ns)

 <State 12>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_801') [115]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_0_addr_1', ./dut.cpp:1310) [123]  (0 ns)
	'load' operation ('local_A_pong_V_0_load', ./dut.cpp:1310) on array 'local_A_pong.V[0]', ./dut.cpp:1238 [124]  (0.746 ns)

 <State 13>: 1.96ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_0_load', ./dut.cpp:1310) on array 'local_A_pong.V[0]', ./dut.cpp:1238 [124]  (0.746 ns)
	fifo write on port 'fifo_A_PE_7_0_x083' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [125]  (1.22 ns)

 <State 14>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_794') [141]  (0 ns)
	'add' operation ('add_ln691_794') [142]  (0.708 ns)

 <State 15>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_795') [150]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_0_addr', ./dut.cpp:1334) [158]  (0 ns)
	'load' operation ('local_A_ping_V_0_load', ./dut.cpp:1334) on array 'local_A_ping.V[0]', ./dut.cpp:1236 [159]  (0.746 ns)

 <State 16>: 1.96ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_0_load', ./dut.cpp:1334) on array 'local_A_ping.V[0]', ./dut.cpp:1236 [159]  (0.746 ns)
	fifo write on port 'fifo_A_PE_7_0_x083' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [160]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
