Info: Starting: Create simulation model
Info: qsys-generate C:\FPGAlite_Hardware\18.1\sbus_communication\nios_security.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\FPGAlite_Hardware\18.1\sbus_communication\nios_security\simulation --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sbus_communication/nios_security.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding DUTY_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_1
Progress: Adding DUTY_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_2
Progress: Adding DUTY_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_3
Progress: Adding DUTY_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_4
Progress: Adding ID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module ID
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding LED [altera_avalon_pio 18.1]
Progress: Parameterizing module LED
Progress: Adding NIOSII [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOSII
Progress: Adding PERIOD [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding STOP [altera_avalon_pio 18.1]
Progress: Parameterizing module STOP
Progress: Adding SW [altera_avalon_pio 18.1]
Progress: Parameterizing module SW
Progress: Adding UART1 [altera_avalon_uart 18.1]
Progress: Parameterizing module UART1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_security.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_security.ID: Time stamp will be automatically updated when this component is generated.
Info: nios_security.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_security: Generating nios_security "nios_security" for SIM_VERILOG
Info: ID: "nios_security" instantiated altera_avalon_sysid_qsys "ID"
Info: JTAG: Starting RTL generation for module 'nios_security_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_security_JTAG --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0003_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0003_JTAG_gen//nios_security_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0003_JTAG_gen/  ]
Info: JTAG: Done RTL generation for module 'nios_security_JTAG'
Info: JTAG: "nios_security" instantiated altera_avalon_jtag_uart "JTAG"
Info: LED: Starting RTL generation for module 'nios_security_LED'
Info: LED:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_security_LED --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0004_LED_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0004_LED_gen//nios_security_LED_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0004_LED_gen/  ]
Info: LED: Done RTL generation for module 'nios_security_LED'
Info: LED: "nios_security" instantiated altera_avalon_pio "LED"
Info: NIOSII: "nios_security" instantiated altera_nios2_gen2 "NIOSII"
Info: RAM: Starting RTL generation for module 'nios_security_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_security_RAM --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0005_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0005_RAM_gen//nios_security_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0005_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'nios_security_RAM'
Info: RAM: "nios_security" instantiated altera_avalon_onchip_memory2 "RAM"
Info: UART1: Starting RTL generation for module 'nios_security_UART1'
Info: UART1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_security_UART1 --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0006_UART1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0006_UART1_gen//nios_security_UART1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0006_UART1_gen/  ]
Info: UART1: Done RTL generation for module 'nios_security_UART1'
Info: UART1: "nios_security" instantiated altera_avalon_uart "UART1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_security" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_security" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_security" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_security_NIOSII_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_security_NIOSII_cpu --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0009_cpu_gen//nios_security_NIOSII_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0009_cpu_gen/  ]
Info: cpu: # 2024.01.08 18:33:55 (*) Starting Nios II generation
Info: cpu: # 2024.01.08 18:33:55 (*)   Checking for plaintext license.
Info: cpu: # 2024.01.08 18:33:56 (*)   Plaintext license not found.
Info: cpu: # 2024.01.08 18:33:56 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.01.08 18:33:56 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.01.08 18:33:56 (*)   Creating all objects for CPU
Info: cpu: # 2024.01.08 18:33:57 (*)   Creating 'C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0009_cpu_gen//nios_security_NIOSII_cpu_nios2_waves.do'
Info: cpu: # 2024.01.08 18:33:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.01.08 18:33:57 (*)   Creating plain-text RTL
Info: cpu: # 2024.01.08 18:33:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_security_NIOSII_cpu'
Info: cpu: "NIOSII" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOSII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOSII_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOSII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOSII_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_security: Done "nios_security" with 30 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\FPGAlite_Hardware\18.1\sbus_communication\nios_security\nios_security.spd --output-directory=C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\FPGAlite_Hardware\18.1\sbus_communication\nios_security\nios_security.spd --output-directory=C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	29 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FPGAlite_Hardware\18.1\sbus_communication\nios_security.qsys --block-symbol-file --output-directory=C:\FPGAlite_Hardware\18.1\sbus_communication\nios_security --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sbus_communication/nios_security.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding DUTY_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_1
Progress: Adding DUTY_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_2
Progress: Adding DUTY_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_3
Progress: Adding DUTY_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_4
Progress: Adding ID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module ID
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding LED [altera_avalon_pio 18.1]
Progress: Parameterizing module LED
Progress: Adding NIOSII [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOSII
Progress: Adding PERIOD [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding STOP [altera_avalon_pio 18.1]
Progress: Parameterizing module STOP
Progress: Adding SW [altera_avalon_pio 18.1]
Progress: Parameterizing module SW
Progress: Adding UART1 [altera_avalon_uart 18.1]
Progress: Parameterizing module UART1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_security.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_security.ID: Time stamp will be automatically updated when this component is generated.
Info: nios_security.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FPGAlite_Hardware\18.1\sbus_communication\nios_security.qsys --synthesis=VERILOG --output-directory=C:\FPGAlite_Hardware\18.1\sbus_communication\nios_security\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sbus_communication/nios_security.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding DUTY_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_1
Progress: Adding DUTY_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_2
Progress: Adding DUTY_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_3
Progress: Adding DUTY_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY_4
Progress: Adding ID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module ID
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding LED [altera_avalon_pio 18.1]
Progress: Parameterizing module LED
Progress: Adding NIOSII [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOSII
Progress: Adding PERIOD [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding STOP [altera_avalon_pio 18.1]
Progress: Parameterizing module STOP
Progress: Adding SW [altera_avalon_pio 18.1]
Progress: Parameterizing module SW
Progress: Adding UART1 [altera_avalon_uart 18.1]
Progress: Parameterizing module UART1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_security.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_security.ID: Time stamp will be automatically updated when this component is generated.
Info: nios_security.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_security: Generating nios_security "nios_security" for QUARTUS_SYNTH
Info: ID: "nios_security" instantiated altera_avalon_sysid_qsys "ID"
Info: JTAG: Starting RTL generation for module 'nios_security_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_security_JTAG --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0030_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0030_JTAG_gen//nios_security_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'nios_security_JTAG'
Info: JTAG: "nios_security" instantiated altera_avalon_jtag_uart "JTAG"
Info: LED: Starting RTL generation for module 'nios_security_LED'
Info: LED:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_security_LED --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0031_LED_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0031_LED_gen//nios_security_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'nios_security_LED'
Info: LED: "nios_security" instantiated altera_avalon_pio "LED"
Info: NIOSII: "nios_security" instantiated altera_nios2_gen2 "NIOSII"
Info: RAM: Starting RTL generation for module 'nios_security_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_security_RAM --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0032_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0032_RAM_gen//nios_security_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'nios_security_RAM'
Info: RAM: "nios_security" instantiated altera_avalon_onchip_memory2 "RAM"
Info: UART1: Starting RTL generation for module 'nios_security_UART1'
Info: UART1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_security_UART1 --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0033_UART1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0033_UART1_gen//nios_security_UART1_component_configuration.pl  --do_build_sim=0  ]
Info: UART1: Done RTL generation for module 'nios_security_UART1'
Info: UART1: "nios_security" instantiated altera_avalon_uart "UART1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_security" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_security" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_security" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_security_NIOSII_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_security_NIOSII_cpu --dir=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0036_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/space/AppData/Local/Temp/alt9730_5599213380521534790.dir/0036_cpu_gen//nios_security_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.01.08 18:34:10 (*) Starting Nios II generation
Info: cpu: # 2024.01.08 18:34:10 (*)   Checking for plaintext license.
Info: cpu: # 2024.01.08 18:34:11 (*)   Plaintext license not found.
Info: cpu: # 2024.01.08 18:34:11 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.01.08 18:34:11 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.01.08 18:34:11 (*)   Creating all objects for CPU
Info: cpu: # 2024.01.08 18:34:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.01.08 18:34:12 (*)   Creating plain-text RTL
Info: cpu: # 2024.01.08 18:34:12 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_security_NIOSII_cpu'
Info: cpu: "NIOSII" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOSII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOSII_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOSII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOSII_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/FPGAlite_Hardware/18.1/sbus_communication/nios_security/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_security: Done "nios_security" with 30 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
