NDSummary.OnToolTipsLoaded("SystemVerilogClass:axi4stream_mst_agent",{311:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM Master Agent.&nbsp; it contains other components that comprise the entire Master Verification component.&nbsp; These are the Monitor,Driver -- refer PG277 section about AXI4-Stream Master Agent for more details.</div></div>",313:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">axi4stream_mst_driver `XIL_AXI4STREAM_PARAM_ORDER driver;</div></div>",315:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype315\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span> (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_mst_agent&quot;</span>,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">virtual interface</span> axi4stream_vip_if `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName\">vif</td><td></td><td class=\"last\"></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create an AXI4STREAM Master Agent,~name~ is the name of the instance and axi4stream_vip_if is the interface in the design.&nbsp; Please see PG277 for how to find the interface in design hierarchy.</div></div>",771:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype771\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_verbosity(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">xil_verbosity&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the verbosity of the Agent and all sub classes. If updated is bigger than 300, it will print out necessary log message. Refer xil_info for verbosity information.</div></div>",774:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype774\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_agent_tag(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the tag of the Agent and all sub classes.If more than one VIPs(in passthrough mode) being used in the same testbench, User can use set_agent_tag with different tag to tell where exactly the log message comes from.</div></div>",318:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype318\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_vif(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">axi4stream_vif_proxy `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName last\">vif</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets the Agent\'s virtual interface. This is the interface that will be monitored and/or driven.</div></div>",319:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype319\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task start_monitor();</div><div class=\"TTSummary\">Enables the monitor in this agent to start collecting data of axi4stream_mst_agent.</div></div>",320:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype320\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task start_master();</div><div class=\"TTSummary\">Enables the monitor to start collecting data and drive to issue transaction in axi4stream_mst_agent.&nbsp; The driver will only issue transactions when the send functions are called.</div></div>",321:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype321\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_master();</div><div class=\"TTSummary\">Disables the driver of axi4stream_mst_agent. Once disabled, no further action will occur by the driver</div></div>",903:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype903\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task stop_monitor();</div><div class=\"TTSummary\">Disables the monitor in  axi4stream_mst_agent from start collecting data. Once disabled, no further action will occur by the monitor.</div></div>"});