// Seed: 1979754603
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  type_9(
      id_5[1 : 1], 1, id_1
  );
  wire id_5;
  logic id_6, id_7, id_8;
endmodule
