Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 27 10:53:35 2023
| Host         : Royal running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DisplayDriver_control_sets_placed.rpt
| Design       : DisplayDriver
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      9 |            2 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------+-----------------------+------------------+----------------+
| Clock Signal | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------+---------------+-----------------------+------------------+----------------+
|  clk_TMDS    |               | TMDS_mod10[3]_i_1_n_0 |                1 |              4 |
|  pixclk      |               | CounterY              |                2 |              9 |
|  pixclk      | CounterY      | CounterY[9]_i_1_n_0   |                2 |              9 |
|  pixclk      |               | encode_R/SR[0]        |                2 |             12 |
|  pixclk      |               |                       |                8 |             16 |
|  clk_TMDS    |               |                       |                6 |             31 |
+--------------+---------------+-----------------------+------------------+----------------+


