// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;

void VysyxSoCFull___024root__traceInitTop(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        VysyxSoCFull___024root__traceInitSub0(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub1(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub2(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub3(vlSelf, tracep);
    }
}

void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+19904,"clock", false,-1);
        tracep->declBit(c+19905,"reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic_reset", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic_intr_from_chipSlave", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull asic_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull asic_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull asic_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull asic_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull asic_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull asic_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic_spi_clk", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull asic_spi_cs", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic_spi_mosi", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic_spi_miso", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic_uart_rx", false,-1);
        tracep->declBit(c+16458,"ysyxSoCFull asic_uart_tx", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga_reset", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull fpga_master_mem_0_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull fpga_master_mem_0_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga_master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga_master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga_master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga_master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga_master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull fpga_master_mem_0_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga_master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull fpga_master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull fpga_master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull fpga_master_mem_0_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga_master_mem_0_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull fpga_master_mem_0_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull fpga_master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull fpga_master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga_master_mem_0_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull fpga_master_mem_0_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga_master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga_master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga_master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga_master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga_master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull fpga_master_mem_0_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull fpga_master_mem_0_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull fpga_master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull fpga_master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull fpga_master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull fpga_master_mem_0_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull fpga_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull fpga_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull fpga_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull fpga_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull fpga_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull fpga_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull mem_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem_reset", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull mem_io_axi4_0_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull mem_io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem_io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem_io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem_io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem_io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem_io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull mem_io_axi4_0_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull mem_io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull mem_io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull mem_io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull mem_io_axi4_0_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem_io_axi4_0_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull mem_io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem_io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull mem_io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem_io_axi4_0_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull mem_io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem_io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem_io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem_io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem_io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem_io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull mem_io_axi4_0_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem_io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem_io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem_io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem_io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull mem_io_axi4_0_rlast", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash_clk", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull spiFlash_cs", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull spiFlash_mosi", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull spiFlash_miso", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic reset", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic intr_from_chipSlave", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull asic fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull asic fpga_io_c2b_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull asic fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull asic fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull asic fpga_io_b2c_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull asic fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic spi_clk", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull asic spi_cs", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic spi_mosi", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic spi_miso", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic uart_rx", false,-1);
        tracep->declBit(c+16458,"ysyxSoCFull asic uart_tx", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster_reset", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster_slave_0_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster_slave_0_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic chipMaster_slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster_slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster_slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster_slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster_slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster_slave_0_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster_slave_0_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster_slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster_slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster_slave_0_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster_slave_0_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster_slave_0_bvalid", false,-1);
        tracep->declBus(c+14959,"ysyxSoCFull asic chipMaster_slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+14960,"ysyxSoCFull asic chipMaster_slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster_slave_0_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster_slave_0_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic chipMaster_slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster_slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster_slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster_slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster_slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster_slave_0_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster_slave_0_rvalid", false,-1);
        tracep->declBus(c+14961,"ysyxSoCFull asic chipMaster_slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster_slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster_slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic chipMaster_slave_0_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull asic chipMaster_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull asic chipMaster_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull asic chipMaster_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull asic chipMaster_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull asic chipMaster_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull asic chipMaster_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic axi4xbar_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic axi4xbar_reset", false,-1);
        tracep->declBit(c+14965,"ysyxSoCFull asic axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+17353,"ysyxSoCFull asic axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+17354,"ysyxSoCFull asic axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+14966,"ysyxSoCFull asic axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull asic axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+14967,"ysyxSoCFull asic axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+17358,"ysyxSoCFull asic axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+17359,"ysyxSoCFull asic axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+17360,"ysyxSoCFull asic axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+14968,"ysyxSoCFull asic axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19908,"ysyxSoCFull asic axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14969,"ysyxSoCFull asic axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+96,"ysyxSoCFull asic axi4xbar_auto_out_1_awready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic axi4xbar_auto_out_1_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic axi4xbar_auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+17364,"ysyxSoCFull asic axi4xbar_auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic axi4xbar_auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic axi4xbar_auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+97,"ysyxSoCFull asic axi4xbar_auto_out_1_wready", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull asic axi4xbar_auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic axi4xbar_auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic axi4xbar_auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+14970,"ysyxSoCFull asic axi4xbar_auto_out_1_bready", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic axi4xbar_auto_out_1_bvalid", false,-1);
        tracep->declBus(c+99,"ysyxSoCFull asic axi4xbar_auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic axi4xbar_auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+100,"ysyxSoCFull asic axi4xbar_auto_out_1_arready", false,-1);
        tracep->declBit(c+17366,"ysyxSoCFull asic axi4xbar_auto_out_1_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic axi4xbar_auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic axi4xbar_auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic axi4xbar_auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic axi4xbar_auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+14971,"ysyxSoCFull asic axi4xbar_auto_out_1_rready", false,-1);
        tracep->declBit(c+18397,"ysyxSoCFull asic axi4xbar_auto_out_1_rvalid", false,-1);
        tracep->declBus(c+101,"ysyxSoCFull asic axi4xbar_auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+19910,"ysyxSoCFull asic axi4xbar_auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic axi4xbar_auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar_auto_out_0_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic axi4xbar_auto_out_0_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic axi4xbar_auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic axi4xbar_auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic axi4xbar_auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic axi4xbar_auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic axi4xbar_auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic axi4xbar_auto_out_0_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic axi4xbar_auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic axi4xbar_auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic axi4xbar_auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic axi4xbar_auto_out_0_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic axi4xbar_auto_out_0_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic axi4xbar_auto_out_0_bvalid", false,-1);
        tracep->declBus(c+14959,"ysyxSoCFull asic axi4xbar_auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+14960,"ysyxSoCFull asic axi4xbar_auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+95,"ysyxSoCFull asic axi4xbar_auto_out_0_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic axi4xbar_auto_out_0_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic axi4xbar_auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic axi4xbar_auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic axi4xbar_auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic axi4xbar_auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic axi4xbar_auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic axi4xbar_auto_out_0_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic axi4xbar_auto_out_0_rvalid", false,-1);
        tracep->declBus(c+14961,"ysyxSoCFull asic axi4xbar_auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+14962,"ysyxSoCFull asic axi4xbar_auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic axi4xbar_auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic axi4xbar_auto_out_0_rlast", false,-1);
        tracep->declBit(c+102,"ysyxSoCFull asic apbxbar_auto_in_psel", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic apbxbar_auto_in_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic apbxbar_auto_in_pwrite", false,-1);
        tracep->declBus(c+18398,"ysyxSoCFull asic apbxbar_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic apbxbar_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18399,"ysyxSoCFull asic apbxbar_auto_in_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic apbxbar_auto_in_pslverr", false,-1);
        tracep->declBus(c+19912,"ysyxSoCFull asic apbxbar_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+18400,"ysyxSoCFull asic apbxbar_auto_out_1_psel", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull asic apbxbar_auto_out_1_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic apbxbar_auto_out_1_pwrite", false,-1);
        tracep->declBus(c+18402,"ysyxSoCFull asic apbxbar_auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar_auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic apbxbar_auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+18403,"ysyxSoCFull asic apbxbar_auto_out_1_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic apbxbar_auto_out_1_pslverr", false,-1);
        tracep->declBus(c+19913,"ysyxSoCFull asic apbxbar_auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+18404,"ysyxSoCFull asic apbxbar_auto_out_0_psel", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic apbxbar_auto_out_0_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic apbxbar_auto_out_0_pwrite", false,-1);
        tracep->declBus(c+18398,"ysyxSoCFull asic apbxbar_auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar_auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic apbxbar_auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+18406,"ysyxSoCFull asic apbxbar_auto_out_0_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic apbxbar_auto_out_0_pslverr", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic apbxbar_auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu_clock", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu_reset", false,-1);
        tracep->declBit(c+14965,"ysyxSoCFull asic cpu_auto_master_out_awready", false,-1);
        tracep->declBit(c+17353,"ysyxSoCFull asic cpu_auto_master_out_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic cpu_auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic cpu_auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic cpu_auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic cpu_auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic cpu_auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+17354,"ysyxSoCFull asic cpu_auto_master_out_wready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic cpu_auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic cpu_auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic cpu_auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic cpu_auto_master_out_wlast", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic cpu_auto_master_out_bready", false,-1);
        tracep->declBit(c+14966,"ysyxSoCFull asic cpu_auto_master_out_bvalid", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull asic cpu_auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+14967,"ysyxSoCFull asic cpu_auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+17358,"ysyxSoCFull asic cpu_auto_master_out_arready", false,-1);
        tracep->declBit(c+17359,"ysyxSoCFull asic cpu_auto_master_out_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic cpu_auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic cpu_auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic cpu_auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic cpu_auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic cpu_auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+17360,"ysyxSoCFull asic cpu_auto_master_out_rready", false,-1);
        tracep->declBit(c+14968,"ysyxSoCFull asic cpu_auto_master_out_rvalid", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic cpu_auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19908,"ysyxSoCFull asic cpu_auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14969,"ysyxSoCFull asic cpu_auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic cpu_auto_master_out_rlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic cpu_interrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic luart_reset", false,-1);
        tracep->declBit(c+18400,"ysyxSoCFull asic luart_auto_in_psel", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull asic luart_auto_in_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic luart_auto_in_pwrite", false,-1);
        tracep->declBus(c+18402,"ysyxSoCFull asic luart_auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+105,"ysyxSoCFull asic luart_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic luart_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18403,"ysyxSoCFull asic luart_auto_in_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart_auto_in_pslverr", false,-1);
        tracep->declBus(c+19913,"ysyxSoCFull asic luart_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart_uart_rx", false,-1);
        tracep->declBit(c+16458,"ysyxSoCFull asic luart_uart_tx", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic lspi_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic lspi_reset", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull asic lspi_auto_in_psel", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic lspi_auto_in_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic lspi_auto_in_pwrite", false,-1);
        tracep->declBus(c+18398,"ysyxSoCFull asic lspi_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+105,"ysyxSoCFull asic lspi_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic lspi_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18406,"ysyxSoCFull asic lspi_auto_in_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic lspi_auto_in_pslverr", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic lspi_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi_spi_bundle_clk", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull asic lspi_spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic lspi_spi_bundle_mosi", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic lspi_spi_bundle_miso", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic axi42apb_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic axi42apb_reset", false,-1);
        tracep->declBit(c+96,"ysyxSoCFull asic axi42apb_auto_in_awready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic axi42apb_auto_in_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic axi42apb_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17364,"ysyxSoCFull asic axi42apb_auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic axi42apb_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic axi42apb_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+97,"ysyxSoCFull asic axi42apb_auto_in_wready", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull asic axi42apb_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic axi42apb_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic axi42apb_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+14970,"ysyxSoCFull asic axi42apb_auto_in_bready", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic axi42apb_auto_in_bvalid", false,-1);
        tracep->declBus(c+99,"ysyxSoCFull asic axi42apb_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic axi42apb_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+100,"ysyxSoCFull asic axi42apb_auto_in_arready", false,-1);
        tracep->declBit(c+17366,"ysyxSoCFull asic axi42apb_auto_in_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic axi42apb_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic axi42apb_auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic axi42apb_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic axi42apb_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+14971,"ysyxSoCFull asic axi42apb_auto_in_rready", false,-1);
        tracep->declBit(c+18397,"ysyxSoCFull asic axi42apb_auto_in_rvalid", false,-1);
        tracep->declBus(c+101,"ysyxSoCFull asic axi42apb_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19910,"ysyxSoCFull asic axi42apb_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic axi42apb_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+102,"ysyxSoCFull asic axi42apb_auto_out_psel", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic axi42apb_auto_out_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic axi42apb_auto_out_pwrite", false,-1);
        tracep->declBus(c+18398,"ysyxSoCFull asic axi42apb_auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+105,"ysyxSoCFull asic axi42apb_auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic axi42apb_auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+18399,"ysyxSoCFull asic axi42apb_auto_out_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic axi42apb_auto_out_pslverr", false,-1);
        tracep->declBus(c+19912,"ysyxSoCFull asic axi42apb_auto_out_prdata", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu_reset_chain_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic cpu_reset_chain_io_d", false,-1);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu_reset_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster reset", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster slave_0_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster slave_0_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic chipMaster slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster slave_0_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster slave_0_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster slave_0_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster slave_0_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster slave_0_bvalid", false,-1);
        tracep->declBus(c+14959,"ysyxSoCFull asic chipMaster slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+14960,"ysyxSoCFull asic chipMaster slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster slave_0_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster slave_0_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic chipMaster slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster slave_0_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster slave_0_rvalid", false,-1);
        tracep->declBus(c+14961,"ysyxSoCFull asic chipMaster slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic chipMaster slave_0_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull asic chipMaster fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull asic chipMaster fpga_io_c2b_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull asic chipMaster fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull asic chipMaster fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull asic chipMaster fpga_io_b2c_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull asic chipMaster fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster xbar_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster xbar_reset", false,-1);
        tracep->declBit(c+18447,"ysyxSoCFull asic chipMaster xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull asic chipMaster xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18453,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18455,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic chipMaster xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+122,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+126,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18458,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+127,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster xbar_auto_out_1_e_valid", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18460,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18453,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18455,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+140,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster xbar_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster xbar_1_reset", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+17370,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+17378,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17380,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17382,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17383,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17385,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17387,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17388,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17389,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+147,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17390,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17391,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17392,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+17393,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+17394,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18461,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17395,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19914,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15339,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15340,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17397,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster ferr_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster ferr_reset", false,-1);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+17387,"ysyxSoCFull asic chipMaster ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17388,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17389,"ysyxSoCFull asic chipMaster ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+147,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink_reset", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+155,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+16462,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+17390,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+17391,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17392,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+17393,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+17394,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18461,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17395,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19914,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15339,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15340,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17397,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster fixer_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster fixer_reset", false,-1);
        tracep->declBit(c+17398,"ysyxSoCFull asic chipMaster fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+17399,"ysyxSoCFull asic chipMaster fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+17378,"ysyxSoCFull asic chipMaster fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17380,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17382,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17383,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+17385,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull asic chipMaster fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+17370,"ysyxSoCFull asic chipMaster fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+17378,"ysyxSoCFull asic chipMaster fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17380,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17382,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17383,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17385,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_reset", false,-1);
        tracep->declBit(c+17400,"ysyxSoCFull asic chipMaster widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+17401,"ysyxSoCFull asic chipMaster widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+17402,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17403,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17404,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17405,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17406,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17407,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+17409,"ysyxSoCFull asic chipMaster widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+17410,"ysyxSoCFull asic chipMaster widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17381,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17382,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+17411,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+17413,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17398,"ysyxSoCFull asic chipMaster widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+17399,"ysyxSoCFull asic chipMaster widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+17378,"ysyxSoCFull asic chipMaster widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17380,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17382,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17383,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+17385,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17386,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi42tl_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi42tl_reset", false,-1);
        tracep->declBit(c+17414,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+17415,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+17417,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+17420,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+17421,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17422,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+17423,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+17424,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+17427,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+17428,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+17430,"ysyxSoCFull asic chipMaster axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17431,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+17400,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+17401,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+17402,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17403,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17404,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17405,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17406,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17407,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+17409,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+17410,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17381,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17382,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+17411,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+17413,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank_reset", false,-1);
        tracep->declBit(c+17435,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+17436,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awvalid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awid", false,-1);
        tracep->declBus(c+17417,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+17420,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+17421,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17422,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+17423,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+17424,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bid", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+14975,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17439,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+17440,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arvalid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arid", false,-1);
        tracep->declBus(c+17430,"ysyxSoCFull asic chipMaster axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17431,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+14976,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+14977,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+17414,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+17415,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awvalid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awid", false,-1);
        tracep->declBus(c+17417,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+17420,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+17421,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17422,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+17423,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+17424,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bid", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+17427,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+17428,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arvalid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arid", false,-1);
        tracep->declBus(c+17430,"ysyxSoCFull asic chipMaster axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17431,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4frag_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4frag_reset", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+17444,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+17445,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+14960,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+14975,"ysyxSoCFull asic chipMaster axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+17446,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+17447,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+14976,"ysyxSoCFull asic chipMaster axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+17435,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+17436,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+17417,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+17420,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+17421,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17422,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+17423,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+17424,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+14975,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17439,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+17440,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+17430,"ysyxSoCFull asic chipMaster axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17431,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+14976,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+14977,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic chipMaster axi4index_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+14959,"ysyxSoCFull asic chipMaster axi4index_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+14960,"ysyxSoCFull asic chipMaster axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic chipMaster axi4index_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+14961,"ysyxSoCFull asic chipMaster axi4index_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic chipMaster axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster axi4index_auto_out_awvalid", false,-1);
        tracep->declBit(c+17444,"ysyxSoCFull asic chipMaster axi4index_auto_out_awid", false,-1);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+17445,"ysyxSoCFull asic chipMaster axi4index_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster axi4index_auto_out_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4index_auto_out_bid", false,-1);
        tracep->declBus(c+14960,"ysyxSoCFull asic chipMaster axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+14975,"ysyxSoCFull asic chipMaster axi4index_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster axi4index_auto_out_arvalid", false,-1);
        tracep->declBit(c+17446,"ysyxSoCFull asic chipMaster axi4index_auto_out_arid", false,-1);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+17447,"ysyxSoCFull asic chipMaster axi4index_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4index_auto_out_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4index_auto_out_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+14976,"ysyxSoCFull asic chipMaster axi4index_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic chipMaster axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank_1_reset", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+15341,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+15345,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15346,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15348,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15349,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wlast", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+15350,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+15351,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+15345,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15346,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15348,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15349,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wlast", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+15352,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+15341,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18468,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+15345,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15346,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15348,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15349,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wlast", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+15350,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18468,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+15341,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+15345,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15346,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15348,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15349,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wlast", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+15350,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster tl2axi4_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster tl2axi4_reset", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+18460,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18453,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18455,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+140,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+15341,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+18468,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+15345,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15346,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15348,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15349,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+15350,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+18468,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster err_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster err_reset", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err_auto_in_a_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster err_auto_in_a_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15353,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18473,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18474,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster err_auto_in_c_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster err_auto_in_c_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster err_auto_in_d_ready", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster err_auto_in_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster err_auto_in_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster atomics_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster atomics_reset", false,-1);
        tracep->declBit(c+18475,"ysyxSoCFull asic chipMaster atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull asic chipMaster atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18447,"ysyxSoCFull asic chipMaster atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull asic chipMaster atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18453,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18455,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic chipMaster atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+122,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster fixer_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster fixer_1_reset", false,-1);
        tracep->declBit(c+18477,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18475,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster hints_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster hints_reset", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull asic chipMaster hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+18480,"ysyxSoCFull asic chipMaster hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18477,"ysyxSoCFull asic chipMaster hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic chipMaster hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_1_reset", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+155,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+16462,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18480,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_2_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_2_reset", false,-1);
        tracep->declBit(c+126,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18458,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+127,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15353,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18473,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18474,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster xbar clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster xbar reset", false,-1);
        tracep->declBit(c+18447,"ysyxSoCFull asic chipMaster xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull asic chipMaster xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18453,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18455,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic chipMaster xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+122,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+126,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18458,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+127,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster xbar auto_out_1_e_valid", false,-1);
        tracep->declBit(c+18459,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18460,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18453,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18455,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+140,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+141,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster xbar monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster xbar monitor_reset", false,-1);
        tracep->declBit(c+18481,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18453,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+211,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+212,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster xbar beatsLeft", false,-1, 2,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster xbar idle", false,-1);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+221,"ysyxSoCFull asic chipMaster xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+222,"ysyxSoCFull asic chipMaster xbar readys_0", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster xbar earlyWinner_0", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster xbar state_0", false,-1);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+225,"ysyxSoCFull asic chipMaster xbar readys_1", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster xbar earlyWinner_1", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster xbar state_1", false,-1);
        tracep->declBit(c+228,"ysyxSoCFull asic chipMaster xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+18482,"ysyxSoCFull asic chipMaster xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+18483,"ysyxSoCFull asic chipMaster xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster xbar requestEIO_0_1", false,-1);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster xbar beatsDO_decode_1", false,-1, 2,0);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster xbar beatsDO_1", false,-1, 2,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster xbar latch", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster xbar maskedBeats_1", false,-1, 2,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster xbar initBeats", false,-1, 2,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster xbar sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster xbar allowed_0", false,-1);
        tracep->declBit(c+239,"ysyxSoCFull asic chipMaster xbar allowed_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster xbar monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster xbar monitor reset", false,-1);
        tracep->declBit(c+18481,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18453,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+211,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+212,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18484,"ysyxSoCFull asic chipMaster xbar monitor source_ok", false,-1);
        tracep->declBus(c+18485,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18486,"ysyxSoCFull asic chipMaster xbar monitor is_aligned", false,-1);
        tracep->declBus(c+18487,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18488,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18489,"ysyxSoCFull asic chipMaster xbar monitor mask_size", false,-1);
        tracep->declBit(c+18490,"ysyxSoCFull asic chipMaster xbar monitor mask_bit", false,-1);
        tracep->declBit(c+18491,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+18492,"ysyxSoCFull asic chipMaster xbar monitor mask_acc", false,-1);
        tracep->declBit(c+18493,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+18494,"ysyxSoCFull asic chipMaster xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+18495,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+18496,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18497,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+18498,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+18500,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+18501,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+18502,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+18503,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+18504,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+18505,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+18506,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18507,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+18508,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18509,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+18510,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18511,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+18512,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18513,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+18514,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18515,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+18516,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18517,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+18518,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18519,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+18520,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18521,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+18522,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18523,"ysyxSoCFull asic chipMaster xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+18524,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18525,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster xbar monitor a_first", false,-1);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster xbar monitor size", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+255,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+258,"ysyxSoCFull asic chipMaster xbar monitor d_first", false,-1);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster xbar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster xbar monitor denied", false,-1);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+268,"ysyxSoCFull asic chipMaster xbar monitor c_first", false,-1);
        tracep->declBus(c+269,"ysyxSoCFull asic chipMaster xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster xbar monitor size_3", false,-1, 2,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+273,"ysyxSoCFull asic chipMaster xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+274,"ysyxSoCFull asic chipMaster xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+278,"ysyxSoCFull asic chipMaster xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+294,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+310,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+311,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+312,"ysyxSoCFull asic chipMaster xbar monitor a_first_1", false,-1);
        tracep->declBus(c+313,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+314,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+315,"ysyxSoCFull asic chipMaster xbar monitor d_first_1", false,-1);
        tracep->declArray(c+18526,"ysyxSoCFull asic chipMaster xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15354,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15355,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15356,"ysyxSoCFull asic chipMaster xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+316,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+320,"ysyxSoCFull asic chipMaster xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15360,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+324,"ysyxSoCFull asic chipMaster xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+325,"ysyxSoCFull asic chipMaster xbar monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15361,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+326,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15377,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+342,"ysyxSoCFull asic chipMaster xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+343,"ysyxSoCFull asic chipMaster xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+347,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+363,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+364,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+365,"ysyxSoCFull asic chipMaster xbar monitor c_first_1", false,-1);
        tracep->declBus(c+366,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+367,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+368,"ysyxSoCFull asic chipMaster xbar monitor d_first_2", false,-1);
        tracep->declArray(c+14462,"ysyxSoCFull asic chipMaster xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14466,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14467,"ysyxSoCFull asic chipMaster xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+369,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+373,"ysyxSoCFull asic chipMaster xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14471,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+377,"ysyxSoCFull asic chipMaster xbar monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+378,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14472,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+394,"ysyxSoCFull asic chipMaster xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+395,"ysyxSoCFull asic chipMaster xbar monitor inflight_2", false,-1);
        tracep->declBus(c+396,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+397,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+398,"ysyxSoCFull asic chipMaster xbar monitor d_first_3", false,-1);
        tracep->declBit(c+399,"ysyxSoCFull asic chipMaster xbar monitor d_set", false,-1);
        tracep->declBit(c+14488,"ysyxSoCFull asic chipMaster xbar monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink reset", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+155,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+16462,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+17390,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+17391,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17392,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+17393,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+17394,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18461,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17395,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19914,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15339,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15340,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17397,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sbypass_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sbypass_reset", false,-1);
        tracep->declBit(c+400,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17449,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+16464,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+405,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+406,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+407,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+408,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17390,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+17391,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+17392,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+17393,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+17394,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18461,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+17395,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19914,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15339,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+17396,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15340,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+17397,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull asic chipMaster chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink mbypass_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink mbypass_reset", false,-1);
        tracep->declBit(c+18531,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+415,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+416,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+421,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+155,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+16462,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18532,"ysyxSoCFull asic chipMaster chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink monitor_reset", false,-1);
        tracep->declBit(c+400,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+17449,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+16464,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+405,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+406,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+408,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkA_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkA_reset", false,-1);
        tracep->declBit(c+400,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+17451,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+17452,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+17453,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkB_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkB_reset", false,-1);
        tracep->declBit(c+427,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+428,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkC_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkC_reset", false,-1);
        tracep->declBit(c+430,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+431,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkD_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkD_reset", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+18533,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+435,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+436,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+437,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15393,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+439,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14489,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+14978,"ysyxSoCFull asic chipMaster chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+14979,"ysyxSoCFull asic chipMaster chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA_reset", false,-1);
        tracep->declBit(c+18531,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+415,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18534,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+16468,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+437,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15393,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceB_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceB_reset", false,-1);
        tracep->declBit(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+16469,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+442,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceC_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceC_reset", false,-1);
        tracep->declBit(c+416,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+421,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+16470,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+439,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14489,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceD_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceD_reset", false,-1);
        tracep->declBit(c+17449,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+16464,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+405,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+407,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+408,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+17454,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+16471,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+407,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+14979,"ysyxSoCFull asic chipMaster chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink rx_clock", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink rx_reset", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18770,"ysyxSoCFull asic chipMaster chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+16889,"ysyxSoCFull asic chipMaster chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18771,"ysyxSoCFull asic chipMaster chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+16890,"ysyxSoCFull asic chipMaster chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19826,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18772,"ysyxSoCFull asic chipMaster chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+16891,"ysyxSoCFull asic chipMaster chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19832,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18773,"ysyxSoCFull asic chipMaster chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+16892,"ysyxSoCFull asic chipMaster chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19838,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+18904,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18774,"ysyxSoCFull asic chipMaster chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+16893,"ysyxSoCFull asic chipMaster chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19844,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+18913,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18775,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+16894,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18776,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+16895,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+18534,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16468,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+446,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+447,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+448,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+449,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+451,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+452,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+453,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18770,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16889,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18761,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16469,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+442,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+454,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+455,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+457,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+461,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18771,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16890,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19826,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16470,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18772,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16891,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19832,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+17454,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16471,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+407,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18773,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16892,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19838,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18904,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18774,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+16893,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19844,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18913,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink tx_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink tx_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+17451,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+17452,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+17453,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+427,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+428,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+430,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+431,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+18533,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+435,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+436,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+14978,"ysyxSoCFull asic chipMaster chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18775,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+16894,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18776,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+16895,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+19791,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+16896,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+16472,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink mbypass clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink mbypass reset", false,-1);
        tracep->declBit(c+18531,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+415,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+416,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+421,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+155,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+16462,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18532,"ysyxSoCFull asic chipMaster chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+18535,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+421,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+500,"ysyxSoCFull asic chipMaster chiplink mbypass bypass", false,-1);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+502,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter", false,-1, 3,0);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+18536,"ysyxSoCFull asic chipMaster chiplink mbypass stall", false,-1);
        tracep->declBit(c+19918,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode", false,-1, 3,0);
        tracep->declBus(c+506,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+507,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+508,"ysyxSoCFull asic chipMaster chiplink mbypass counter", false,-1, 3,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink mbypass counter1", false,-1, 3,0);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink mbypass a_first", false,-1);
        tracep->declBit(c+511,"ysyxSoCFull asic chipMaster chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+512,"ysyxSoCFull asic chipMaster chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+14490,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_2", false,-1, 3,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+516,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_2", false,-1, 3,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink mbypass counter_2", false,-1, 3,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_2", false,-1, 3,0);
        tracep->declBit(c+520,"ysyxSoCFull asic chipMaster chiplink mbypass c_first", false,-1);
        tracep->declBit(c+521,"ysyxSoCFull asic chipMaster chiplink mbypass c_last", false,-1);
        tracep->declBit(c+522,"ysyxSoCFull asic chipMaster chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_3", false,-1, 3,0);
        tracep->declBit(c+524,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_3", false,-1, 3,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink mbypass counter_3", false,-1, 3,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_3", false,-1, 3,0);
        tracep->declBit(c+528,"ysyxSoCFull asic chipMaster chiplink mbypass d_first", false,-1);
        tracep->declBit(c+529,"ysyxSoCFull asic chipMaster chiplink mbypass d_last", false,-1);
        tracep->declBit(c+14491,"ysyxSoCFull asic chipMaster chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+14492,"ysyxSoCFull asic chipMaster chiplink mbypass done_4", false,-1);
        tracep->declBit(c+530,"ysyxSoCFull asic chipMaster chiplink mbypass c_request", false,-1);
        tracep->declBit(c+531,"ysyxSoCFull asic chipMaster chiplink mbypass c_response", false,-1);
        tracep->declBit(c+532,"ysyxSoCFull asic chipMaster chiplink mbypass d_request", false,-1);
        tracep->declBit(c+15394,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+14493,"ysyxSoCFull asic chipMaster chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+533,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+18537,"ysyxSoCFull asic chipMaster chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+14494,"ysyxSoCFull asic chipMaster chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+534,"ysyxSoCFull asic chipMaster chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+16473,"ysyxSoCFull asic chipMaster chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+18538,"ysyxSoCFull asic chipMaster chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter1", false,-1, 3,0);
        tracep->declBit(c+15395,"ysyxSoCFull asic chipMaster chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+524,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+538,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink mbypass monitor size_1", false,-1, 2,0);
        tracep->declBit(c+542,"ysyxSoCFull asic chipMaster chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+543,"ysyxSoCFull asic chipMaster chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes", false,-1, 3,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+548,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_size_lookup", false,-1, 3,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes_1", false,-1, 3,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+555,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink mbypass monitor c_size_lookup", false,-1, 3,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr_1", false,-1, 3,0);
        tracep->declBit(c+558,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+561,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+562,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+18535,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+421,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+563,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+565,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+566,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+567,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+568,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+569,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+570,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+571,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+572,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+573,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+574,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+575,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+576,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+577,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+578,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+579,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+580,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+581,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+582,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+583,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+584,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+585,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+586,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+587,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+588,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+589,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+590,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+591,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+592,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter", false,-1, 3,0);
        tracep->declBus(c+593,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+594,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+595,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+596,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+597,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size", false,-1, 2,0);
        tracep->declBus(c+598,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+599,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+524,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+600,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter", false,-1, 3,0);
        tracep->declBus(c+601,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+602,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+603,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+604,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+605,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_1", false,-1, 2,0);
        tracep->declBus(c+606,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+607,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+608,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+609,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+610,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter", false,-1, 3,0);
        tracep->declBus(c+611,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+612,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+613,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+614,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+615,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_3", false,-1, 2,0);
        tracep->declBus(c+616,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+617,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+618,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+620,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+628,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+636,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+637,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+638,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+639,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+640,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+641,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+16474,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15396,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15397,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15398,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+642,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+644,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+14495,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+646,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+647,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15400,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+648,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15408,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+656,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+657,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+659,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+667,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+668,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+669,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+670,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+671,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+672,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+14496,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14498,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+14499,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+673,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+675,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14501,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+677,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+678,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+14502,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+686,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+687,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+688,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+689,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+690,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+691,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+14510,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkA clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkA reset", false,-1);
        tracep->declBit(c+400,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+426,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+17451,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+17452,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+17453,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+17455,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+17456,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+17457,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+17458,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+692,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+17459,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+17460,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+14980,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+17461,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17462,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+17463,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+17458,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+692,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+17459,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+17460,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+14980,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+17464,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+400,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17457,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+17458,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+692,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17459,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17460,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+14980,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17461,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17462,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+17465,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+17466,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+17467,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+693,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+694,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+695,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+17466,"ysyxSoCFull asic chipMaster chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+17468,"ysyxSoCFull asic chipMaster chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+696,"ysyxSoCFull asic chipMaster chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+17469,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+17470,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+17471,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+692,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+17458,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+17472,"ysyxSoCFull asic chipMaster chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+17473,"ysyxSoCFull asic chipMaster chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+17459,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+17474,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+17475,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+17476,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+17455,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+17456,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+17457,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+17458,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+692,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+17459,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+17460,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+14980,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+17461,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17462,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+17463,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+17458,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+692,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+17459,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+17460,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+14980,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+17464,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+697,"ysyxSoCFull asic chipMaster chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+698,"ysyxSoCFull asic chipMaster chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+699,"ysyxSoCFull asic chipMaster chiplink sinkA inject full", false,-1);
        tracep->declBit(c+17468,"ysyxSoCFull asic chipMaster chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+700,"ysyxSoCFull asic chipMaster chiplink sinkA inject last", false,-1);
        tracep->declBus(c+17478,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+17479,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+17480,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+17481,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+17482,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+17483,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+17484,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+17485,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+17486,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+17488,"ysyxSoCFull asic chipMaster chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+400,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+17448,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+17457,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+17450,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+17458,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+692,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17459,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17460,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+14980,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+17461,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+17462,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+701+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+702,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17371,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+14981,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+703+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+704,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+14981,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+705+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+706,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17372,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+14981,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+707+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+708,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17373,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+14981,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+709+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+710,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17374,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+14981,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+711+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+712,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17375,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+14981,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+713+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+714,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17376,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14981,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+715,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+400,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+14981,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+14982,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkB clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkB reset", false,-1);
        tracep->declBit(c+427,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+428,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+429,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+716,"ysyxSoCFull asic chipMaster chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkC clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkC reset", false,-1);
        tracep->declBit(c+430,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+431,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+432,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+717,"ysyxSoCFull asic chipMaster chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkD clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkD reset", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+433,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+18533,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+435,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+436,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+437,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15393,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+439,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14489,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+718,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+719,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+720,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+721,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+722,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+723,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+724,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+725,"ysyxSoCFull asic chipMaster chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+726,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+727,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+728,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1", false,-1, 3,0);
        tracep->declBus(c+729,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter", false,-1, 3,0);
        tracep->declBus(c+730,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter1", false,-1, 3,0);
        tracep->declBit(c+731,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+732,"ysyxSoCFull asic chipMaster chiplink sinkD d_last", false,-1);
        tracep->declBit(c+733,"ysyxSoCFull asic chipMaster chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+734,"ysyxSoCFull asic chipMaster chiplink sinkD relack", false,-1);
        tracep->declBus(c+735,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19919,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+736,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+719,"ysyxSoCFull asic chipMaster chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19920,"ysyxSoCFull asic chipMaster chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+737,"ysyxSoCFull asic chipMaster chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+721,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+738,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+739,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sinkD d clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sinkD d reset", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+423,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+718,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+719,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+720,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+721,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+722,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+723,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+724,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+740+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+741,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+742,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+743+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+744,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+742,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+745+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+746,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+742,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+747+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+748,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+742,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+749+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+750,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+742,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+751+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+752,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+742,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+753+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+754,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+742,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+755,"ysyxSoCFull asic chipMaster chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+422,"ysyxSoCFull asic chipMaster chiplink sinkD d empty", false,-1);
        tracep->declBit(c+742,"ysyxSoCFull asic chipMaster chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+756,"ysyxSoCFull asic chipMaster chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+14978,"ysyxSoCFull asic chipMaster chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+14979,"ysyxSoCFull asic chipMaster chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+14983,"ysyxSoCFull asic chipMaster chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA reset", false,-1);
        tracep->declBit(c+18531,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+415,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18534,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+16468,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+437,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15393,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+757,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+18539,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+758,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+759,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15416,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+762,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+18540,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+765,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15417,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+766,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+18541,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+769,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15418,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+770,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+18542,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+773,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15419,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+774,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+18543,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+776,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+777,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15420,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+778,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+18544,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+779,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+780,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+781,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15421,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+782,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+18545,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+783,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15422,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+786,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+18546,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+787,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+788,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+789,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15423,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+790,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+18547,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+16476,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+791,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18531,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+415,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+792,"ysyxSoCFull asic chipMaster chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+793,"ysyxSoCFull asic chipMaster chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+794,"ysyxSoCFull asic chipMaster chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+795,"ysyxSoCFull asic chipMaster chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+796,"ysyxSoCFull asic chipMaster chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+797,"ysyxSoCFull asic chipMaster chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+798,"ysyxSoCFull asic chipMaster chiplink sourceA enable", false,-1);
        tracep->declBus(c+799,"ysyxSoCFull asic chipMaster chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+800,"ysyxSoCFull asic chipMaster chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+801,"ysyxSoCFull asic chipMaster chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+802,"ysyxSoCFull asic chipMaster chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+803,"ysyxSoCFull asic chipMaster chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+804,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+805,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+806,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+807,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+808,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+809,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+810,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+811,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+812,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+813,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+814,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+815,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+816,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+817,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+818,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+819,"ysyxSoCFull asic chipMaster chiplink sourceA q_last", false,-1);
        tracep->declBit(c+820,"ysyxSoCFull asic chipMaster chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+821,"ysyxSoCFull asic chipMaster chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+822,"ysyxSoCFull asic chipMaster chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+824,"ysyxSoCFull asic chipMaster chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+825,"ysyxSoCFull asic chipMaster chiplink sourceA exists", false,-1);
        tracep->declBit(c+826,"ysyxSoCFull asic chipMaster chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+827,"ysyxSoCFull asic chipMaster chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+828,"ysyxSoCFull asic chipMaster chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+829,"ysyxSoCFull asic chipMaster chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+830,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+832,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+833,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+834,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+835,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+836,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+837,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+838,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+839,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+840,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+841,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+842,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+843,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+844,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+846,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+847,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+848,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+849,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+850,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+851,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+852,"ysyxSoCFull asic chipMaster chiplink sourceA stall", false,-1);
        tracep->declBit(c+853,"ysyxSoCFull asic chipMaster chiplink sourceA xmit", false,-1);
        tracep->declBus(c+735,"ysyxSoCFull asic chipMaster chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+854,"ysyxSoCFull asic chipMaster chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+757,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+18539,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+758,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+759,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+760,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15416,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+855+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+863,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+758,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+759,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+15424,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+865,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+866,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+867,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+869,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+870,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+872,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+873,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15425,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+15426,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+874,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+762,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+18540,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+765,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15417,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+875+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+15427,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+884,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+885,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+888,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+889,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+892,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+893,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15428,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+15429,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+894,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+766,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+18541,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+769,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15418,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+895+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+903,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+15430,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+906,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+907,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+908,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+909,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+910,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+911,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+912,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+913,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15431,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+15432,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+914,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+770,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+18542,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+773,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15419,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+915+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+923,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+15433,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+924,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+925,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+926,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+927,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+928,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+929,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+930,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+931,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+932,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+933,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15434,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+15435,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+934,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+774,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+18543,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+776,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+777,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15420,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+935+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+943,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+776,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+15436,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+944,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+945,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+946,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+947,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+948,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+949,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+950,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+951,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+952,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+953,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15437,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+15438,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+954,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+778,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+18544,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+779,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+780,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+781,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15421,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+955+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+963,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+779,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+780,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+15439,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+964,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+965,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+966,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+967,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+968,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+969,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+970,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+971,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+972,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+973,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15440,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+15441,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+974,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+782,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+18545,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+783,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15422,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+975+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+983,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+783,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+15442,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+984,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+985,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+986,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+987,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+988,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+989,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+990,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+991,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+992,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+993,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15443,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+15444,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+994,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+786,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+18546,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+787,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+788,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+789,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15423,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+995+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1003,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+787,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+788,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+15445,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+1004,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+1005,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+1006,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1007,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1008,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+1009,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1010,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1011,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+1012,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+1013,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15446,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+15447,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+1014,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+790,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+18547,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+16476,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+791,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18531,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+16465,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+409,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+410,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+411,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+412,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+413,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+414,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+415,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+1015,"ysyxSoCFull asic chipMaster chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+1016,"ysyxSoCFull asic chipMaster chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+1017,"ysyxSoCFull asic chipMaster chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+1018,"ysyxSoCFull asic chipMaster chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+1019,"ysyxSoCFull asic chipMaster chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceB clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceB reset", false,-1);
        tracep->declBit(c+441,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+16469,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+442,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+1022,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+1023,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+14511,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+1024,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1025,"ysyxSoCFull asic chipMaster chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+1026,"ysyxSoCFull asic chipMaster chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+1027,"ysyxSoCFull asic chipMaster chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+1028,"ysyxSoCFull asic chipMaster chiplink sourceB enable", false,-1);
        tracep->declBus(c+1029,"ysyxSoCFull asic chipMaster chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+1030,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+1031,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1032,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1033,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1034,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1035,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+1036,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+1037,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+1038,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+1039,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+1040,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+1041,"ysyxSoCFull asic chipMaster chiplink sourceB q_last", false,-1);
        tracep->declBit(c+1042,"ysyxSoCFull asic chipMaster chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+1043,"ysyxSoCFull asic chipMaster chiplink sourceB xmit", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+1022,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+1023,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+14511,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+1024,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1044,"ysyxSoCFull asic chipMaster chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+1045,"ysyxSoCFull asic chipMaster chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+1046,"ysyxSoCFull asic chipMaster chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceC clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceC reset", false,-1);
        tracep->declBit(c+416,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+16466,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+417,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+418,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+419,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+420,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+421,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+443,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+16470,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+444,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+439,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+438,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14489,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+1047,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+16477,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1048,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1049,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+439,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+14489,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1050,"ysyxSoCFull asic chipMaster chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+1051,"ysyxSoCFull asic chipMaster chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+1052,"ysyxSoCFull asic chipMaster chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+1053,"ysyxSoCFull asic chipMaster chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+1054,"ysyxSoCFull asic chipMaster chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+1055,"ysyxSoCFull asic chipMaster chiplink sourceC enable", false,-1);
        tracep->declBus(c+1056,"ysyxSoCFull asic chipMaster chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+1057,"ysyxSoCFull asic chipMaster chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+1058,"ysyxSoCFull asic chipMaster chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+1059,"ysyxSoCFull asic chipMaster chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+1060,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+1061,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+1062,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+1063,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+1064,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+1065,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1066,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1067,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1068,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+1069,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+1070,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+1071,"ysyxSoCFull asic chipMaster chiplink sourceC q_last", false,-1);
        tracep->declBit(c+1072,"ysyxSoCFull asic chipMaster chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+1073,"ysyxSoCFull asic chipMaster chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+1074,"ysyxSoCFull asic chipMaster chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+1076,"ysyxSoCFull asic chipMaster chiplink sourceC exists", false,-1);
        tracep->declBit(c+1077,"ysyxSoCFull asic chipMaster chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+1078,"ysyxSoCFull asic chipMaster chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+1079,"ysyxSoCFull asic chipMaster chiplink sourceC q_release", false,-1);
        tracep->declBit(c+1080,"ysyxSoCFull asic chipMaster chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+1081,"ysyxSoCFull asic chipMaster chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+1082,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+1084,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+1085,"ysyxSoCFull asic chipMaster chiplink sourceC stall", false,-1);
        tracep->declBit(c+1086,"ysyxSoCFull asic chipMaster chiplink sourceC xmit", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+1047,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+16477,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+1048,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1049,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+439,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+14489,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1087+i*1,"ysyxSoCFull asic chipMaster chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1095,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+1048,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1049,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+14512,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+1096,"ysyxSoCFull asic chipMaster chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+1097,"ysyxSoCFull asic chipMaster chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+1098,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1099,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1100,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+1101,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1102,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1103,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+1104,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+1105,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+14513,"ysyxSoCFull asic chipMaster chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+14514,"ysyxSoCFull asic chipMaster chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+1106,"ysyxSoCFull asic chipMaster chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceD clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceD reset", false,-1);
        tracep->declBit(c+17449,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+16464,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+401,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+402,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+403,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+405,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+406,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+407,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+408,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+17454,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+16471,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+407,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+14979,"ysyxSoCFull asic chipMaster chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+1107,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+17492,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1108,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1109,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+14979,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1110,"ysyxSoCFull asic chipMaster chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+1111,"ysyxSoCFull asic chipMaster chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+1112,"ysyxSoCFull asic chipMaster chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+1113,"ysyxSoCFull asic chipMaster chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+1114,"ysyxSoCFull asic chipMaster chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+1115,"ysyxSoCFull asic chipMaster chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+1116,"ysyxSoCFull asic chipMaster chiplink sourceD enable", false,-1);
        tracep->declBus(c+1117,"ysyxSoCFull asic chipMaster chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+1118,"ysyxSoCFull asic chipMaster chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+1119,"ysyxSoCFull asic chipMaster chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+1120,"ysyxSoCFull asic chipMaster chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+1121,"ysyxSoCFull asic chipMaster chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+1122,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+1123,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+1124,"ysyxSoCFull asic chipMaster chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+1125,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+1126,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1127,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1128,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1129,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1130,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+1131,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+1132,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+1133,"ysyxSoCFull asic chipMaster chiplink sourceD q_last", false,-1);
        tracep->declBit(c+1134,"ysyxSoCFull asic chipMaster chiplink sourceD d_first", false,-1);
        tracep->declBus(c+1135,"ysyxSoCFull asic chipMaster chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+1136,"ysyxSoCFull asic chipMaster chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+1137,"ysyxSoCFull asic chipMaster chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+1138,"ysyxSoCFull asic chipMaster chiplink sourceD stall", false,-1);
        tracep->declBit(c+1139,"ysyxSoCFull asic chipMaster chiplink sourceD xmit", false,-1);
        tracep->declBit(c+1140,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+1107,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+17492,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+1108,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1109,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+14979,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+1141+i*1,"ysyxSoCFull asic chipMaster chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1173,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+19953,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+1108,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1109,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+14984,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+1174,"ysyxSoCFull asic chipMaster chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+1175,"ysyxSoCFull asic chipMaster chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+1177,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+1178,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+1179,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+1180,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+1181,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+1182,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+1183,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+1184,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+1185,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+1186,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+1187,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+1188,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+1189,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+1190,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+14985,"ysyxSoCFull asic chipMaster chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+14986,"ysyxSoCFull asic chipMaster chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+425,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+424,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+16467,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+445,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+1191,"ysyxSoCFull asic chipMaster chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+16896,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+16897,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+16897,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+16897,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+16897,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+16897,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+16898,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+16899,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+16472,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+16478,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+16478,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+16478,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+16478,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+16478,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+16479,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+16480,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi42tl clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi42tl reset", false,-1);
        tracep->declBit(c+17414,"ysyxSoCFull asic chipMaster axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+17415,"ysyxSoCFull asic chipMaster axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+17417,"ysyxSoCFull asic chipMaster axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+17420,"ysyxSoCFull asic chipMaster axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+17421,"ysyxSoCFull asic chipMaster axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17422,"ysyxSoCFull asic chipMaster axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+17423,"ysyxSoCFull asic chipMaster axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+17424,"ysyxSoCFull asic chipMaster axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+17427,"ysyxSoCFull asic chipMaster axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+17428,"ysyxSoCFull asic chipMaster axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+17430,"ysyxSoCFull asic chipMaster axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17431,"ysyxSoCFull asic chipMaster axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+17400,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+17401,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+17402,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17403,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17404,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+17405,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17406,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17407,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+17409,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+17410,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17381,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17382,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+17411,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+17413,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi42tl deq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi42tl deq_reset", false,-1);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+17493,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+17494,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+17411,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17495,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17496,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+1193,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+17497,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+17494,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+17498,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17499,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+17500,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+17501,"ysyxSoCFull asic chipMaster axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+17502,"ysyxSoCFull asic chipMaster axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+17503,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+17504,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+17505,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+17506,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+17507,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+17508,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+17509,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+17510,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+17511,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+17512,"ysyxSoCFull asic chipMaster axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+17513,"ysyxSoCFull asic chipMaster axi42tl r_ok", false,-1);
        tracep->declBus(c+17514,"ysyxSoCFull asic chipMaster axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+1194,"ysyxSoCFull asic chipMaster axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+1195,"ysyxSoCFull asic chipMaster axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+14988,"ysyxSoCFull asic chipMaster axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+14989,"ysyxSoCFull asic chipMaster axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+17515,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+17516,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+17517,"ysyxSoCFull asic chipMaster axi42tl a_mask_size", false,-1);
        tracep->declBit(c+17518,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+17519,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+17520,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+17521,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+17522,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+17523,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+17524,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+17525,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+17526,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+17529,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+17530,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+17531,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+17532,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+17533,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+17534,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+17535,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+17538,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+17539,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+17540,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+17541,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+17542,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+17543,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+17544,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+17545,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+17546,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+17547,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+17548,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+17549,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+17550,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+17551,"ysyxSoCFull asic chipMaster axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+17552,"ysyxSoCFull asic chipMaster axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+1196,"ysyxSoCFull asic chipMaster axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+1197,"ysyxSoCFull asic chipMaster axi42tl idle", false,-1);
        tracep->declBit(c+17553,"ysyxSoCFull asic chipMaster axi42tl w_out_valid", false,-1);
        tracep->declBus(c+17554,"ysyxSoCFull asic chipMaster axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+1198,"ysyxSoCFull asic chipMaster axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+14990,"ysyxSoCFull asic chipMaster axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+17555,"ysyxSoCFull asic chipMaster axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+17556,"ysyxSoCFull asic chipMaster axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+17557,"ysyxSoCFull asic chipMaster axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+17558,"ysyxSoCFull asic chipMaster axi42tl readys_0", false,-1);
        tracep->declBit(c+1199,"ysyxSoCFull asic chipMaster axi42tl state_0", false,-1);
        tracep->declBit(c+17559,"ysyxSoCFull asic chipMaster axi42tl allowed_0", false,-1);
        tracep->declBit(c+17560,"ysyxSoCFull asic chipMaster axi42tl out_ready", false,-1);
        tracep->declBus(c+17561,"ysyxSoCFull asic chipMaster axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+17562,"ysyxSoCFull asic chipMaster axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+17563,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+17564,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+17565,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+17566,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+17567,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+17568,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+17569,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+17570,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+17571,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+17572,"ysyxSoCFull asic chipMaster axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+17573,"ysyxSoCFull asic chipMaster axi42tl w_ok", false,-1);
        tracep->declBus(c+17574,"ysyxSoCFull asic chipMaster axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+1200,"ysyxSoCFull asic chipMaster axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+1201,"ysyxSoCFull asic chipMaster axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+14991,"ysyxSoCFull asic chipMaster axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+14992,"ysyxSoCFull asic chipMaster axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+17575,"ysyxSoCFull asic chipMaster axi42tl readys_1", false,-1);
        tracep->declBit(c+1202,"ysyxSoCFull asic chipMaster axi42tl state_1", false,-1);
        tracep->declBit(c+14993,"ysyxSoCFull asic chipMaster axi42tl allowed_1", false,-1);
        tracep->declBit(c+17576,"ysyxSoCFull asic chipMaster axi42tl out_1_ready", false,-1);
        tracep->declBit(c+17577,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+17578,"ysyxSoCFull asic chipMaster axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+17579,"ysyxSoCFull asic chipMaster axi42tl latch", false,-1);
        tracep->declBit(c+17580,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+17581,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+17582,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+17583,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+14994,"ysyxSoCFull asic chipMaster axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+17584,"ysyxSoCFull asic chipMaster axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+17585,"ysyxSoCFull asic chipMaster axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+17586,"ysyxSoCFull asic chipMaster axi42tl d_hasData", false,-1);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster axi42tl ok_rready", false,-1);
        tracep->declBit(c+1193,"ysyxSoCFull asic chipMaster axi42tl ok_bready", false,-1);
        tracep->declBit(c+14995,"ysyxSoCFull asic chipMaster axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+17587,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+17588,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+1203,"ysyxSoCFull asic chipMaster axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+1204,"ysyxSoCFull asic chipMaster axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+1205,"ysyxSoCFull asic chipMaster axi42tl d_last_first", false,-1);
        tracep->declBus(c+1206,"ysyxSoCFull asic chipMaster axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+1207,"ysyxSoCFull asic chipMaster axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi42tl q_bid", false,-1);
        tracep->declBit(c+17589,"ysyxSoCFull asic chipMaster axi42tl b_allow", false,-1);
        tracep->declBus(c+17590,"ysyxSoCFull asic chipMaster axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+17500,"ysyxSoCFull asic chipMaster axi42tl q_bvalid", false,-1);
        tracep->declBit(c+17591,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi42tl deq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi42tl deq reset", false,-1);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+17493,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+17494,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+17411,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17495,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17496,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1208+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+1209,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17494,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14996,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1210+i*2,"ysyxSoCFull asic chipMaster axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1212,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+17411,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+14996,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1214+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1215,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17495,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14996,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1216+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+1217,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17496,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+14996,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1218,"ysyxSoCFull asic chipMaster axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster axi42tl deq empty", false,-1);
        tracep->declBit(c+14996,"ysyxSoCFull asic chipMaster axi42tl deq do_enq", false,-1);
        tracep->declBit(c+14997,"ysyxSoCFull asic chipMaster axi42tl deq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+1193,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+17497,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+17494,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+17498,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17499,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+17500,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1219+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+1220,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17494,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+14998,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1221+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1222,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17498,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+14998,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+1223,"ysyxSoCFull asic chipMaster axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+1193,"ysyxSoCFull asic chipMaster axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+14998,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+14999,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank reset", false,-1);
        tracep->declBit(c+17435,"ysyxSoCFull asic chipMaster axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+17436,"ysyxSoCFull asic chipMaster axi4yank auto_in_awvalid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi4yank auto_in_awid", false,-1);
        tracep->declBus(c+17417,"ysyxSoCFull asic chipMaster axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+17420,"ysyxSoCFull asic chipMaster axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+17421,"ysyxSoCFull asic chipMaster axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17422,"ysyxSoCFull asic chipMaster axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+17423,"ysyxSoCFull asic chipMaster axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+17424,"ysyxSoCFull asic chipMaster axi4yank auto_in_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4yank auto_in_bid", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+14975,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17439,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_real_last", false,-1);
        tracep->declBit(c+17440,"ysyxSoCFull asic chipMaster axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic chipMaster axi4yank auto_in_arvalid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi4yank auto_in_arid", false,-1);
        tracep->declBus(c+17430,"ysyxSoCFull asic chipMaster axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17431,"ysyxSoCFull asic chipMaster axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4yank auto_in_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4yank auto_in_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+14976,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+14977,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_real_last", false,-1);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+17414,"ysyxSoCFull asic chipMaster axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+17415,"ysyxSoCFull asic chipMaster axi4yank auto_out_awvalid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi4yank auto_out_awid", false,-1);
        tracep->declBus(c+17417,"ysyxSoCFull asic chipMaster axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+17420,"ysyxSoCFull asic chipMaster axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+17421,"ysyxSoCFull asic chipMaster axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17422,"ysyxSoCFull asic chipMaster axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+17423,"ysyxSoCFull asic chipMaster axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+17424,"ysyxSoCFull asic chipMaster axi4yank auto_out_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4yank auto_out_bid", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+17427,"ysyxSoCFull asic chipMaster axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+17428,"ysyxSoCFull asic chipMaster axi4yank auto_out_arvalid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi4yank auto_out_arid", false,-1);
        tracep->declBus(c+17430,"ysyxSoCFull asic chipMaster axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17431,"ysyxSoCFull asic chipMaster axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4yank auto_out_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4yank auto_out_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+1224,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+17592,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17593,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+17594,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+15000,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+15001,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+1225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+17595,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+15002,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+15003,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+1226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17599,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+17600,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+15004,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+15005,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+1227,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+17601,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17602,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+17603,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+15006,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+15007,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+17604,"ysyxSoCFull asic chipMaster axi4yank arsel_0", false,-1);
        tracep->declBit(c+17605,"ysyxSoCFull asic chipMaster axi4yank arsel_1", false,-1);
        tracep->declBit(c+17606,"ysyxSoCFull asic chipMaster axi4yank rsel_0", false,-1);
        tracep->declBit(c+17607,"ysyxSoCFull asic chipMaster axi4yank rsel_1", false,-1);
        tracep->declBit(c+17608,"ysyxSoCFull asic chipMaster axi4yank awsel_0", false,-1);
        tracep->declBit(c+17609,"ysyxSoCFull asic chipMaster axi4yank awsel_1", false,-1);
        tracep->declBit(c+17610,"ysyxSoCFull asic chipMaster axi4yank bsel_0", false,-1);
        tracep->declBit(c+17611,"ysyxSoCFull asic chipMaster axi4yank bsel_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+1224,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+17592,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17593,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+17594,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+15000,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+15001,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1228+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1233,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1234,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15008,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1235+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+1239,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1233,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1234,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15008,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1234,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1233,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1240,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+1241,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+1242,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+1243,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+17612,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+17613,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+1225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+17595,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17596,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+17597,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+15002,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+15003,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1244+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1248,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1249,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1250,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15009,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1251+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1255,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1249,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1250,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15009,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1250,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1249,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1256,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+1257,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+1258,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+1259,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+17614,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+17615,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+1226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17599,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+17600,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+15004,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+15005,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1260+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1264,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1265,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1266,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15010,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1267+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1271,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1265,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1266,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15010,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1266,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1265,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1272,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+1273,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+1274,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+1275,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+17616,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+17617,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+1227,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+17601,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+17602,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+17603,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+15006,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+15007,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1276+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1280,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1281,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1282,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15011,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1283+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1287,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1281,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1282,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15011,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1282,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1281,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1288,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+1289,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+1290,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+1291,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+17618,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+17619,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4frag clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4frag reset", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+17444,"ysyxSoCFull asic chipMaster axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+17445,"ysyxSoCFull asic chipMaster axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+14960,"ysyxSoCFull asic chipMaster axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+14975,"ysyxSoCFull asic chipMaster axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+17446,"ysyxSoCFull asic chipMaster axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+17447,"ysyxSoCFull asic chipMaster axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+14976,"ysyxSoCFull asic chipMaster axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic chipMaster axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+17435,"ysyxSoCFull asic chipMaster axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+17436,"ysyxSoCFull asic chipMaster axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+17417,"ysyxSoCFull asic chipMaster axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+17420,"ysyxSoCFull asic chipMaster axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+17421,"ysyxSoCFull asic chipMaster axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17422,"ysyxSoCFull asic chipMaster axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+17423,"ysyxSoCFull asic chipMaster axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+17424,"ysyxSoCFull asic chipMaster axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+17426,"ysyxSoCFull asic chipMaster axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+14975,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17439,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+17440,"ysyxSoCFull asic chipMaster axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic chipMaster axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+17430,"ysyxSoCFull asic chipMaster axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17431,"ysyxSoCFull asic chipMaster axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+14976,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+14977,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+17434,"ysyxSoCFull asic chipMaster axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4frag deq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4frag deq_reset", false,-1);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+17446,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17447,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17620,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+17621,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17622,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17623,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+17444,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17445,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17624,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+17625,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+17626,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17627,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17628,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+17629,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+17630,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15012,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+1292,"ysyxSoCFull asic chipMaster axi4frag busy", false,-1);
        tracep->declBus(c+1293,"ysyxSoCFull asic chipMaster axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+1294,"ysyxSoCFull asic chipMaster axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+17622,"ysyxSoCFull asic chipMaster axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+17631,"ysyxSoCFull asic chipMaster axi4frag len", false,-1, 7,0);
        tracep->declBus(c+17621,"ysyxSoCFull asic chipMaster axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17632,"ysyxSoCFull asic chipMaster axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+17633,"ysyxSoCFull asic chipMaster axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+17634,"ysyxSoCFull asic chipMaster axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+17635,"ysyxSoCFull asic chipMaster axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+17636,"ysyxSoCFull asic chipMaster axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+17637,"ysyxSoCFull asic chipMaster axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+17638,"ysyxSoCFull asic chipMaster axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+17623,"ysyxSoCFull asic chipMaster axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+17639,"ysyxSoCFull asic chipMaster axi4frag fixed", false,-1);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+17640,"ysyxSoCFull asic chipMaster axi4frag narrow", false,-1);
        tracep->declBit(c+17641,"ysyxSoCFull asic chipMaster axi4frag bad", false,-1);
        tracep->declBus(c+17642,"ysyxSoCFull asic chipMaster axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+17643,"ysyxSoCFull asic chipMaster axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+17644,"ysyxSoCFull asic chipMaster axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+17645,"ysyxSoCFull asic chipMaster axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+17646,"ysyxSoCFull asic chipMaster axi4frag ar_last", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic chipMaster axi4frag irr_valid", false,-1);
        tracep->declBit(c+1295,"ysyxSoCFull asic chipMaster axi4frag busy_1", false,-1);
        tracep->declBus(c+1296,"ysyxSoCFull asic chipMaster axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+1297,"ysyxSoCFull asic chipMaster axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+17627,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+17647,"ysyxSoCFull asic chipMaster axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+17626,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17648,"ysyxSoCFull asic chipMaster axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+17649,"ysyxSoCFull asic chipMaster axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+17650,"ysyxSoCFull asic chipMaster axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+17651,"ysyxSoCFull asic chipMaster axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+17652,"ysyxSoCFull asic chipMaster axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+17653,"ysyxSoCFull asic chipMaster axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+17654,"ysyxSoCFull asic chipMaster axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+17628,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+17655,"ysyxSoCFull asic chipMaster axi4frag fixed_1", false,-1);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+17656,"ysyxSoCFull asic chipMaster axi4frag narrow_1", false,-1);
        tracep->declBit(c+17657,"ysyxSoCFull asic chipMaster axi4frag bad_1", false,-1);
        tracep->declBus(c+17658,"ysyxSoCFull asic chipMaster axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+17659,"ysyxSoCFull asic chipMaster axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+17660,"ysyxSoCFull asic chipMaster axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+17661,"ysyxSoCFull asic chipMaster axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+17662,"ysyxSoCFull asic chipMaster axi4frag aw_last", false,-1);
        tracep->declBus(c+1298,"ysyxSoCFull asic chipMaster axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+1299,"ysyxSoCFull asic chipMaster axi4frag w_idle", false,-1);
        tracep->declBit(c+1300,"ysyxSoCFull asic chipMaster axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+17663,"ysyxSoCFull asic chipMaster axi4frag in_awready", false,-1);
        tracep->declBit(c+17625,"ysyxSoCFull asic chipMaster axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+17664,"ysyxSoCFull asic chipMaster axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+15013,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+17665,"ysyxSoCFull asic chipMaster axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+17422,"ysyxSoCFull asic chipMaster axi4frag w_last", false,-1);
        tracep->declBit(c+17630,"ysyxSoCFull asic chipMaster axi4frag in_wvalid", false,-1);
        tracep->declBit(c+15014,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+15012,"ysyxSoCFull asic chipMaster axi4frag in_wlast", false,-1);
        tracep->declBit(c+17666,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+1301,"ysyxSoCFull asic chipMaster axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+1302,"ysyxSoCFull asic chipMaster axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4frag deq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4frag deq reset", false,-1);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+17446,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17447,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17620,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+17441,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+17429,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+17621,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17622,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17432,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17623,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17442,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1303+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+1304,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17446,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15015,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1305+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1306,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+15015,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1307+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1308,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+15015,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1309+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1310,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15015,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1311+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1312,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+15015,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1313+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1314,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17447,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15015,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1315,"ysyxSoCFull asic chipMaster axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster axi4frag deq empty", false,-1);
        tracep->declBit(c+15015,"ysyxSoCFull asic chipMaster axi4frag deq do_enq", false,-1);
        tracep->declBit(c+15016,"ysyxSoCFull asic chipMaster axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+17444,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17445,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17624,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+17625,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+17416,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+17626,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+17627,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+17419,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17628,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+17437,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1316+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+1317,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17444,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15017,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1318+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1319,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+15017,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1320+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1321,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+15017,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1322+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1323,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15017,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1324+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1325,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+15017,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1326+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1327,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17445,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15017,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1328,"ysyxSoCFull asic chipMaster axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+15017,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+15018,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+17629,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+17630,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+14972,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+14974,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15012,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1329+i*2,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1331,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15019,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1333+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+1334,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+15019,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1335+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+1336,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+15019,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1337,"ysyxSoCFull asic chipMaster axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+15019,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+15020,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_in_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic chipMaster axi4index auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4index auto_in_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster axi4index auto_in_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+14959,"ysyxSoCFull asic chipMaster axi4index auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+14960,"ysyxSoCFull asic chipMaster axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster axi4index auto_in_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic chipMaster axi4index auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4index auto_in_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+14961,"ysyxSoCFull asic chipMaster axi4index auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic chipMaster axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_out_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic chipMaster axi4index auto_out_awvalid", false,-1);
        tracep->declBit(c+17444,"ysyxSoCFull asic chipMaster axi4index auto_out_awid", false,-1);
        tracep->declBus(c+17333,"ysyxSoCFull asic chipMaster axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic chipMaster axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic chipMaster axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic chipMaster axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+17445,"ysyxSoCFull asic chipMaster axi4index auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+94,"ysyxSoCFull asic chipMaster axi4index auto_out_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic chipMaster axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic chipMaster axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic chipMaster axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic chipMaster axi4index auto_out_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic chipMaster axi4index auto_out_bvalid", false,-1);
        tracep->declBit(c+17425,"ysyxSoCFull asic chipMaster axi4index auto_out_bid", false,-1);
        tracep->declBus(c+14960,"ysyxSoCFull asic chipMaster axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+14975,"ysyxSoCFull asic chipMaster axi4index auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+95,"ysyxSoCFull asic chipMaster axi4index auto_out_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster axi4index auto_out_arvalid", false,-1);
        tracep->declBit(c+17446,"ysyxSoCFull asic chipMaster axi4index auto_out_arid", false,-1);
        tracep->declBus(c+17346,"ysyxSoCFull asic chipMaster axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic chipMaster axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic chipMaster axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic chipMaster axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+17447,"ysyxSoCFull asic chipMaster axi4index auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic chipMaster axi4index auto_out_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic chipMaster axi4index auto_out_rvalid", false,-1);
        tracep->declBit(c+17433,"ysyxSoCFull asic chipMaster axi4index auto_out_rid", false,-1);
        tracep->declQuad(c+14962,"ysyxSoCFull asic chipMaster axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic chipMaster axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+14976,"ysyxSoCFull asic chipMaster axi4index auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic chipMaster axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+15341,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18468,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+15345,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15346,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15348,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15349,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wlast", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+15350,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18468,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+15341,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+15345,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15346,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15348,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15349,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wlast", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+15350,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18464,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15342,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15343,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15344,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster err clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster err reset", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err auto_in_a_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster err auto_in_a_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15353,"ysyxSoCFull asic chipMaster err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18473,"ysyxSoCFull asic chipMaster err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18474,"ysyxSoCFull asic chipMaster err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster err auto_in_c_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster err auto_in_c_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster err auto_in_d_ready", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster err auto_in_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster err auto_in_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster err monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster err monitor_reset", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15353,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18473,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18474,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1338,"ysyxSoCFull asic chipMaster err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1339,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1340,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1341,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1342,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1343,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1344,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster err a_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster err a_reset", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err a_io_enq_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster err a_io_enq_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1345,"ysyxSoCFull asic chipMaster err a_io_deq_ready", false,-1);
        tracep->declBit(c+1346,"ysyxSoCFull asic chipMaster err a_io_deq_valid", false,-1);
        tracep->declBus(c+1347,"ysyxSoCFull asic chipMaster err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1348,"ysyxSoCFull asic chipMaster err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1349,"ysyxSoCFull asic chipMaster err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster err c_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster err c_reset", false,-1);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster err c_io_enq_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster err c_io_enq_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1350,"ysyxSoCFull asic chipMaster err c_io_deq_ready", false,-1);
        tracep->declBit(c+1351,"ysyxSoCFull asic chipMaster err c_io_deq_valid", false,-1);
        tracep->declBus(c+1352,"ysyxSoCFull asic chipMaster err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1353,"ysyxSoCFull asic chipMaster err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1354,"ysyxSoCFull asic chipMaster err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1355,"ysyxSoCFull asic chipMaster err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1356,"ysyxSoCFull asic chipMaster err idle", false,-1);
        tracep->declBus(c+1357,"ysyxSoCFull asic chipMaster err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1358,"ysyxSoCFull asic chipMaster err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+1359,"ysyxSoCFull asic chipMaster err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+1360,"ysyxSoCFull asic chipMaster err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+1361,"ysyxSoCFull asic chipMaster err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1362,"ysyxSoCFull asic chipMaster err a_last_first", false,-1);
        tracep->declBit(c+1363,"ysyxSoCFull asic chipMaster err a_last", false,-1);
        tracep->declBus(c+1364,"ysyxSoCFull asic chipMaster err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+1365,"ysyxSoCFull asic chipMaster err idle_1", false,-1);
        tracep->declBit(c+1366,"ysyxSoCFull asic chipMaster err da_valid", false,-1);
        tracep->declBus(c+1367,"ysyxSoCFull asic chipMaster err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+1368,"ysyxSoCFull asic chipMaster err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+1369,"ysyxSoCFull asic chipMaster err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1370,"ysyxSoCFull asic chipMaster err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+1371,"ysyxSoCFull asic chipMaster err c_last", false,-1);
        tracep->declBit(c+1372,"ysyxSoCFull asic chipMaster err dc_valid", false,-1);
        tracep->declBit(c+1373,"ysyxSoCFull asic chipMaster err readys_1", false,-1);
        tracep->declBit(c+1374,"ysyxSoCFull asic chipMaster err state_1", false,-1);
        tracep->declBit(c+1375,"ysyxSoCFull asic chipMaster err allowed_1", false,-1);
        tracep->declBit(c+1376,"ysyxSoCFull asic chipMaster err out_1_ready", false,-1);
        tracep->declBus(c+1348,"ysyxSoCFull asic chipMaster err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+1357,"ysyxSoCFull asic chipMaster err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1377,"ysyxSoCFull asic chipMaster err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1378,"ysyxSoCFull asic chipMaster err beats1_opdata", false,-1);
        tracep->declBus(c+1379,"ysyxSoCFull asic chipMaster err beats1", false,-1, 3,0);
        tracep->declBus(c+1380,"ysyxSoCFull asic chipMaster err counter", false,-1, 3,0);
        tracep->declBus(c+1381,"ysyxSoCFull asic chipMaster err counter1", false,-1, 3,0);
        tracep->declBit(c+1382,"ysyxSoCFull asic chipMaster err da_first", false,-1);
        tracep->declBit(c+1383,"ysyxSoCFull asic chipMaster err da_last", false,-1);
        tracep->declBus(c+1384,"ysyxSoCFull asic chipMaster err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1385,"ysyxSoCFull asic chipMaster err c_last_first", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster err readys_0", false,-1);
        tracep->declBit(c+1386,"ysyxSoCFull asic chipMaster err state_0", false,-1);
        tracep->declBit(c+1387,"ysyxSoCFull asic chipMaster err allowed_0", false,-1);
        tracep->declBit(c+1388,"ysyxSoCFull asic chipMaster err out_ready", false,-1);
        tracep->declBus(c+1354,"ysyxSoCFull asic chipMaster err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+1389,"ysyxSoCFull asic chipMaster err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+1390,"ysyxSoCFull asic chipMaster err latch", false,-1);
        tracep->declBit(c+1372,"ysyxSoCFull asic chipMaster err earlyWinner_0", false,-1);
        tracep->declBit(c+1391,"ysyxSoCFull asic chipMaster err earlyWinner_1", false,-1);
        tracep->declBit(c+1392,"ysyxSoCFull asic chipMaster err muxStateEarly_0", false,-1);
        tracep->declBit(c+1393,"ysyxSoCFull asic chipMaster err muxStateEarly_1", false,-1);
        tracep->declBit(c+1394,"ysyxSoCFull asic chipMaster err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+1355,"ysyxSoCFull asic chipMaster err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+1349,"ysyxSoCFull asic chipMaster err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster err monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster err monitor reset", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15353,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18473,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18474,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1338,"ysyxSoCFull asic chipMaster err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1339,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1340,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1341,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1342,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1343,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1344,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18548,"ysyxSoCFull asic chipMaster err monitor source_ok", false,-1);
        tracep->declBus(c+18549,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster err monitor is_aligned", false,-1);
        tracep->declBit(c+18551,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18552,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18553,"ysyxSoCFull asic chipMaster err monitor mask_size", false,-1);
        tracep->declBit(c+18554,"ysyxSoCFull asic chipMaster err monitor mask_bit", false,-1);
        tracep->declBit(c+18555,"ysyxSoCFull asic chipMaster err monitor mask_nbit", false,-1);
        tracep->declBit(c+18556,"ysyxSoCFull asic chipMaster err monitor mask_acc", false,-1);
        tracep->declBit(c+18557,"ysyxSoCFull asic chipMaster err monitor mask_acc_1", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster err monitor mask_size_1", false,-1);
        tracep->declBit(c+18558,"ysyxSoCFull asic chipMaster err monitor mask_bit_1", false,-1);
        tracep->declBit(c+18559,"ysyxSoCFull asic chipMaster err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18560,"ysyxSoCFull asic chipMaster err monitor mask_eq_2", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull asic chipMaster err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18562,"ysyxSoCFull asic chipMaster err monitor mask_eq_3", false,-1);
        tracep->declBit(c+18563,"ysyxSoCFull asic chipMaster err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18564,"ysyxSoCFull asic chipMaster err monitor mask_eq_4", false,-1);
        tracep->declBit(c+18565,"ysyxSoCFull asic chipMaster err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18566,"ysyxSoCFull asic chipMaster err monitor mask_eq_5", false,-1);
        tracep->declBit(c+18567,"ysyxSoCFull asic chipMaster err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18568,"ysyxSoCFull asic chipMaster err monitor mask", false,-1, 3,0);
        tracep->declBit(c+1395,"ysyxSoCFull asic chipMaster err monitor source_ok_1", false,-1);
        tracep->declBit(c+1396,"ysyxSoCFull asic chipMaster err monitor source_ok_2", false,-1);
        tracep->declBus(c+1397,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1398,"ysyxSoCFull asic chipMaster err monitor is_aligned_2", false,-1);
        tracep->declBus(c+18569,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18570,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1399,"ysyxSoCFull asic chipMaster err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1400,"ysyxSoCFull asic chipMaster err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1401,"ysyxSoCFull asic chipMaster err monitor a_first", false,-1);
        tracep->declBus(c+1402,"ysyxSoCFull asic chipMaster err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1403,"ysyxSoCFull asic chipMaster err monitor param", false,-1, 2,0);
        tracep->declBus(c+1404,"ysyxSoCFull asic chipMaster err monitor size", false,-1, 2,0);
        tracep->declBus(c+1405,"ysyxSoCFull asic chipMaster err monitor source", false,-1, 6,0);
        tracep->declBus(c+1406,"ysyxSoCFull asic chipMaster err monitor address", false,-1, 12,0);
        tracep->declBus(c+1407,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1408,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1409,"ysyxSoCFull asic chipMaster err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1410,"ysyxSoCFull asic chipMaster err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1411,"ysyxSoCFull asic chipMaster err monitor d_first", false,-1);
        tracep->declBus(c+1412,"ysyxSoCFull asic chipMaster err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1413,"ysyxSoCFull asic chipMaster err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1414,"ysyxSoCFull asic chipMaster err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1415,"ysyxSoCFull asic chipMaster err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+1416,"ysyxSoCFull asic chipMaster err monitor denied", false,-1);
        tracep->declBus(c+1417,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1418,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+1419,"ysyxSoCFull asic chipMaster err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+1420,"ysyxSoCFull asic chipMaster err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1421,"ysyxSoCFull asic chipMaster err monitor c_first", false,-1);
        tracep->declBus(c+1422,"ysyxSoCFull asic chipMaster err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+1423,"ysyxSoCFull asic chipMaster err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+1424,"ysyxSoCFull asic chipMaster err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+1425,"ysyxSoCFull asic chipMaster err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+1426,"ysyxSoCFull asic chipMaster err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+1427,"ysyxSoCFull asic chipMaster err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+1431,"ysyxSoCFull asic chipMaster err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+1447,"ysyxSoCFull asic chipMaster err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+1463,"ysyxSoCFull asic chipMaster err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1464,"ysyxSoCFull asic chipMaster err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1465,"ysyxSoCFull asic chipMaster err monitor a_first_1", false,-1);
        tracep->declBus(c+1466,"ysyxSoCFull asic chipMaster err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1467,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1468,"ysyxSoCFull asic chipMaster err monitor d_first_1", false,-1);
        tracep->declArray(c+18571,"ysyxSoCFull asic chipMaster err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15448,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15449,"ysyxSoCFull asic chipMaster err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15450,"ysyxSoCFull asic chipMaster err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+1469,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+1473,"ysyxSoCFull asic chipMaster err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15454,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+1477,"ysyxSoCFull asic chipMaster err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1478,"ysyxSoCFull asic chipMaster err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15455,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+1479,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15471,"ysyxSoCFull asic chipMaster err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1495,"ysyxSoCFull asic chipMaster err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+1496,"ysyxSoCFull asic chipMaster err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+1500,"ysyxSoCFull asic chipMaster err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+1516,"ysyxSoCFull asic chipMaster err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1517,"ysyxSoCFull asic chipMaster err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1518,"ysyxSoCFull asic chipMaster err monitor c_first_1", false,-1);
        tracep->declBus(c+1519,"ysyxSoCFull asic chipMaster err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1520,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1521,"ysyxSoCFull asic chipMaster err monitor d_first_2", false,-1);
        tracep->declArray(c+14515,"ysyxSoCFull asic chipMaster err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14519,"ysyxSoCFull asic chipMaster err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14520,"ysyxSoCFull asic chipMaster err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+1522,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+1526,"ysyxSoCFull asic chipMaster err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14524,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+1530,"ysyxSoCFull asic chipMaster err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+1531,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14525,"ysyxSoCFull asic chipMaster err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1547,"ysyxSoCFull asic chipMaster err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+1548,"ysyxSoCFull asic chipMaster err monitor inflight_2", false,-1);
        tracep->declBus(c+1549,"ysyxSoCFull asic chipMaster err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+1550,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+1551,"ysyxSoCFull asic chipMaster err monitor d_first_3", false,-1);
        tracep->declBit(c+1552,"ysyxSoCFull asic chipMaster err monitor d_set", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull asic chipMaster err monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster err a clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster err a reset", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err a io_enq_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster err a io_enq_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1345,"ysyxSoCFull asic chipMaster err a io_deq_ready", false,-1);
        tracep->declBit(c+1346,"ysyxSoCFull asic chipMaster err a io_deq_valid", false,-1);
        tracep->declBus(c+1347,"ysyxSoCFull asic chipMaster err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1348,"ysyxSoCFull asic chipMaster err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1349,"ysyxSoCFull asic chipMaster err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1553+i*1,"ysyxSoCFull asic chipMaster err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1347,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15487,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1554+i*1,"ysyxSoCFull asic chipMaster err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1348,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15487,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1555+i*1,"ysyxSoCFull asic chipMaster err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1349,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15487,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1346,"ysyxSoCFull asic chipMaster err a maybe_full", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster err a empty", false,-1);
        tracep->declBit(c+18575,"ysyxSoCFull asic chipMaster err a do_enq", false,-1);
        tracep->declBit(c+1556,"ysyxSoCFull asic chipMaster err a do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster err c clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster err c reset", false,-1);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster err c io_enq_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster err c io_enq_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1350,"ysyxSoCFull asic chipMaster err c io_deq_ready", false,-1);
        tracep->declBit(c+1351,"ysyxSoCFull asic chipMaster err c io_deq_valid", false,-1);
        tracep->declBus(c+1352,"ysyxSoCFull asic chipMaster err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1353,"ysyxSoCFull asic chipMaster err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1354,"ysyxSoCFull asic chipMaster err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1355,"ysyxSoCFull asic chipMaster err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1557+i*1,"ysyxSoCFull asic chipMaster err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1352,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+14541,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1558+i*1,"ysyxSoCFull asic chipMaster err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+1353,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+14541,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1559+i*1,"ysyxSoCFull asic chipMaster err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1354,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+14541,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1560+i*1,"ysyxSoCFull asic chipMaster err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1355,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+14541,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1351,"ysyxSoCFull asic chipMaster err c maybe_full", false,-1);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster err c empty", false,-1);
        tracep->declBit(c+16482,"ysyxSoCFull asic chipMaster err c do_enq", false,-1);
        tracep->declBit(c+1561,"ysyxSoCFull asic chipMaster err c do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster atomics clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster atomics reset", false,-1);
        tracep->declBit(c+18475,"ysyxSoCFull asic chipMaster atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull asic chipMaster atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18447,"ysyxSoCFull asic chipMaster atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+18448,"ysyxSoCFull asic chipMaster atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18453,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18455,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+116,"ysyxSoCFull asic chipMaster atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic chipMaster atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+118,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+122,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+123,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster atomics monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster atomics monitor_reset", false,-1);
        tracep->declBit(c+18576,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1562,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1563,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1564,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1565,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+1566,"ysyxSoCFull asic chipMaster atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+1567,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1568,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+1569,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_size", false,-1, 2,0);
        tracep->declBus(c+1570,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+1571,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+1572,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1573,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBit(c+1575,"ysyxSoCFull asic chipMaster atomics cam_a_0_fifoId", false,-1);
        tracep->declBus(c+1576,"ysyxSoCFull asic chipMaster atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+1577,"ysyxSoCFull asic chipMaster atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+1579,"ysyxSoCFull asic chipMaster atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+1580,"ysyxSoCFull asic chipMaster atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+1581,"ysyxSoCFull asic chipMaster atomics cam_free_0", false,-1);
        tracep->declBit(c+1582,"ysyxSoCFull asic chipMaster atomics cam_amo_0", false,-1);
        tracep->declBit(c+1583,"ysyxSoCFull asic chipMaster atomics cam_abusy_0", false,-1);
        tracep->declBit(c+1584,"ysyxSoCFull asic chipMaster atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+1585,"ysyxSoCFull asic chipMaster atomics a_isLogical", false,-1);
        tracep->declBit(c+1586,"ysyxSoCFull asic chipMaster atomics a_isArithmetic", false,-1);
        tracep->declBit(c+1587,"ysyxSoCFull asic chipMaster atomics a_isSupported", false,-1);
        tracep->declBit(c+1588,"ysyxSoCFull asic chipMaster atomics a_cam_busy", false,-1);
        tracep->declBit(c+1589,"ysyxSoCFull asic chipMaster atomics indexes_hi", false,-1);
        tracep->declBit(c+1590,"ysyxSoCFull asic chipMaster atomics indexes_lo", false,-1);
        tracep->declBus(c+1591,"ysyxSoCFull asic chipMaster atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+1592,"ysyxSoCFull asic chipMaster atomics indexes_hi_1", false,-1);
        tracep->declBit(c+1593,"ysyxSoCFull asic chipMaster atomics indexes_lo_1", false,-1);
        tracep->declBus(c+1594,"ysyxSoCFull asic chipMaster atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+1595,"ysyxSoCFull asic chipMaster atomics indexes_hi_2", false,-1);
        tracep->declBit(c+1596,"ysyxSoCFull asic chipMaster atomics indexes_lo_2", false,-1);
        tracep->declBus(c+1597,"ysyxSoCFull asic chipMaster atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+1598,"ysyxSoCFull asic chipMaster atomics indexes_hi_3", false,-1);
        tracep->declBit(c+1599,"ysyxSoCFull asic chipMaster atomics indexes_lo_3", false,-1);
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+1601,"ysyxSoCFull asic chipMaster atomics indexes_hi_4", false,-1);
        tracep->declBit(c+1602,"ysyxSoCFull asic chipMaster atomics indexes_lo_4", false,-1);
        tracep->declBus(c+1603,"ysyxSoCFull asic chipMaster atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+1604,"ysyxSoCFull asic chipMaster atomics indexes_hi_5", false,-1);
        tracep->declBit(c+1605,"ysyxSoCFull asic chipMaster atomics indexes_lo_5", false,-1);
        tracep->declBus(c+1606,"ysyxSoCFull asic chipMaster atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+1607,"ysyxSoCFull asic chipMaster atomics indexes_hi_6", false,-1);
        tracep->declBit(c+1608,"ysyxSoCFull asic chipMaster atomics indexes_lo_6", false,-1);
        tracep->declBus(c+1609,"ysyxSoCFull asic chipMaster atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+1610,"ysyxSoCFull asic chipMaster atomics indexes_hi_7", false,-1);
        tracep->declBit(c+1611,"ysyxSoCFull asic chipMaster atomics indexes_lo_7", false,-1);
        tracep->declBus(c+1612,"ysyxSoCFull asic chipMaster atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+1613,"ysyxSoCFull asic chipMaster atomics indexes_hi_8", false,-1);
        tracep->declBit(c+1614,"ysyxSoCFull asic chipMaster atomics indexes_lo_8", false,-1);
        tracep->declBus(c+1615,"ysyxSoCFull asic chipMaster atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+1616,"ysyxSoCFull asic chipMaster atomics indexes_hi_9", false,-1);
        tracep->declBit(c+1617,"ysyxSoCFull asic chipMaster atomics indexes_lo_9", false,-1);
        tracep->declBus(c+1618,"ysyxSoCFull asic chipMaster atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+1619,"ysyxSoCFull asic chipMaster atomics indexes_hi_10", false,-1);
        tracep->declBit(c+1620,"ysyxSoCFull asic chipMaster atomics indexes_lo_10", false,-1);
        tracep->declBus(c+1621,"ysyxSoCFull asic chipMaster atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+1622,"ysyxSoCFull asic chipMaster atomics indexes_hi_11", false,-1);
        tracep->declBit(c+1623,"ysyxSoCFull asic chipMaster atomics indexes_lo_11", false,-1);
        tracep->declBus(c+1624,"ysyxSoCFull asic chipMaster atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+1625,"ysyxSoCFull asic chipMaster atomics indexes_hi_12", false,-1);
        tracep->declBit(c+1626,"ysyxSoCFull asic chipMaster atomics indexes_lo_12", false,-1);
        tracep->declBus(c+1627,"ysyxSoCFull asic chipMaster atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+1628,"ysyxSoCFull asic chipMaster atomics indexes_hi_13", false,-1);
        tracep->declBit(c+1629,"ysyxSoCFull asic chipMaster atomics indexes_lo_13", false,-1);
        tracep->declBus(c+1630,"ysyxSoCFull asic chipMaster atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+1631,"ysyxSoCFull asic chipMaster atomics indexes_hi_14", false,-1);
        tracep->declBit(c+1632,"ysyxSoCFull asic chipMaster atomics indexes_lo_14", false,-1);
        tracep->declBus(c+1633,"ysyxSoCFull asic chipMaster atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+1634,"ysyxSoCFull asic chipMaster atomics indexes_hi_15", false,-1);
        tracep->declBit(c+1635,"ysyxSoCFull asic chipMaster atomics indexes_lo_15", false,-1);
        tracep->declBus(c+1636,"ysyxSoCFull asic chipMaster atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+1637,"ysyxSoCFull asic chipMaster atomics indexes_hi_16", false,-1);
        tracep->declBit(c+1638,"ysyxSoCFull asic chipMaster atomics indexes_lo_16", false,-1);
        tracep->declBus(c+1639,"ysyxSoCFull asic chipMaster atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+1640,"ysyxSoCFull asic chipMaster atomics indexes_hi_17", false,-1);
        tracep->declBit(c+1641,"ysyxSoCFull asic chipMaster atomics indexes_lo_17", false,-1);
        tracep->declBus(c+1642,"ysyxSoCFull asic chipMaster atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+1643,"ysyxSoCFull asic chipMaster atomics indexes_hi_18", false,-1);
        tracep->declBit(c+1644,"ysyxSoCFull asic chipMaster atomics indexes_lo_18", false,-1);
        tracep->declBus(c+1645,"ysyxSoCFull asic chipMaster atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+1646,"ysyxSoCFull asic chipMaster atomics indexes_hi_19", false,-1);
        tracep->declBit(c+1647,"ysyxSoCFull asic chipMaster atomics indexes_lo_19", false,-1);
        tracep->declBus(c+1648,"ysyxSoCFull asic chipMaster atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+1649,"ysyxSoCFull asic chipMaster atomics indexes_hi_20", false,-1);
        tracep->declBit(c+1650,"ysyxSoCFull asic chipMaster atomics indexes_lo_20", false,-1);
        tracep->declBus(c+1651,"ysyxSoCFull asic chipMaster atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+1652,"ysyxSoCFull asic chipMaster atomics indexes_hi_21", false,-1);
        tracep->declBit(c+1653,"ysyxSoCFull asic chipMaster atomics indexes_lo_21", false,-1);
        tracep->declBus(c+1654,"ysyxSoCFull asic chipMaster atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+1655,"ysyxSoCFull asic chipMaster atomics indexes_hi_22", false,-1);
        tracep->declBit(c+1656,"ysyxSoCFull asic chipMaster atomics indexes_lo_22", false,-1);
        tracep->declBus(c+1657,"ysyxSoCFull asic chipMaster atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+1658,"ysyxSoCFull asic chipMaster atomics indexes_hi_23", false,-1);
        tracep->declBit(c+1659,"ysyxSoCFull asic chipMaster atomics indexes_lo_23", false,-1);
        tracep->declBus(c+1660,"ysyxSoCFull asic chipMaster atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+1661,"ysyxSoCFull asic chipMaster atomics indexes_hi_24", false,-1);
        tracep->declBit(c+1662,"ysyxSoCFull asic chipMaster atomics indexes_lo_24", false,-1);
        tracep->declBus(c+1663,"ysyxSoCFull asic chipMaster atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+1664,"ysyxSoCFull asic chipMaster atomics indexes_hi_25", false,-1);
        tracep->declBit(c+1665,"ysyxSoCFull asic chipMaster atomics indexes_lo_25", false,-1);
        tracep->declBus(c+1666,"ysyxSoCFull asic chipMaster atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+1667,"ysyxSoCFull asic chipMaster atomics indexes_hi_26", false,-1);
        tracep->declBit(c+1668,"ysyxSoCFull asic chipMaster atomics indexes_lo_26", false,-1);
        tracep->declBus(c+1669,"ysyxSoCFull asic chipMaster atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+1670,"ysyxSoCFull asic chipMaster atomics indexes_hi_27", false,-1);
        tracep->declBit(c+1671,"ysyxSoCFull asic chipMaster atomics indexes_lo_27", false,-1);
        tracep->declBus(c+1672,"ysyxSoCFull asic chipMaster atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+1673,"ysyxSoCFull asic chipMaster atomics indexes_hi_28", false,-1);
        tracep->declBit(c+1674,"ysyxSoCFull asic chipMaster atomics indexes_lo_28", false,-1);
        tracep->declBus(c+1675,"ysyxSoCFull asic chipMaster atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+1676,"ysyxSoCFull asic chipMaster atomics indexes_hi_29", false,-1);
        tracep->declBit(c+1677,"ysyxSoCFull asic chipMaster atomics indexes_lo_29", false,-1);
        tracep->declBus(c+1678,"ysyxSoCFull asic chipMaster atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+1679,"ysyxSoCFull asic chipMaster atomics indexes_hi_30", false,-1);
        tracep->declBit(c+1680,"ysyxSoCFull asic chipMaster atomics indexes_lo_30", false,-1);
        tracep->declBus(c+1681,"ysyxSoCFull asic chipMaster atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+1682,"ysyxSoCFull asic chipMaster atomics indexes_hi_31", false,-1);
        tracep->declBit(c+1683,"ysyxSoCFull asic chipMaster atomics indexes_lo_31", false,-1);
        tracep->declBus(c+1684,"ysyxSoCFull asic chipMaster atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+1685,"ysyxSoCFull asic chipMaster atomics indexes_hi_32", false,-1);
        tracep->declBit(c+1686,"ysyxSoCFull asic chipMaster atomics indexes_lo_32", false,-1);
        tracep->declBus(c+1687,"ysyxSoCFull asic chipMaster atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+1688,"ysyxSoCFull asic chipMaster atomics indexes_hi_33", false,-1);
        tracep->declBit(c+1689,"ysyxSoCFull asic chipMaster atomics indexes_lo_33", false,-1);
        tracep->declBus(c+1690,"ysyxSoCFull asic chipMaster atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+1691,"ysyxSoCFull asic chipMaster atomics indexes_hi_34", false,-1);
        tracep->declBit(c+1692,"ysyxSoCFull asic chipMaster atomics indexes_lo_34", false,-1);
        tracep->declBus(c+1693,"ysyxSoCFull asic chipMaster atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+1694,"ysyxSoCFull asic chipMaster atomics indexes_hi_35", false,-1);
        tracep->declBit(c+1695,"ysyxSoCFull asic chipMaster atomics indexes_lo_35", false,-1);
        tracep->declBus(c+1696,"ysyxSoCFull asic chipMaster atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+1697,"ysyxSoCFull asic chipMaster atomics indexes_hi_36", false,-1);
        tracep->declBit(c+1698,"ysyxSoCFull asic chipMaster atomics indexes_lo_36", false,-1);
        tracep->declBus(c+1699,"ysyxSoCFull asic chipMaster atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+1700,"ysyxSoCFull asic chipMaster atomics indexes_hi_37", false,-1);
        tracep->declBit(c+1701,"ysyxSoCFull asic chipMaster atomics indexes_lo_37", false,-1);
        tracep->declBus(c+1702,"ysyxSoCFull asic chipMaster atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+1703,"ysyxSoCFull asic chipMaster atomics indexes_hi_38", false,-1);
        tracep->declBit(c+1704,"ysyxSoCFull asic chipMaster atomics indexes_lo_38", false,-1);
        tracep->declBus(c+1705,"ysyxSoCFull asic chipMaster atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+1706,"ysyxSoCFull asic chipMaster atomics indexes_hi_39", false,-1);
        tracep->declBit(c+1707,"ysyxSoCFull asic chipMaster atomics indexes_lo_39", false,-1);
        tracep->declBus(c+1708,"ysyxSoCFull asic chipMaster atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+1709,"ysyxSoCFull asic chipMaster atomics indexes_hi_40", false,-1);
        tracep->declBit(c+1710,"ysyxSoCFull asic chipMaster atomics indexes_lo_40", false,-1);
        tracep->declBus(c+1711,"ysyxSoCFull asic chipMaster atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+1712,"ysyxSoCFull asic chipMaster atomics indexes_hi_41", false,-1);
        tracep->declBit(c+1713,"ysyxSoCFull asic chipMaster atomics indexes_lo_41", false,-1);
        tracep->declBus(c+1714,"ysyxSoCFull asic chipMaster atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+1715,"ysyxSoCFull asic chipMaster atomics indexes_hi_42", false,-1);
        tracep->declBit(c+1716,"ysyxSoCFull asic chipMaster atomics indexes_lo_42", false,-1);
        tracep->declBus(c+1717,"ysyxSoCFull asic chipMaster atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+1718,"ysyxSoCFull asic chipMaster atomics indexes_hi_43", false,-1);
        tracep->declBit(c+1719,"ysyxSoCFull asic chipMaster atomics indexes_lo_43", false,-1);
        tracep->declBus(c+1720,"ysyxSoCFull asic chipMaster atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+1721,"ysyxSoCFull asic chipMaster atomics indexes_hi_44", false,-1);
        tracep->declBit(c+1722,"ysyxSoCFull asic chipMaster atomics indexes_lo_44", false,-1);
        tracep->declBus(c+1723,"ysyxSoCFull asic chipMaster atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+1724,"ysyxSoCFull asic chipMaster atomics indexes_hi_45", false,-1);
        tracep->declBit(c+1725,"ysyxSoCFull asic chipMaster atomics indexes_lo_45", false,-1);
        tracep->declBus(c+1726,"ysyxSoCFull asic chipMaster atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+1727,"ysyxSoCFull asic chipMaster atomics indexes_hi_46", false,-1);
        tracep->declBit(c+1728,"ysyxSoCFull asic chipMaster atomics indexes_lo_46", false,-1);
        tracep->declBus(c+1729,"ysyxSoCFull asic chipMaster atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+1730,"ysyxSoCFull asic chipMaster atomics indexes_hi_47", false,-1);
        tracep->declBit(c+1731,"ysyxSoCFull asic chipMaster atomics indexes_lo_47", false,-1);
        tracep->declBus(c+1732,"ysyxSoCFull asic chipMaster atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+1733,"ysyxSoCFull asic chipMaster atomics indexes_hi_48", false,-1);
        tracep->declBit(c+1734,"ysyxSoCFull asic chipMaster atomics indexes_lo_48", false,-1);
        tracep->declBus(c+1735,"ysyxSoCFull asic chipMaster atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+1736,"ysyxSoCFull asic chipMaster atomics indexes_hi_49", false,-1);
        tracep->declBit(c+1737,"ysyxSoCFull asic chipMaster atomics indexes_lo_49", false,-1);
        tracep->declBus(c+1738,"ysyxSoCFull asic chipMaster atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+1739,"ysyxSoCFull asic chipMaster atomics indexes_hi_50", false,-1);
        tracep->declBit(c+1740,"ysyxSoCFull asic chipMaster atomics indexes_lo_50", false,-1);
        tracep->declBus(c+1741,"ysyxSoCFull asic chipMaster atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+1742,"ysyxSoCFull asic chipMaster atomics indexes_hi_51", false,-1);
        tracep->declBit(c+1743,"ysyxSoCFull asic chipMaster atomics indexes_lo_51", false,-1);
        tracep->declBus(c+1744,"ysyxSoCFull asic chipMaster atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+1745,"ysyxSoCFull asic chipMaster atomics indexes_hi_52", false,-1);
        tracep->declBit(c+1746,"ysyxSoCFull asic chipMaster atomics indexes_lo_52", false,-1);
        tracep->declBus(c+1747,"ysyxSoCFull asic chipMaster atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+1748,"ysyxSoCFull asic chipMaster atomics indexes_hi_53", false,-1);
        tracep->declBit(c+1749,"ysyxSoCFull asic chipMaster atomics indexes_lo_53", false,-1);
        tracep->declBus(c+1750,"ysyxSoCFull asic chipMaster atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+1751,"ysyxSoCFull asic chipMaster atomics indexes_hi_54", false,-1);
        tracep->declBit(c+1752,"ysyxSoCFull asic chipMaster atomics indexes_lo_54", false,-1);
        tracep->declBus(c+1753,"ysyxSoCFull asic chipMaster atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+1754,"ysyxSoCFull asic chipMaster atomics indexes_hi_55", false,-1);
        tracep->declBit(c+1755,"ysyxSoCFull asic chipMaster atomics indexes_lo_55", false,-1);
        tracep->declBus(c+1756,"ysyxSoCFull asic chipMaster atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+1757,"ysyxSoCFull asic chipMaster atomics indexes_hi_56", false,-1);
        tracep->declBit(c+1758,"ysyxSoCFull asic chipMaster atomics indexes_lo_56", false,-1);
        tracep->declBus(c+1759,"ysyxSoCFull asic chipMaster atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+1760,"ysyxSoCFull asic chipMaster atomics indexes_hi_57", false,-1);
        tracep->declBit(c+1761,"ysyxSoCFull asic chipMaster atomics indexes_lo_57", false,-1);
        tracep->declBus(c+1762,"ysyxSoCFull asic chipMaster atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+1763,"ysyxSoCFull asic chipMaster atomics indexes_hi_58", false,-1);
        tracep->declBit(c+1764,"ysyxSoCFull asic chipMaster atomics indexes_lo_58", false,-1);
        tracep->declBus(c+1765,"ysyxSoCFull asic chipMaster atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+1766,"ysyxSoCFull asic chipMaster atomics indexes_hi_59", false,-1);
        tracep->declBit(c+1767,"ysyxSoCFull asic chipMaster atomics indexes_lo_59", false,-1);
        tracep->declBus(c+1768,"ysyxSoCFull asic chipMaster atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+1769,"ysyxSoCFull asic chipMaster atomics indexes_hi_60", false,-1);
        tracep->declBit(c+1770,"ysyxSoCFull asic chipMaster atomics indexes_lo_60", false,-1);
        tracep->declBus(c+1771,"ysyxSoCFull asic chipMaster atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+1772,"ysyxSoCFull asic chipMaster atomics indexes_hi_61", false,-1);
        tracep->declBit(c+1773,"ysyxSoCFull asic chipMaster atomics indexes_lo_61", false,-1);
        tracep->declBus(c+1774,"ysyxSoCFull asic chipMaster atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+1775,"ysyxSoCFull asic chipMaster atomics indexes_hi_62", false,-1);
        tracep->declBit(c+1776,"ysyxSoCFull asic chipMaster atomics indexes_lo_62", false,-1);
        tracep->declBus(c+1777,"ysyxSoCFull asic chipMaster atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+1778,"ysyxSoCFull asic chipMaster atomics indexes_hi_63", false,-1);
        tracep->declBit(c+1779,"ysyxSoCFull asic chipMaster atomics indexes_lo_63", false,-1);
        tracep->declBus(c+1780,"ysyxSoCFull asic chipMaster atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+1781,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+1782,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+1783,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+1784,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+1785,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+1786,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+1787,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+1788,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+1789,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+1790,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+1791,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+1792,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+1793,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+1794,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+1795,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+1796,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+1797,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+1798,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+1799,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+1800,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+1801,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+1802,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+1803,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+1804,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+1805,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+1806,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+1807,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+1808,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+1809,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+1810,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+1811,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+1812,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+1813,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+1814,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+1815,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+1816,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+1817,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+1818,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+1819,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+1820,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+1821,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+1822,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+1823,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+1824,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+1825,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+1826,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+1827,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+1828,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+1829,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+1830,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+1831,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+1832,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+1833,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+1834,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+1835,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+1836,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+1837,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+1838,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+1839,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+1840,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+1841,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+1842,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+1843,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+1844,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+1845,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1846,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+1847,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1848,"ysyxSoCFull asic chipMaster atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+1849,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1850,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+1851,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1852,"ysyxSoCFull asic chipMaster atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+1853,"ysyxSoCFull asic chipMaster atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+1855,"ysyxSoCFull asic chipMaster atomics unsigned_", false,-1);
        tracep->declBit(c+1856,"ysyxSoCFull asic chipMaster atomics take_max", false,-1);
        tracep->declBit(c+1857,"ysyxSoCFull asic chipMaster atomics adder", false,-1);
        tracep->declBus(c+1858,"ysyxSoCFull asic chipMaster atomics signSel", false,-1, 7,0);
        tracep->declBus(c+1859,"ysyxSoCFull asic chipMaster atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+1860,"ysyxSoCFull asic chipMaster atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+1861,"ysyxSoCFull asic chipMaster atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+1862,"ysyxSoCFull asic chipMaster atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+1863,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1864,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1865,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1866,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+1867,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1868,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1869,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1870,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+1871,"ysyxSoCFull asic chipMaster atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+1873,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1874,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1875,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1876,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+1877,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1878,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1879,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1880,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+1881,"ysyxSoCFull asic chipMaster atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+1883,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1884,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1885,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1886,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+1887,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+1888,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+1889,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+1890,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+1891,"ysyxSoCFull asic chipMaster atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+1893,"ysyxSoCFull asic chipMaster atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+1895,"ysyxSoCFull asic chipMaster atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+1897,"ysyxSoCFull asic chipMaster atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+1899,"ysyxSoCFull asic chipMaster atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+1901,"ysyxSoCFull asic chipMaster atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+1902,"ysyxSoCFull asic chipMaster atomics a_bigger", false,-1);
        tracep->declBit(c+1903,"ysyxSoCFull asic chipMaster atomics pick_a", false,-1);
        tracep->declQuad(c+1904,"ysyxSoCFull asic chipMaster atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+1906,"ysyxSoCFull asic chipMaster atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+1908,"ysyxSoCFull asic chipMaster atomics a_allow", false,-1);
        tracep->declBus(c+1909,"ysyxSoCFull asic chipMaster atomics beatsLeft", false,-1, 2,0);
        tracep->declBit(c+1910,"ysyxSoCFull asic chipMaster atomics idle", false,-1);
        tracep->declBit(c+18577,"ysyxSoCFull asic chipMaster atomics source_i_valid", false,-1);
        tracep->declBit(c+18578,"ysyxSoCFull asic chipMaster atomics readys_1", false,-1);
        tracep->declBit(c+1911,"ysyxSoCFull asic chipMaster atomics state_1", false,-1);
        tracep->declBit(c+15488,"ysyxSoCFull asic chipMaster atomics allowed_1", false,-1);
        tracep->declBit(c+18579,"ysyxSoCFull asic chipMaster atomics out_1_ready", false,-1);
        tracep->declBus(c+1912,"ysyxSoCFull asic chipMaster atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1913,"ysyxSoCFull asic chipMaster atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+1914,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+1915,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+1916,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+1917,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+1918,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+1919,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+1920,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+1921,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+1922,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+1923,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+1924,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+1925,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+1926,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+1927,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+1928,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+1929,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+1930,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+1931,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+1932,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+1933,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+1934,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+1935,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+1936,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+1937,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+1938,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+1939,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+1940,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+1941,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+1942,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+1943,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+1944,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+1945,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+1946,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+1947,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+1948,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+1949,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+1950,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+1951,"ysyxSoCFull asic chipMaster atomics decode", false,-1, 2,0);
        tracep->declBit(c+1952,"ysyxSoCFull asic chipMaster atomics opdata", false,-1);
        tracep->declBit(c+15489,"ysyxSoCFull asic chipMaster atomics latch", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster atomics readys_0", false,-1);
        tracep->declBit(c+1582,"ysyxSoCFull asic chipMaster atomics earlyWinner_0", false,-1);
        tracep->declBit(c+18580,"ysyxSoCFull asic chipMaster atomics earlyWinner_1", false,-1);
        tracep->declBit(c+1953,"ysyxSoCFull asic chipMaster atomics state_0", false,-1);
        tracep->declBit(c+1954,"ysyxSoCFull asic chipMaster atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+18581,"ysyxSoCFull asic chipMaster atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+15490,"ysyxSoCFull asic chipMaster atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+1955,"ysyxSoCFull asic chipMaster atomics allowed_0", false,-1);
        tracep->declBit(c+15491,"ysyxSoCFull asic chipMaster atomics out_ready", false,-1);
        tracep->declBus(c+1956,"ysyxSoCFull asic chipMaster atomics d_first_counter", false,-1, 2,0);
        tracep->declBit(c+1957,"ysyxSoCFull asic chipMaster atomics d_first", false,-1);
        tracep->declBit(c+1958,"ysyxSoCFull asic chipMaster atomics d_ackd", false,-1);
        tracep->declBit(c+1959,"ysyxSoCFull asic chipMaster atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+1960,"ysyxSoCFull asic chipMaster atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+1961,"ysyxSoCFull asic chipMaster atomics d_drop", false,-1);
        tracep->declBit(c+1962,"ysyxSoCFull asic chipMaster atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+1963,"ysyxSoCFull asic chipMaster atomics d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1964,"ysyxSoCFull asic chipMaster atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1965,"ysyxSoCFull asic chipMaster atomics d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+1966,"ysyxSoCFull asic chipMaster atomics d_ack", false,-1);
        tracep->declBit(c+1967,"ysyxSoCFull asic chipMaster atomics d_replace", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster atomics monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster atomics monitor reset", false,-1);
        tracep->declBit(c+18576,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1562,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1563,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1564,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1565,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+1968,"ysyxSoCFull asic chipMaster atomics monitor source_ok", false,-1);
        tracep->declBus(c+1969,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+1970,"ysyxSoCFull asic chipMaster atomics monitor is_aligned", false,-1);
        tracep->declBus(c+1971,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+1972,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+1973,"ysyxSoCFull asic chipMaster atomics monitor mask_size", false,-1);
        tracep->declBit(c+1974,"ysyxSoCFull asic chipMaster atomics monitor mask_bit", false,-1);
        tracep->declBit(c+1975,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+1976,"ysyxSoCFull asic chipMaster atomics monitor mask_acc", false,-1);
        tracep->declBit(c+1977,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+1978,"ysyxSoCFull asic chipMaster atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+1979,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+1980,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+1981,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+1982,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+1983,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+1984,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+1985,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+1986,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+1987,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+1988,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+1989,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+1990,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+1991,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+1992,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+1993,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+1994,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+1995,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+1996,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+1997,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+1998,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+1999,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+2000,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2001,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+2002,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2003,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+2004,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2005,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+2006,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2007,"ysyxSoCFull asic chipMaster atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+2008,"ysyxSoCFull asic chipMaster atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+1951,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1952,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2009,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2010,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2011,"ysyxSoCFull asic chipMaster atomics monitor a_first", false,-1);
        tracep->declBus(c+2012,"ysyxSoCFull asic chipMaster atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2013,"ysyxSoCFull asic chipMaster atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+2014,"ysyxSoCFull asic chipMaster atomics monitor size", false,-1, 2,0);
        tracep->declBus(c+2015,"ysyxSoCFull asic chipMaster atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+2016,"ysyxSoCFull asic chipMaster atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+1963,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2017,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2018,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2019,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2020,"ysyxSoCFull asic chipMaster atomics monitor d_first", false,-1);
        tracep->declBus(c+2021,"ysyxSoCFull asic chipMaster atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2022,"ysyxSoCFull asic chipMaster atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2023,"ysyxSoCFull asic chipMaster atomics monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2024,"ysyxSoCFull asic chipMaster atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2025,"ysyxSoCFull asic chipMaster atomics monitor denied", false,-1);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2026,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2027,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2028,"ysyxSoCFull asic chipMaster atomics monitor c_first", false,-1);
        tracep->declBus(c+2029,"ysyxSoCFull asic chipMaster atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2030,"ysyxSoCFull asic chipMaster atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2031,"ysyxSoCFull asic chipMaster atomics monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2032,"ysyxSoCFull asic chipMaster atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2033,"ysyxSoCFull asic chipMaster atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2034,"ysyxSoCFull asic chipMaster atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2038,"ysyxSoCFull asic chipMaster atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2054,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2070,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2071,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2072,"ysyxSoCFull asic chipMaster atomics monitor a_first_1", false,-1);
        tracep->declBus(c+2073,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2074,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2075,"ysyxSoCFull asic chipMaster atomics monitor d_first_1", false,-1);
        tracep->declArray(c+18582,"ysyxSoCFull asic chipMaster atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15492,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15493,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15494,"ysyxSoCFull asic chipMaster atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2076,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2080,"ysyxSoCFull asic chipMaster atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15498,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2084,"ysyxSoCFull asic chipMaster atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2085,"ysyxSoCFull asic chipMaster atomics monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15499,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2086,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15515,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2102,"ysyxSoCFull asic chipMaster atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2103,"ysyxSoCFull asic chipMaster atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2107,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2123,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2124,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2125,"ysyxSoCFull asic chipMaster atomics monitor c_first_1", false,-1);
        tracep->declBus(c+2126,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2127,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2128,"ysyxSoCFull asic chipMaster atomics monitor d_first_2", false,-1);
        tracep->declArray(c+14542,"ysyxSoCFull asic chipMaster atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14546,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14547,"ysyxSoCFull asic chipMaster atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2129,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2133,"ysyxSoCFull asic chipMaster atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14551,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2137,"ysyxSoCFull asic chipMaster atomics monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2138,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14552,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2154,"ysyxSoCFull asic chipMaster atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2155,"ysyxSoCFull asic chipMaster atomics monitor inflight_2", false,-1);
        tracep->declBus(c+2156,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2157,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2158,"ysyxSoCFull asic chipMaster atomics monitor d_first_3", false,-1);
        tracep->declBit(c+2159,"ysyxSoCFull asic chipMaster atomics monitor d_set", false,-1);
        tracep->declBit(c+14488,"ysyxSoCFull asic chipMaster atomics monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster fixer_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster fixer_1 reset", false,-1);
        tracep->declBit(c+18477,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18475,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+18586,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2160,"ysyxSoCFull asic chipMaster fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+2161,"ysyxSoCFull asic chipMaster fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+2162,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+2163,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter", false,-1, 2,0);
        tracep->declBit(c+2164,"ysyxSoCFull asic chipMaster fixer_1 a_first", false,-1);
        tracep->declBit(c+2165,"ysyxSoCFull asic chipMaster fixer_1 flight_16", false,-1);
        tracep->declBit(c+2166,"ysyxSoCFull asic chipMaster fixer_1 flight_17", false,-1);
        tracep->declBit(c+2167,"ysyxSoCFull asic chipMaster fixer_1 flight_18", false,-1);
        tracep->declBit(c+2168,"ysyxSoCFull asic chipMaster fixer_1 flight_19", false,-1);
        tracep->declBit(c+2169,"ysyxSoCFull asic chipMaster fixer_1 flight_20", false,-1);
        tracep->declBit(c+2170,"ysyxSoCFull asic chipMaster fixer_1 flight_21", false,-1);
        tracep->declBit(c+2171,"ysyxSoCFull asic chipMaster fixer_1 flight_22", false,-1);
        tracep->declBit(c+2172,"ysyxSoCFull asic chipMaster fixer_1 flight_23", false,-1);
        tracep->declBit(c+2173,"ysyxSoCFull asic chipMaster fixer_1 flight_24", false,-1);
        tracep->declBit(c+2174,"ysyxSoCFull asic chipMaster fixer_1 flight_25", false,-1);
        tracep->declBit(c+2175,"ysyxSoCFull asic chipMaster fixer_1 flight_26", false,-1);
        tracep->declBit(c+2176,"ysyxSoCFull asic chipMaster fixer_1 flight_27", false,-1);
        tracep->declBit(c+2177,"ysyxSoCFull asic chipMaster fixer_1 flight_28", false,-1);
        tracep->declBit(c+2178,"ysyxSoCFull asic chipMaster fixer_1 flight_29", false,-1);
        tracep->declBit(c+2179,"ysyxSoCFull asic chipMaster fixer_1 flight_30", false,-1);
        tracep->declBit(c+2180,"ysyxSoCFull asic chipMaster fixer_1 flight_31", false,-1);
        tracep->declBus(c+2181,"ysyxSoCFull asic chipMaster fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+2182,"ysyxSoCFull asic chipMaster fixer_1 stalls_0", false,-1);
        tracep->declBit(c+2183,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+2184,"ysyxSoCFull asic chipMaster fixer_1 flight_32", false,-1);
        tracep->declBit(c+2185,"ysyxSoCFull asic chipMaster fixer_1 flight_33", false,-1);
        tracep->declBit(c+2186,"ysyxSoCFull asic chipMaster fixer_1 flight_34", false,-1);
        tracep->declBit(c+2187,"ysyxSoCFull asic chipMaster fixer_1 flight_35", false,-1);
        tracep->declBit(c+2188,"ysyxSoCFull asic chipMaster fixer_1 flight_36", false,-1);
        tracep->declBit(c+2189,"ysyxSoCFull asic chipMaster fixer_1 flight_37", false,-1);
        tracep->declBit(c+2190,"ysyxSoCFull asic chipMaster fixer_1 flight_38", false,-1);
        tracep->declBit(c+2191,"ysyxSoCFull asic chipMaster fixer_1 flight_39", false,-1);
        tracep->declBit(c+2192,"ysyxSoCFull asic chipMaster fixer_1 flight_40", false,-1);
        tracep->declBit(c+2193,"ysyxSoCFull asic chipMaster fixer_1 flight_41", false,-1);
        tracep->declBit(c+2194,"ysyxSoCFull asic chipMaster fixer_1 flight_42", false,-1);
        tracep->declBit(c+2195,"ysyxSoCFull asic chipMaster fixer_1 flight_43", false,-1);
        tracep->declBit(c+2196,"ysyxSoCFull asic chipMaster fixer_1 flight_44", false,-1);
        tracep->declBit(c+2197,"ysyxSoCFull asic chipMaster fixer_1 flight_45", false,-1);
        tracep->declBit(c+2198,"ysyxSoCFull asic chipMaster fixer_1 flight_46", false,-1);
        tracep->declBit(c+2199,"ysyxSoCFull asic chipMaster fixer_1 flight_47", false,-1);
        tracep->declBus(c+2200,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+2201,"ysyxSoCFull asic chipMaster fixer_1 stalls_1", false,-1);
        tracep->declBit(c+2202,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+2203,"ysyxSoCFull asic chipMaster fixer_1 flight_48", false,-1);
        tracep->declBit(c+2204,"ysyxSoCFull asic chipMaster fixer_1 flight_49", false,-1);
        tracep->declBit(c+2205,"ysyxSoCFull asic chipMaster fixer_1 flight_50", false,-1);
        tracep->declBit(c+2206,"ysyxSoCFull asic chipMaster fixer_1 flight_51", false,-1);
        tracep->declBit(c+2207,"ysyxSoCFull asic chipMaster fixer_1 flight_52", false,-1);
        tracep->declBit(c+2208,"ysyxSoCFull asic chipMaster fixer_1 flight_53", false,-1);
        tracep->declBit(c+2209,"ysyxSoCFull asic chipMaster fixer_1 flight_54", false,-1);
        tracep->declBit(c+2210,"ysyxSoCFull asic chipMaster fixer_1 flight_55", false,-1);
        tracep->declBit(c+2211,"ysyxSoCFull asic chipMaster fixer_1 flight_56", false,-1);
        tracep->declBit(c+2212,"ysyxSoCFull asic chipMaster fixer_1 flight_57", false,-1);
        tracep->declBit(c+2213,"ysyxSoCFull asic chipMaster fixer_1 flight_58", false,-1);
        tracep->declBit(c+2214,"ysyxSoCFull asic chipMaster fixer_1 flight_59", false,-1);
        tracep->declBit(c+2215,"ysyxSoCFull asic chipMaster fixer_1 flight_60", false,-1);
        tracep->declBit(c+2216,"ysyxSoCFull asic chipMaster fixer_1 flight_61", false,-1);
        tracep->declBit(c+2217,"ysyxSoCFull asic chipMaster fixer_1 flight_62", false,-1);
        tracep->declBit(c+2218,"ysyxSoCFull asic chipMaster fixer_1 flight_63", false,-1);
        tracep->declBus(c+2219,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+2220,"ysyxSoCFull asic chipMaster fixer_1 stalls_2", false,-1);
        tracep->declBit(c+2221,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+2222,"ysyxSoCFull asic chipMaster fixer_1 flight_64", false,-1);
        tracep->declBit(c+2223,"ysyxSoCFull asic chipMaster fixer_1 flight_65", false,-1);
        tracep->declBit(c+2224,"ysyxSoCFull asic chipMaster fixer_1 flight_66", false,-1);
        tracep->declBit(c+2225,"ysyxSoCFull asic chipMaster fixer_1 flight_67", false,-1);
        tracep->declBit(c+2226,"ysyxSoCFull asic chipMaster fixer_1 flight_68", false,-1);
        tracep->declBit(c+2227,"ysyxSoCFull asic chipMaster fixer_1 flight_69", false,-1);
        tracep->declBit(c+2228,"ysyxSoCFull asic chipMaster fixer_1 flight_70", false,-1);
        tracep->declBit(c+2229,"ysyxSoCFull asic chipMaster fixer_1 flight_71", false,-1);
        tracep->declBit(c+2230,"ysyxSoCFull asic chipMaster fixer_1 flight_72", false,-1);
        tracep->declBit(c+2231,"ysyxSoCFull asic chipMaster fixer_1 flight_73", false,-1);
        tracep->declBit(c+2232,"ysyxSoCFull asic chipMaster fixer_1 flight_74", false,-1);
        tracep->declBit(c+2233,"ysyxSoCFull asic chipMaster fixer_1 flight_75", false,-1);
        tracep->declBit(c+2234,"ysyxSoCFull asic chipMaster fixer_1 flight_76", false,-1);
        tracep->declBit(c+2235,"ysyxSoCFull asic chipMaster fixer_1 flight_77", false,-1);
        tracep->declBit(c+2236,"ysyxSoCFull asic chipMaster fixer_1 flight_78", false,-1);
        tracep->declBit(c+2237,"ysyxSoCFull asic chipMaster fixer_1 flight_79", false,-1);
        tracep->declBus(c+2238,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+2239,"ysyxSoCFull asic chipMaster fixer_1 stalls_3", false,-1);
        tracep->declBit(c+2240,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+2241,"ysyxSoCFull asic chipMaster fixer_1 flight_80", false,-1);
        tracep->declBit(c+2242,"ysyxSoCFull asic chipMaster fixer_1 flight_81", false,-1);
        tracep->declBit(c+2243,"ysyxSoCFull asic chipMaster fixer_1 flight_82", false,-1);
        tracep->declBit(c+2244,"ysyxSoCFull asic chipMaster fixer_1 flight_83", false,-1);
        tracep->declBit(c+2245,"ysyxSoCFull asic chipMaster fixer_1 flight_84", false,-1);
        tracep->declBit(c+2246,"ysyxSoCFull asic chipMaster fixer_1 flight_85", false,-1);
        tracep->declBit(c+2247,"ysyxSoCFull asic chipMaster fixer_1 flight_86", false,-1);
        tracep->declBit(c+2248,"ysyxSoCFull asic chipMaster fixer_1 flight_87", false,-1);
        tracep->declBit(c+2249,"ysyxSoCFull asic chipMaster fixer_1 flight_88", false,-1);
        tracep->declBit(c+2250,"ysyxSoCFull asic chipMaster fixer_1 flight_89", false,-1);
        tracep->declBit(c+2251,"ysyxSoCFull asic chipMaster fixer_1 flight_90", false,-1);
        tracep->declBit(c+2252,"ysyxSoCFull asic chipMaster fixer_1 flight_91", false,-1);
        tracep->declBit(c+2253,"ysyxSoCFull asic chipMaster fixer_1 flight_92", false,-1);
        tracep->declBit(c+2254,"ysyxSoCFull asic chipMaster fixer_1 flight_93", false,-1);
        tracep->declBit(c+2255,"ysyxSoCFull asic chipMaster fixer_1 flight_94", false,-1);
        tracep->declBit(c+2256,"ysyxSoCFull asic chipMaster fixer_1 flight_95", false,-1);
        tracep->declBus(c+2257,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+2258,"ysyxSoCFull asic chipMaster fixer_1 stalls_4", false,-1);
        tracep->declBit(c+2259,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+2260,"ysyxSoCFull asic chipMaster fixer_1 flight_96", false,-1);
        tracep->declBit(c+2261,"ysyxSoCFull asic chipMaster fixer_1 flight_97", false,-1);
        tracep->declBit(c+2262,"ysyxSoCFull asic chipMaster fixer_1 flight_98", false,-1);
        tracep->declBit(c+2263,"ysyxSoCFull asic chipMaster fixer_1 flight_99", false,-1);
        tracep->declBit(c+2264,"ysyxSoCFull asic chipMaster fixer_1 flight_100", false,-1);
        tracep->declBit(c+2265,"ysyxSoCFull asic chipMaster fixer_1 flight_101", false,-1);
        tracep->declBit(c+2266,"ysyxSoCFull asic chipMaster fixer_1 flight_102", false,-1);
        tracep->declBit(c+2267,"ysyxSoCFull asic chipMaster fixer_1 flight_103", false,-1);
        tracep->declBit(c+2268,"ysyxSoCFull asic chipMaster fixer_1 flight_104", false,-1);
        tracep->declBit(c+2269,"ysyxSoCFull asic chipMaster fixer_1 flight_105", false,-1);
        tracep->declBit(c+2270,"ysyxSoCFull asic chipMaster fixer_1 flight_106", false,-1);
        tracep->declBit(c+2271,"ysyxSoCFull asic chipMaster fixer_1 flight_107", false,-1);
        tracep->declBit(c+2272,"ysyxSoCFull asic chipMaster fixer_1 flight_108", false,-1);
        tracep->declBit(c+2273,"ysyxSoCFull asic chipMaster fixer_1 flight_109", false,-1);
        tracep->declBit(c+2274,"ysyxSoCFull asic chipMaster fixer_1 flight_110", false,-1);
        tracep->declBit(c+2275,"ysyxSoCFull asic chipMaster fixer_1 flight_111", false,-1);
        tracep->declBus(c+2276,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+2277,"ysyxSoCFull asic chipMaster fixer_1 stalls_5", false,-1);
        tracep->declBit(c+2278,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+2279,"ysyxSoCFull asic chipMaster fixer_1 flight_112", false,-1);
        tracep->declBit(c+2280,"ysyxSoCFull asic chipMaster fixer_1 flight_113", false,-1);
        tracep->declBit(c+2281,"ysyxSoCFull asic chipMaster fixer_1 flight_114", false,-1);
        tracep->declBit(c+2282,"ysyxSoCFull asic chipMaster fixer_1 flight_115", false,-1);
        tracep->declBit(c+2283,"ysyxSoCFull asic chipMaster fixer_1 flight_116", false,-1);
        tracep->declBit(c+2284,"ysyxSoCFull asic chipMaster fixer_1 flight_117", false,-1);
        tracep->declBit(c+2285,"ysyxSoCFull asic chipMaster fixer_1 flight_118", false,-1);
        tracep->declBit(c+2286,"ysyxSoCFull asic chipMaster fixer_1 flight_119", false,-1);
        tracep->declBit(c+2287,"ysyxSoCFull asic chipMaster fixer_1 flight_120", false,-1);
        tracep->declBit(c+2288,"ysyxSoCFull asic chipMaster fixer_1 flight_121", false,-1);
        tracep->declBit(c+2289,"ysyxSoCFull asic chipMaster fixer_1 flight_122", false,-1);
        tracep->declBit(c+2290,"ysyxSoCFull asic chipMaster fixer_1 flight_123", false,-1);
        tracep->declBit(c+2291,"ysyxSoCFull asic chipMaster fixer_1 flight_124", false,-1);
        tracep->declBit(c+2292,"ysyxSoCFull asic chipMaster fixer_1 flight_125", false,-1);
        tracep->declBit(c+2293,"ysyxSoCFull asic chipMaster fixer_1 flight_126", false,-1);
        tracep->declBit(c+2294,"ysyxSoCFull asic chipMaster fixer_1 flight_127", false,-1);
        tracep->declBus(c+2295,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+2296,"ysyxSoCFull asic chipMaster fixer_1 stalls_6", false,-1);
        tracep->declBit(c+2297,"ysyxSoCFull asic chipMaster fixer_1 stall", false,-1);
        tracep->declBit(c+15531,"ysyxSoCFull asic chipMaster fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+1951,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1952,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2298,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter1", false,-1, 2,0);
        tracep->declBus(c+1963,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2299,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2300,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2301,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2302,"ysyxSoCFull asic chipMaster fixer_1 d_first_first", false,-1);
        tracep->declBit(c+2303,"ysyxSoCFull asic chipMaster fixer_1 d_first", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster fixer_1 monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster fixer_1 monitor reset", false,-1);
        tracep->declBit(c+18586,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2304,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+1969,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+1970,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+1971,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+1972,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+1973,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+1974,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+1975,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+2305,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+2306,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+1978,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+1979,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+1980,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2307,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+2308,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+2309,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+2310,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+2311,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+2312,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+2313,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+2314,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+1989,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+1990,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2315,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+2316,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2317,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+2318,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2319,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+2320,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2321,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+2322,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2323,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+2324,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2325,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+2326,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2327,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+2328,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2329,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+2330,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2331,"ysyxSoCFull asic chipMaster fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+2008,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+1951,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1952,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2332,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2333,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2334,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+2335,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2336,"ysyxSoCFull asic chipMaster fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+2337,"ysyxSoCFull asic chipMaster fixer_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+2338,"ysyxSoCFull asic chipMaster fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+2339,"ysyxSoCFull asic chipMaster fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+1963,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2299,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2340,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2341,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2342,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+2343,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2344,"ysyxSoCFull asic chipMaster fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2345,"ysyxSoCFull asic chipMaster fixer_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2346,"ysyxSoCFull asic chipMaster fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2347,"ysyxSoCFull asic chipMaster fixer_1 monitor denied", false,-1);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2348,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2349,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2350,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+2351,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2352,"ysyxSoCFull asic chipMaster fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2353,"ysyxSoCFull asic chipMaster fixer_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2354,"ysyxSoCFull asic chipMaster fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2355,"ysyxSoCFull asic chipMaster fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2356,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2360,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2376,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2392,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2393,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2394,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+2395,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2396,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2397,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+18587,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15532,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15533,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15534,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2398,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2402,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15538,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2406,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2407,"ysyxSoCFull asic chipMaster fixer_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15539,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2408,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15555,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2424,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2425,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2429,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2445,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2446,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2447,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+2448,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2449,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2450,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+14568,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14572,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14573,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2451,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2455,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14577,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2459,"ysyxSoCFull asic chipMaster fixer_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2460,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14578,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2476,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2477,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+2478,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2479,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2480,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+2481,"ysyxSoCFull asic chipMaster fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+14488,"ysyxSoCFull asic chipMaster fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster hints clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster hints reset", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull asic chipMaster hints auto_in_a_ready", false,-1);
        tracep->declBit(c+18480,"ysyxSoCFull asic chipMaster hints auto_in_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster hints auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster hints auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints auto_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster hints auto_in_d_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster hints auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18477,"ysyxSoCFull asic chipMaster hints auto_out_a_ready", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic chipMaster hints auto_out_a_valid", false,-1);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster hints auto_out_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster hints auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints auto_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster hints auto_out_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+121,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster hints auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster hints monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster hints monitor_reset", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18480,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+2482,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster hints a_repeater_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster hints a_repeater_reset", false,-1);
        tracep->declBit(c+2483,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+2484,"ysyxSoCFull asic chipMaster hints a_repeater_io_full", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18480,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18477,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2485,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2486,"ysyxSoCFull asic chipMaster hints isHint", false,-1);
        tracep->declBit(c+2487,"ysyxSoCFull asic chipMaster hints helpPP", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic chipMaster hints a_valid", false,-1);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1951,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2488,"ysyxSoCFull asic chipMaster hints mapPP", false,-1);
        tracep->declBus(c+2489,"ysyxSoCFull asic chipMaster hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+2490,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+2491,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1", false,-1, 2,0);
        tracep->declBus(c+2492,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter", false,-1, 2,0);
        tracep->declBus(c+2493,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter1", false,-1, 2,0);
        tracep->declBit(c+2494,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+2495,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+2485,"ysyxSoCFull asic chipMaster hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+2496,"ysyxSoCFull asic chipMaster hints transform", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster hints monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster hints monitor reset", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull asic chipMaster hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18480,"ysyxSoCFull asic chipMaster hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+2482,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2497,"ysyxSoCFull asic chipMaster hints monitor source_ok", false,-1);
        tracep->declBus(c+2498,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2499,"ysyxSoCFull asic chipMaster hints monitor is_aligned", false,-1);
        tracep->declBus(c+2500,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2501,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2502,"ysyxSoCFull asic chipMaster hints monitor mask_size", false,-1);
        tracep->declBit(c+2503,"ysyxSoCFull asic chipMaster hints monitor mask_bit", false,-1);
        tracep->declBit(c+2504,"ysyxSoCFull asic chipMaster hints monitor mask_nbit", false,-1);
        tracep->declBit(c+2505,"ysyxSoCFull asic chipMaster hints monitor mask_acc", false,-1);
        tracep->declBit(c+2506,"ysyxSoCFull asic chipMaster hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+2507,"ysyxSoCFull asic chipMaster hints monitor mask_size_1", false,-1);
        tracep->declBit(c+2508,"ysyxSoCFull asic chipMaster hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+2509,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2510,"ysyxSoCFull asic chipMaster hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+2511,"ysyxSoCFull asic chipMaster hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+2512,"ysyxSoCFull asic chipMaster hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+2513,"ysyxSoCFull asic chipMaster hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+2514,"ysyxSoCFull asic chipMaster hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+2515,"ysyxSoCFull asic chipMaster hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+2516,"ysyxSoCFull asic chipMaster hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+2517,"ysyxSoCFull asic chipMaster hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster hints monitor mask_size_2", false,-1);
        tracep->declBit(c+2518,"ysyxSoCFull asic chipMaster hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+2519,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2520,"ysyxSoCFull asic chipMaster hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+2521,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2522,"ysyxSoCFull asic chipMaster hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+2523,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2524,"ysyxSoCFull asic chipMaster hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+2525,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2526,"ysyxSoCFull asic chipMaster hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+2527,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2528,"ysyxSoCFull asic chipMaster hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+2529,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2530,"ysyxSoCFull asic chipMaster hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+2531,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2532,"ysyxSoCFull asic chipMaster hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+2533,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2534,"ysyxSoCFull asic chipMaster hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+2535,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2536,"ysyxSoCFull asic chipMaster hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+2537,"ysyxSoCFull asic chipMaster hints monitor source_ok_1", false,-1);
        tracep->declBit(c+2538,"ysyxSoCFull asic chipMaster hints monitor source_ok_2", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster hints monitor address_ok_1", false,-1);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+2539,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2540,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2541,"ysyxSoCFull asic chipMaster hints monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2542,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2543,"ysyxSoCFull asic chipMaster hints monitor a_first", false,-1);
        tracep->declBus(c+2544,"ysyxSoCFull asic chipMaster hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2545,"ysyxSoCFull asic chipMaster hints monitor param", false,-1, 2,0);
        tracep->declBus(c+2546,"ysyxSoCFull asic chipMaster hints monitor size", false,-1, 2,0);
        tracep->declBus(c+2547,"ysyxSoCFull asic chipMaster hints monitor source", false,-1, 5,0);
        tracep->declBus(c+2548,"ysyxSoCFull asic chipMaster hints monitor address", false,-1, 31,0);
        tracep->declBus(c+1963,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2549,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2550,"ysyxSoCFull asic chipMaster hints monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2551,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2552,"ysyxSoCFull asic chipMaster hints monitor d_first", false,-1);
        tracep->declBus(c+2553,"ysyxSoCFull asic chipMaster hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2554,"ysyxSoCFull asic chipMaster hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2555,"ysyxSoCFull asic chipMaster hints monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2556,"ysyxSoCFull asic chipMaster hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+2557,"ysyxSoCFull asic chipMaster hints monitor denied", false,-1);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2558,"ysyxSoCFull asic chipMaster hints monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2559,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2560,"ysyxSoCFull asic chipMaster hints monitor c_first", false,-1);
        tracep->declBus(c+2561,"ysyxSoCFull asic chipMaster hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2562,"ysyxSoCFull asic chipMaster hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2563,"ysyxSoCFull asic chipMaster hints monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2564,"ysyxSoCFull asic chipMaster hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+2565,"ysyxSoCFull asic chipMaster hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+2566,"ysyxSoCFull asic chipMaster hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+2568,"ysyxSoCFull asic chipMaster hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+2576,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+2584,"ysyxSoCFull asic chipMaster hints monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2585,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2586,"ysyxSoCFull asic chipMaster hints monitor a_first_1", false,-1);
        tracep->declBus(c+2587,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2588,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2589,"ysyxSoCFull asic chipMaster hints monitor d_first_1", false,-1);
        tracep->declQuad(c+18591,"ysyxSoCFull asic chipMaster hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15571,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15572,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15573,"ysyxSoCFull asic chipMaster hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+2590,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+2592,"ysyxSoCFull asic chipMaster hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+15575,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2594,"ysyxSoCFull asic chipMaster hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2595,"ysyxSoCFull asic chipMaster hints monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15576,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+2596,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15584,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2604,"ysyxSoCFull asic chipMaster hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+2605,"ysyxSoCFull asic chipMaster hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+2607,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+2615,"ysyxSoCFull asic chipMaster hints monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2616,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2617,"ysyxSoCFull asic chipMaster hints monitor c_first_1", false,-1);
        tracep->declBus(c+2618,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2619,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2620,"ysyxSoCFull asic chipMaster hints monitor d_first_2", false,-1);
        tracep->declQuad(c+14594,"ysyxSoCFull asic chipMaster hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14596,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+14597,"ysyxSoCFull asic chipMaster hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+2621,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+2623,"ysyxSoCFull asic chipMaster hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14599,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2625,"ysyxSoCFull asic chipMaster hints monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2626,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+14600,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2634,"ysyxSoCFull asic chipMaster hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2635,"ysyxSoCFull asic chipMaster hints monitor inflight_2", false,-1);
        tracep->declBus(c+2636,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2637,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2638,"ysyxSoCFull asic chipMaster hints monitor d_first_3", false,-1);
        tracep->declBit(c+2639,"ysyxSoCFull asic chipMaster hints monitor d_set", false,-1);
        tracep->declBit(c+14488,"ysyxSoCFull asic chipMaster hints monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster hints a_repeater clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster hints a_repeater reset", false,-1);
        tracep->declBit(c+2483,"ysyxSoCFull asic chipMaster hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+2484,"ysyxSoCFull asic chipMaster hints a_repeater io_full", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18480,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18477,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2485,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2484,"ysyxSoCFull asic chipMaster hints a_repeater full", false,-1);
        tracep->declBus(c+2640,"ysyxSoCFull asic chipMaster hints a_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+2641,"ysyxSoCFull asic chipMaster hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+2642,"ysyxSoCFull asic chipMaster hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_1 reset", false,-1);
        tracep->declBit(c+18462,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+155,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+16462,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18480,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+195,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_1 monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_1 monitor_reset", false,-1);
        tracep->declBit(c+18593,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2643,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16462,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+2644,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2645,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+2540,"ysyxSoCFull asic chipMaster widget_1 hasData", false,-1);
        tracep->declBit(c+2647,"ysyxSoCFull asic chipMaster widget_1 limit", false,-1);
        tracep->declBit(c+2648,"ysyxSoCFull asic chipMaster widget_1 count", false,-1);
        tracep->declBit(c+2649,"ysyxSoCFull asic chipMaster widget_1 last", false,-1);
        tracep->declBit(c+2650,"ysyxSoCFull asic chipMaster widget_1 enable_0", false,-1);
        tracep->declBit(c+15592,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+2651,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+2652,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+2653,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+2654,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+2500,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2501,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2502,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+2503,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+2504,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+2655,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+2656,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+2507,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+2508,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+2509,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+2657,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+2658,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+2659,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+2660,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+2661,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+2662,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+2663,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+2664,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+2518,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+2519,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+2665,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+2666,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2667,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+2668,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2669,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+2670,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2671,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+2672,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2673,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+2674,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2675,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+2676,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2677,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+2678,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2679,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+2680,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+2681,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+2682,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+2683,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+2684,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+2685,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+2686,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+2687,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+524,"ysyxSoCFull asic chipMaster widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+2689,"ysyxSoCFull asic chipMaster widget_1 repeat_limit", false,-1);
        tracep->declBit(c+2690,"ysyxSoCFull asic chipMaster widget_1 repeat_count", false,-1);
        tracep->declBit(c+2691,"ysyxSoCFull asic chipMaster widget_1 repeat_first", false,-1);
        tracep->declBit(c+2692,"ysyxSoCFull asic chipMaster widget_1 repeat_last", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster widget_1 cated_valid", false,-1);
        tracep->declBit(c+2693,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+2694,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+2695,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+2696,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+2697,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+2698,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+2699,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+2700,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+2701,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+2702,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+2703,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+2704,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+2705,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+2706,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+2707,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+2708,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+2709,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+2710,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+2711,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+2712,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+2713,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+2714,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+2715,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+2716,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+2717,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+2718,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+2719,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+2720,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+2721,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+2722,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+2723,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+2724,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+2725,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+2726,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+2727,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+2728,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+2729,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+2730,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+2731,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+2732,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+2733,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+2734,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+2735,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+2736,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+2737,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+2738,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+2739,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+2740,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+2741,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+2742,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+2743,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+2744,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+2745,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+2746,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+2747,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+2748,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+2749,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+2750,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+2751,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+2752,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+2753,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+2754,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+2755,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+2756,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+2757,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+2758,"ysyxSoCFull asic chipMaster widget_1 repeat_sel", false,-1);
        tracep->declBit(c+2759,"ysyxSoCFull asic chipMaster widget_1 repeat_index", false,-1);
        tracep->declBus(c+2760,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+2761,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster widget_1 hasData_1", false,-1);
        tracep->declBit(c+2762,"ysyxSoCFull asic chipMaster widget_1 limit_1", false,-1);
        tracep->declBit(c+2763,"ysyxSoCFull asic chipMaster widget_1 count_1", false,-1);
        tracep->declBit(c+2764,"ysyxSoCFull asic chipMaster widget_1 last_1", false,-1);
        tracep->declBit(c+2765,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_1 monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_1 monitor reset", false,-1);
        tracep->declBit(c+18593,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18463,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+154,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2643,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16462,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+115,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16460,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2766,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+2498,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2499,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+2767,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+2768,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+2769,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+2508,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+2509,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+2770,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+2771,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+2518,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+2519,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2772,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+2773,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+2774,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+2775,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+2776,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+2777,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+2778,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+2779,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+2780,"ysyxSoCFull asic chipMaster widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+584,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+2538,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+243,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+2781,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+2540,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2782,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+2783,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+2784,"ysyxSoCFull asic chipMaster widget_1 monitor a_first", false,-1);
        tracep->declBus(c+2785,"ysyxSoCFull asic chipMaster widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2786,"ysyxSoCFull asic chipMaster widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+2787,"ysyxSoCFull asic chipMaster widget_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+2788,"ysyxSoCFull asic chipMaster widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+2789,"ysyxSoCFull asic chipMaster widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+524,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2790,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+2791,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+2792,"ysyxSoCFull asic chipMaster widget_1 monitor d_first", false,-1);
        tracep->declBus(c+2793,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2794,"ysyxSoCFull asic chipMaster widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2795,"ysyxSoCFull asic chipMaster widget_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2796,"ysyxSoCFull asic chipMaster widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+2797,"ysyxSoCFull asic chipMaster widget_1 monitor denied", false,-1);
        tracep->declBus(c+2798,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2799,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+2800,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+2801,"ysyxSoCFull asic chipMaster widget_1 monitor c_first", false,-1);
        tracep->declBus(c+2802,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2803,"ysyxSoCFull asic chipMaster widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2804,"ysyxSoCFull asic chipMaster widget_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2805,"ysyxSoCFull asic chipMaster widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+2806,"ysyxSoCFull asic chipMaster widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+2807,"ysyxSoCFull asic chipMaster widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+2809,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+2817,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+2825,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+2826,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+2827,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+2828,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+2829,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+2830,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+18594,"ysyxSoCFull asic chipMaster widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15593,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15594,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15595,"ysyxSoCFull asic chipMaster widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+2831,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+2833,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+15597,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2835,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2836,"ysyxSoCFull asic chipMaster widget_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15598,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+2837,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15606,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2845,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+2846,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+2848,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+2856,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+2857,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+2858,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+2859,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+2860,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+2861,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+14608,"ysyxSoCFull asic chipMaster widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14610,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+14611,"ysyxSoCFull asic chipMaster widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+2862,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+2864,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14613,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2866,"ysyxSoCFull asic chipMaster widget_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2867,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+14614,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2875,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2876,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+2877,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+2878,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+2879,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+2880,"ysyxSoCFull asic chipMaster widget_1 monitor d_set", false,-1);
        tracep->declBit(c+14488,"ysyxSoCFull asic chipMaster widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+2644,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+119,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+120,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+201,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+159,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2645,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+2881,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+2882,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+2883,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+2884,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+2885,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+2886,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+2887,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+2889,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_2 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_2 reset", false,-1);
        tracep->declBit(c+126,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18458,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+127,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15353,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18473,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18474,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_2 monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_2 monitor_reset", false,-1);
        tracep->declBit(c+126,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18458,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+127,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+2890,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+2891,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+18596,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+126,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18458,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15353,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18473,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18597,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+2892,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+127,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18570,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+18598,"ysyxSoCFull asic chipMaster widget_2 repeat_limit", false,-1);
        tracep->declBit(c+2893,"ysyxSoCFull asic chipMaster widget_2 repeat_count", false,-1);
        tracep->declBit(c+18599,"ysyxSoCFull asic chipMaster widget_2 repeat_last", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster widget_2 cated_valid", false,-1);
        tracep->declBus(c+18473,"ysyxSoCFull asic chipMaster widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+18600,"ysyxSoCFull asic chipMaster widget_2 repeat_sel", false,-1);
        tracep->declBit(c+15614,"ysyxSoCFull asic chipMaster widget_2 repeat_index", false,-1);
        tracep->declBus(c+18597,"ysyxSoCFull asic chipMaster widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+18601,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+18602,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster widget_2 hasData", false,-1);
        tracep->declBit(c+2894,"ysyxSoCFull asic chipMaster widget_2 limit", false,-1);
        tracep->declBit(c+2895,"ysyxSoCFull asic chipMaster widget_2 count", false,-1);
        tracep->declBit(c+2896,"ysyxSoCFull asic chipMaster widget_2 last", false,-1);
        tracep->declBit(c+2897,"ysyxSoCFull asic chipMaster widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+2891,"ysyxSoCFull asic chipMaster widget_2 corrupt_out", false,-1);
        tracep->declBit(c+2898,"ysyxSoCFull asic chipMaster widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1418,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+2899,"ysyxSoCFull asic chipMaster widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+2900,"ysyxSoCFull asic chipMaster widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+2901,"ysyxSoCFull asic chipMaster widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_2 monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_2 monitor reset", false,-1);
        tracep->declBit(c+126,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18458,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+127,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+128,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+2890,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+134,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+2891,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16461,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18603,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+18485,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18604,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+18487,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18488,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18489,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+18605,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+18606,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+18607,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+18608,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18494,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+18609,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18610,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18611,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18621,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18622,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18623,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18624,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18625,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18626,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18627,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18628,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18629,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18630,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18632,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18633,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18634,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18635,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18636,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18637,"ysyxSoCFull asic chipMaster widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+2902,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+2903,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+18524,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18525,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2904,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2905,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2906,"ysyxSoCFull asic chipMaster widget_2 monitor a_first", false,-1);
        tracep->declBus(c+2907,"ysyxSoCFull asic chipMaster widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2908,"ysyxSoCFull asic chipMaster widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+2909,"ysyxSoCFull asic chipMaster widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+2910,"ysyxSoCFull asic chipMaster widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+2911,"ysyxSoCFull asic chipMaster widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2912,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2913,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2914,"ysyxSoCFull asic chipMaster widget_2 monitor d_first", false,-1);
        tracep->declBus(c+2915,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2916,"ysyxSoCFull asic chipMaster widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2917,"ysyxSoCFull asic chipMaster widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2918,"ysyxSoCFull asic chipMaster widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2919,"ysyxSoCFull asic chipMaster widget_2 monitor denied", false,-1);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2920,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2921,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2922,"ysyxSoCFull asic chipMaster widget_2 monitor c_first", false,-1);
        tracep->declBus(c+2923,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2924,"ysyxSoCFull asic chipMaster widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2925,"ysyxSoCFull asic chipMaster widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2926,"ysyxSoCFull asic chipMaster widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2927,"ysyxSoCFull asic chipMaster widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+2928,"ysyxSoCFull asic chipMaster widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2932,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2948,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2964,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2965,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2966,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+2967,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2968,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2969,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+18638,"ysyxSoCFull asic chipMaster widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15615,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15616,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15617,"ysyxSoCFull asic chipMaster widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2970,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2974,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15621,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2978,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2979,"ysyxSoCFull asic chipMaster widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15622,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2980,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15638,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2996,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2997,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+3001,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+3017,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3018,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3019,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+3020,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+3021,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+3022,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+14622,"ysyxSoCFull asic chipMaster widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14626,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14627,"ysyxSoCFull asic chipMaster widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+3023,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+3027,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14631,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+3031,"ysyxSoCFull asic chipMaster widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+3032,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14632,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3048,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+3049,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+3050,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+3051,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+3052,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+3053,"ysyxSoCFull asic chipMaster widget_2 monitor d_set", false,-1);
        tracep->declBit(c+16481,"ysyxSoCFull asic chipMaster widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+18596,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+126,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+18449,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18450,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18451,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18452,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18458,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18454,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+109,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18469,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+18470,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15353,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18471,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18472,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18473,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18597,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+3054,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+3055,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3056,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+3057,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+3058,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+3059,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+3060,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+3061,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+2892,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+16459,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+112,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+113,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+114,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+127,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+180,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+16463,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+3062,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+3063,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3064,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+3065,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+3066,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+3067,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic axi4xbar clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic axi4xbar reset", false,-1);
        tracep->declBit(c+14965,"ysyxSoCFull asic axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+17353,"ysyxSoCFull asic axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+17354,"ysyxSoCFull asic axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+14966,"ysyxSoCFull asic axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull asic axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+14967,"ysyxSoCFull asic axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+17358,"ysyxSoCFull asic axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+17359,"ysyxSoCFull asic axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+17360,"ysyxSoCFull asic axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+14968,"ysyxSoCFull asic axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19908,"ysyxSoCFull asic axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+14969,"ysyxSoCFull asic axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+96,"ysyxSoCFull asic axi4xbar auto_out_1_awready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic axi4xbar auto_out_1_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic axi4xbar auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+17364,"ysyxSoCFull asic axi4xbar auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic axi4xbar auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic axi4xbar auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+97,"ysyxSoCFull asic axi4xbar auto_out_1_wready", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull asic axi4xbar auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic axi4xbar auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic axi4xbar auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+14970,"ysyxSoCFull asic axi4xbar auto_out_1_bready", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic axi4xbar auto_out_1_bvalid", false,-1);
        tracep->declBus(c+99,"ysyxSoCFull asic axi4xbar auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic axi4xbar auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+100,"ysyxSoCFull asic axi4xbar auto_out_1_arready", false,-1);
        tracep->declBit(c+17366,"ysyxSoCFull asic axi4xbar auto_out_1_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic axi4xbar auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic axi4xbar auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic axi4xbar auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic axi4xbar auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+14971,"ysyxSoCFull asic axi4xbar auto_out_1_rready", false,-1);
        tracep->declBit(c+18397,"ysyxSoCFull asic axi4xbar auto_out_1_rvalid", false,-1);
        tracep->declBus(c+101,"ysyxSoCFull asic axi4xbar auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+19910,"ysyxSoCFull asic axi4xbar auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic axi4xbar auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar auto_out_0_awready", false,-1);
        tracep->declBit(c+17331,"ysyxSoCFull asic axi4xbar auto_out_0_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic axi4xbar auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic axi4xbar auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic axi4xbar auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic axi4xbar auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic axi4xbar auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+94,"ysyxSoCFull asic axi4xbar auto_out_0_wready", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic axi4xbar auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic axi4xbar auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic axi4xbar auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic axi4xbar auto_out_0_wlast", false,-1);
        tracep->declBit(c+17342,"ysyxSoCFull asic axi4xbar auto_out_0_bready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull asic axi4xbar auto_out_0_bvalid", false,-1);
        tracep->declBus(c+14959,"ysyxSoCFull asic axi4xbar auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+14960,"ysyxSoCFull asic axi4xbar auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+95,"ysyxSoCFull asic axi4xbar auto_out_0_arready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull asic axi4xbar auto_out_0_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic axi4xbar auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic axi4xbar auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic axi4xbar auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic axi4xbar auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic axi4xbar auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+17350,"ysyxSoCFull asic axi4xbar auto_out_0_rready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull asic axi4xbar auto_out_0_rvalid", false,-1);
        tracep->declBus(c+14961,"ysyxSoCFull asic axi4xbar auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+14962,"ysyxSoCFull asic axi4xbar auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+14964,"ysyxSoCFull asic axi4xbar auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+17352,"ysyxSoCFull asic axi4xbar auto_out_0_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic axi4xbar awIn_0_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic axi4xbar awIn_0_reset", false,-1);
        tracep->declBit(c+3068,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_ready", false,-1);
        tracep->declBit(c+17667,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_valid", false,-1);
        tracep->declBus(c+17668,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+17669,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_ready", false,-1);
        tracep->declBit(c+17670,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_valid", false,-1);
        tracep->declBus(c+17671,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_bits", false,-1, 1,0);
        tracep->declBit(c+17672,"ysyxSoCFull asic axi4xbar requestARIO_0_0", false,-1);
        tracep->declBit(c+17673,"ysyxSoCFull asic axi4xbar requestARIO_0_1", false,-1);
        tracep->declBit(c+17674,"ysyxSoCFull asic axi4xbar requestAWIO_0_0", false,-1);
        tracep->declBit(c+17675,"ysyxSoCFull asic axi4xbar requestAWIO_0_1", false,-1);
        tracep->declBit(c+17676,"ysyxSoCFull asic axi4xbar requestWIO_0_0", false,-1);
        tracep->declBit(c+17677,"ysyxSoCFull asic axi4xbar requestWIO_0_1", false,-1);
        tracep->declBit(c+3069,"ysyxSoCFull asic axi4xbar idle_2", false,-1);
        tracep->declBus(c+17678,"ysyxSoCFull asic axi4xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+3070,"ysyxSoCFull asic axi4xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+15021,"ysyxSoCFull asic axi4xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+17679,"ysyxSoCFull asic axi4xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+17680,"ysyxSoCFull asic axi4xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+17681,"ysyxSoCFull asic axi4xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+17682,"ysyxSoCFull asic axi4xbar readys_2_0", false,-1);
        tracep->declBit(c+17683,"ysyxSoCFull asic axi4xbar winner_2_0", false,-1);
        tracep->declBit(c+3071,"ysyxSoCFull asic axi4xbar state_2_0", false,-1);
        tracep->declBit(c+17684,"ysyxSoCFull asic axi4xbar muxState_2_0", false,-1);
        tracep->declBit(c+17685,"ysyxSoCFull asic axi4xbar readys_2_1", false,-1);
        tracep->declBit(c+17686,"ysyxSoCFull asic axi4xbar winner_2_1", false,-1);
        tracep->declBit(c+3072,"ysyxSoCFull asic axi4xbar state_2_1", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull asic axi4xbar muxState_2_1", false,-1);
        tracep->declBus(c+17688,"ysyxSoCFull asic axi4xbar in_0_rid", false,-1, 3,0);
        tracep->declBit(c+3073,"ysyxSoCFull asic axi4xbar idle_3", false,-1);
        tracep->declBus(c+17689,"ysyxSoCFull asic axi4xbar readys_filter_lo_1", false,-1, 1,0);
        tracep->declBus(c+3074,"ysyxSoCFull asic axi4xbar readys_mask_1", false,-1, 1,0);
        tracep->declBus(c+15022,"ysyxSoCFull asic axi4xbar readys_filter_hi_1", false,-1, 1,0);
        tracep->declBus(c+17690,"ysyxSoCFull asic axi4xbar readys_filter_1", false,-1, 3,0);
        tracep->declBus(c+17691,"ysyxSoCFull asic axi4xbar readys_unready_1", false,-1, 3,0);
        tracep->declBus(c+17692,"ysyxSoCFull asic axi4xbar readys_readys_1", false,-1, 1,0);
        tracep->declBit(c+17693,"ysyxSoCFull asic axi4xbar readys_3_0", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull asic axi4xbar winner_3_0", false,-1);
        tracep->declBit(c+3075,"ysyxSoCFull asic axi4xbar state_3_0", false,-1);
        tracep->declBit(c+17695,"ysyxSoCFull asic axi4xbar muxState_3_0", false,-1);
        tracep->declBit(c+17696,"ysyxSoCFull asic axi4xbar readys_3_1", false,-1);
        tracep->declBit(c+17697,"ysyxSoCFull asic axi4xbar winner_3_1", false,-1);
        tracep->declBit(c+3076,"ysyxSoCFull asic axi4xbar state_3_1", false,-1);
        tracep->declBit(c+17698,"ysyxSoCFull asic axi4xbar muxState_3_1", false,-1);
        tracep->declBus(c+17699,"ysyxSoCFull asic axi4xbar in_0_bid", false,-1, 3,0);
        tracep->declBus(c+17700,"ysyxSoCFull asic axi4xbar arSel", false,-1, 15,0);
        tracep->declBus(c+17701,"ysyxSoCFull asic axi4xbar awSel", false,-1, 15,0);
        tracep->declBus(c+17702,"ysyxSoCFull asic axi4xbar rSel", false,-1, 15,0);
        tracep->declBus(c+17703,"ysyxSoCFull asic axi4xbar bSel", false,-1, 15,0);
        tracep->declBit(c+17704,"ysyxSoCFull asic axi4xbar arTag", false,-1);
        tracep->declBit(c+17705,"ysyxSoCFull asic axi4xbar awTag", false,-1);
        tracep->declBit(c+17706,"ysyxSoCFull asic axi4xbar in_0_arready", false,-1);
        tracep->declBus(c+3077,"ysyxSoCFull asic axi4xbar arFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3078,"ysyxSoCFull asic axi4xbar arFIFOMap_15_last", false,-1);
        tracep->declBit(c+15023,"ysyxSoCFull asic axi4xbar arFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+15024,"ysyxSoCFull asic axi4xbar arFIFOMap_15", false,-1);
        tracep->declBus(c+3079,"ysyxSoCFull asic axi4xbar arFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3080,"ysyxSoCFull asic axi4xbar arFIFOMap_14_last", false,-1);
        tracep->declBit(c+15025,"ysyxSoCFull asic axi4xbar arFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+15026,"ysyxSoCFull asic axi4xbar arFIFOMap_14", false,-1);
        tracep->declBus(c+3081,"ysyxSoCFull asic axi4xbar arFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3082,"ysyxSoCFull asic axi4xbar arFIFOMap_13_last", false,-1);
        tracep->declBit(c+15027,"ysyxSoCFull asic axi4xbar arFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+15028,"ysyxSoCFull asic axi4xbar arFIFOMap_13", false,-1);
        tracep->declBus(c+3083,"ysyxSoCFull asic axi4xbar arFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3084,"ysyxSoCFull asic axi4xbar arFIFOMap_12_last", false,-1);
        tracep->declBit(c+15029,"ysyxSoCFull asic axi4xbar arFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+15030,"ysyxSoCFull asic axi4xbar arFIFOMap_12", false,-1);
        tracep->declBus(c+3085,"ysyxSoCFull asic axi4xbar arFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3086,"ysyxSoCFull asic axi4xbar arFIFOMap_11_last", false,-1);
        tracep->declBit(c+15031,"ysyxSoCFull asic axi4xbar arFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+15032,"ysyxSoCFull asic axi4xbar arFIFOMap_11", false,-1);
        tracep->declBus(c+3087,"ysyxSoCFull asic axi4xbar arFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3088,"ysyxSoCFull asic axi4xbar arFIFOMap_10_last", false,-1);
        tracep->declBit(c+15033,"ysyxSoCFull asic axi4xbar arFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+15034,"ysyxSoCFull asic axi4xbar arFIFOMap_10", false,-1);
        tracep->declBus(c+3089,"ysyxSoCFull asic axi4xbar arFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3090,"ysyxSoCFull asic axi4xbar arFIFOMap_9_last", false,-1);
        tracep->declBit(c+15035,"ysyxSoCFull asic axi4xbar arFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+15036,"ysyxSoCFull asic axi4xbar arFIFOMap_9", false,-1);
        tracep->declBus(c+3091,"ysyxSoCFull asic axi4xbar arFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3092,"ysyxSoCFull asic axi4xbar arFIFOMap_8_last", false,-1);
        tracep->declBit(c+15037,"ysyxSoCFull asic axi4xbar arFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+15038,"ysyxSoCFull asic axi4xbar arFIFOMap_8", false,-1);
        tracep->declBus(c+3093,"ysyxSoCFull asic axi4xbar arFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3094,"ysyxSoCFull asic axi4xbar arFIFOMap_7_last", false,-1);
        tracep->declBit(c+15039,"ysyxSoCFull asic axi4xbar arFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+15040,"ysyxSoCFull asic axi4xbar arFIFOMap_7", false,-1);
        tracep->declBus(c+3095,"ysyxSoCFull asic axi4xbar arFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3096,"ysyxSoCFull asic axi4xbar arFIFOMap_6_last", false,-1);
        tracep->declBit(c+15041,"ysyxSoCFull asic axi4xbar arFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+15042,"ysyxSoCFull asic axi4xbar arFIFOMap_6", false,-1);
        tracep->declBus(c+3097,"ysyxSoCFull asic axi4xbar arFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3098,"ysyxSoCFull asic axi4xbar arFIFOMap_5_last", false,-1);
        tracep->declBit(c+15043,"ysyxSoCFull asic axi4xbar arFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+15044,"ysyxSoCFull asic axi4xbar arFIFOMap_5", false,-1);
        tracep->declBus(c+3099,"ysyxSoCFull asic axi4xbar arFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3100,"ysyxSoCFull asic axi4xbar arFIFOMap_4_last", false,-1);
        tracep->declBit(c+15045,"ysyxSoCFull asic axi4xbar arFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+15046,"ysyxSoCFull asic axi4xbar arFIFOMap_4", false,-1);
        tracep->declBus(c+3101,"ysyxSoCFull asic axi4xbar arFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3102,"ysyxSoCFull asic axi4xbar arFIFOMap_3_last", false,-1);
        tracep->declBit(c+15047,"ysyxSoCFull asic axi4xbar arFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+15048,"ysyxSoCFull asic axi4xbar arFIFOMap_3", false,-1);
        tracep->declBus(c+3103,"ysyxSoCFull asic axi4xbar arFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3104,"ysyxSoCFull asic axi4xbar arFIFOMap_2_last", false,-1);
        tracep->declBit(c+15049,"ysyxSoCFull asic axi4xbar arFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+15050,"ysyxSoCFull asic axi4xbar arFIFOMap_2", false,-1);
        tracep->declBus(c+3105,"ysyxSoCFull asic axi4xbar arFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3106,"ysyxSoCFull asic axi4xbar arFIFOMap_1_last", false,-1);
        tracep->declBit(c+15051,"ysyxSoCFull asic axi4xbar arFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+15052,"ysyxSoCFull asic axi4xbar arFIFOMap_1", false,-1);
        tracep->declBus(c+3107,"ysyxSoCFull asic axi4xbar arFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3108,"ysyxSoCFull asic axi4xbar arFIFOMap_0_last", false,-1);
        tracep->declBit(c+15053,"ysyxSoCFull asic axi4xbar arFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+15054,"ysyxSoCFull asic axi4xbar arFIFOMap_0", false,-1);
        tracep->declBit(c+17358,"ysyxSoCFull asic axi4xbar io_in_0_arready", false,-1);
        tracep->declBit(c+17707,"ysyxSoCFull asic axi4xbar anyValid", false,-1);
        tracep->declBit(c+14968,"ysyxSoCFull asic axi4xbar in_0_rvalid", false,-1);
        tracep->declBit(c+17708,"ysyxSoCFull asic axi4xbar in_0_rlast", false,-1);
        tracep->declBit(c+17709,"ysyxSoCFull asic axi4xbar in_0_awready", false,-1);
        tracep->declBit(c+3109,"ysyxSoCFull asic axi4xbar latched", false,-1);
        tracep->declBus(c+3110,"ysyxSoCFull asic axi4xbar awFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3111,"ysyxSoCFull asic axi4xbar awFIFOMap_15_last", false,-1);
        tracep->declBit(c+15055,"ysyxSoCFull asic axi4xbar awFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+15056,"ysyxSoCFull asic axi4xbar awFIFOMap_15", false,-1);
        tracep->declBus(c+3112,"ysyxSoCFull asic axi4xbar awFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3113,"ysyxSoCFull asic axi4xbar awFIFOMap_14_last", false,-1);
        tracep->declBit(c+15057,"ysyxSoCFull asic axi4xbar awFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+15058,"ysyxSoCFull asic axi4xbar awFIFOMap_14", false,-1);
        tracep->declBus(c+3114,"ysyxSoCFull asic axi4xbar awFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3115,"ysyxSoCFull asic axi4xbar awFIFOMap_13_last", false,-1);
        tracep->declBit(c+15059,"ysyxSoCFull asic axi4xbar awFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+15060,"ysyxSoCFull asic axi4xbar awFIFOMap_13", false,-1);
        tracep->declBus(c+3116,"ysyxSoCFull asic axi4xbar awFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3117,"ysyxSoCFull asic axi4xbar awFIFOMap_12_last", false,-1);
        tracep->declBit(c+15061,"ysyxSoCFull asic axi4xbar awFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+15062,"ysyxSoCFull asic axi4xbar awFIFOMap_12", false,-1);
        tracep->declBus(c+3118,"ysyxSoCFull asic axi4xbar awFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3119,"ysyxSoCFull asic axi4xbar awFIFOMap_11_last", false,-1);
        tracep->declBit(c+15063,"ysyxSoCFull asic axi4xbar awFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+15064,"ysyxSoCFull asic axi4xbar awFIFOMap_11", false,-1);
        tracep->declBus(c+3120,"ysyxSoCFull asic axi4xbar awFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3121,"ysyxSoCFull asic axi4xbar awFIFOMap_10_last", false,-1);
        tracep->declBit(c+15065,"ysyxSoCFull asic axi4xbar awFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+15066,"ysyxSoCFull asic axi4xbar awFIFOMap_10", false,-1);
        tracep->declBus(c+3122,"ysyxSoCFull asic axi4xbar awFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3123,"ysyxSoCFull asic axi4xbar awFIFOMap_9_last", false,-1);
        tracep->declBit(c+15067,"ysyxSoCFull asic axi4xbar awFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+15068,"ysyxSoCFull asic axi4xbar awFIFOMap_9", false,-1);
        tracep->declBus(c+3124,"ysyxSoCFull asic axi4xbar awFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3125,"ysyxSoCFull asic axi4xbar awFIFOMap_8_last", false,-1);
        tracep->declBit(c+15069,"ysyxSoCFull asic axi4xbar awFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+15070,"ysyxSoCFull asic axi4xbar awFIFOMap_8", false,-1);
        tracep->declBus(c+3126,"ysyxSoCFull asic axi4xbar awFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3127,"ysyxSoCFull asic axi4xbar awFIFOMap_7_last", false,-1);
        tracep->declBit(c+15071,"ysyxSoCFull asic axi4xbar awFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+15072,"ysyxSoCFull asic axi4xbar awFIFOMap_7", false,-1);
        tracep->declBus(c+3128,"ysyxSoCFull asic axi4xbar awFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3129,"ysyxSoCFull asic axi4xbar awFIFOMap_6_last", false,-1);
        tracep->declBit(c+15073,"ysyxSoCFull asic axi4xbar awFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+15074,"ysyxSoCFull asic axi4xbar awFIFOMap_6", false,-1);
        tracep->declBus(c+3130,"ysyxSoCFull asic axi4xbar awFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3131,"ysyxSoCFull asic axi4xbar awFIFOMap_5_last", false,-1);
        tracep->declBit(c+15075,"ysyxSoCFull asic axi4xbar awFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+15076,"ysyxSoCFull asic axi4xbar awFIFOMap_5", false,-1);
        tracep->declBus(c+3132,"ysyxSoCFull asic axi4xbar awFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3133,"ysyxSoCFull asic axi4xbar awFIFOMap_4_last", false,-1);
        tracep->declBit(c+15077,"ysyxSoCFull asic axi4xbar awFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+15078,"ysyxSoCFull asic axi4xbar awFIFOMap_4", false,-1);
        tracep->declBus(c+3134,"ysyxSoCFull asic axi4xbar awFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3135,"ysyxSoCFull asic axi4xbar awFIFOMap_3_last", false,-1);
        tracep->declBit(c+15079,"ysyxSoCFull asic axi4xbar awFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+15080,"ysyxSoCFull asic axi4xbar awFIFOMap_3", false,-1);
        tracep->declBus(c+3136,"ysyxSoCFull asic axi4xbar awFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3137,"ysyxSoCFull asic axi4xbar awFIFOMap_2_last", false,-1);
        tracep->declBit(c+15081,"ysyxSoCFull asic axi4xbar awFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+15082,"ysyxSoCFull asic axi4xbar awFIFOMap_2", false,-1);
        tracep->declBus(c+3138,"ysyxSoCFull asic axi4xbar awFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3139,"ysyxSoCFull asic axi4xbar awFIFOMap_1_last", false,-1);
        tracep->declBit(c+15083,"ysyxSoCFull asic axi4xbar awFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+15084,"ysyxSoCFull asic axi4xbar awFIFOMap_1", false,-1);
        tracep->declBus(c+3140,"ysyxSoCFull asic axi4xbar awFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3141,"ysyxSoCFull asic axi4xbar awFIFOMap_0_last", false,-1);
        tracep->declBit(c+15085,"ysyxSoCFull asic axi4xbar awFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+15086,"ysyxSoCFull asic axi4xbar awFIFOMap_0", false,-1);
        tracep->declBit(c+14965,"ysyxSoCFull asic axi4xbar io_in_0_awready", false,-1);
        tracep->declBit(c+17710,"ysyxSoCFull asic axi4xbar anyValid_1", false,-1);
        tracep->declBit(c+14966,"ysyxSoCFull asic axi4xbar in_0_bvalid", false,-1);
        tracep->declBit(c+17711,"ysyxSoCFull asic axi4xbar in_0_arvalid", false,-1);
        tracep->declBit(c+17712,"ysyxSoCFull asic axi4xbar in_0_awvalid", false,-1);
        tracep->declBit(c+17713,"ysyxSoCFull asic axi4xbar in_0_wvalid", false,-1);
        tracep->declBit(c+17714,"ysyxSoCFull asic axi4xbar in_0_wready", false,-1);
        tracep->declBit(c+17715,"ysyxSoCFull asic axi4xbar portsAROI_filtered_0_valid", false,-1);
        tracep->declBit(c+17716,"ysyxSoCFull asic axi4xbar portsAROI_filtered_1_valid", false,-1);
        tracep->declBit(c+17717,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_0_valid", false,-1);
        tracep->declBit(c+17718,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_1_valid", false,-1);
        tracep->declBit(c+15087,"ysyxSoCFull asic axi4xbar allowed__0", false,-1);
        tracep->declBit(c+15088,"ysyxSoCFull asic axi4xbar allowed__1", false,-1);
        tracep->declBit(c+15089,"ysyxSoCFull asic axi4xbar allowed_1_0", false,-1);
        tracep->declBit(c+15090,"ysyxSoCFull asic axi4xbar allowed_1_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic axi4xbar awIn_0 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic axi4xbar awIn_0 reset", false,-1);
        tracep->declBit(c+3068,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_ready", false,-1);
        tracep->declBit(c+17667,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_valid", false,-1);
        tracep->declBus(c+17668,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+17669,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_ready", false,-1);
        tracep->declBit(c+17670,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_valid", false,-1);
        tracep->declBus(c+17671,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_bits", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3142+i*1,"ysyxSoCFull asic axi4xbar awIn_0 ram", true,(i+0), 1,0);}}
        tracep->declBus(c+3144,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3145,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17668,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3146,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_mask", false,-1);
        tracep->declBit(c+15091,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_en", false,-1);
        tracep->declBit(c+3146,"ysyxSoCFull asic axi4xbar awIn_0 enq_ptr_value", false,-1);
        tracep->declBit(c+3145,"ysyxSoCFull asic axi4xbar awIn_0 deq_ptr_value", false,-1);
        tracep->declBit(c+3147,"ysyxSoCFull asic axi4xbar awIn_0 maybe_full", false,-1);
        tracep->declBit(c+3148,"ysyxSoCFull asic axi4xbar awIn_0 ptr_match", false,-1);
        tracep->declBit(c+3149,"ysyxSoCFull asic axi4xbar awIn_0 empty", false,-1);
        tracep->declBit(c+3150,"ysyxSoCFull asic axi4xbar awIn_0 full", false,-1);
        tracep->declBit(c+17719,"ysyxSoCFull asic axi4xbar awIn_0 do_enq", false,-1);
        tracep->declBit(c+17720,"ysyxSoCFull asic axi4xbar awIn_0 do_deq", false,-1);
        tracep->declBit(c+102,"ysyxSoCFull asic apbxbar auto_in_psel", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic apbxbar auto_in_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic apbxbar auto_in_pwrite", false,-1);
        tracep->declBus(c+18398,"ysyxSoCFull asic apbxbar auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic apbxbar auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18399,"ysyxSoCFull asic apbxbar auto_in_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic apbxbar auto_in_pslverr", false,-1);
        tracep->declBus(c+19912,"ysyxSoCFull asic apbxbar auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+18400,"ysyxSoCFull asic apbxbar auto_out_1_psel", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull asic apbxbar auto_out_1_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic apbxbar auto_out_1_pwrite", false,-1);
        tracep->declBus(c+18402,"ysyxSoCFull asic apbxbar auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic apbxbar auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+18403,"ysyxSoCFull asic apbxbar auto_out_1_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic apbxbar auto_out_1_pslverr", false,-1);
        tracep->declBus(c+19913,"ysyxSoCFull asic apbxbar auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+18404,"ysyxSoCFull asic apbxbar auto_out_0_psel", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic apbxbar auto_out_0_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic apbxbar auto_out_0_pwrite", false,-1);
        tracep->declBus(c+18398,"ysyxSoCFull asic apbxbar auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+105,"ysyxSoCFull asic apbxbar auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic apbxbar auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+18406,"ysyxSoCFull asic apbxbar auto_out_0_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic apbxbar auto_out_0_pslverr", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic apbxbar auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+18407,"ysyxSoCFull asic apbxbar sel_0", false,-1);
        tracep->declBit(c+18408,"ysyxSoCFull asic apbxbar sel_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu clock", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu reset", false,-1);
        tracep->declBit(c+14965,"ysyxSoCFull asic cpu auto_master_out_awready", false,-1);
        tracep->declBit(c+17353,"ysyxSoCFull asic cpu auto_master_out_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic cpu auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic cpu auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic cpu auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic cpu auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic cpu auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+17354,"ysyxSoCFull asic cpu auto_master_out_wready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic cpu auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic cpu auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic cpu auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic cpu auto_master_out_wlast", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic cpu auto_master_out_bready", false,-1);
        tracep->declBit(c+14966,"ysyxSoCFull asic cpu auto_master_out_bvalid", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull asic cpu auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+14967,"ysyxSoCFull asic cpu auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+17358,"ysyxSoCFull asic cpu auto_master_out_arready", false,-1);
        tracep->declBit(c+17359,"ysyxSoCFull asic cpu auto_master_out_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic cpu auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic cpu auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic cpu auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic cpu auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic cpu auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+17360,"ysyxSoCFull asic cpu auto_master_out_rready", false,-1);
        tracep->declBit(c+14968,"ysyxSoCFull asic cpu auto_master_out_rvalid", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic cpu auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19908,"ysyxSoCFull asic cpu auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+14969,"ysyxSoCFull asic cpu auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic cpu auto_master_out_rlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic cpu interrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu_clock", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu_reset", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic cpu cpu_io_interrupt", false,-1);
        tracep->declBit(c+14965,"ysyxSoCFull asic cpu cpu_io_master_awready", false,-1);
        tracep->declBit(c+17353,"ysyxSoCFull asic cpu cpu_io_master_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic cpu cpu_io_master_awid", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic cpu cpu_io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic cpu cpu_io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic cpu cpu_io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic cpu cpu_io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+17354,"ysyxSoCFull asic cpu cpu_io_master_wready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic cpu cpu_io_master_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic cpu cpu_io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic cpu cpu_io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic cpu cpu_io_master_wlast", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic cpu cpu_io_master_bready", false,-1);
        tracep->declBit(c+14966,"ysyxSoCFull asic cpu cpu_io_master_bvalid", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull asic cpu cpu_io_master_bid", false,-1, 3,0);
        tracep->declBus(c+14967,"ysyxSoCFull asic cpu cpu_io_master_bresp", false,-1, 1,0);
        tracep->declBit(c+17358,"ysyxSoCFull asic cpu cpu_io_master_arready", false,-1);
        tracep->declBit(c+17359,"ysyxSoCFull asic cpu cpu_io_master_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic cpu cpu_io_master_arid", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic cpu cpu_io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic cpu cpu_io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic cpu cpu_io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic cpu cpu_io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+17360,"ysyxSoCFull asic cpu cpu_io_master_rready", false,-1);
        tracep->declBit(c+14968,"ysyxSoCFull asic cpu cpu_io_master_rvalid", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic cpu cpu_io_master_rid", false,-1, 3,0);
        tracep->declQuad(c+19908,"ysyxSoCFull asic cpu cpu_io_master_rdata", false,-1, 63,0);
        tracep->declBus(c+14969,"ysyxSoCFull asic cpu cpu_io_master_rresp", false,-1, 1,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic cpu cpu_io_master_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rst", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic cpu cpu io_interrput", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic cpu cpu out_axi_aw_id", false,-1, 3,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic cpu cpu out_axi_aw_addr", false,-1, 31,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic cpu cpu out_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic cpu cpu out_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic cpu cpu out_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+17721,"ysyxSoCFull asic cpu cpu out_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+17722,"ysyxSoCFull asic cpu cpu out_axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+17723,"ysyxSoCFull asic cpu cpu out_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+17353,"ysyxSoCFull asic cpu cpu out_axi_aw_valid", false,-1);
        tracep->declBit(c+14965,"ysyxSoCFull asic cpu cpu out_axi_aw_ready", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic cpu cpu out_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic cpu cpu out_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic cpu cpu out_axi_w_last", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic cpu cpu out_axi_w_valid", false,-1);
        tracep->declBit(c+17354,"ysyxSoCFull asic cpu cpu out_axi_w_ready", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull asic cpu cpu out_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+14967,"ysyxSoCFull asic cpu cpu out_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+14966,"ysyxSoCFull asic cpu cpu out_axi_b_valid", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic cpu cpu out_axi_b_ready", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic cpu cpu out_axi_ar_id", false,-1, 3,0);
        tracep->declBus(c+17346,"ysyxSoCFull asic cpu cpu out_axi_ar_addr", false,-1, 31,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic cpu cpu out_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic cpu cpu out_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic cpu cpu out_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic cpu cpu out_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+17725,"ysyxSoCFull asic cpu cpu out_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+17726,"ysyxSoCFull asic cpu cpu out_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+17359,"ysyxSoCFull asic cpu cpu out_axi_ar_valid", false,-1);
        tracep->declBit(c+17358,"ysyxSoCFull asic cpu cpu out_axi_ar_ready", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic cpu cpu out_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+19908,"ysyxSoCFull asic cpu cpu out_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+14969,"ysyxSoCFull asic cpu cpu out_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic cpu cpu out_axi_r_last", false,-1);
        tracep->declBit(c+14968,"ysyxSoCFull asic cpu cpu out_axi_r_valid", false,-1);
        tracep->declBit(c+17360,"ysyxSoCFull asic cpu cpu out_axi_r_ready", false,-1);
        tracep->declBus(c+19954,"ysyxSoCFull asic cpu cpu SLAVE_NUM", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu aclk", false,-1);
        tracep->declQuad(c+3151,"ysyxSoCFull asic cpu cpu rvcpu_inst_addr", false,-1, 63,0);
        tracep->declQuad(c+17727,"ysyxSoCFull asic cpu cpu rvcpu_data_addr", false,-1, 63,0);
        tracep->declBus(c+17729,"ysyxSoCFull asic cpu cpu rvcpu_wmask", false,-1, 7,0);
        tracep->declQuad(c+17730,"ysyxSoCFull asic cpu cpu rvcpu_data_o", false,-1, 63,0);
        tracep->declBit(c+17732,"ysyxSoCFull asic cpu cpu rvcpu_we", false,-1);
        tracep->declBit(c+17733,"ysyxSoCFull asic cpu cpu rvcpu_re", false,-1);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu cache_fnece", false,-1);
        tracep->declBit(c+17734,"ysyxSoCFull asic cpu cpu core_stall_l", false,-1);
        tracep->declQuad(c+17735,"ysyxSoCFull asic cpu cpu uncache_arb_data", false,-1, 63,0);
        tracep->declQuad(c+17737,"ysyxSoCFull asic cpu cpu uncache_arb_addr", false,-1, 63,0);
        tracep->declBus(c+17739,"ysyxSoCFull asic cpu cpu uncache_arb_mask", false,-1, 7,0);
        tracep->declQuad(c+3154,"ysyxSoCFull asic cpu cpu uncache_arb_data_o", false,-1, 63,0);
        tracep->declBit(c+17740,"ysyxSoCFull asic cpu cpu uncache_arb_we", false,-1);
        tracep->declBit(c+17741,"ysyxSoCFull asic cpu cpu uncache_arb_re", false,-1);
        tracep->declBit(c+3156,"ysyxSoCFull asic cpu cpu uncache_arb_finish", false,-1);
        tracep->declQuad(c+17742,"ysyxSoCFull asic cpu cpu uncache_dc_data", false,-1, 63,0);
        tracep->declQuad(c+17744,"ysyxSoCFull asic cpu cpu uncache_dc_addr", false,-1, 63,0);
        tracep->declBus(c+17746,"ysyxSoCFull asic cpu cpu uncache_dc_mask", false,-1, 7,0);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu uncache_dc_fence", false,-1);
        tracep->declQuad(c+15092,"ysyxSoCFull asic cpu cpu uncache_dc_data_o", false,-1, 63,0);
        tracep->declBit(c+17747,"ysyxSoCFull asic cpu cpu uncache_dc_we", false,-1);
        tracep->declBit(c+17748,"ysyxSoCFull asic cpu cpu uncache_dc_re", false,-1);
        tracep->declBit(c+17749,"ysyxSoCFull asic cpu cpu uncache_dc_finish", false,-1);
        tracep->declBus(c+17750,"ysyxSoCFull asic cpu cpu i_cache_inst_data", false,-1, 31,0);
        tracep->declBit(c+17751,"ysyxSoCFull asic cpu cpu i_cache_inst_valid", false,-1);
        tracep->declBit(c+15094,"ysyxSoCFull asic cpu cpu i_cache_read_ena", false,-1);
        tracep->declQuad(c+17752,"ysyxSoCFull asic cpu cpu i_cache_addr", false,-1, 63,0);
        tracep->declBit(c+17754,"ysyxSoCFull asic cpu cpu i_cache_ready", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull asic cpu cpu i_caceh_resp", false,-1);
        tracep->declQuad(c+17755,"ysyxSoCFull asic cpu cpu d_cache_data_out", false,-1, 63,0);
        tracep->declBit(c+17757,"ysyxSoCFull asic cpu cpu d_cache_mem_finish", false,-1);
        tracep->declQuad(c+17758,"ysyxSoCFull asic cpu cpu d_cache_out_addr", false,-1, 63,0);
        tracep->declQuad(c+15095,"ysyxSoCFull asic cpu cpu d_cache_out_data", false,-1, 63,0);
        tracep->declBit(c+19956,"ysyxSoCFull asic cpu cpu d_cache_out_resp", false,-1);
        tracep->declBus(c+17760,"ysyxSoCFull asic cpu cpu d_cache_out_type", false,-1, 3,0);
        tracep->declQuad(c+3157,"ysyxSoCFull asic cpu cpu arbitrate_d_data", false,-1, 63,0);
        tracep->declBit(c+3159,"ysyxSoCFull asic cpu cpu arbitrate_d_ok", false,-1);
        tracep->declQuad(c+3160,"ysyxSoCFull asic cpu cpu arbitrate_i_data", false,-1, 63,0);
        tracep->declBit(c+3162,"ysyxSoCFull asic cpu cpu arbitrate_i_ok", false,-1);
        tracep->declBit(c+3163,"ysyxSoCFull asic cpu cpu time_init_sign", false,-1);
        tracep->declBit(c+3163,"ysyxSoCFull asic cpu cpu interrupt_", false,-1);
        tracep->declBus(c+3164,"ysyxSoCFull asic cpu cpu t_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3165,"ysyxSoCFull asic cpu cpu t_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+3167,"ysyxSoCFull asic cpu cpu t_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+3168,"ysyxSoCFull asic cpu cpu t_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+3169,"ysyxSoCFull asic cpu cpu t_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+3170,"ysyxSoCFull asic cpu cpu t_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+3171,"ysyxSoCFull asic cpu cpu t_axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+3172,"ysyxSoCFull asic cpu cpu t_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+17761,"ysyxSoCFull asic cpu cpu t_axi_aw_ready", false,-1);
        tracep->declBit(c+3173,"ysyxSoCFull asic cpu cpu t_axi_aw_valid", false,-1);
        tracep->declQuad(c+3174,"ysyxSoCFull asic cpu cpu t_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+3176,"ysyxSoCFull asic cpu cpu t_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+3177,"ysyxSoCFull asic cpu cpu t_axi_w_last", false,-1);
        tracep->declBit(c+3178,"ysyxSoCFull asic cpu cpu t_axi_w_valid", false,-1);
        tracep->declBit(c+17762,"ysyxSoCFull asic cpu cpu t_axi_w_ready", false,-1);
        tracep->declBus(c+17763,"ysyxSoCFull asic cpu cpu t_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+17764,"ysyxSoCFull asic cpu cpu t_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+17765,"ysyxSoCFull asic cpu cpu t_axi_b_valid", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu t_axi_b_ready", false,-1);
        tracep->declBus(c+3179,"ysyxSoCFull asic cpu cpu t_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3180,"ysyxSoCFull asic cpu cpu t_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+3182,"ysyxSoCFull asic cpu cpu t_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+3183,"ysyxSoCFull asic cpu cpu t_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+3184,"ysyxSoCFull asic cpu cpu t_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+3185,"ysyxSoCFull asic cpu cpu t_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+3186,"ysyxSoCFull asic cpu cpu t_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+3187,"ysyxSoCFull asic cpu cpu t_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3188,"ysyxSoCFull asic cpu cpu t_axi_ar_valid", false,-1);
        tracep->declBit(c+17766,"ysyxSoCFull asic cpu cpu t_axi_ar_ready", false,-1);
        tracep->declBus(c+17767,"ysyxSoCFull asic cpu cpu t_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+17768,"ysyxSoCFull asic cpu cpu t_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+17770,"ysyxSoCFull asic cpu cpu t_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+17771,"ysyxSoCFull asic cpu cpu t_axi_r_last", false,-1);
        tracep->declBit(c+17772,"ysyxSoCFull asic cpu cpu t_axi_r_valid", false,-1);
        tracep->declBit(c+3189,"ysyxSoCFull asic cpu cpu t_axi_r_ready", false,-1);
        tracep->declBus(c+17773,"ysyxSoCFull asic cpu cpu add_axi_aw_id", false,-1, 11,0);
        tracep->declArray(c+17774,"ysyxSoCFull asic cpu cpu add_axi_aw_addr", false,-1, 191,0);
        tracep->declBus(c+17780,"ysyxSoCFull asic cpu cpu add_axi_aw_len", false,-1, 23,0);
        tracep->declBus(c+17781,"ysyxSoCFull asic cpu cpu add_axi_aw_size", false,-1, 8,0);
        tracep->declBus(c+17782,"ysyxSoCFull asic cpu cpu add_axi_aw_burst", false,-1, 5,0);
        tracep->declBus(c+17783,"ysyxSoCFull asic cpu cpu add_axi_aw_cache", false,-1, 11,0);
        tracep->declBus(c+17784,"ysyxSoCFull asic cpu cpu add_axi_aw_prot", false,-1, 8,0);
        tracep->declBus(c+17785,"ysyxSoCFull asic cpu cpu add_axi_aw_qos", false,-1, 11,0);
        tracep->declBus(c+17786,"ysyxSoCFull asic cpu cpu add_axi_aw_valid", false,-1, 2,0);
        tracep->declBus(c+17787,"ysyxSoCFull asic cpu cpu add_axi_aw_ready", false,-1, 2,0);
        tracep->declArray(c+17788,"ysyxSoCFull asic cpu cpu add_axi_w_data", false,-1, 191,0);
        tracep->declBus(c+17794,"ysyxSoCFull asic cpu cpu add_axi_w_strb", false,-1, 23,0);
        tracep->declBus(c+17795,"ysyxSoCFull asic cpu cpu add_axi_w_last", false,-1, 2,0);
        tracep->declBus(c+17796,"ysyxSoCFull asic cpu cpu add_axi_w_valid", false,-1, 2,0);
        tracep->declBus(c+17797,"ysyxSoCFull asic cpu cpu add_axi_w_ready", false,-1, 2,0);
        tracep->declBus(c+17798,"ysyxSoCFull asic cpu cpu add_axi_b_id", false,-1, 11,0);
        tracep->declBus(c+17799,"ysyxSoCFull asic cpu cpu add_axi_b_resp", false,-1, 5,0);
        tracep->declBus(c+17800,"ysyxSoCFull asic cpu cpu add_axi_b_valid", false,-1, 2,0);
        tracep->declBus(c+17801,"ysyxSoCFull asic cpu cpu add_axi_b_ready", false,-1, 2,0);
        tracep->declBus(c+17802,"ysyxSoCFull asic cpu cpu add_axi_ar_id", false,-1, 11,0);
        tracep->declArray(c+17803,"ysyxSoCFull asic cpu cpu add_axi_ar_addr", false,-1, 191,0);
        tracep->declBus(c+17809,"ysyxSoCFull asic cpu cpu add_axi_ar_len", false,-1, 23,0);
        tracep->declBus(c+17810,"ysyxSoCFull asic cpu cpu add_axi_ar_size", false,-1, 8,0);
        tracep->declBus(c+17811,"ysyxSoCFull asic cpu cpu add_axi_ar_burst", false,-1, 5,0);
        tracep->declBus(c+17812,"ysyxSoCFull asic cpu cpu add_axi_ar_cache", false,-1, 11,0);
        tracep->declBus(c+17813,"ysyxSoCFull asic cpu cpu add_axi_ar_prot", false,-1, 8,0);
        tracep->declBus(c+17814,"ysyxSoCFull asic cpu cpu add_axi_ar_qos", false,-1, 11,0);
        tracep->declBus(c+17815,"ysyxSoCFull asic cpu cpu add_axi_ar_valid", false,-1, 2,0);
        tracep->declBus(c+17816,"ysyxSoCFull asic cpu cpu add_axi_ar_ready", false,-1, 2,0);
        tracep->declBus(c+17817,"ysyxSoCFull asic cpu cpu add_axi_r_id", false,-1, 11,0);
        tracep->declArray(c+17818,"ysyxSoCFull asic cpu cpu add_axi_r_data", false,-1, 191,0);
        tracep->declBus(c+17824,"ysyxSoCFull asic cpu cpu add_axi_r_resp", false,-1, 5,0);
        tracep->declBus(c+17825,"ysyxSoCFull asic cpu cpu add_axi_r_last", false,-1, 2,0);
        tracep->declBus(c+17826,"ysyxSoCFull asic cpu cpu add_axi_r_valid", false,-1, 2,0);
        tracep->declBus(c+17827,"ysyxSoCFull asic cpu cpu add_axi_r_ready", false,-1, 2,0);
        tracep->declBus(c+17332,"ysyxSoCFull asic cpu cpu soc_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+17828,"ysyxSoCFull asic cpu cpu soc_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic cpu cpu soc_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic cpu cpu soc_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic cpu cpu soc_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+17721,"ysyxSoCFull asic cpu cpu soc_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+17722,"ysyxSoCFull asic cpu cpu soc_axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+17723,"ysyxSoCFull asic cpu cpu soc_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+14965,"ysyxSoCFull asic cpu cpu soc_axi_aw_ready", false,-1);
        tracep->declBit(c+17353,"ysyxSoCFull asic cpu cpu soc_axi_aw_valid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic cpu cpu soc_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic cpu cpu soc_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+17341,"ysyxSoCFull asic cpu cpu soc_axi_w_last", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull asic cpu cpu soc_axi_w_valid", false,-1);
        tracep->declBit(c+17354,"ysyxSoCFull asic cpu cpu soc_axi_w_ready", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull asic cpu cpu soc_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+14967,"ysyxSoCFull asic cpu cpu soc_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+14966,"ysyxSoCFull asic cpu cpu soc_axi_b_valid", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull asic cpu cpu soc_axi_b_ready", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic cpu cpu soc_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+17830,"ysyxSoCFull asic cpu cpu soc_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic cpu cpu soc_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic cpu cpu soc_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+17349,"ysyxSoCFull asic cpu cpu soc_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+17724,"ysyxSoCFull asic cpu cpu soc_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+17725,"ysyxSoCFull asic cpu cpu soc_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+17726,"ysyxSoCFull asic cpu cpu soc_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+17359,"ysyxSoCFull asic cpu cpu soc_axi_ar_valid", false,-1);
        tracep->declBit(c+17358,"ysyxSoCFull asic cpu cpu soc_axi_ar_ready", false,-1);
        tracep->declBus(c+17361,"ysyxSoCFull asic cpu cpu soc_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+19908,"ysyxSoCFull asic cpu cpu soc_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+14969,"ysyxSoCFull asic cpu cpu soc_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+17362,"ysyxSoCFull asic cpu cpu soc_axi_r_last", false,-1);
        tracep->declBit(c+14968,"ysyxSoCFull asic cpu cpu soc_axi_r_valid", false,-1);
        tracep->declBit(c+17360,"ysyxSoCFull asic cpu cpu soc_axi_r_ready", false,-1);
        tracep->declBus(c+17832,"ysyxSoCFull asic cpu cpu tim_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+17833,"ysyxSoCFull asic cpu cpu tim_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+17835,"ysyxSoCFull asic cpu cpu tim_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+17836,"ysyxSoCFull asic cpu cpu tim_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+17837,"ysyxSoCFull asic cpu cpu tim_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+17838,"ysyxSoCFull asic cpu cpu tim_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+17839,"ysyxSoCFull asic cpu cpu tim_axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+17840,"ysyxSoCFull asic cpu cpu tim_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+17841,"ysyxSoCFull asic cpu cpu tim_axi_aw_ready", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull asic cpu cpu tim_axi_aw_valid", false,-1);
        tracep->declQuad(c+17843,"ysyxSoCFull asic cpu cpu tim_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+17845,"ysyxSoCFull asic cpu cpu tim_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+17846,"ysyxSoCFull asic cpu cpu tim_axi_w_last", false,-1);
        tracep->declBit(c+17847,"ysyxSoCFull asic cpu cpu tim_axi_w_valid", false,-1);
        tracep->declBit(c+17848,"ysyxSoCFull asic cpu cpu tim_axi_w_ready", false,-1);
        tracep->declBus(c+3190,"ysyxSoCFull asic cpu cpu tim_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+3191,"ysyxSoCFull asic cpu cpu tim_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+3192,"ysyxSoCFull asic cpu cpu tim_axi_b_valid", false,-1);
        tracep->declBit(c+17849,"ysyxSoCFull asic cpu cpu tim_axi_b_ready", false,-1);
        tracep->declBus(c+17850,"ysyxSoCFull asic cpu cpu tim_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+17851,"ysyxSoCFull asic cpu cpu tim_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+17853,"ysyxSoCFull asic cpu cpu tim_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+17854,"ysyxSoCFull asic cpu cpu tim_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+17855,"ysyxSoCFull asic cpu cpu tim_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+17856,"ysyxSoCFull asic cpu cpu tim_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+17857,"ysyxSoCFull asic cpu cpu tim_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+17858,"ysyxSoCFull asic cpu cpu tim_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+17859,"ysyxSoCFull asic cpu cpu tim_axi_ar_valid", false,-1);
        tracep->declBit(c+17860,"ysyxSoCFull asic cpu cpu tim_axi_ar_ready", false,-1);
        tracep->declBus(c+15097,"ysyxSoCFull asic cpu cpu tim_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+17861,"ysyxSoCFull asic cpu cpu tim_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+20,"ysyxSoCFull asic cpu cpu tim_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+3193,"ysyxSoCFull asic cpu cpu tim_axi_r_last", false,-1);
        tracep->declBit(c+3194,"ysyxSoCFull asic cpu cpu tim_axi_r_valid", false,-1);
        tracep->declBit(c+17863,"ysyxSoCFull asic cpu cpu tim_axi_r_ready", false,-1);
        tracep->declBus(c+17864,"ysyxSoCFull asic cpu cpu io_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+17865,"ysyxSoCFull asic cpu cpu io_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+17867,"ysyxSoCFull asic cpu cpu io_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+17868,"ysyxSoCFull asic cpu cpu io_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+17869,"ysyxSoCFull asic cpu cpu io_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+17870,"ysyxSoCFull asic cpu cpu io_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+17871,"ysyxSoCFull asic cpu cpu io_axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+17872,"ysyxSoCFull asic cpu cpu io_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+19957,"ysyxSoCFull asic cpu cpu io_axi_aw_ready", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull asic cpu cpu io_axi_aw_valid", false,-1);
        tracep->declQuad(c+17874,"ysyxSoCFull asic cpu cpu io_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+17876,"ysyxSoCFull asic cpu cpu io_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+17877,"ysyxSoCFull asic cpu cpu io_axi_w_last", false,-1);
        tracep->declBit(c+17878,"ysyxSoCFull asic cpu cpu io_axi_w_valid", false,-1);
        tracep->declBit(c+19958,"ysyxSoCFull asic cpu cpu io_axi_w_ready", false,-1);
        tracep->declBus(c+19959,"ysyxSoCFull asic cpu cpu io_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+19960,"ysyxSoCFull asic cpu cpu io_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+19961,"ysyxSoCFull asic cpu cpu io_axi_b_valid", false,-1);
        tracep->declBit(c+17879,"ysyxSoCFull asic cpu cpu io_axi_b_ready", false,-1);
        tracep->declBus(c+17880,"ysyxSoCFull asic cpu cpu io_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+17881,"ysyxSoCFull asic cpu cpu io_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+17883,"ysyxSoCFull asic cpu cpu io_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+17884,"ysyxSoCFull asic cpu cpu io_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+17885,"ysyxSoCFull asic cpu cpu io_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+17886,"ysyxSoCFull asic cpu cpu io_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+17887,"ysyxSoCFull asic cpu cpu io_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+17888,"ysyxSoCFull asic cpu cpu io_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+17889,"ysyxSoCFull asic cpu cpu io_axi_ar_valid", false,-1);
        tracep->declBit(c+19962,"ysyxSoCFull asic cpu cpu io_axi_ar_ready", false,-1);
        tracep->declBus(c+19963,"ysyxSoCFull asic cpu cpu io_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+19964,"ysyxSoCFull asic cpu cpu io_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+19966,"ysyxSoCFull asic cpu cpu io_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+19967,"ysyxSoCFull asic cpu cpu io_axi_r_last", false,-1);
        tracep->declBit(c+19968,"ysyxSoCFull asic cpu cpu io_axi_r_valid", false,-1);
        tracep->declBit(c+17890,"ysyxSoCFull asic cpu cpu io_axi_r_ready", false,-1);
        tracep->declBus(c+17891,"ysyxSoCFull asic cpu cpu mmio_thing", false,-1, 2,0);
        tracep->declBus(c+17891,"ysyxSoCFull asic cpu cpu prot_chose_write", false,-1, 2,0);
        tracep->declBus(c+17891,"ysyxSoCFull asic cpu cpu prot_chose_read", false,-1, 2,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 rst", false,-1);
        tracep->declQuad(c+3151,"ysyxSoCFull asic cpu cpu rvcpu1 inst_addr", false,-1, 63,0);
        tracep->declBit(c+17754,"ysyxSoCFull asic cpu cpu rvcpu1 inst_ready", false,-1);
        tracep->declBus(c+17750,"ysyxSoCFull asic cpu cpu rvcpu1 inst", false,-1, 31,0);
        tracep->declBit(c+17751,"ysyxSoCFull asic cpu cpu rvcpu1 bui_inst_valid", false,-1);
        tracep->declBit(c+17734,"ysyxSoCFull asic cpu cpu rvcpu1 core_stall_sign", false,-1);
        tracep->declQuad(c+17727,"ysyxSoCFull asic cpu cpu rvcpu1 data_addr", false,-1, 63,0);
        tracep->declBus(c+17729,"ysyxSoCFull asic cpu cpu rvcpu1 wmask", false,-1, 7,0);
        tracep->declQuad(c+17730,"ysyxSoCFull asic cpu cpu rvcpu1 data_o", false,-1, 63,0);
        tracep->declQuad(c+17755,"ysyxSoCFull asic cpu cpu rvcpu1 data_i", false,-1, 63,0);
        tracep->declBit(c+17732,"ysyxSoCFull asic cpu cpu rvcpu1 we", false,-1);
        tracep->declBit(c+17733,"ysyxSoCFull asic cpu cpu rvcpu1 re", false,-1);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu rvcpu1 fence", false,-1);
        tracep->declBit(c+17757,"ysyxSoCFull asic cpu cpu rvcpu1 mem_finish", false,-1);
        tracep->declBit(c+3163,"ysyxSoCFull asic cpu cpu rvcpu1 timer_intr", false,-1);
        tracep->declQuad(c+15098,"ysyxSoCFull asic cpu cpu rvcpu1 pip_regfile_x1", false,-1, 63,0);
        tracep->declBit(c+17892,"ysyxSoCFull asic cpu cpu rvcpu1 pip_refflie_x1_ena", false,-1);
        tracep->declBus(c+17893,"ysyxSoCFull asic cpu cpu rvcpu1 pip_regfile_x1_addr", false,-1, 4,0);
        tracep->declQuad(c+17894,"ysyxSoCFull asic cpu cpu rvcpu1 pip_pc", false,-1, 63,0);
        tracep->declBit(c+17896,"ysyxSoCFull asic cpu cpu rvcpu1 if_stall_req", false,-1);
        tracep->declQuad(c+3195,"ysyxSoCFull asic cpu cpu rvcpu1 if_id_pc", false,-1, 63,0);
        tracep->declBus(c+3197,"ysyxSoCFull asic cpu cpu rvcpu1 if_id_inst", false,-1, 31,0);
        tracep->declBit(c+3198,"ysyxSoCFull asic cpu cpu rvcpu1 ex_flush", false,-1);
        tracep->declQuad(c+17897,"ysyxSoCFull asic cpu cpu rvcpu1 ex_id_rd_data", false,-1, 63,0);
        tracep->declBus(c+3199,"ysyxSoCFull asic cpu cpu rvcpu1 ex_id_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3200,"ysyxSoCFull asic cpu cpu rvcpu1 ex_id_rd_ena", false,-1);
        tracep->declBus(c+3201,"ysyxSoCFull asic cpu cpu rvcpu1 ex_id_rd_type", false,-1, 7,0);
        tracep->declBus(c+3202,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_sel", false,-1, 2,0);
        tracep->declQuad(c+3203,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_addr", false,-1, 63,0);
        tracep->declBit(c+3205,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_fence", false,-1);
        tracep->declBit(c+3198,"ysyxSoCFull asic cpu cpu rvcpu1 ex_pc_branchena", false,-1);
        tracep->declQuad(c+3206,"ysyxSoCFull asic cpu cpu rvcpu1 ex_pc_branchpc", false,-1, 63,0);
        tracep->declBit(c+3208,"ysyxSoCFull asic cpu cpu rvcpu1 ex_ctrl_req", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic cpu cpu rvcpu1 id_reg_addr1", false,-1, 4,0);
        tracep->declBit(c+17900,"ysyxSoCFull asic cpu cpu rvcpu1 id_reg_ena1", false,-1);
        tracep->declBus(c+17901,"ysyxSoCFull asic cpu cpu rvcpu1 id_reg_addr2", false,-1, 4,0);
        tracep->declBit(c+17902,"ysyxSoCFull asic cpu cpu rvcpu1 id_reg_ena2", false,-1);
        tracep->declBit(c+17903,"ysyxSoCFull asic cpu cpu rvcpu1 id_ctrl_req", false,-1);
        tracep->declBus(c+17904,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_type", false,-1, 7,0);
        tracep->declBus(c+17905,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_opcode", false,-1, 7,0);
        tracep->declQuad(c+17906,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_op", false,-1, 63,0);
        tracep->declQuad(c+15100,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_op2", false,-1, 63,0);
        tracep->declBit(c+17908,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_rd_ena", false,-1);
        tracep->declBus(c+15102,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_rd_addr", false,-1, 4,0);
        tracep->declQuad(c+15103,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_pc", false,-1, 63,0);
        tracep->declBus(c+15105,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_s_offset", false,-1, 11,0);
        tracep->declBus(c+15106,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_memsel", false,-1, 2,0);
        tracep->declQuad(c+15107,"ysyxSoCFull asic cpu cpu rvcpu1 id_pip_jalrpc", false,-1, 63,0);
        tracep->declBit(c+17909,"ysyxSoCFull asic cpu cpu rvcpu1 id_pip_jalrena", false,-1);
        tracep->declBit(c+17910,"ysyxSoCFull asic cpu cpu rvcpu1 id_if_flush", false,-1);
        tracep->declBus(c+17911,"ysyxSoCFull asic cpu cpu rvcpu1 stall_ctrl", false,-1, 4,0);
        tracep->declQuad(c+15109,"ysyxSoCFull asic cpu cpu rvcpu1 regs_id_data1", false,-1, 63,0);
        tracep->declQuad(c+15111,"ysyxSoCFull asic cpu cpu rvcpu1 regs_id_data2", false,-1, 63,0);
        tracep->declQuad(c+17912,"ysyxSoCFull asic cpu cpu rvcpu1 mem_id_data", false,-1, 63,0);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu rvcpu1 mem_id_addr", false,-1, 4,0);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu rvcpu1 mem_id_ena", false,-1);
        tracep->declBit(c+17914,"ysyxSoCFull asic cpu cpu rvcpu1 mem_ctrl_req", false,-1);
        tracep->declBus(c+3211,"ysyxSoCFull asic cpu cpu rvcpu1 wb_id_addr", false,-1, 4,0);
        tracep->declBit(c+3212,"ysyxSoCFull asic cpu cpu rvcpu1 wb_id_ena", false,-1);
        tracep->declQuad(c+3213,"ysyxSoCFull asic cpu cpu rvcpu1 wb_regfile_data", false,-1, 63,0);
        tracep->declQuad(c+3215,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_pc", false,-1, 63,0);
        tracep->declBus(c+3217,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_type", false,-1, 7,0);
        tracep->declBus(c+3218,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_opcode", false,-1, 7,0);
        tracep->declQuad(c+3219,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_op1", false,-1, 63,0);
        tracep->declQuad(c+3221,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_op2", false,-1, 63,0);
        tracep->declBit(c+3223,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_rdena", false,-1);
        tracep->declBus(c+3199,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_rdaddr", false,-1, 4,0);
        tracep->declBus(c+3224,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_offset", false,-1, 11,0);
        tracep->declBus(c+3202,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_sel", false,-1, 2,0);
        tracep->declBus(c+3225,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_type", false,-1, 7,0);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_ena", false,-1);
        tracep->declQuad(c+3226,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_data", false,-1, 63,0);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_addr", false,-1, 4,0);
        tracep->declBus(c+3228,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_sel", false,-1, 2,0);
        tracep->declQuad(c+3229,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_lsaddr", false,-1, 63,0);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_fence", false,-1);
        tracep->declQuad(c+15113,"ysyxSoCFull asic cpu cpu rvcpu1 ex_ex_mem_pc", false,-1, 63,0);
        tracep->declQuad(c+3231,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_mem_pc", false,-1, 63,0);
        tracep->declQuad(c+17915,"ysyxSoCFull asic cpu cpu rvcpu1 mem_mem_wb_pc", false,-1, 63,0);
        tracep->declBus(c+15115,"ysyxSoCFull asic cpu cpu rvcpu1 id_id_ex_inst", false,-1, 31,0);
        tracep->declBus(c+3233,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_ex_inst", false,-1, 31,0);
        tracep->declBus(c+15116,"ysyxSoCFull asic cpu cpu rvcpu1 ex_ex_mem_inst", false,-1, 31,0);
        tracep->declBus(c+3234,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_mem_inst", false,-1, 31,0);
        tracep->declBus(c+17917,"ysyxSoCFull asic cpu cpu rvcpu1 mem_mem_wb_inst", false,-1, 31,0);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 rst", false,-1);
        tracep->declQuad(c+3151,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 pc_i", false,-1, 63,0);
        tracep->declBus(c+17750,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 inst", false,-1, 31,0);
        tracep->declQuad(c+15098,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 x1_data", false,-1, 63,0);
        tracep->declQuad(c+17894,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 pc_o", false,-1, 63,0);
        tracep->declBus(c+17893,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 x1_addr", false,-1, 4,0);
        tracep->declBit(c+17892,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 x1_ena", false,-1);
        tracep->declBus(c+17918,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 j_imm", false,-1, 20,1);
        tracep->declBus(c+17919,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 i_imm", false,-1, 11,0);
        tracep->declBus(c+17920,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 b_imm", false,-1, 12,1);
        tracep->declBus(c+17921,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 opcode", false,-1, 6,0);
        tracep->declBit(c+17922,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 inst_jal", false,-1);
        tracep->declBit(c+17923,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 inst_jalr", false,-1);
        tracep->declBit(c+17924,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 inst_bxx", false,-1);
        tracep->declQuad(c+15117,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 operand1", false,-1, 63,0);
        tracep->declQuad(c+17925,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 operand2", false,-1, 63,0);
        tracep->declQuad(c+17927,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 j_pc", false,-1, 63,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 rst", false,-1);
        tracep->declQuad(c+17894,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 static_pc_i", false,-1, 63,0);
        tracep->declQuad(c+15107,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 id_pc_i", false,-1, 63,0);
        tracep->declBit(c+17909,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 id_pc_ena", false,-1);
        tracep->declQuad(c+3206,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 ex_pc_i", false,-1, 63,0);
        tracep->declBit(c+3198,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 ex_pc_ena", false,-1);
        tracep->declBus(c+17911,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 stall_ctrl", false,-1, 4,0);
        tracep->declQuad(c+3151,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 pc", false,-1, 63,0);
        tracep->declBit(c+3235,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 ex_pc_change", false,-1);
        tracep->declBit(c+3236,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 id_pc_change", false,-1);
        tracep->declQuad(c+3237,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 pc_ex", false,-1, 63,0);
        tracep->declQuad(c+3239,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 pc_id", false,-1, 63,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 rst", false,-1);
        tracep->declQuad(c+3151,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_pc", false,-1, 63,0);
        tracep->declBus(c+17750,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_inst", false,-1, 31,0);
        tracep->declBit(c+3198,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_id_flush", false,-1);
        tracep->declBit(c+17910,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_id_bubble", false,-1);
        tracep->declBit(c+17751,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_inst_valid", false,-1);
        tracep->declBit(c+17754,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_inst_ready", false,-1);
        tracep->declBit(c+17734,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_inst_stall", false,-1);
        tracep->declBus(c+17911,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 stall_ctrl", false,-1, 4,0);
        tracep->declBit(c+17914,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 mem_stall_sign", false,-1);
        tracep->declBit(c+3208,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 ex_stall_sign", false,-1);
        tracep->declBit(c+17903,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 id_stall_sign", false,-1);
        tracep->declBit(c+17896,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_unstall_req", false,-1);
        tracep->declQuad(c+3195,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 id_pc", false,-1, 63,0);
        tracep->declBus(c+3197,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 id_inst", false,-1, 31,0);
        tracep->declBit(c+3241,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 fl_bub_temp", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rst", false,-1);
        tracep->declBus(c+3197,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_i", false,-1, 31,0);
        tracep->declQuad(c+3195,"ysyxSoCFull asic cpu cpu rvcpu1 id3 pc_i", false,-1, 63,0);
        tracep->declQuad(c+15109,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_data_i", false,-1, 63,0);
        tracep->declQuad(c+15111,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_data_i", false,-1, 63,0);
        tracep->declBus(c+17899,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_addr_o", false,-1, 4,0);
        tracep->declBus(c+17901,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_addr_o", false,-1, 4,0);
        tracep->declBit(c+17900,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_read_o", false,-1);
        tracep->declBit(c+17902,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_read_o", false,-1);
        tracep->declQuad(c+17897,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_rd_data", false,-1, 63,0);
        tracep->declBus(c+3199,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3200,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_rd_ena", false,-1);
        tracep->declBus(c+3201,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_inst_type", false,-1, 7,0);
        tracep->declQuad(c+17912,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_rd_data", false,-1, 63,0);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_rd_ena", false,-1);
        tracep->declBit(c+3212,"ysyxSoCFull asic cpu cpu rvcpu1 id3 wb_rd_ena", false,-1);
        tracep->declBus(c+3211,"ysyxSoCFull asic cpu cpu rvcpu1 id3 wb_rd_addr", false,-1, 4,0);
        tracep->declBit(c+17903,"ysyxSoCFull asic cpu cpu rvcpu1 id3 id_stall_req", false,-1);
        tracep->declBus(c+17904,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_type", false,-1, 7,0);
        tracep->declBus(c+17905,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_opcode", false,-1, 7,0);
        tracep->declQuad(c+17906,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_o", false,-1, 63,0);
        tracep->declQuad(c+15100,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_o", false,-1, 63,0);
        tracep->declBit(c+17908,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rd_w_ena", false,-1);
        tracep->declBus(c+15102,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rd_w_addr", false,-1, 4,0);
        tracep->declQuad(c+15103,"ysyxSoCFull asic cpu cpu rvcpu1 id3 pc_o", false,-1, 63,0);
        tracep->declBus(c+15115,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_o", false,-1, 31,0);
        tracep->declBus(c+15105,"ysyxSoCFull asic cpu cpu rvcpu1 id3 store_addr_offset", false,-1, 11,0);
        tracep->declBus(c+15106,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_op_sel", false,-1, 2,0);
        tracep->declBit(c+17909,"ysyxSoCFull asic cpu cpu rvcpu1 id3 jalr_pc_ena", false,-1);
        tracep->declQuad(c+15107,"ysyxSoCFull asic cpu cpu rvcpu1 id3 jalr_pc", false,-1, 63,0);
        tracep->declBit(c+17910,"ysyxSoCFull asic cpu cpu rvcpu1 id3 id_flush", false,-1);
        tracep->declBus(c+3242,"ysyxSoCFull asic cpu cpu rvcpu1 id3 opcode", false,-1, 6,0);
        tracep->declBus(c+3243,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rd", false,-1, 4,0);
        tracep->declBus(c+3244,"ysyxSoCFull asic cpu cpu rvcpu1 id3 funct3", false,-1, 2,0);
        tracep->declBus(c+17929,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rs1", false,-1, 4,0);
        tracep->declBus(c+3245,"ysyxSoCFull asic cpu cpu rvcpu1 id3 imm", false,-1, 11,0);
        tracep->declBus(c+3246,"ysyxSoCFull asic cpu cpu rvcpu1 id3 funct7", false,-1, 6,0);
        tracep->declBus(c+3247,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rs2", false,-1, 4,0);
        tracep->declBus(c+3248,"ysyxSoCFull asic cpu cpu rvcpu1 id3 u_imm", false,-1, 19,0);
        tracep->declBus(c+3249,"ysyxSoCFull asic cpu cpu rvcpu1 id3 s_imm", false,-1, 11,0);
        tracep->declBit(c+17930,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_lui", false,-1);
        tracep->declBit(c+17931,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_auipc", false,-1);
        tracep->declBit(c+17932,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_jal", false,-1);
        tracep->declBit(c+17933,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_jalr", false,-1);
        tracep->declBit(c+17934,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_jump", false,-1);
        tracep->declBit(c+15119,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_addi", false,-1);
        tracep->declBit(c+15120,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_slti", false,-1);
        tracep->declBit(c+15121,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sltiu", false,-1);
        tracep->declBit(c+15122,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_xori", false,-1);
        tracep->declBit(c+15123,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_ori", false,-1);
        tracep->declBit(c+15124,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_andi", false,-1);
        tracep->declBit(c+15125,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_slli", false,-1);
        tracep->declBit(c+15126,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srli", false,-1);
        tracep->declBit(c+17935,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srai", false,-1);
        tracep->declBit(c+17936,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_addiw", false,-1);
        tracep->declBit(c+17937,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_slliw", false,-1);
        tracep->declBit(c+17938,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srliw", false,-1);
        tracep->declBit(c+17939,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sraiw", false,-1);
        tracep->declBit(c+17940,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_add", false,-1);
        tracep->declBit(c+17941,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sub", false,-1);
        tracep->declBit(c+17942,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sll", false,-1);
        tracep->declBit(c+17943,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_slt", false,-1);
        tracep->declBit(c+17944,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sltu", false,-1);
        tracep->declBit(c+17945,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_xor", false,-1);
        tracep->declBit(c+17946,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srl", false,-1);
        tracep->declBit(c+17947,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sra", false,-1);
        tracep->declBit(c+17948,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_or", false,-1);
        tracep->declBit(c+17949,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_and", false,-1);
        tracep->declBit(c+17950,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_div", false,-1);
        tracep->declBit(c+17951,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_divu", false,-1);
        tracep->declBit(c+17952,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mul", false,-1);
        tracep->declBit(c+17953,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mulh", false,-1);
        tracep->declBit(c+17954,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mulhsu", false,-1);
        tracep->declBit(c+17955,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mulhu", false,-1);
        tracep->declBit(c+17956,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_rem", false,-1);
        tracep->declBit(c+17957,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_remu", false,-1);
        tracep->declBit(c+17958,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_addw", false,-1);
        tracep->declBit(c+17959,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_subw", false,-1);
        tracep->declBit(c+17960,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sllw", false,-1);
        tracep->declBit(c+17961,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srlw", false,-1);
        tracep->declBit(c+17962,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sraw", false,-1);
        tracep->declBit(c+17963,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_divuw", false,-1);
        tracep->declBit(c+17964,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_divw", false,-1);
        tracep->declBit(c+17965,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mulw", false,-1);
        tracep->declBit(c+17966,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_remuw", false,-1);
        tracep->declBit(c+17967,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_remw", false,-1);
        tracep->declBit(c+15127,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_beq", false,-1);
        tracep->declBit(c+15128,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_ben", false,-1);
        tracep->declBit(c+15129,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_blt", false,-1);
        tracep->declBit(c+15130,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_bge", false,-1);
        tracep->declBit(c+15131,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_bltu", false,-1);
        tracep->declBit(c+15132,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_bgeu", false,-1);
        tracep->declBit(c+17968,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrw", false,-1);
        tracep->declBit(c+17969,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrs", false,-1);
        tracep->declBit(c+17970,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrc", false,-1);
        tracep->declBit(c+17971,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrwi", false,-1);
        tracep->declBit(c+17972,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrsi", false,-1);
        tracep->declBit(c+17973,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrci", false,-1);
        tracep->declBit(c+17974,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csr_rs1", false,-1);
        tracep->declBit(c+17975,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csr_imm", false,-1);
        tracep->declBit(c+15133,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_ecall", false,-1);
        tracep->declBit(c+17976,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_ebreak", false,-1);
        tracep->declBit(c+15134,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mret", false,-1);
        tracep->declBit(c+3250,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_fence_i", false,-1);
        tracep->declBit(c+15135,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_loda_relate", false,-1);
        tracep->declBit(c+15136,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_loda_relate", false,-1);
        tracep->declBit(c+17977,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_op1", false,-1);
        tracep->declBit(c+17978,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_op1", false,-1);
        tracep->declBit(c+15137,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_op2", false,-1);
        tracep->declBit(c+15138,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_op2", false,-1);
        tracep->declBit(c+15139,"ysyxSoCFull asic cpu cpu rvcpu1 id3 wb_op1", false,-1);
        tracep->declQuad(c+15140,"ysyxSoCFull asic cpu cpu rvcpu1 id3 jalr_pc_temp", false,-1, 63,0);
        tracep->declBit(c+15142,"ysyxSoCFull asic cpu cpu rvcpu1 id3 predict_success", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 rst", false,-1);
        tracep->declBit(c+3198,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_ex_bubble", false,-1);
        tracep->declBus(c+17911,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 stall_ctrl", false,-1, 4,0);
        tracep->declBus(c+15115,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_inst", false,-1, 31,0);
        tracep->declQuad(c+15103,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_pc", false,-1, 63,0);
        tracep->declBus(c+17904,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_inst_type", false,-1, 7,0);
        tracep->declBus(c+17905,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_inst_opcode", false,-1, 7,0);
        tracep->declQuad(c+17906,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_op1", false,-1, 63,0);
        tracep->declQuad(c+15100,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_op2", false,-1, 63,0);
        tracep->declBit(c+17908,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_rd_ena", false,-1);
        tracep->declBus(c+15102,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_rd_addr", false,-1, 4,0);
        tracep->declBus(c+15105,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_addr_offset", false,-1, 11,0);
        tracep->declBus(c+15106,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_ls_sel", false,-1, 2,0);
        tracep->declBus(c+3233,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_inst", false,-1, 31,0);
        tracep->declQuad(c+3215,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_pc", false,-1, 63,0);
        tracep->declBus(c+3217,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_inst_type", false,-1, 7,0);
        tracep->declBus(c+3218,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_inst_opcode", false,-1, 7,0);
        tracep->declQuad(c+3219,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_op1", false,-1, 63,0);
        tracep->declQuad(c+3221,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_op2", false,-1, 63,0);
        tracep->declBit(c+3223,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_rd_ena", false,-1);
        tracep->declBus(c+3199,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_rd_addr", false,-1, 4,0);
        tracep->declBus(c+3224,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_addr_offset", false,-1, 11,0);
        tracep->declBus(c+3202,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_ls_sel", false,-1, 2,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rst", false,-1);
        tracep->declQuad(c+3215,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 pc_i", false,-1, 63,0);
        tracep->declBus(c+3233,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 id_ex_inst", false,-1, 31,0);
        tracep->declBus(c+3217,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 inst_type_i", false,-1, 7,0);
        tracep->declBus(c+3218,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 inst_opcode_i", false,-1, 7,0);
        tracep->declQuad(c+3219,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_i", false,-1, 63,0);
        tracep->declQuad(c+3221,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op2_i", false,-1, 63,0);
        tracep->declBit(c+3223,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_ena_i", false,-1);
        tracep->declBus(c+3199,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_addr_i", false,-1, 4,0);
        tracep->declBus(c+3202,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ls_sel_i", false,-1, 2,0);
        tracep->declBus(c+3224,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 addr_offsel_i", false,-1, 11,0);
        tracep->declBus(c+3201,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 inst_type_o", false,-1, 7,0);
        tracep->declBit(c+3200,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_ena_o", false,-1);
        tracep->declBus(c+3199,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_addr_o", false,-1, 4,0);
        tracep->declQuad(c+17897,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_data_o", false,-1, 63,0);
        tracep->declQuad(c+15113,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_pc_o", false,-1, 63,0);
        tracep->declBus(c+15116,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_inst_o", false,-1, 31,0);
        tracep->declBus(c+3202,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ls_sel_o", false,-1, 2,0);
        tracep->declQuad(c+3203,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ls_addr_o", false,-1, 63,0);
        tracep->declBit(c+3205,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 fence_ready", false,-1);
        tracep->declBit(c+3198,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_flush", false,-1);
        tracep->declBit(c+3198,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 branch_pc_ena", false,-1);
        tracep->declQuad(c+3206,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 branch_pc", false,-1, 63,0);
        tracep->declBit(c+3208,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_stall_req", false,-1);
        tracep->declBit(c+3163,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 timer_intr", false,-1);
        tracep->declBit(c+17979,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_stall", false,-1);
        tracep->declQuad(c+17980,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 exe_res", false,-1, 63,0);
        tracep->declQuad(c+3251,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op2_i_mux", false,-1, 63,0);
        tracep->declQuad(c+3253,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_sub_op2", false,-1, 63,0);
        tracep->declQuad(c+3255,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_add_op2", false,-1, 63,0);
        tracep->declQuad(c+3257,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_addw_op2", false,-1, 63,0);
        tracep->declBit(c+3259,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_ls_op2", false,-1);
        tracep->declQuad(c+3260,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 shift_res", false,-1, 63,0);
        tracep->declBus(c+3262,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_sllw_op2", false,-1, 31,0);
        tracep->declQuad(c+3263,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 sllw_res", false,-1, 63,0);
        tracep->declBus(c+3265,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_srlw_op2", false,-1, 31,0);
        tracep->declQuad(c+3266,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 srlw_res", false,-1, 63,0);
        tracep->declBus(c+3268,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_sraw_op2", false,-1, 31,0);
        tracep->declQuad(c+3269,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 sraw_res", false,-1, 63,0);
        tracep->declBus(c+3271,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_subw_op2", false,-1, 31,0);
        tracep->declQuad(c+3272,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 subw_res", false,-1, 63,0);
        tracep->declQuad(c+3274,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 upper_imm", false,-1, 63,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 clk_in", false,-1);
        tracep->declQuad(c+3276,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mul_data", false,-1, 63,0);
        tracep->declBit(c+3278,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mul_finish_sign", false,-1);
        tracep->declBit(c+3279,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mul_ready", false,-1);
        tracep->declQuad(c+17982,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divrem_data", false,-1, 63,0);
        tracep->declBit(c+3280,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 dr_finish_sign", false,-1);
        tracep->declBit(c+3281,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 dr_ready", false,-1);
        tracep->declQuad(c+3282,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_divdata", false,-1, 63,0);
        tracep->declQuad(c+3284,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op2_divdata", false,-1, 63,0);
        tracep->declBit(c+3208,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mul_div_req", false,-1);
        tracep->declBit(c+3286,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_flush_branch", false,-1);
        tracep->declBit(c+3287,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 tmr_trap_ena", false,-1);
        tracep->declBus(c+3288,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr_idx", false,-1, 11,0);
        tracep->declQuad(c+3289,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 read_csr_data", false,-1, 63,0);
        tracep->declBit(c+3291,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 trap_ena", false,-1);
        tracep->declBit(c+3292,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ecall_trap_ena", false,-1);
        tracep->declBit(c+3293,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 cmt_mret_ena", false,-1);
        tracep->declBit(c+3294,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr_wr_en", false,-1);
        tracep->declBit(c+3295,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr_rd_en", false,-1);
        tracep->declQuad(c+3296,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 wbck_csr_data", false,-1, 63,0);
        tracep->declQuad(c+3298,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 trap_mcause_value", false,-1, 63,0);
        tracep->declQuad(c+3300,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mask_set_res", false,-1, 63,0);
        tracep->declQuad(c+3302,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mask_clear_res", false,-1, 63,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 rst", false,-1);
        tracep->declBit(c+3279,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_ready", false,-1);
        tracep->declBus(c+3218,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 inst_opcode", false,-1, 7,0);
        tracep->declQuad(c+3219,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_op1", false,-1, 63,0);
        tracep->declQuad(c+3221,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_op2", false,-1, 63,0);
        tracep->declQuad(c+3276,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 product_val", false,-1, 63,0);
        tracep->declBit(c+3278,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_finish", false,-1);
        tracep->declBit(c+3304,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_valid", false,-1);
        tracep->declBit(c+3305,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 op1_signbit", false,-1);
        tracep->declBit(c+3306,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 op2_signbit", false,-1);
        tracep->declQuad(c+3307,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 op1_absolute", false,-1, 63,0);
        tracep->declQuad(c+3309,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 op2_absolute", false,-1, 63,0);
        tracep->declArray(c+3311,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 multiplcand", false,-1, 127,0);
        tracep->declQuad(c+3315,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 multipler", false,-1, 63,0);
        tracep->declArray(c+3317,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 product_lins", false,-1, 127,0);
        tracep->declArray(c+3321,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 product_temp", false,-1, 127,0);
        tracep->declBit(c+3325,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 product_signbit", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 rst", false,-1);
        tracep->declQuad(c+3284,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 diviser", false,-1, 63,0);
        tracep->declQuad(c+3282,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 dividend", false,-1, 63,0);
        tracep->declBus(c+3218,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 inst_opcode", false,-1, 7,0);
        tracep->declBit(c+3281,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 div_ready", false,-1);
        tracep->declQuad(c+17982,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 div_rem_data", false,-1, 63,0);
        tracep->declBit(c+3280,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 div_finish", false,-1);
        tracep->declBus(c+3326,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 counter", false,-1, 6,0);
        tracep->declBit(c+3327,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 sign", false,-1);
        tracep->declQuad(c+3328,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 dividend_t", false,-1, 63,0);
        tracep->declQuad(c+3330,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 divider_t", false,-1, 63,0);
        tracep->declArray(c+3332,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 temp_a", false,-1, 128,0);
        tracep->declArray(c+3337,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 temp_b", false,-1, 64,0);
        tracep->declBit(c+3280,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 finish", false,-1);
        tracep->declBit(c+3340,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 sigin_inst", false,-1);
        tracep->declQuad(c+15143,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 yushu", false,-1, 63,0);
        tracep->declQuad(c+15145,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 shang", false,-1, 63,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rst", false,-1);
        tracep->declQuad(c+3215,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 pc_i", false,-1, 63,0);
        tracep->declBit(c+3294,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_wr_en", false,-1);
        tracep->declBit(c+3295,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_rd_en", false,-1);
        tracep->declBus(c+3288,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_idx", false,-1, 11,0);
        tracep->declBit(c+3293,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 cmt_mret_ena", false,-1);
        tracep->declBit(c+3292,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 ecall_trap_ena", false,-1);
        tracep->declQuad(c+3298,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 trap_mcause_value", false,-1, 63,0);
        tracep->declBit(c+3163,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 tmr_intr_ena", false,-1);
        tracep->declBit(c+3287,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 tmr_trap_ena", false,-1);
        tracep->declQuad(c+3289,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 read_csr_data", false,-1, 63,0);
        tracep->declQuad(c+3296,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wbck_csr_data", false,-1, 63,0);
        tracep->declBit(c+17979,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 ex_stall", false,-1);
        tracep->declBit(c+3341,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mcycle", false,-1);
        tracep->declBit(c+3342,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mcycle", false,-1);
        tracep->declBit(c+3343,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mcycle", false,-1);
        tracep->declQuad(c+3344,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mcycle", false,-1, 63,0);
        tracep->declBit(c+3346,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mstatus", false,-1);
        tracep->declBit(c+3347,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mstatus", false,-1);
        tracep->declBit(c+3348,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mstatus", false,-1);
        tracep->declBit(c+3349,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mpie_ena", false,-1);
        tracep->declBit(c+3350,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mpie_nxt", false,-1);
        tracep->declBit(c+3351,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_mpie", false,-1);
        tracep->declBit(c+3349,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mie_ena", false,-1);
        tracep->declBit(c+3352,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mie_nxt", false,-1);
        tracep->declBit(c+3353,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_mie", false,-1);
        tracep->declBit(c+3349,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mpp_ena", false,-1);
        tracep->declBus(c+3354,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mpp_nxt", false,-1, 1,0);
        tracep->declBus(c+3355,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_mpp", false,-1, 1,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_xs", false,-1, 1,0);
        tracep->declBus(c+3356,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_fs", false,-1, 1,0);
        tracep->declBit(c+3357,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_sd", false,-1);
        tracep->declQuad(c+3358,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus", false,-1, 63,0);
        tracep->declBit(c+3360,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mtvec", false,-1);
        tracep->declBit(c+3361,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mtvec", false,-1);
        tracep->declBit(c+3362,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mtvec", false,-1);
        tracep->declQuad(c+3363,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mtvec_base", false,-1, 63,2);
        tracep->declBus(c+19940,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mtvec_mode", false,-1, 1,0);
        tracep->declQuad(c+3365,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mtvec", false,-1, 63,0);
        tracep->declBit(c+3367,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mepc", false,-1);
        tracep->declBit(c+3368,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mepc", false,-1);
        tracep->declBit(c+3369,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mepc", false,-1);
        tracep->declQuad(c+3370,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mepc", false,-1, 63,0);
        tracep->declBit(c+3372,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mcause", false,-1);
        tracep->declBit(c+3373,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mcause", false,-1);
        tracep->declBit(c+3374,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mcause", false,-1);
        tracep->declBit(c+3375,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mcause_ena", false,-1);
        tracep->declQuad(c+3376,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mcause_nxt", false,-1, 63,0);
        tracep->declQuad(c+3378,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mcause", false,-1, 63,0);
        tracep->declBit(c+3380,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sle_mie", false,-1);
        tracep->declBit(c+3381,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mie", false,-1);
        tracep->declBit(c+3382,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mie", false,-1);
        tracep->declBit(c+3383,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mie_mtie", false,-1);
        tracep->declQuad(c+3384,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mie", false,-1, 63,0);
        tracep->declBit(c+3386,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mip", false,-1);
        tracep->declBit(c+3387,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mip", false,-1);
        tracep->declBit(c+3388,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mip_mtip", false,-1);
        tracep->declQuad(c+3389,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mip", false,-1, 63,0);
        tracep->declBit(c+3391,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mscratch", false,-1);
        tracep->declBit(c+3392,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mscrstch", false,-1);
        tracep->declBit(c+3393,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mscrstch", false,-1);
        tracep->declQuad(c+3394,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mscrstch", false,-1, 63,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 rst", false,-1);
        tracep->declQuad(c+15113,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_mem_pc_i", false,-1, 63,0);
        tracep->declBus(c+15116,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_mem_inst_i", false,-1, 31,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 stall_ctrl", false,-1, 4,0);
        tracep->declBus(c+3201,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_inst_type", false,-1, 7,0);
        tracep->declBit(c+3200,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_rd_ena", false,-1);
        tracep->declQuad(c+17897,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_rd_data", false,-1, 63,0);
        tracep->declBus(c+3199,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_rd_addr", false,-1, 4,0);
        tracep->declBus(c+3202,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_ls_sel", false,-1, 2,0);
        tracep->declQuad(c+3203,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_ls_addr", false,-1, 63,0);
        tracep->declBit(c+3205,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 fence_ready_i", false,-1);
        tracep->declBus(c+3225,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_inst_type", false,-1, 7,0);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_rd_ena", false,-1);
        tracep->declQuad(c+3226,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_rd_data", false,-1, 63,0);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_rd_addr", false,-1, 4,0);
        tracep->declQuad(c+3231,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_mem_pc_o", false,-1, 63,0);
        tracep->declBus(c+3234,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_mem_inst_o", false,-1, 31,0);
        tracep->declBus(c+3228,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_ls_sel", false,-1, 2,0);
        tracep->declQuad(c+3229,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_ls_addr", false,-1, 63,0);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 fence_ready_o", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rst", false,-1);
        tracep->declBus(c+3225,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 inst_type_i", false,-1, 7,0);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_ena_i", false,-1);
        tracep->declQuad(c+3226,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_data_i", false,-1, 63,0);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_addr_i", false,-1, 4,0);
        tracep->declQuad(c+3231,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_pc_i", false,-1, 63,0);
        tracep->declBus(c+3234,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_inst_i", false,-1, 31,0);
        tracep->declQuad(c+3229,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 ls_addr_i", false,-1, 63,0);
        tracep->declBus(c+3228,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 ls_sel_i", false,-1, 2,0);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 fence_ready_", false,-1);
        tracep->declQuad(c+17727,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_addr_o", false,-1, 63,0);
        tracep->declBus(c+17729,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 wmask_o", false,-1, 7,0);
        tracep->declQuad(c+17755,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_i", false,-1, 63,0);
        tracep->declQuad(c+17730,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_o", false,-1, 63,0);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 fence", false,-1);
        tracep->declBit(c+17732,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 we", false,-1);
        tracep->declBit(c+17733,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 re", false,-1);
        tracep->declBit(c+17757,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_finish", false,-1);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_ena_o", false,-1);
        tracep->declQuad(c+17912,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_data_o", false,-1, 63,0);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_addr_o", false,-1, 4,0);
        tracep->declQuad(c+17915,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_pc_o", false,-1, 63,0);
        tracep->declBus(c+17917,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_inst_o", false,-1, 31,0);
        tracep->declBit(c+17914,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_stall_req", false,-1);
        tracep->declQuad(c+15147,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 load_data", false,-1, 63,0);
        tracep->declBus(c+3396,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 byte_sel", false,-1, 2,0);
        tracep->declBus(c+3397,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 half_byte_sel", false,-1, 1,0);
        tracep->declBit(c+3398,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 word_sel", false,-1);
        tracep->declBus(c+17984,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_byte", false,-1, 7,0);
        tracep->declBus(c+17985,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_half_byte", false,-1, 15,0);
        tracep->declBus(c+17986,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_word", false,-1, 31,0);
        tracep->declQuad(c+17987,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 store_data", false,-1, 63,0);
        tracep->declBus(c+17989,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 store_mask", false,-1, 7,0);
        tracep->declQuad(c+15149,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sb_data", false,-1, 63,0);
        tracep->declQuad(c+15151,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sh_data", false,-1, 63,0);
        tracep->declQuad(c+15153,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sw_data", false,-1, 63,0);
        tracep->declBus(c+15155,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sb_mask", false,-1, 7,0);
        tracep->declBus(c+15156,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sh_mask", false,-1, 7,0);
        tracep->declBus(c+15157,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sw_mask", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 rst", false,-1);
        tracep->declQuad(c+17915,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_pc_i", false,-1, 63,0);
        tracep->declBus(c+17917,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_inst_i", false,-1, 31,0);
        tracep->declBus(c+17911,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 stall_ctrl", false,-1, 4,0);
        tracep->declQuad(c+17912,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 mem_rd_data", false,-1, 63,0);
        tracep->declBus(c+3209,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 mem_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3210,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 mem_rd_ena", false,-1);
        tracep->declQuad(c+3213,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_rd_data", false,-1, 63,0);
        tracep->declBus(c+3211,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3212,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_rd_ena", false,-1);
        tracep->declQuad(c+3399,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_pc_o", false,-1, 63,0);
        tracep->declBus(c+3401,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_inst_o", false,-1, 31,0);
        tracep->declQuad(c+3402,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 pc_data1", false,-1, 63,0);
        tracep->declBit(c+3404,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 difftest_exyn", false,-1);
        tracep->declBit(c+3405,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 teap_yn", false,-1);
        tracep->declQuad(c+3406,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 trap_code", false,-1, 63,0);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 rst", false,-1);
        tracep->declBit(c+17896,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 if_stall_req", false,-1);
        tracep->declBit(c+17903,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 id_stall_req", false,-1);
        tracep->declBit(c+3208,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 ex_stall_req", false,-1);
        tracep->declBit(c+17914,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 mem_stall_req", false,-1);
        tracep->declBus(c+17911,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 stall_ctrl", false,-1, 4,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 rst", false,-1);
        tracep->declBus(c+3211,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 waddr", false,-1, 4,0);
        tracep->declQuad(c+3213,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 wdata", false,-1, 63,0);
        tracep->declBit(c+3212,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 we", false,-1);
        tracep->declBus(c+17899,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 raddr1", false,-1, 4,0);
        tracep->declQuad(c+15109,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 rdata1", false,-1, 63,0);
        tracep->declBit(c+17900,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 re1", false,-1);
        tracep->declBus(c+17901,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 raddr2", false,-1, 4,0);
        tracep->declQuad(c+15111,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 rdata2", false,-1, 63,0);
        tracep->declBit(c+17902,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 re2", false,-1);
        tracep->declBit(c+17892,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 x1_read_ena", false,-1);
        tracep->declQuad(c+15098,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 x1_data", false,-1, 63,0);
        tracep->declBus(c+17893,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 x1_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+3408+i*2,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 regs", true,(i+0), 63,0);}}
        tracep->declBus(c+3472,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 i", false,-1, 31,0);
        tracep->declBus(c+17891,"ysyxSoCFull asic cpu cpu uncache_mmio7 mmio_sign", false,-1, 2,0);
        tracep->declQuad(c+17727,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_addr", false,-1, 63,0);
        tracep->declQuad(c+17730,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_data", false,-1, 63,0);
        tracep->declBus(c+17729,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_mask", false,-1, 7,0);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu uncache_mmio7 fence_in", false,-1);
        tracep->declBit(c+17732,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_we", false,-1);
        tracep->declBit(c+17733,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_re", false,-1);
        tracep->declQuad(c+17755,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_core_data", false,-1, 63,0);
        tracep->declBit(c+17757,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_core_finish", false,-1);
        tracep->declQuad(c+17737,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_addr", false,-1, 63,0);
        tracep->declQuad(c+17735,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_data", false,-1, 63,0);
        tracep->declBus(c+17739,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_mask", false,-1, 7,0);
        tracep->declBit(c+17740,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_we", false,-1);
        tracep->declBit(c+17741,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_re", false,-1);
        tracep->declQuad(c+3154,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_arb_data", false,-1, 63,0);
        tracep->declBit(c+3156,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_arb_finish", false,-1);
        tracep->declQuad(c+17744,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_addr", false,-1, 63,0);
        tracep->declQuad(c+17742,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_data", false,-1, 63,0);
        tracep->declBus(c+17746,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_mask", false,-1, 7,0);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_fence", false,-1);
        tracep->declBit(c+17747,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_we", false,-1);
        tracep->declBit(c+17748,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_re", false,-1);
        tracep->declQuad(c+15092,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_dcache_data", false,-1, 63,0);
        tracep->declBit(c+17749,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_dcache_finish", false,-1);
        tracep->declBit(c+17990,"ysyxSoCFull asic cpu cpu uncache_mmio7 start_sign", false,-1);
        tracep->declBit(c+17991,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache", false,-1);
        tracep->declBus(c+17992,"ysyxSoCFull asic cpu cpu uncache_mmio7 out_counter", false,-1, 1,0);
        tracep->declQuad(c+17993,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache_temp", false,-1, 63,0);
        tracep->declBit(c+17995,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncahche_read_finish", false,-1);
        tracep->declBit(c+17996,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache_out_ena", false,-1);
        tracep->declQuad(c+17997,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncahce_out_addr", false,-1, 63,0);
        tracep->declBit(c+17999,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache_out_ena1", false,-1);
        tracep->declQuad(c+18000,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache_out_addr1", false,-1, 63,0);
        tracep->declBus(c+18002,"ysyxSoCFull asic cpu cpu uncache_mmio7 out_counter1", false,-1, 1,0);
        tracep->declBit(c+18003,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncahche_write_finish", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu inst_cache2 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu inst_cache2 rst", false,-1);
        tracep->declQuad(c+3151,"ysyxSoCFull asic cpu cpu inst_cache2 inst_addr", false,-1, 63,0);
        tracep->declBit(c+17754,"ysyxSoCFull asic cpu cpu inst_cache2 inst_ready", false,-1);
        tracep->declBit(c+17734,"ysyxSoCFull asic cpu cpu inst_cache2 core_stall", false,-1);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu inst_cache2 inst_fence", false,-1);
        tracep->declBus(c+17750,"ysyxSoCFull asic cpu cpu inst_cache2 inst_data", false,-1, 31,0);
        tracep->declBit(c+17751,"ysyxSoCFull asic cpu cpu inst_cache2 inst_valid", false,-1);
        tracep->declBit(c+15094,"ysyxSoCFull asic cpu cpu inst_cache2 cache_read_ena", false,-1);
        tracep->declQuad(c+17752,"ysyxSoCFull asic cpu cpu inst_cache2 cache_addr", false,-1, 63,0);
        tracep->declQuad(c+3160,"ysyxSoCFull asic cpu cpu inst_cache2 cache_in_data", false,-1, 63,0);
        tracep->declBit(c+3162,"ysyxSoCFull asic cpu cpu inst_cache2 cache_in_valid", false,-1);
        tracep->declBit(c+18004,"ysyxSoCFull asic cpu cpu inst_cache2 icache_if_shankhand", false,-1);
        tracep->declBus(c+3473,"ysyxSoCFull asic cpu cpu inst_cache2 icache_tag", false,-1, 22,0);
        tracep->declBus(c+3474,"ysyxSoCFull asic cpu cpu inst_cache2 icache_index", false,-1, 5,0);
        tracep->declBus(c+3475,"ysyxSoCFull asic cpu cpu inst_cache2 state_inst", false,-1, 5,0);
        tracep->declBus(c+18005,"ysyxSoCFull asic cpu cpu inst_cache2 state_inst_nxt", false,-1, 5,0);
        tracep->declBus(c+3476,"ysyxSoCFull asic cpu cpu inst_cache2 fence_counter", false,-1, 6,0);
        tracep->declBit(c+3477,"ysyxSoCFull asic cpu cpu inst_cache2 read_ok_", false,-1);
        tracep->declBit(c+3478,"ysyxSoCFull asic cpu cpu inst_cache2 read_ok", false,-1);
        tracep->declBit(c+18006,"ysyxSoCFull asic cpu cpu inst_cache2 inst_hit_ok", false,-1);
        tracep->declArray(c+3479,"ysyxSoCFull asic cpu cpu inst_cache2 miss_data", false,-1, 127,0);
        tracep->declBit(c+3483,"ysyxSoCFull asic cpu cpu inst_cache2 miss_ena_l", false,-1);
        tracep->declArray(c+3484,"ysyxSoCFull asic cpu cpu inst_cache2 miss_strb_l", false,-1, 127,0);
        tracep->declBit(c+3488,"ysyxSoCFull asic cpu cpu inst_cache2 write_i_ok", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull asic cpu cpu inst_cache2 cahce_miss_ena", false,-1);
        tracep->declQuad(c+3490,"ysyxSoCFull asic cpu cpu inst_cache2 cache_miss_addr", false,-1, 63,0);
        tracep->declBus(c+18007,"ysyxSoCFull asic cpu cpu inst_cache2 missr_counter", false,-1, 1,0);
        tracep->declQuad(c+18008,"ysyxSoCFull asic cpu cpu inst_cache2 temp_inst", false,-1, 63,0);
        tracep->declArray(c+18010,"ysyxSoCFull asic cpu cpu inst_cache2 mism_data", false,-1, 127,0);
        tracep->declBit(c+18014,"ysyxSoCFull asic cpu cpu inst_cache2 mism_ena_l", false,-1);
        tracep->declArray(c+18015,"ysyxSoCFull asic cpu cpu inst_cache2 mism_strb_l", false,-1, 127,0);
        tracep->declBit(c+18019,"ysyxSoCFull asic cpu cpu inst_cache2 write_m_ok", false,-1);
        tracep->declBit(c+18020,"ysyxSoCFull asic cpu cpu inst_cache2 cache_mism_ena", false,-1);
        tracep->declQuad(c+18021,"ysyxSoCFull asic cpu cpu inst_cache2 cahce_mism_addr", false,-1, 63,0);
        tracep->declBit(c+3492,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_ena_i", false,-1);
        tracep->declBit(c+3493,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_valid_i", false,-1);
        tracep->declBus(c+3494,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_data_i", false,-1, 22,0);
        tracep->declBus(c+3495,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_addr_i", false,-1, 5,0);
        tracep->declBus(c+3496,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_ata_o", false,-1, 22,0);
        tracep->declBit(c+3497,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_valid_o", false,-1);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_ena_i", false,-1);
        tracep->declBit(c+3493,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_valid_i", false,-1);
        tracep->declBus(c+3494,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_data_i", false,-1, 22,0);
        tracep->declBus(c+3499,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_addr_i", false,-1, 5,0);
        tracep->declBus(c+3500,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_ata_o", false,-1, 22,0);
        tracep->declBit(c+3501,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_valid_o", false,-1);
        tracep->declArray(c+3502,"ysyxSoCFull asic cpu cpu inst_cache2 data_out", false,-1, 127,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic cpu cpu inst_cache2 CE", false,-1);
        tracep->declArray(c+15158,"ysyxSoCFull asic cpu cpu inst_cache2 w_strb_ram", false,-1, 127,0);
        tracep->declArray(c+15162,"ysyxSoCFull asic cpu cpu inst_cache2 w_data_ram", false,-1, 127,0);
        tracep->declBit(c+15166,"ysyxSoCFull asic cpu cpu inst_cache2 w_data_ena", false,-1);
        tracep->declBus(c+3506,"ysyxSoCFull asic cpu cpu inst_cache2 i", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO clk", false,-1);
        tracep->declBus(c+3495,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO addr_i", false,-1, 5,0);
        tracep->declBus(c+3494,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO teg_i", false,-1, 22,0);
        tracep->declBit(c+3493,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO teg_valid", false,-1);
        tracep->declBit(c+3492,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO teg_ena", false,-1);
        tracep->declBus(c+3496,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO data_o", false,-1, 22,0);
        tracep->declBit(c+3497,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO data_valid", false,-1);
        tracep->declBus(c+3496,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO out_data_r", false,-1, 22,0);
        tracep->declBit(c+3497,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO out_valid_r", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET clk", false,-1);
        tracep->declBus(c+3499,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET addr_i", false,-1, 5,0);
        tracep->declBus(c+3494,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET teg_i", false,-1, 22,0);
        tracep->declBit(c+3493,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET teg_valid", false,-1);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET teg_ena", false,-1);
        tracep->declBus(c+3500,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET data_o", false,-1, 22,0);
        tracep->declBit(c+3501,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET data_valid", false,-1);
        tracep->declBus(c+3500,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET out_data_r", false,-1, 22,0);
        tracep->declBit(c+3501,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET out_valid_r", false,-1);
        tracep->declBus(c+19969,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE Bits", false,-1, 31,0);
        tracep->declBus(c+19970,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19971,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE Add_Width", false,-1, 31,0);
        tracep->declBus(c+19969,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3502,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE Q", false,-1, 127,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE CLK", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE CEN", false,-1);
        tracep->declBit(c+15167,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE WEN", false,-1);
        tracep->declArray(c+15168,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE BWEN", false,-1, 127,0);
        tracep->declBus(c+3474,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE A", false,-1, 5,0);
        tracep->declArray(c+15162,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE D", false,-1, 127,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE cen", false,-1);
        tracep->declBit(c+15166,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE wen", false,-1);
        tracep->declArray(c+15158,"ysyxSoCFull asic cpu cpu inst_cache2 REM_ICACHE bwen", false,-1, 127,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu data_cache3 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu data_cache3 rst", false,-1);
        tracep->declQuad(c+17744,"ysyxSoCFull asic cpu cpu data_cache3 mem_addr_i", false,-1, 63,0);
        tracep->declQuad(c+17742,"ysyxSoCFull asic cpu cpu data_cache3 mem_data_i", false,-1, 63,0);
        tracep->declBus(c+17746,"ysyxSoCFull asic cpu cpu data_cache3 mem_strb_i", false,-1, 7,0);
        tracep->declBit(c+3153,"ysyxSoCFull asic cpu cpu data_cache3 mem_fence_i", false,-1);
        tracep->declBit(c+17748,"ysyxSoCFull asic cpu cpu data_cache3 mem_read_valid", false,-1);
        tracep->declBit(c+17747,"ysyxSoCFull asic cpu cpu data_cache3 mem_write_valid", false,-1);
        tracep->declQuad(c+15092,"ysyxSoCFull asic cpu cpu data_cache3 mem_data_out", false,-1, 63,0);
        tracep->declBit(c+17749,"ysyxSoCFull asic cpu cpu data_cache3 mem_data_ready", false,-1);
        tracep->declQuad(c+3157,"ysyxSoCFull asic cpu cpu data_cache3 in_dcache_data", false,-1, 63,0);
        tracep->declBit(c+3159,"ysyxSoCFull asic cpu cpu data_cache3 in_dcache_ready", false,-1);
        tracep->declQuad(c+17758,"ysyxSoCFull asic cpu cpu data_cache3 out_dcache_addr", false,-1, 63,0);
        tracep->declQuad(c+15095,"ysyxSoCFull asic cpu cpu data_cache3 out_dcache_data", false,-1, 63,0);
        tracep->declBus(c+17760,"ysyxSoCFull asic cpu cpu data_cache3 out_dcache_type", false,-1, 3,0);
        tracep->declBus(c+3507,"ysyxSoCFull asic cpu cpu data_cache3 counter", false,-1, 6,0);
        tracep->declBit(c+3508,"ysyxSoCFull asic cpu cpu data_cache3 fence_valid_req", false,-1);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu cpu data_cache3 read_request", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu data_cache3 read_success", false,-1);
        tracep->declBit(c+3511,"ysyxSoCFull asic cpu cpu data_cache3 write_request", false,-1);
        tracep->declBit(c+3512,"ysyxSoCFull asic cpu cpu data_cache3 write_success", false,-1);
        tracep->declBit(c+3513,"ysyxSoCFull asic cpu cpu data_cache3 fence_write_valid1", false,-1);
        tracep->declBit(c+3514,"ysyxSoCFull asic cpu cpu data_cache3 fence_write_valid2", false,-1);
        tracep->declQuad(c+3515,"ysyxSoCFull asic cpu cpu data_cache3 fence_data_out", false,-1, 63,0);
        tracep->declQuad(c+3517,"ysyxSoCFull asic cpu cpu data_cache3 fence_addr_out", false,-1, 63,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu cpu data_cache3 fence_type_out", false,-1, 3,0);
        tracep->declQuad(c+19972,"ysyxSoCFull asic cpu cpu data_cache3 fence_addr_cache", false,-1, 63,0);
        tracep->declBit(c+19974,"ysyxSoCFull asic cpu cpu data_cache3 check_two", false,-1);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu data_cache3 delay_oclk", false,-1);
        tracep->declBit(c+15172,"ysyxSoCFull asic cpu cpu data_cache3 dcache_read_shankhand", false,-1);
        tracep->declBit(c+15173,"ysyxSoCFull asic cpu cpu data_cache3 dcache_write_shankhand", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu cpu data_cache3 dcache_read_ready", false,-1);
        tracep->declBit(c+3522,"ysyxSoCFull asic cpu cpu data_cache3 dcache_write_ready", false,-1);
        tracep->declBus(c+18023,"ysyxSoCFull asic cpu cpu data_cache3 dcache_tag", false,-1, 22,0);
        tracep->declBus(c+18024,"ysyxSoCFull asic cpu cpu data_cache3 dcache_index", false,-1, 5,0);
        tracep->declBus(c+3523,"ysyxSoCFull asic cpu cpu data_cache3 state_dread", false,-1, 5,0);
        tracep->declBus(c+18025,"ysyxSoCFull asic cpu cpu data_cache3 state_dread_nxt", false,-1, 5,0);
        tracep->declBit(c+3524,"ysyxSoCFull asic cpu cpu data_cache3 read_ok_", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull asic cpu cpu data_cache3 read_ok", false,-1);
        tracep->declBit(c+18026,"ysyxSoCFull asic cpu cpu data_cache3 mem_hit_ok", false,-1);
        tracep->declBit(c+15174,"ysyxSoCFull asic cpu cpu data_cache3 hit_data_ready", false,-1);
        tracep->declBit(c+3526,"ysyxSoCFull asic cpu cpu data_cache3 dirty_ok", false,-1);
        tracep->declQuad(c+18027,"ysyxSoCFull asic cpu cpu data_cache3 dirty_out_addr", false,-1, 63,0);
        tracep->declQuad(c+18029,"ysyxSoCFull asic cpu cpu data_cache3 dirty_out_data", false,-1, 63,0);
        tracep->declBus(c+18031,"ysyxSoCFull asic cpu cpu data_cache3 dirty_out_type", false,-1, 3,0);
        tracep->declBit(c+18032,"ysyxSoCFull asic cpu cpu data_cache3 dirty_clean_o", false,-1);
        tracep->declBit(c+18033,"ysyxSoCFull asic cpu cpu data_cache3 dirty_clean_t", false,-1);
        tracep->declBit(c+18034,"ysyxSoCFull asic cpu cpu data_cache3 missr_i_ok", false,-1);
        tracep->declBus(c+3527,"ysyxSoCFull asic cpu cpu data_cache3 missr_out_type", false,-1, 3,0);
        tracep->declQuad(c+18035,"ysyxSoCFull asic cpu cpu data_cache3 missr_out_addr", false,-1, 63,0);
        tracep->declArray(c+18037,"ysyxSoCFull asic cpu cpu data_cache3 missr_data_strb", false,-1, 127,0);
        tracep->declBit(c+18041,"ysyxSoCFull asic cpu cpu data_cache3 missr_tag_ena1", false,-1);
        tracep->declArray(c+18042,"ysyxSoCFull asic cpu cpu data_cache3 missr_data_temp", false,-1, 127,0);
        tracep->declBit(c+18046,"ysyxSoCFull asic cpu cpu data_cache3 missr_tag_ena2", false,-1);
        tracep->declBit(c+3528,"ysyxSoCFull asic cpu cpu data_cache3 missr_data_ena", false,-1);
        tracep->declBit(c+3529,"ysyxSoCFull asic cpu cpu data_cache3 write_regr", false,-1);
        tracep->declBit(c+3530,"ysyxSoCFull asic cpu cpu data_cache3 write_regr_", false,-1);
        tracep->declBus(c+3531,"ysyxSoCFull asic cpu cpu data_cache3 state_dwrite", false,-1, 5,0);
        tracep->declBus(c+18047,"ysyxSoCFull asic cpu cpu data_cache3 state_dwrite_nxt", false,-1, 5,0);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu cpu data_cache3 read_w_ok_", false,-1);
        tracep->declBit(c+3533,"ysyxSoCFull asic cpu cpu data_cache3 read_w_ok", false,-1);
        tracep->declBit(c+3534,"ysyxSoCFull asic cpu cpu data_cache3 memw_hit_ok", false,-1);
        tracep->declArray(c+15175,"ysyxSoCFull asic cpu cpu data_cache3 hitw_data_strb", false,-1, 127,0);
        tracep->declArray(c+18048,"ysyxSoCFull asic cpu cpu data_cache3 hitw_data_temp", false,-1, 127,0);
        tracep->declBit(c+15179,"ysyxSoCFull asic cpu cpu data_cache3 hitw_data_ready", false,-1);
        tracep->declBit(c+15179,"ysyxSoCFull asic cpu cpu data_cache3 hitw_data_ena", false,-1);
        tracep->declQuad(c+18052,"ysyxSoCFull asic cpu cpu data_cache3 strb_extection", false,-1, 63,0);
        tracep->declBit(c+3535,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_ok", false,-1);
        tracep->declQuad(c+18054,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_out_addr", false,-1, 63,0);
        tracep->declQuad(c+18056,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_out_data", false,-1, 63,0);
        tracep->declBus(c+18058,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_out_type", false,-1, 3,0);
        tracep->declBit(c+18059,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_clean_o", false,-1);
        tracep->declBit(c+18060,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_clean_t", false,-1);
        tracep->declBit(c+18061,"ysyxSoCFull asic cpu cpu data_cache3 missw_i_ok", false,-1);
        tracep->declBus(c+3536,"ysyxSoCFull asic cpu cpu data_cache3 missw_out_type", false,-1, 3,0);
        tracep->declQuad(c+18062,"ysyxSoCFull asic cpu cpu data_cache3 missw_out_addr", false,-1, 63,0);
        tracep->declArray(c+18064,"ysyxSoCFull asic cpu cpu data_cache3 missw_data_strb", false,-1, 127,0);
        tracep->declBit(c+18068,"ysyxSoCFull asic cpu cpu data_cache3 missw_tag_ena1", false,-1);
        tracep->declArray(c+18069,"ysyxSoCFull asic cpu cpu data_cache3 missw_data_temp", false,-1, 127,0);
        tracep->declBit(c+18073,"ysyxSoCFull asic cpu cpu data_cache3 missw_tag_ena2", false,-1);
        tracep->declBit(c+3537,"ysyxSoCFull asic cpu cpu data_cache3 missw_data_ena", false,-1);
        tracep->declBit(c+3538,"ysyxSoCFull asic cpu cpu data_cache3 write_regw", false,-1);
        tracep->declBit(c+3539,"ysyxSoCFull asic cpu cpu data_cache3 write_regw_", false,-1);
        tracep->declBus(c+3540,"ysyxSoCFull asic cpu cpu data_cache3 i", false,-1, 31,0);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu cpu data_cache3 j", false,-1, 31,0);
        tracep->declBit(c+18074,"ysyxSoCFull asic cpu cpu data_cache3 oteg_ena_i", false,-1);
        tracep->declBit(c+3493,"ysyxSoCFull asic cpu cpu data_cache3 oteg_valid_i", false,-1);
        tracep->declBus(c+15180,"ysyxSoCFull asic cpu cpu data_cache3 oteg_data_i", false,-1, 22,0);
        tracep->declBus(c+18075,"ysyxSoCFull asic cpu cpu data_cache3 oteg_addr_i", false,-1, 5,0);
        tracep->declBus(c+3542,"ysyxSoCFull asic cpu cpu data_cache3 oteg_ata_o", false,-1, 22,0);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu data_cache3 oteg_valid_o", false,-1);
        tracep->declBit(c+18076,"ysyxSoCFull asic cpu cpu data_cache3 tteg_ena_i", false,-1);
        tracep->declBit(c+3493,"ysyxSoCFull asic cpu cpu data_cache3 tteg_valid_i", false,-1);
        tracep->declBus(c+15180,"ysyxSoCFull asic cpu cpu data_cache3 tteg_data_i", false,-1, 22,0);
        tracep->declBus(c+18077,"ysyxSoCFull asic cpu cpu data_cache3 tteg_addr_i", false,-1, 5,0);
        tracep->declBus(c+3544,"ysyxSoCFull asic cpu cpu data_cache3 tteg_ata_o", false,-1, 22,0);
        tracep->declBit(c+3545,"ysyxSoCFull asic cpu cpu data_cache3 tteg_valid_o", false,-1);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu cpu data_cache3 data_out", false,-1, 127,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic cpu cpu data_cache3 CE", false,-1);
        tracep->declArray(c+15181,"ysyxSoCFull asic cpu cpu data_cache3 w_strb_ram", false,-1, 127,0);
        tracep->declArray(c+15185,"ysyxSoCFull asic cpu cpu data_cache3 w_data_ram", false,-1, 127,0);
        tracep->declBit(c+15189,"ysyxSoCFull asic cpu cpu data_cache3 w_data_ena", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO clk", false,-1);
        tracep->declBus(c+18075,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO addr_i", false,-1, 5,0);
        tracep->declBus(c+15180,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO teg_i", false,-1, 22,0);
        tracep->declBit(c+3493,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO teg_valid", false,-1);
        tracep->declBit(c+18074,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO teg_ena", false,-1);
        tracep->declBus(c+3542,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO data_o", false,-1, 22,0);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO data_valid", false,-1);
        tracep->declBus(c+3542,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO out_data_r", false,-1, 22,0);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO out_valid_r", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET clk", false,-1);
        tracep->declBus(c+18077,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET addr_i", false,-1, 5,0);
        tracep->declBus(c+15180,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET teg_i", false,-1, 22,0);
        tracep->declBit(c+3493,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET teg_valid", false,-1);
        tracep->declBit(c+18076,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET teg_ena", false,-1);
        tracep->declBus(c+3544,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET data_o", false,-1, 22,0);
        tracep->declBit(c+3545,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET data_valid", false,-1);
        tracep->declBus(c+3544,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET out_data_r", false,-1, 22,0);
        tracep->declBit(c+3545,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET out_valid_r", false,-1);
        tracep->declBus(c+19969,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE Bits", false,-1, 31,0);
        tracep->declBus(c+19970,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19971,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE Add_Width", false,-1, 31,0);
        tracep->declBus(c+19969,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE Q", false,-1, 127,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE CLK", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE CEN", false,-1);
        tracep->declBit(c+15190,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE WEN", false,-1);
        tracep->declArray(c+15191,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE BWEN", false,-1, 127,0);
        tracep->declBus(c+18024,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE A", false,-1, 5,0);
        tracep->declArray(c+15185,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE D", false,-1, 127,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE cen", false,-1);
        tracep->declBit(c+15189,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE wen", false,-1);
        tracep->declArray(c+15181,"ysyxSoCFull asic cpu cpu data_cache3 REM_DCACHE bwen", false,-1, 127,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu arbitratem4 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu arbitratem4 rst", false,-1);
        tracep->declQuad(c+17758,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_addr", false,-1, 63,0);
        tracep->declQuad(c+15095,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_data", false,-1, 63,0);
        tracep->declBus(c+17760,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_type", false,-1, 3,0);
        tracep->declQuad(c+3157,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_data_o", false,-1, 63,0);
        tracep->declBit(c+3159,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_valid_", false,-1);
        tracep->declQuad(c+17737,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_addr", false,-1, 63,0);
        tracep->declQuad(c+17735,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_data", false,-1, 63,0);
        tracep->declBit(c+17741,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_read_ena", false,-1);
        tracep->declBit(c+17740,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_write_ena", false,-1);
        tracep->declBus(c+17739,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_mask", false,-1, 7,0);
        tracep->declQuad(c+3154,"ysyxSoCFull asic cpu cpu arbitratem4 uncahce_data_o", false,-1, 63,0);
        tracep->declBit(c+3156,"ysyxSoCFull asic cpu cpu arbitratem4 uncahce_valid_", false,-1);
        tracep->declQuad(c+17752,"ysyxSoCFull asic cpu cpu arbitratem4 i_cache_addr", false,-1, 63,0);
        tracep->declBit(c+15094,"ysyxSoCFull asic cpu cpu arbitratem4 i_cache_ena", false,-1);
        tracep->declQuad(c+3160,"ysyxSoCFull asic cpu cpu arbitratem4 i_cache_data", false,-1, 63,0);
        tracep->declBit(c+3162,"ysyxSoCFull asic cpu cpu arbitratem4 i_cache_valid_", false,-1);
        tracep->declBus(c+3164,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3165,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+3167,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+3168,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+3169,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+3170,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+3171,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+3172,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+3173,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_valid", false,-1);
        tracep->declBit(c+17761,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_ready", false,-1);
        tracep->declQuad(c+3174,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_data", false,-1, 63,0);
        tracep->declBus(c+3176,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+3177,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_last", false,-1);
        tracep->declBit(c+3178,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_valid", false,-1);
        tracep->declBit(c+17762,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_ready", false,-1);
        tracep->declBus(c+17763,"ysyxSoCFull asic cpu cpu arbitratem4 axi_b_id", false,-1, 3,0);
        tracep->declBus(c+17764,"ysyxSoCFull asic cpu cpu arbitratem4 axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+17765,"ysyxSoCFull asic cpu cpu arbitratem4 axi_b_valid", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu arbitratem4 axi_b_ready", false,-1);
        tracep->declBus(c+3179,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3180,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+3182,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+3183,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+3184,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+3185,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+3186,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+3187,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3188,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_valid", false,-1);
        tracep->declBit(c+17766,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_ready", false,-1);
        tracep->declBus(c+17767,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+17768,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_data", false,-1, 63,0);
        tracep->declBus(c+17770,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+17771,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_last", false,-1);
        tracep->declBit(c+17772,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_valid", false,-1);
        tracep->declBit(c+3189,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_ready", false,-1);
        tracep->declBit(c+18078,"ysyxSoCFull asic cpu cpu arbitratem4 read_dcache_shankhand", false,-1);
        tracep->declBit(c+18079,"ysyxSoCFull asic cpu cpu arbitratem4 write_dcache_shankhand", false,-1);
        tracep->declBit(c+18080,"ysyxSoCFull asic cpu cpu arbitratem4 read_icache_shankhand", false,-1);
        tracep->declBit(c+18081,"ysyxSoCFull asic cpu cpu arbitratem4 read_uncahce_shankhand", false,-1);
        tracep->declBit(c+18082,"ysyxSoCFull asic cpu cpu arbitratem4 write_uncahce_shankhand", false,-1);
        tracep->declBus(c+3550,"ysyxSoCFull asic cpu cpu arbitratem4 arbitrate_state", false,-1, 2,0);
        tracep->declBus(c+15195,"ysyxSoCFull asic cpu cpu arbitratem4 arbitrate_state_nxt", false,-1, 2,0);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3552,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_addr", false,-1, 63,0);
        tracep->declBus(c+3554,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_len", false,-1, 7,0);
        tracep->declBus(c+3555,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_size", false,-1, 2,0);
        tracep->declBus(c+3556,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_burst", false,-1, 1,0);
        tracep->declBus(c+3557,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_cache", false,-1, 3,0);
        tracep->declBus(c+3558,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_prot", false,-1, 2,0);
        tracep->declBus(c+3559,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3560,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_valid", false,-1);
        tracep->declBit(c+3561,"ysyxSoCFull asic cpu cpu arbitratem4 dread_cache_valid", false,-1);
        tracep->declBit(c+18083,"ysyxSoCFull asic cpu cpu arbitratem4 dread_arshankhand", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu arbitratem4 dread_r_ready", false,-1);
        tracep->declBit(c+3562,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ok", false,-1);
        tracep->declBit(c+18084,"ysyxSoCFull asic cpu cpu arbitratem4 dread_success", false,-1);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_id_u", false,-1, 3,0);
        tracep->declQuad(c+3564,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_addr_u", false,-1, 63,0);
        tracep->declBus(c+3566,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_len_u", false,-1, 7,0);
        tracep->declBus(c+3567,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_size_u", false,-1, 2,0);
        tracep->declBus(c+3568,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_burst_u", false,-1, 1,0);
        tracep->declBus(c+3569,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_cache_u", false,-1, 3,0);
        tracep->declBus(c+3570,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_prot_u", false,-1, 2,0);
        tracep->declBus(c+3571,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_qos_u", false,-1, 3,0);
        tracep->declBit(c+3572,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ar_valid_u", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull asic cpu cpu arbitratem4 dread_cache_valid_u", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic cpu cpu arbitratem4 dread_arshankhand_u", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu arbitratem4 dread_r_ready_u", false,-1);
        tracep->declBit(c+3574,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ok_u", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic cpu cpu arbitratem4 dread_success_u", false,-1);
        tracep->declBus(c+3575,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3576,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ar_addr", false,-1, 63,0);
        tracep->declBus(c+3578,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ar_len", false,-1, 7,0);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ar_size", false,-1, 2,0);
        tracep->declBus(c+3580,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ar_burst", false,-1, 1,0);
        tracep->declBus(c+3581,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ar_cache", false,-1, 3,0);
        tracep->declBus(c+3582,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ar_prot", false,-1, 2,0);
        tracep->declBus(c+3583,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ar_valid", false,-1);
        tracep->declBit(c+3162,"ysyxSoCFull asic cpu cpu arbitratem4 iread_cache_valid", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu arbitratem4 iread_r_ready", false,-1);
        tracep->declBit(c+18087,"ysyxSoCFull asic cpu cpu arbitratem4 iread_arshankhand", false,-1);
        tracep->declQuad(c+19975,"ysyxSoCFull asic cpu cpu arbitratem4 temp_iread", false,-1, 63,0);
        tracep->declBit(c+18088,"ysyxSoCFull asic cpu cpu arbitratem4 iread_success", false,-1);
        tracep->declBus(c+3585,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3586,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_addr", false,-1, 63,0);
        tracep->declBus(c+3588,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_len", false,-1, 7,0);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_size", false,-1, 2,0);
        tracep->declBus(c+3590,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_burst", false,-1, 1,0);
        tracep->declBus(c+3591,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_cache", false,-1, 3,0);
        tracep->declBus(c+3592,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_port", false,-1, 2,0);
        tracep->declBus(c+3593,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_qos", false,-1, 3,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_valid", false,-1);
        tracep->declQuad(c+3595,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_w_data", false,-1, 63,0);
        tracep->declBus(c+3597,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_w_strb", false,-1, 7,0);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_w_last", false,-1);
        tracep->declBit(c+3599,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_w_valid", false,-1);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_cache_valid", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_b_ready", false,-1);
        tracep->declBit(c+15196,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_awshankhand", false,-1);
        tracep->declBit(c+15197,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_wshankhand", false,-1);
        tracep->declBit(c+18089,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_success", false,-1);
        tracep->declBit(c+3601,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_ok", false,-1);
        tracep->declBus(c+3602,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_id_u", false,-1, 3,0);
        tracep->declQuad(c+3603,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_addr_u", false,-1, 63,0);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_len_u", false,-1, 7,0);
        tracep->declBus(c+3606,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_size_u", false,-1, 2,0);
        tracep->declBus(c+3607,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_burst_u", false,-1, 1,0);
        tracep->declBus(c+3608,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_cache_u", false,-1, 3,0);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_port_u", false,-1, 2,0);
        tracep->declBus(c+3610,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_qos_u", false,-1, 3,0);
        tracep->declBit(c+3611,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_aw_valid_u", false,-1);
        tracep->declQuad(c+3612,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_w_data_u", false,-1, 63,0);
        tracep->declBus(c+3614,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_w_strb_u", false,-1, 7,0);
        tracep->declBit(c+3615,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_w_last_u", false,-1);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_w_valid_u", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_cache_valid_u", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_b_ready_u", false,-1);
        tracep->declBit(c+15198,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_awshankhand_u", false,-1);
        tracep->declBit(c+15199,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_wshankhand_u", false,-1);
        tracep->declBit(c+18089,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_success_u", false,-1);
        tracep->declBit(c+3618,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_ok_u", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu soc_axi45 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu soc_axi45 rst", false,-1);
        tracep->declBus(c+17891,"ysyxSoCFull asic cpu cpu soc_axi45 prot_chose_write", false,-1, 2,0);
        tracep->declBus(c+17891,"ysyxSoCFull asic cpu cpu soc_axi45 prot_chose_read", false,-1, 2,0);
        tracep->declBus(c+3164,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3165,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+3167,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+3168,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+3169,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+3170,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+3171,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_prot", false,-1, 2,0);
        tracep->declBus(c+3172,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+3173,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_valid", false,-1);
        tracep->declBit(c+17761,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_ready", false,-1);
        tracep->declQuad(c+3174,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+3176,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+3177,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_last", false,-1);
        tracep->declBit(c+3178,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_valid", false,-1);
        tracep->declBit(c+17762,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_ready", false,-1);
        tracep->declBus(c+17763,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+17764,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_b_ready", false,-1);
        tracep->declBit(c+17765,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_b_valid", false,-1);
        tracep->declBus(c+3179,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3180,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+3182,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+3183,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+3184,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+3185,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+3186,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+3187,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3188,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_valid", false,-1);
        tracep->declBit(c+17766,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_ready", false,-1);
        tracep->declBus(c+17767,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+17768,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+17770,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+17771,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_last", false,-1);
        tracep->declBit(c+17772,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_valid", false,-1);
        tracep->declBit(c+3189,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_ready", false,-1);
        tracep->declBus(c+17773,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_id", false,-1, 11,0);
        tracep->declArray(c+17774,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_addr", false,-1, 191,0);
        tracep->declBus(c+17780,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_len", false,-1, 23,0);
        tracep->declBus(c+17781,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_size", false,-1, 8,0);
        tracep->declBus(c+17782,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_burst", false,-1, 5,0);
        tracep->declBus(c+17783,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_cache", false,-1, 11,0);
        tracep->declBus(c+17784,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_prot", false,-1, 8,0);
        tracep->declBus(c+17785,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_qos", false,-1, 11,0);
        tracep->declBus(c+17786,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_valid", false,-1, 2,0);
        tracep->declBus(c+17787,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_ready", false,-1, 2,0);
        tracep->declArray(c+17788,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_data", false,-1, 191,0);
        tracep->declBus(c+17794,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_strb", false,-1, 23,0);
        tracep->declBus(c+17795,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_last", false,-1, 2,0);
        tracep->declBus(c+17796,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_valid", false,-1, 2,0);
        tracep->declBus(c+17797,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_ready", false,-1, 2,0);
        tracep->declBus(c+17798,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_b_id", false,-1, 11,0);
        tracep->declBus(c+17799,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_b_resp", false,-1, 5,0);
        tracep->declBus(c+17800,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_b_valid", false,-1, 2,0);
        tracep->declBus(c+17801,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_b_ready", false,-1, 2,0);
        tracep->declBus(c+17802,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_id", false,-1, 11,0);
        tracep->declArray(c+17803,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_addr", false,-1, 191,0);
        tracep->declBus(c+17809,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_len", false,-1, 23,0);
        tracep->declBus(c+17810,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_size", false,-1, 8,0);
        tracep->declBus(c+17811,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_burst", false,-1, 5,0);
        tracep->declBus(c+17812,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_cache", false,-1, 11,0);
        tracep->declBus(c+17813,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_prot", false,-1, 8,0);
        tracep->declBus(c+17814,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_qos", false,-1, 11,0);
        tracep->declBus(c+17815,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_valid", false,-1, 2,0);
        tracep->declBus(c+17816,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_ready", false,-1, 2,0);
        tracep->declBus(c+17817,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_id", false,-1, 11,0);
        tracep->declArray(c+17818,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_data", false,-1, 191,0);
        tracep->declBus(c+17824,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_resp", false,-1, 5,0);
        tracep->declBus(c+17825,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_last", false,-1, 2,0);
        tracep->declBus(c+17826,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_valid", false,-1, 2,0);
        tracep->declBus(c+17827,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_ready", false,-1, 2,0);
        tracep->declBus(c+19954,"ysyxSoCFull asic cpu cpu soc_axi45 SLAVE_NUM", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu cpu clint6 clk", false,-1);
        tracep->declBit(c+17368,"ysyxSoCFull asic cpu cpu clint6 rst", false,-1);
        tracep->declBit(c+3163,"ysyxSoCFull asic cpu cpu clint6 time_interrupt", false,-1);
        tracep->declBus(c+17832,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+17833,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+17835,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+17836,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+17837,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+17838,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+17839,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_prot", false,-1, 2,0);
        tracep->declBus(c+17840,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+17842,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_valid", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_ready", false,-1);
        tracep->declQuad(c+17843,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+17845,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+17846,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_last", false,-1);
        tracep->declBit(c+17847,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_valid", false,-1);
        tracep->declBit(c+17848,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_ready", false,-1);
        tracep->declBus(c+3190,"ysyxSoCFull asic cpu cpu clint6 time_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+3191,"ysyxSoCFull asic cpu cpu clint6 time_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+3192,"ysyxSoCFull asic cpu cpu clint6 time_axi_b_valid", false,-1);
        tracep->declBit(c+17849,"ysyxSoCFull asic cpu cpu clint6 time_axi_b_ready", false,-1);
        tracep->declBus(c+17850,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+17851,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+17853,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+17854,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+17855,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+17856,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+17857,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+17858,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+17859,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_valid", false,-1);
        tracep->declBit(c+17860,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_ready", false,-1);
        tracep->declBus(c+15097,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+17861,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+20,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+3193,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_last", false,-1);
        tracep->declBit(c+3194,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_valid", false,-1);
        tracep->declBit(c+17863,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_ready", false,-1);
        tracep->declQuad(c+3619,"ysyxSoCFull asic cpu cpu clint6 car_mtime_l", false,-1, 63,0);
        tracep->declQuad(c+3621,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_h", false,-1, 63,0);
        tracep->declQuad(c+15200,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_l_nxt", false,-1, 63,0);
        tracep->declQuad(c+15202,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_h_nxt", false,-1, 63,0);
        tracep->declBit(c+18090,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_l_r_ena", false,-1);
        tracep->declBit(c+18091,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_h_r_ena", false,-1);
        tracep->declBit(c+18092,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_l_w_ena", false,-1);
        tracep->declBit(c+18093,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_h_w_ena", false,-1);
        tracep->declQuad(c+18094,"ysyxSoCFull asic cpu cpu clint6 wmask", false,-1, 63,0);
        tracep->declBit(c+18096,"ysyxSoCFull asic cpu cpu clint6 aw_shakehand", false,-1);
        tracep->declBit(c+18097,"ysyxSoCFull asic cpu cpu clint6 w_shakehand", false,-1);
        tracep->declBit(c+15204,"ysyxSoCFull asic cpu cpu clint6 b_shankhand", false,-1);
        tracep->declBit(c+18098,"ysyxSoCFull asic cpu cpu clint6 mode_right", false,-1);
        tracep->declBus(c+3623,"ysyxSoCFull asic cpu cpu clint6 state_time_m", false,-1, 1,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic cpu cpu clint6 state_time_m_nxt", false,-1, 1,0);
        tracep->declBus(c+3624,"ysyxSoCFull asic cpu cpu clint6 time_reg_id", false,-1, 3,0);
        tracep->declBus(c+3191,"ysyxSoCFull asic cpu cpu clint6 time_reg_resp", false,-1, 1,0);
        tracep->declBit(c+18100,"ysyxSoCFull asic cpu cpu clint6 mode_right_r", false,-1);
        tracep->declBit(c+18101,"ysyxSoCFull asic cpu cpu clint6 ar_shakehand", false,-1);
        tracep->declBit(c+15205,"ysyxSoCFull asic cpu cpu clint6 r_shankhand", false,-1);
        tracep->declQuad(c+15206,"ysyxSoCFull asic cpu cpu clint6 time_csr_link", false,-1, 63,0);
        tracep->declBus(c+3625,"ysyxSoCFull asic cpu cpu clint6 state_time_r", false,-1, 1,0);
        tracep->declBus(c+18102,"ysyxSoCFull asic cpu cpu clint6 state_time_r_nxt", false,-1, 1,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic luart reset", false,-1);
        tracep->declBit(c+18400,"ysyxSoCFull asic luart auto_in_psel", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull asic luart auto_in_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic luart auto_in_pwrite", false,-1);
        tracep->declBus(c+18402,"ysyxSoCFull asic luart auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+105,"ysyxSoCFull asic luart auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic luart auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18403,"ysyxSoCFull asic luart auto_in_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart auto_in_pslverr", false,-1);
        tracep->declBus(c+19913,"ysyxSoCFull asic luart auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart uart_rx", false,-1);
        tracep->declBit(c+16458,"ysyxSoCFull asic luart uart_tx", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart_clk", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic luart muart_resetn", false,-1);
        tracep->declBit(c+18400,"ysyxSoCFull asic luart muart_in_psel", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull asic luart muart_in_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic luart muart_in_pwrite", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull asic luart muart_in_paddr", false,-1, 31,0);
        tracep->declBus(c+19977,"ysyxSoCFull asic luart muart_in_pprot", false,-1, 2,0);
        tracep->declBus(c+105,"ysyxSoCFull asic luart muart_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic luart muart_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18403,"ysyxSoCFull asic luart muart_in_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart_in_pslverr", false,-1);
        tracep->declBus(c+19913,"ysyxSoCFull asic luart muart_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart_uart_rx", false,-1);
        tracep->declBit(c+16458,"ysyxSoCFull asic luart muart_uart_tx", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic luart muart resetn", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart clk", false,-1);
        tracep->declBit(c+18400,"ysyxSoCFull asic luart muart in_psel", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull asic luart muart in_penable", false,-1);
        tracep->declBus(c+19977,"ysyxSoCFull asic luart muart in_pprot", false,-1, 2,0);
        tracep->declBit(c+18403,"ysyxSoCFull asic luart muart in_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart in_pslverr", false,-1);
        tracep->declBus(c+18409,"ysyxSoCFull asic luart muart in_paddr", false,-1, 31,0);
        tracep->declBit(c+104,"ysyxSoCFull asic luart muart in_pwrite", false,-1);
        tracep->declBus(c+19913,"ysyxSoCFull asic luart muart in_prdata", false,-1, 31,0);
        tracep->declBus(c+105,"ysyxSoCFull asic luart muart in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic luart muart in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart uart_rx", false,-1);
        tracep->declBit(c+16458,"ysyxSoCFull asic luart muart uart_tx", false,-1);
        tracep->declBit(c+16483,"ysyxSoCFull asic luart muart rtsn", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart ctsn", false,-1);
        tracep->declBit(c+16484,"ysyxSoCFull asic luart muart dtr_pad_o", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart dsr_pad_i", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart ri_pad_i", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart dcd_pad_i", false,-1);
        tracep->declBit(c+16485,"ysyxSoCFull asic luart muart interrupt", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic luart muart reg_we", false,-1);
        tracep->declBit(c+18104,"ysyxSoCFull asic luart muart reg_re", false,-1);
        tracep->declBus(c+18410,"ysyxSoCFull asic luart muart reg_adr", false,-1, 2,0);
        tracep->declBus(c+18411,"ysyxSoCFull asic luart muart reg_dat8_w", false,-1, 7,0);
        tracep->declBus(c+3626,"ysyxSoCFull asic luart muart reg_dat8_w_reg", false,-1, 7,0);
        tracep->declBus(c+19921,"ysyxSoCFull asic luart muart reg_dat8_r", false,-1, 7,0);
        tracep->declBit(c+16486,"ysyxSoCFull asic luart muart rts_internal", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart Uregs clk", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic luart muart Uregs wb_rst_i", false,-1);
        tracep->declBus(c+18410,"ysyxSoCFull asic luart muart Uregs wb_addr_i", false,-1, 2,0);
        tracep->declBus(c+18412,"ysyxSoCFull asic luart muart Uregs wb_dat_i", false,-1, 7,0);
        tracep->declBus(c+19921,"ysyxSoCFull asic luart muart Uregs wb_dat_o", false,-1, 7,0);
        tracep->declBit(c+18103,"ysyxSoCFull asic luart muart Uregs wb_we_i", false,-1);
        tracep->declBit(c+18104,"ysyxSoCFull asic luart muart Uregs wb_re_i", false,-1);
        tracep->declBit(c+16458,"ysyxSoCFull asic luart muart Uregs stx_pad_o", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart Uregs srx_pad_i", false,-1);
        tracep->declBus(c+19978,"ysyxSoCFull asic luart muart Uregs modem_inputs", false,-1, 3,0);
        tracep->declBit(c+16486,"ysyxSoCFull asic luart muart Uregs rts_pad_o", false,-1);
        tracep->declBit(c+16484,"ysyxSoCFull asic luart muart Uregs dtr_pad_o", false,-1);
        tracep->declBit(c+16485,"ysyxSoCFull asic luart muart Uregs int_o", false,-1);
        tracep->declBit(c+16487,"ysyxSoCFull asic luart muart Uregs enable", false,-1);
        tracep->declBit(c+16488,"ysyxSoCFull asic luart muart Uregs srx_pad", false,-1);
        tracep->declBus(c+16489,"ysyxSoCFull asic luart muart Uregs ier", false,-1, 3,0);
        tracep->declBus(c+16490,"ysyxSoCFull asic luart muart Uregs iir", false,-1, 3,0);
        tracep->declBus(c+16491,"ysyxSoCFull asic luart muart Uregs fcr", false,-1, 1,0);
        tracep->declBus(c+16492,"ysyxSoCFull asic luart muart Uregs mcr", false,-1, 4,0);
        tracep->declBus(c+16493,"ysyxSoCFull asic luart muart Uregs lcr", false,-1, 7,0);
        tracep->declBus(c+16494,"ysyxSoCFull asic luart muart Uregs msr", false,-1, 7,0);
        tracep->declBus(c+16495,"ysyxSoCFull asic luart muart Uregs dl", false,-1, 15,0);
        tracep->declBus(c+16496,"ysyxSoCFull asic luart muart Uregs scratch", false,-1, 7,0);
        tracep->declBit(c+16497,"ysyxSoCFull asic luart muart Uregs start_dlc", false,-1);
        tracep->declBit(c+16498,"ysyxSoCFull asic luart muart Uregs lsr_mask_d", false,-1);
        tracep->declBit(c+16499,"ysyxSoCFull asic luart muart Uregs msi_reset", false,-1);
        tracep->declBus(c+16500,"ysyxSoCFull asic luart muart Uregs dlc", false,-1, 15,0);
        tracep->declBus(c+16501,"ysyxSoCFull asic luart muart Uregs trigger_level", false,-1, 3,0);
        tracep->declBit(c+16502,"ysyxSoCFull asic luart muart Uregs rx_reset", false,-1);
        tracep->declBit(c+16503,"ysyxSoCFull asic luart muart Uregs tx_reset", false,-1);
        tracep->declBit(c+16504,"ysyxSoCFull asic luart muart Uregs dlab", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic luart muart Uregs cts_pad_i", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart Uregs dsr_pad_i", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart Uregs ri_pad_i", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart Uregs dcd_pad_i", false,-1);
        tracep->declBit(c+16505,"ysyxSoCFull asic luart muart Uregs loopback", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart Uregs cts", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic luart muart Uregs dsr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic luart muart Uregs ri", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic luart muart Uregs dcd", false,-1);
        tracep->declBit(c+16506,"ysyxSoCFull asic luart muart Uregs cts_c", false,-1);
        tracep->declBit(c+16507,"ysyxSoCFull asic luart muart Uregs dsr_c", false,-1);
        tracep->declBit(c+16508,"ysyxSoCFull asic luart muart Uregs ri_c", false,-1);
        tracep->declBit(c+16509,"ysyxSoCFull asic luart muart Uregs dcd_c", false,-1);
        tracep->declBus(c+16510,"ysyxSoCFull asic luart muart Uregs lsr", false,-1, 7,0);
        tracep->declBit(c+16511,"ysyxSoCFull asic luart muart Uregs lsr0", false,-1);
        tracep->declBit(c+16512,"ysyxSoCFull asic luart muart Uregs lsr1", false,-1);
        tracep->declBit(c+16513,"ysyxSoCFull asic luart muart Uregs lsr2", false,-1);
        tracep->declBit(c+16514,"ysyxSoCFull asic luart muart Uregs lsr3", false,-1);
        tracep->declBit(c+16515,"ysyxSoCFull asic luart muart Uregs lsr4", false,-1);
        tracep->declBit(c+16516,"ysyxSoCFull asic luart muart Uregs lsr5", false,-1);
        tracep->declBit(c+16517,"ysyxSoCFull asic luart muart Uregs lsr6", false,-1);
        tracep->declBit(c+16518,"ysyxSoCFull asic luart muart Uregs lsr7", false,-1);
        tracep->declBit(c+16519,"ysyxSoCFull asic luart muart Uregs lsr0r", false,-1);
        tracep->declBit(c+16520,"ysyxSoCFull asic luart muart Uregs lsr1r", false,-1);
        tracep->declBit(c+16521,"ysyxSoCFull asic luart muart Uregs lsr2r", false,-1);
        tracep->declBit(c+16522,"ysyxSoCFull asic luart muart Uregs lsr3r", false,-1);
        tracep->declBit(c+16523,"ysyxSoCFull asic luart muart Uregs lsr4r", false,-1);
        tracep->declBit(c+16524,"ysyxSoCFull asic luart muart Uregs lsr5r", false,-1);
        tracep->declBit(c+16525,"ysyxSoCFull asic luart muart Uregs lsr6r", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull asic luart muart Uregs lsr7r", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic luart muart Uregs lsr_mask", false,-1);
        tracep->declBit(c+16527,"ysyxSoCFull asic luart muart Uregs rls_int", false,-1);
        tracep->declBit(c+16528,"ysyxSoCFull asic luart muart Uregs rda_int", false,-1);
        tracep->declBit(c+16529,"ysyxSoCFull asic luart muart Uregs ti_int", false,-1);
        tracep->declBit(c+16530,"ysyxSoCFull asic luart muart Uregs thre_int", false,-1);
        tracep->declBit(c+16531,"ysyxSoCFull asic luart muart Uregs ms_int", false,-1);
        tracep->declBit(c+16532,"ysyxSoCFull asic luart muart Uregs tf_push", false,-1);
        tracep->declBit(c+16533,"ysyxSoCFull asic luart muart Uregs rf_pop", false,-1);
        tracep->declBus(c+16534,"ysyxSoCFull asic luart muart Uregs rf_data_out", false,-1, 10,0);
        tracep->declBit(c+16535,"ysyxSoCFull asic luart muart Uregs rf_error_bit", false,-1);
        tracep->declBit(c+16512,"ysyxSoCFull asic luart muart Uregs rf_overrun", false,-1);
        tracep->declBit(c+16536,"ysyxSoCFull asic luart muart Uregs rf_push_pulse", false,-1);
        tracep->declBus(c+16537,"ysyxSoCFull asic luart muart Uregs rf_count", false,-1, 4,0);
        tracep->declBus(c+16538,"ysyxSoCFull asic luart muart Uregs tf_count", false,-1, 4,0);
        tracep->declBus(c+16539,"ysyxSoCFull asic luart muart Uregs tstate", false,-1, 2,0);
        tracep->declBus(c+16540,"ysyxSoCFull asic luart muart Uregs rstate", false,-1, 3,0);
        tracep->declBus(c+16541,"ysyxSoCFull asic luart muart Uregs counter_t", false,-1, 9,0);
        tracep->declBit(c+16542,"ysyxSoCFull asic luart muart Uregs thre_set_en", false,-1);
        tracep->declBus(c+16543,"ysyxSoCFull asic luart muart Uregs block_cnt", false,-1, 7,0);
        tracep->declBus(c+16544,"ysyxSoCFull asic luart muart Uregs block_value", false,-1, 7,0);
        tracep->declBit(c+16545,"ysyxSoCFull asic luart muart Uregs serial_out", false,-1);
        tracep->declBit(c+16546,"ysyxSoCFull asic luart muart Uregs serial_in", false,-1);
        tracep->declBit(c+18106,"ysyxSoCFull asic luart muart Uregs lsr_mask_condition", false,-1);
        tracep->declBit(c+18107,"ysyxSoCFull asic luart muart Uregs iir_read", false,-1);
        tracep->declBit(c+18108,"ysyxSoCFull asic luart muart Uregs msr_read", false,-1);
        tracep->declBit(c+18109,"ysyxSoCFull asic luart muart Uregs fifo_read", false,-1);
        tracep->declBit(c+18110,"ysyxSoCFull asic luart muart Uregs fifo_write", false,-1);
        tracep->declBus(c+16547,"ysyxSoCFull asic luart muart Uregs delayed_modem_signals", false,-1, 3,0);
        tracep->declBit(c+16548,"ysyxSoCFull asic luart muart Uregs lsr0_d", false,-1);
        tracep->declBit(c+16549,"ysyxSoCFull asic luart muart Uregs lsr1_d", false,-1);
        tracep->declBit(c+16550,"ysyxSoCFull asic luart muart Uregs lsr2_d", false,-1);
        tracep->declBit(c+16551,"ysyxSoCFull asic luart muart Uregs lsr3_d", false,-1);
        tracep->declBit(c+16552,"ysyxSoCFull asic luart muart Uregs lsr4_d", false,-1);
        tracep->declBit(c+16553,"ysyxSoCFull asic luart muart Uregs lsr5_d", false,-1);
        tracep->declBit(c+16554,"ysyxSoCFull asic luart muart Uregs lsr6_d", false,-1);
        tracep->declBit(c+16555,"ysyxSoCFull asic luart muart Uregs lsr7_d", false,-1);
        tracep->declBit(c+16556,"ysyxSoCFull asic luart muart Uregs rls_int_d", false,-1);
        tracep->declBit(c+16557,"ysyxSoCFull asic luart muart Uregs thre_int_d", false,-1);
        tracep->declBit(c+16558,"ysyxSoCFull asic luart muart Uregs ms_int_d", false,-1);
        tracep->declBit(c+16559,"ysyxSoCFull asic luart muart Uregs ti_int_d", false,-1);
        tracep->declBit(c+16560,"ysyxSoCFull asic luart muart Uregs rda_int_d", false,-1);
        tracep->declBit(c+16561,"ysyxSoCFull asic luart muart Uregs rls_int_rise", false,-1);
        tracep->declBit(c+16562,"ysyxSoCFull asic luart muart Uregs thre_int_rise", false,-1);
        tracep->declBit(c+16563,"ysyxSoCFull asic luart muart Uregs ms_int_rise", false,-1);
        tracep->declBit(c+16564,"ysyxSoCFull asic luart muart Uregs ti_int_rise", false,-1);
        tracep->declBit(c+16565,"ysyxSoCFull asic luart muart Uregs rda_int_rise", false,-1);
        tracep->declBit(c+16566,"ysyxSoCFull asic luart muart Uregs rls_int_pnd", false,-1);
        tracep->declBit(c+16567,"ysyxSoCFull asic luart muart Uregs rda_int_pnd", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull asic luart muart Uregs thre_int_pnd", false,-1);
        tracep->declBit(c+16569,"ysyxSoCFull asic luart muart Uregs ms_int_pnd", false,-1);
        tracep->declBit(c+16570,"ysyxSoCFull asic luart muart Uregs ti_int_pnd", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart Uregs transmitter clk", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic luart muart Uregs transmitter wb_rst_i", false,-1);
        tracep->declBus(c+16493,"ysyxSoCFull asic luart muart Uregs transmitter lcr", false,-1, 7,0);
        tracep->declBit(c+16532,"ysyxSoCFull asic luart muart Uregs transmitter tf_push", false,-1);
        tracep->declBus(c+18412,"ysyxSoCFull asic luart muart Uregs transmitter wb_dat_i", false,-1, 7,0);
        tracep->declBit(c+16487,"ysyxSoCFull asic luart muart Uregs transmitter enable", false,-1);
        tracep->declBit(c+16503,"ysyxSoCFull asic luart muart Uregs transmitter tx_reset", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic luart muart Uregs transmitter lsr_mask", false,-1);
        tracep->declBit(c+16545,"ysyxSoCFull asic luart muart Uregs transmitter stx_pad_o", false,-1);
        tracep->declBus(c+16539,"ysyxSoCFull asic luart muart Uregs transmitter tstate", false,-1, 2,0);
        tracep->declBus(c+16538,"ysyxSoCFull asic luart muart Uregs transmitter tf_count", false,-1, 4,0);
        tracep->declBus(c+16571,"ysyxSoCFull asic luart muart Uregs transmitter counter", false,-1, 4,0);
        tracep->declBus(c+16572,"ysyxSoCFull asic luart muart Uregs transmitter bit_counter", false,-1, 2,0);
        tracep->declBus(c+16573,"ysyxSoCFull asic luart muart Uregs transmitter shift_out", false,-1, 6,0);
        tracep->declBit(c+16574,"ysyxSoCFull asic luart muart Uregs transmitter stx_o_tmp", false,-1);
        tracep->declBit(c+16575,"ysyxSoCFull asic luart muart Uregs transmitter parity_xor", false,-1);
        tracep->declBit(c+16576,"ysyxSoCFull asic luart muart Uregs transmitter tf_pop", false,-1);
        tracep->declBit(c+16577,"ysyxSoCFull asic luart muart Uregs transmitter bit_out", false,-1);
        tracep->declBus(c+18412,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_in", false,-1, 7,0);
        tracep->declBus(c+16578,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_out", false,-1, 7,0);
        tracep->declBit(c+16579,"ysyxSoCFull asic luart muart Uregs transmitter tf_overrun", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull asic luart muart Uregs transmitter s_idle", false,-1, 2,0);
        tracep->declBus(c+19977,"ysyxSoCFull asic luart muart Uregs transmitter s_send_start", false,-1, 2,0);
        tracep->declBus(c+19979,"ysyxSoCFull asic luart muart Uregs transmitter s_send_byte", false,-1, 2,0);
        tracep->declBus(c+19980,"ysyxSoCFull asic luart muart Uregs transmitter s_send_parity", false,-1, 2,0);
        tracep->declBus(c+19981,"ysyxSoCFull asic luart muart Uregs transmitter s_send_stop", false,-1, 2,0);
        tracep->declBus(c+19982,"ysyxSoCFull asic luart muart Uregs transmitter s_pop_byte", false,-1, 2,0);
        tracep->declBus(c+19983,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_width", false,-1, 31,0);
        tracep->declBus(c+19984,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+19985,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+19986,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx clk", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx wb_rst_i", false,-1);
        tracep->declBit(c+16532,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx push", false,-1);
        tracep->declBit(c+16576,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx pop", false,-1);
        tracep->declBus(c+18412,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_in", false,-1, 7,0);
        tracep->declBit(c+16503,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_reset", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx reset_status", false,-1);
        tracep->declBus(c+16578,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_out", false,-1, 7,0);
        tracep->declBit(c+16579,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx overrun", false,-1);
        tracep->declBus(c+16538,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx count", false,-1, 4,0);
        tracep->declBus(c+16580,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top", false,-1, 3,0);
        tracep->declBus(c+16581,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx bottom", false,-1, 3,0);
        tracep->declBus(c+16582,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+19985,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+19983,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo data_width", false,-1, 31,0);
        tracep->declBus(c+19984,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo depth", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo clk", false,-1);
        tracep->declBit(c+16532,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo we", false,-1);
        tracep->declBus(c+16580,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo a", false,-1, 3,0);
        tracep->declBus(c+16581,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpra", false,-1, 3,0);
        tracep->declBus(c+18412,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo di", false,-1, 7,0);
        tracep->declBus(c+16578,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+3627+i*1,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo ram", true,(i+0), 7,0);}}
        tracep->declBus(c+19987,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops width", false,-1, 31,0);
        tracep->declBus(c+19988,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops init_value", false,-1, 0,0);
        tracep->declBus(c+19987,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops Tp", false,-1, 31,0);
        tracep->declBit(c+19905,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops rst_i", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops clk_i", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_rst_i", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_clk_en_i", false,-1);
        tracep->declBus(c+19939,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops async_dat_i", false,-1, 0,0);
        tracep->declBus(c+16488,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops sync_dat_o", false,-1, 0,0);
        tracep->declBus(c+16583,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops flop_0", false,-1, 0,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart Uregs receiver clk", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic luart muart Uregs receiver wb_rst_i", false,-1);
        tracep->declBus(c+16493,"ysyxSoCFull asic luart muart Uregs receiver lcr", false,-1, 7,0);
        tracep->declBit(c+16533,"ysyxSoCFull asic luart muart Uregs receiver rf_pop", false,-1);
        tracep->declBit(c+16546,"ysyxSoCFull asic luart muart Uregs receiver srx_pad_i", false,-1);
        tracep->declBit(c+16487,"ysyxSoCFull asic luart muart Uregs receiver enable", false,-1);
        tracep->declBit(c+16502,"ysyxSoCFull asic luart muart Uregs receiver rx_reset", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic luart muart Uregs receiver lsr_mask", false,-1);
        tracep->declBus(c+16541,"ysyxSoCFull asic luart muart Uregs receiver counter_t", false,-1, 9,0);
        tracep->declBus(c+16537,"ysyxSoCFull asic luart muart Uregs receiver rf_count", false,-1, 4,0);
        tracep->declBus(c+16534,"ysyxSoCFull asic luart muart Uregs receiver rf_data_out", false,-1, 10,0);
        tracep->declBit(c+16512,"ysyxSoCFull asic luart muart Uregs receiver rf_overrun", false,-1);
        tracep->declBit(c+16535,"ysyxSoCFull asic luart muart Uregs receiver rf_error_bit", false,-1);
        tracep->declBus(c+16540,"ysyxSoCFull asic luart muart Uregs receiver rstate", false,-1, 3,0);
        tracep->declBit(c+16536,"ysyxSoCFull asic luart muart Uregs receiver rf_push_pulse", false,-1);
        tracep->declBus(c+16584,"ysyxSoCFull asic luart muart Uregs receiver rcounter16", false,-1, 3,0);
        tracep->declBus(c+16585,"ysyxSoCFull asic luart muart Uregs receiver rbit_counter", false,-1, 2,0);
        tracep->declBus(c+16586,"ysyxSoCFull asic luart muart Uregs receiver rshift", false,-1, 7,0);
        tracep->declBit(c+16587,"ysyxSoCFull asic luart muart Uregs receiver rparity", false,-1);
        tracep->declBit(c+16588,"ysyxSoCFull asic luart muart Uregs receiver rparity_error", false,-1);
        tracep->declBit(c+16589,"ysyxSoCFull asic luart muart Uregs receiver rframing_error", false,-1);
        tracep->declBit(c+16590,"ysyxSoCFull asic luart muart Uregs receiver rbit_in", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull asic luart muart Uregs receiver rparity_xor", false,-1);
        tracep->declBus(c+16592,"ysyxSoCFull asic luart muart Uregs receiver counter_b", false,-1, 7,0);
        tracep->declBit(c+16593,"ysyxSoCFull asic luart muart Uregs receiver rf_push_q", false,-1);
        tracep->declBus(c+16594,"ysyxSoCFull asic luart muart Uregs receiver rf_data_in", false,-1, 10,0);
        tracep->declBit(c+16595,"ysyxSoCFull asic luart muart Uregs receiver rf_push", false,-1);
        tracep->declBit(c+16596,"ysyxSoCFull asic luart muart Uregs receiver break_error", false,-1);
        tracep->declBit(c+16597,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_7", false,-1);
        tracep->declBit(c+16598,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_0", false,-1);
        tracep->declBit(c+16599,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_1", false,-1);
        tracep->declBus(c+16600,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_minus_1", false,-1, 3,0);
        tracep->declBus(c+19944,"ysyxSoCFull asic luart muart Uregs receiver sr_idle", false,-1, 3,0);
        tracep->declBus(c+19989,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_start", false,-1, 3,0);
        tracep->declBus(c+19990,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_bit", false,-1, 3,0);
        tracep->declBus(c+19991,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_parity", false,-1, 3,0);
        tracep->declBus(c+19992,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_stop", false,-1, 3,0);
        tracep->declBus(c+19993,"ysyxSoCFull asic luart muart Uregs receiver sr_check_parity", false,-1, 3,0);
        tracep->declBus(c+19994,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_prepare", false,-1, 3,0);
        tracep->declBus(c+19995,"ysyxSoCFull asic luart muart Uregs receiver sr_end_bit", false,-1, 3,0);
        tracep->declBus(c+19978,"ysyxSoCFull asic luart muart Uregs receiver sr_ca_lc_parity", false,-1, 3,0);
        tracep->declBus(c+19996,"ysyxSoCFull asic luart muart Uregs receiver sr_wait1", false,-1, 3,0);
        tracep->declBus(c+19997,"ysyxSoCFull asic luart muart Uregs receiver sr_push", false,-1, 3,0);
        tracep->declBus(c+16601,"ysyxSoCFull asic luart muart Uregs receiver toc_value", false,-1, 9,0);
        tracep->declBus(c+16602,"ysyxSoCFull asic luart muart Uregs receiver brc_value", false,-1, 7,0);
        tracep->declBus(c+19998,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_width", false,-1, 31,0);
        tracep->declBus(c+19984,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+19985,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+19986,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx clk", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx wb_rst_i", false,-1);
        tracep->declBit(c+16536,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx push", false,-1);
        tracep->declBit(c+16533,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx pop", false,-1);
        tracep->declBus(c+16594,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_in", false,-1, 10,0);
        tracep->declBit(c+16502,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_reset", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx reset_status", false,-1);
        tracep->declBus(c+16534,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_out", false,-1, 10,0);
        tracep->declBit(c+16512,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx overrun", false,-1);
        tracep->declBus(c+16537,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx count", false,-1, 4,0);
        tracep->declBit(c+16535,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx error_bit", false,-1);
        tracep->declBus(c+14648,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data8_out", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+16603+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo", true,(i+0), 2,0);}}
        tracep->declBus(c+16619,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top", false,-1, 3,0);
        tracep->declBus(c+16620,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx bottom", false,-1, 3,0);
        tracep->declBus(c+16621,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+16622,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word0", false,-1, 2,0);
        tracep->declBus(c+16623,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word1", false,-1, 2,0);
        tracep->declBus(c+16624,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word2", false,-1, 2,0);
        tracep->declBus(c+16625,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word3", false,-1, 2,0);
        tracep->declBus(c+16626,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word4", false,-1, 2,0);
        tracep->declBus(c+16627,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word5", false,-1, 2,0);
        tracep->declBus(c+16628,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word6", false,-1, 2,0);
        tracep->declBus(c+16629,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word7", false,-1, 2,0);
        tracep->declBus(c+16630,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word8", false,-1, 2,0);
        tracep->declBus(c+16631,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word9", false,-1, 2,0);
        tracep->declBus(c+16632,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word10", false,-1, 2,0);
        tracep->declBus(c+16633,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word11", false,-1, 2,0);
        tracep->declBus(c+16634,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word12", false,-1, 2,0);
        tracep->declBus(c+16635,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word13", false,-1, 2,0);
        tracep->declBus(c+16636,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word14", false,-1, 2,0);
        tracep->declBus(c+16637,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word15", false,-1, 2,0);
        tracep->declBus(c+19985,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+19983,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo data_width", false,-1, 31,0);
        tracep->declBus(c+19984,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo depth", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo clk", false,-1);
        tracep->declBit(c+16536,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo we", false,-1);
        tracep->declBus(c+16619,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo a", false,-1, 3,0);
        tracep->declBus(c+16620,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpra", false,-1, 3,0);
        tracep->declBus(c+16638,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo di", false,-1, 7,0);
        tracep->declBus(c+14648,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+3643+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo ram", true,(i+0), 7,0);}}
        tracep->declBit(c+19904,"ysyxSoCFull asic lspi clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic lspi reset", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull asic lspi auto_in_psel", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic lspi auto_in_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic lspi auto_in_pwrite", false,-1);
        tracep->declBus(c+18398,"ysyxSoCFull asic lspi auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+105,"ysyxSoCFull asic lspi auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic lspi auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18406,"ysyxSoCFull asic lspi auto_in_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic lspi auto_in_pslverr", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic lspi auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi spi_bundle_clk", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull asic lspi spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic lspi spi_bundle_mosi", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic lspi spi_bundle_miso", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic lspi mspi_clk", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic lspi mspi_resetn", false,-1);
        tracep->declBit(c+18404,"ysyxSoCFull asic lspi mspi_in_psel", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic lspi mspi_in_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic lspi mspi_in_pwrite", false,-1);
        tracep->declBus(c+18413,"ysyxSoCFull asic lspi mspi_in_paddr", false,-1, 31,0);
        tracep->declBus(c+19977,"ysyxSoCFull asic lspi mspi_in_pprot", false,-1, 2,0);
        tracep->declBus(c+105,"ysyxSoCFull asic lspi mspi_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic lspi mspi_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18406,"ysyxSoCFull asic lspi mspi_in_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic lspi mspi_in_pslverr", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic lspi mspi_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi_spi_clk", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull asic lspi mspi_spi_cs", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic lspi mspi_spi_mosi", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic lspi mspi_spi_miso", false,-1);
        tracep->declBit(c+19999,"ysyxSoCFull asic lspi mspi_spi_irq_out", false,-1);
        tracep->declBus(c+20000,"ysyxSoCFull asic lspi mspi flash_addr_start", false,-1, 31,0);
        tracep->declBus(c+20001,"ysyxSoCFull asic lspi mspi flash_addr_end", false,-1, 31,0);
        tracep->declBus(c+20002,"ysyxSoCFull asic lspi mspi spi_cs_num", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic lspi mspi clk", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull asic lspi mspi resetn", false,-1);
        tracep->declBus(c+18413,"ysyxSoCFull asic lspi mspi in_paddr", false,-1, 31,0);
        tracep->declBit(c+18404,"ysyxSoCFull asic lspi mspi in_psel", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic lspi mspi in_penable", false,-1);
        tracep->declBus(c+19977,"ysyxSoCFull asic lspi mspi in_pprot", false,-1, 2,0);
        tracep->declBit(c+104,"ysyxSoCFull asic lspi mspi in_pwrite", false,-1);
        tracep->declBus(c+105,"ysyxSoCFull asic lspi mspi in_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic lspi mspi in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18406,"ysyxSoCFull asic lspi mspi in_pready", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic lspi mspi in_prdata", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull asic lspi mspi in_pslverr", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi spi_clk", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull asic lspi mspi spi_cs", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull asic lspi mspi spi_mosi", false,-1);
        tracep->declBit(c+17321,"ysyxSoCFull asic lspi mspi spi_miso", false,-1);
        tracep->declBit(c+19999,"ysyxSoCFull asic lspi mspi spi_irq_out", false,-1);
        tracep->declQuad(c+3659,"ysyxSoCFull asic lspi mspi data", false,-1, 63,0);
        tracep->declBit(c+18414,"ysyxSoCFull asic lspi mspi ren", false,-1);
        tracep->declBit(c+19922,"ysyxSoCFull asic lspi mspi wen", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic lspi mspi flashRead clock", false,-1);
        tracep->declBit(c+18414,"ysyxSoCFull asic lspi mspi flashRead ren", false,-1);
        tracep->declQuad(c+18415,"ysyxSoCFull asic lspi mspi flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+3659,"ysyxSoCFull asic lspi mspi flashRead data", false,-1, 63,0);
        tracep->declBit(c+19904,"ysyxSoCFull asic axi42apb clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic axi42apb reset", false,-1);
        tracep->declBit(c+96,"ysyxSoCFull asic axi42apb auto_in_awready", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull asic axi42apb auto_in_awvalid", false,-1);
        tracep->declBus(c+17332,"ysyxSoCFull asic axi42apb auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17364,"ysyxSoCFull asic axi42apb auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic axi42apb auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic axi42apb auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+97,"ysyxSoCFull asic axi42apb auto_in_wready", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull asic axi42apb auto_in_wvalid", false,-1);
        tracep->declQuad(c+17338,"ysyxSoCFull asic axi42apb auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic axi42apb auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+14970,"ysyxSoCFull asic axi42apb auto_in_bready", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic axi42apb auto_in_bvalid", false,-1);
        tracep->declBus(c+99,"ysyxSoCFull asic axi42apb auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic axi42apb auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+100,"ysyxSoCFull asic axi42apb auto_in_arready", false,-1);
        tracep->declBit(c+17366,"ysyxSoCFull asic axi42apb auto_in_arvalid", false,-1);
        tracep->declBus(c+17345,"ysyxSoCFull asic axi42apb auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull asic axi42apb auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+17347,"ysyxSoCFull asic axi42apb auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17348,"ysyxSoCFull asic axi42apb auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+14971,"ysyxSoCFull asic axi42apb auto_in_rready", false,-1);
        tracep->declBit(c+18397,"ysyxSoCFull asic axi42apb auto_in_rvalid", false,-1);
        tracep->declBus(c+101,"ysyxSoCFull asic axi42apb auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19910,"ysyxSoCFull asic axi42apb auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19940,"ysyxSoCFull asic axi42apb auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+102,"ysyxSoCFull asic axi42apb auto_out_psel", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic axi42apb auto_out_penable", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic axi42apb auto_out_pwrite", false,-1);
        tracep->declBus(c+18398,"ysyxSoCFull asic axi42apb auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+105,"ysyxSoCFull asic axi42apb auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+106,"ysyxSoCFull asic axi42apb auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+18399,"ysyxSoCFull asic axi42apb auto_out_pready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull asic axi42apb auto_out_pslverr", false,-1);
        tracep->declBus(c+19912,"ysyxSoCFull asic axi42apb auto_out_prdata", false,-1, 31,0);
        tracep->declBus(c+3661,"ysyxSoCFull asic axi42apb state", false,-1, 2,0);
        tracep->declBit(c+100,"ysyxSoCFull asic axi42apb is_ar", false,-1);
        tracep->declBit(c+3662,"ysyxSoCFull asic axi42apb is_r", false,-1);
        tracep->declBit(c+3663,"ysyxSoCFull asic axi42apb is_aw", false,-1);
        tracep->declBit(c+3664,"ysyxSoCFull asic axi42apb is_w", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic axi42apb is_b", false,-1);
        tracep->declBit(c+3665,"ysyxSoCFull asic axi42apb is_write", false,-1);
        tracep->declBus(c+101,"ysyxSoCFull asic axi42apb rid_reg", false,-1, 3,0);
        tracep->declBit(c+3666,"ysyxSoCFull asic axi42apb bundleIn_0_awready_REG", false,-1);
        tracep->declBit(c+96,"ysyxSoCFull asic axi42apb bundleIn_0_awready", false,-1);
        tracep->declBus(c+99,"ysyxSoCFull asic axi42apb bid_reg", false,-1, 3,0);
        tracep->declBus(c+3667,"ysyxSoCFull asic axi42apb araddr_reg", false,-1, 29,0);
        tracep->declBus(c+3668,"ysyxSoCFull asic axi42apb awaddr_reg", false,-1, 29,0);
        tracep->declBit(c+3669,"ysyxSoCFull asic axi42apb bundleIn_0_wready_REG", false,-1);
        tracep->declBit(c+97,"ysyxSoCFull asic axi42apb bundleIn_0_wready", false,-1);
        tracep->declQuad(c+3670,"ysyxSoCFull asic axi42apb wdata_reg", false,-1, 63,0);
        tracep->declBus(c+3672,"ysyxSoCFull asic axi42apb wstrb_reg", false,-1, 7,0);
        tracep->declBit(c+3673,"ysyxSoCFull asic axi42apb bundleOut_0_psel", false,-1);
        tracep->declBit(c+3674,"ysyxSoCFull asic axi42apb bundleOut_0_penable_REG", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu_reset_chain clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic cpu_reset_chain io_d", false,-1);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu_reset_chain io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic cpu_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull asic cpu_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull asic cpu_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+3675,"ysyxSoCFull asic cpu_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+3676,"ysyxSoCFull asic cpu_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+3677,"ysyxSoCFull asic cpu_reset_chain output_chain sync_3", false,-1);
        tracep->declBit(c+3678,"ysyxSoCFull asic cpu_reset_chain output_chain sync_4", false,-1);
        tracep->declBit(c+3679,"ysyxSoCFull asic cpu_reset_chain output_chain sync_5", false,-1);
        tracep->declBit(c+3680,"ysyxSoCFull asic cpu_reset_chain output_chain sync_6", false,-1);
        tracep->declBit(c+3681,"ysyxSoCFull asic cpu_reset_chain output_chain sync_7", false,-1);
        tracep->declBit(c+3682,"ysyxSoCFull asic cpu_reset_chain output_chain sync_8", false,-1);
        tracep->declBit(c+3683,"ysyxSoCFull asic cpu_reset_chain output_chain sync_9", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga reset", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull fpga master_mem_0_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull fpga master_mem_0_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull fpga master_mem_0_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull fpga master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull fpga master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull fpga master_mem_0_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga master_mem_0_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull fpga master_mem_0_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull fpga master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull fpga master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga master_mem_0_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull fpga master_mem_0_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull fpga master_mem_0_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull fpga master_mem_0_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull fpga master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull fpga master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull fpga master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull fpga master_mem_0_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull fpga fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull fpga fpga_io_c2b_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull fpga fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull fpga fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull fpga fpga_io_b2c_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull fpga fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga xbar_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga xbar_reset", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull fpga xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga xbar_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18944,"ysyxSoCFull fpga xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga xbar_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3691,"ysyxSoCFull fpga xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull fpga xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+3693,"ysyxSoCFull fpga xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga xbar_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3697,"ysyxSoCFull fpga xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3698,"ysyxSoCFull fpga xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3700,"ysyxSoCFull fpga xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+3703,"ysyxSoCFull fpga xbar_auto_out_2_a_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga xbar_auto_out_2_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18950,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga xbar_auto_out_2_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga xbar_auto_out_2_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3705,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3706,"ysyxSoCFull fpga xbar_auto_out_2_d_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull fpga xbar_auto_out_2_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+3713,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga xbar_auto_out_2_e_valid", false,-1);
        tracep->declBit(c+18951,"ysyxSoCFull fpga xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull fpga xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18953,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull fpga xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull fpga xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3716,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3717,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3718,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3719,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3722,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18955,"ysyxSoCFull fpga xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18944,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+3723,"ysyxSoCFull fpga xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+3724,"ysyxSoCFull fpga xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+3725,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3726,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3727,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3728,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+89,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3729,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga xbar_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga xbar_1_reset", false,-1);
        tracep->declBit(c+18956,"ysyxSoCFull fpga xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+3730,"ysyxSoCFull fpga xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18957,"ysyxSoCFull fpga xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+18959,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18960,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18961,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18962,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18963,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18964,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18965,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18966,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3737,"ysyxSoCFull fpga xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+3738,"ysyxSoCFull fpga xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3739,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18967,"ysyxSoCFull fpga xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+3740,"ysyxSoCFull fpga xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3741,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3742,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3743,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+3744,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+3745,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18968,"ysyxSoCFull fpga xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+3746,"ysyxSoCFull fpga xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18969,"ysyxSoCFull fpga xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull fpga xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18971,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18972,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18973,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15711,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15712,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18974,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15713,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18975,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga ferr_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga ferr_reset", false,-1);
        tracep->declBit(c+3737,"ysyxSoCFull fpga ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+3738,"ysyxSoCFull fpga ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3739,"ysyxSoCFull fpga ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18967,"ysyxSoCFull fpga ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+3740,"ysyxSoCFull fpga ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+3741,"ysyxSoCFull fpga ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3742,"ysyxSoCFull fpga ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3743,"ysyxSoCFull fpga ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+3744,"ysyxSoCFull fpga ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3745,"ysyxSoCFull fpga ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink_reset", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3752,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3753,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3754,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+16642,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3756,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3764,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18968,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+3746,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18969,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18971,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18972,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18973,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15711,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15712,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18974,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15713,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18975,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_reset", false,-1);
        tracep->declBit(c+15714,"ysyxSoCFull fpga axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga axi4yank_auto_in_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga axi4yank_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4yank_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18981,"ysyxSoCFull fpga axi4yank_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull fpga axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull fpga axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull fpga axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull fpga axi4yank_auto_in_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull fpga axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3765,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3766,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3767,"ysyxSoCFull fpga axi4yank_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15715,"ysyxSoCFull fpga axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull fpga axi4yank_auto_in_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga axi4yank_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4yank_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18981,"ysyxSoCFull fpga axi4yank_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull fpga axi4yank_auto_in_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull fpga axi4yank_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull fpga axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull fpga axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3768,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3769,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3770,"ysyxSoCFull fpga axi4yank_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull fpga axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull fpga axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull fpga axi4yank_auto_out_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga axi4yank_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4yank_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull fpga axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull fpga axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull fpga axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull fpga axi4yank_auto_out_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull fpga axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull fpga axi4yank_auto_out_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga axi4yank_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4yank_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull fpga axi4yank_auto_out_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull fpga axi4yank_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull fpga axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull fpga axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull fpga axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+15714,"ysyxSoCFull fpga axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+18983,"ysyxSoCFull fpga axi4index_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull fpga axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull fpga axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull fpga axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull fpga axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+3771,"ysyxSoCFull fpga axi4index_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+84,"ysyxSoCFull fpga axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3765,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3766,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15715,"ysyxSoCFull fpga axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull fpga axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+18983,"ysyxSoCFull fpga axi4index_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull fpga axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+3772,"ysyxSoCFull fpga axi4index_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+89,"ysyxSoCFull fpga axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull fpga axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3768,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3769,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+92,"ysyxSoCFull fpga axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+15714,"ysyxSoCFull fpga axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga axi4index_auto_out_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga axi4index_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18981,"ysyxSoCFull fpga axi4index_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull fpga axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull fpga axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull fpga axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull fpga axi4index_auto_out_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull fpga axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3765,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3766,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3767,"ysyxSoCFull fpga axi4index_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15715,"ysyxSoCFull fpga axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull fpga axi4index_auto_out_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga axi4index_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18981,"ysyxSoCFull fpga axi4index_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull fpga axi4index_auto_out_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull fpga axi4index_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull fpga axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull fpga axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3768,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3769,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3770,"ysyxSoCFull fpga axi4index_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull fpga axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga tl2axi4_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga tl2axi4_reset", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+18955,"ysyxSoCFull fpga tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18944,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3723,"ysyxSoCFull fpga tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+3724,"ysyxSoCFull fpga tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+3725,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3726,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3727,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3728,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+89,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3729,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+15714,"ysyxSoCFull fpga tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+18983,"ysyxSoCFull fpga tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull fpga tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull fpga tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull fpga tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull fpga tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+3771,"ysyxSoCFull fpga tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+84,"ysyxSoCFull fpga tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3765,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3766,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15715,"ysyxSoCFull fpga tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull fpga tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+18983,"ysyxSoCFull fpga tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull fpga tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+3772,"ysyxSoCFull fpga tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+89,"ysyxSoCFull fpga tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull fpga tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3768,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3769,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+92,"ysyxSoCFull fpga tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf_reset", false,-1);
        tracep->declBit(c+3773,"ysyxSoCFull fpga axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4buf_auto_in_awvalid", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+3779,"ysyxSoCFull fpga axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4buf_auto_in_arvalid", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1_reset", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3789,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+3773,"ysyxSoCFull fpga axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+3779,"ysyxSoCFull fpga axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint_reset", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4deint_auto_in_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4deint_auto_in_awvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4deint_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4deint_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4deint_auto_in_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4deint_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4deint_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4deint_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4deint_auto_in_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4deint_auto_in_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4deint_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4deint_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3789,"ysyxSoCFull fpga axi4deint_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4deint_auto_in_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4deint_auto_in_arvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4deint_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4deint_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+3793,"ysyxSoCFull fpga axi4deint_auto_in_rready", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull fpga axi4deint_auto_in_rvalid", false,-1);
        tracep->declBus(c+3795,"ysyxSoCFull fpga axi4deint_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga axi4deint_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3796,"ysyxSoCFull fpga axi4deint_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3797,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3798,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3799,"ysyxSoCFull fpga axi4deint_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull fpga axi4deint_auto_in_rlast", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4deint_auto_out_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4deint_auto_out_awvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4deint_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4deint_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4deint_auto_out_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4deint_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4deint_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4deint_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4deint_auto_out_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4deint_auto_out_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4deint_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4deint_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3789,"ysyxSoCFull fpga axi4deint_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4deint_auto_out_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4deint_auto_out_arvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4deint_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4deint_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4deint_auto_out_rready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4deint_auto_out_rvalid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint_auto_out_rlast", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+3801,"ysyxSoCFull fpga axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3793,"ysyxSoCFull fpga axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull fpga axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+3802,"ysyxSoCFull fpga axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3796,"ysyxSoCFull fpga axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3797,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3798,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3800,"ysyxSoCFull fpga axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3789,"ysyxSoCFull fpga axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+3793,"ysyxSoCFull fpga axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull fpga axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+3795,"ysyxSoCFull fpga axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3796,"ysyxSoCFull fpga axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3797,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3798,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3799,"ysyxSoCFull fpga axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull fpga axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga tl2axi4_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga tl2axi4_1_reset", false,-1);
        tracep->declBit(c+18951,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18953,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+3716,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3717,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3718,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3719,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3722,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga tl2axi4_1_auto_out_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga tl2axi4_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga tl2axi4_1_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3774,"ysyxSoCFull fpga tl2axi4_1_auto_out_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga tl2axi4_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga tl2axi4_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga tl2axi4_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga tl2axi4_1_auto_out_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga tl2axi4_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+3801,"ysyxSoCFull fpga tl2axi4_1_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga tl2axi4_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15720,"ysyxSoCFull fpga tl2axi4_1_auto_out_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga tl2axi4_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga tl2axi4_1_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3793,"ysyxSoCFull fpga tl2axi4_1_auto_out_rready", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull fpga tl2axi4_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+3802,"ysyxSoCFull fpga tl2axi4_1_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga tl2axi4_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3796,"ysyxSoCFull fpga tl2axi4_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3797,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3798,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3800,"ysyxSoCFull fpga tl2axi4_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga fixer_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga fixer_reset", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull fpga fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+3803,"ysyxSoCFull fpga fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18957,"ysyxSoCFull fpga fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+18959,"ysyxSoCFull fpga fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18960,"ysyxSoCFull fpga fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18961,"ysyxSoCFull fpga fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18962,"ysyxSoCFull fpga fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18963,"ysyxSoCFull fpga fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18964,"ysyxSoCFull fpga fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18965,"ysyxSoCFull fpga fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18966,"ysyxSoCFull fpga fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18956,"ysyxSoCFull fpga fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+3730,"ysyxSoCFull fpga fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18957,"ysyxSoCFull fpga fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+18959,"ysyxSoCFull fpga fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18960,"ysyxSoCFull fpga fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18961,"ysyxSoCFull fpga fixer_auto_out_d_bits_size", false,-1, 2,0);
    }
}

void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+18962,"ysyxSoCFull fpga fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18963,"ysyxSoCFull fpga fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18964,"ysyxSoCFull fpga fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18965,"ysyxSoCFull fpga fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18966,"ysyxSoCFull fpga fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_reset", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull fpga widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+3804,"ysyxSoCFull fpga widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+3805,"ysyxSoCFull fpga widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3806,"ysyxSoCFull fpga widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3807,"ysyxSoCFull fpga widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3808,"ysyxSoCFull fpga widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3809,"ysyxSoCFull fpga widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3810,"ysyxSoCFull fpga widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18996,"ysyxSoCFull fpga widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull fpga widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+18959,"ysyxSoCFull fpga widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18961,"ysyxSoCFull fpga widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18962,"ysyxSoCFull fpga widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18964,"ysyxSoCFull fpga widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+18998,"ysyxSoCFull fpga widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19000,"ysyxSoCFull fpga widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull fpga widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+3803,"ysyxSoCFull fpga widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18957,"ysyxSoCFull fpga widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+18959,"ysyxSoCFull fpga widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18960,"ysyxSoCFull fpga widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18961,"ysyxSoCFull fpga widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18962,"ysyxSoCFull fpga widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18963,"ysyxSoCFull fpga widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18964,"ysyxSoCFull fpga widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18965,"ysyxSoCFull fpga widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18966,"ysyxSoCFull fpga widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi42tl_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi42tl_reset", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull fpga axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull fpga axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull fpga axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+3815,"ysyxSoCFull fpga axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+3817,"ysyxSoCFull fpga axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3821,"ysyxSoCFull fpga axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+19007,"ysyxSoCFull fpga axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+3822,"ysyxSoCFull fpga axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+3824,"ysyxSoCFull fpga axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+3825,"ysyxSoCFull fpga axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull fpga axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+3804,"ysyxSoCFull fpga axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+3805,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3806,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3807,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3808,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3809,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3810,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18996,"ysyxSoCFull fpga axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull fpga axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+18959,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18961,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18962,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18964,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18998,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19000,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2_reset", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull fpga axi4yank_2_auto_in_awready", false,-1);
        tracep->declBit(c+3827,"ysyxSoCFull fpga axi4yank_2_auto_in_awvalid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi4yank_2_auto_in_awid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull fpga axi4yank_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+3815,"ysyxSoCFull fpga axi4yank_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi4yank_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi4yank_2_auto_in_wready", false,-1);
        tracep->declBit(c+3817,"ysyxSoCFull fpga axi4yank_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi4yank_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi4yank_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3821,"ysyxSoCFull fpga axi4yank_2_auto_in_wlast", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4yank_2_auto_in_bready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi4yank_2_auto_in_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4yank_2_auto_in_bid", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi4yank_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15726,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19010,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull fpga axi4yank_2_auto_in_arready", false,-1);
        tracep->declBit(c+3830,"ysyxSoCFull fpga axi4yank_2_auto_in_arvalid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi4yank_2_auto_in_arid", false,-1);
        tracep->declBus(c+3824,"ysyxSoCFull fpga axi4yank_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+3825,"ysyxSoCFull fpga axi4yank_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi4yank_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2_auto_in_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4yank_2_auto_in_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4yank_2_auto_in_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4yank_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4yank_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15727,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15728,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi4yank_2_auto_in_rlast", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull fpga axi4yank_2_auto_out_awready", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull fpga axi4yank_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi4yank_2_auto_out_awid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull fpga axi4yank_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+3815,"ysyxSoCFull fpga axi4yank_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi4yank_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi4yank_2_auto_out_wready", false,-1);
        tracep->declBit(c+3817,"ysyxSoCFull fpga axi4yank_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi4yank_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi4yank_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3821,"ysyxSoCFull fpga axi4yank_2_auto_out_wlast", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4yank_2_auto_out_bready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi4yank_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4yank_2_auto_out_bid", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi4yank_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19007,"ysyxSoCFull fpga axi4yank_2_auto_out_arready", false,-1);
        tracep->declBit(c+3822,"ysyxSoCFull fpga axi4yank_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi4yank_2_auto_out_arid", false,-1);
        tracep->declBus(c+3824,"ysyxSoCFull fpga axi4yank_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+3825,"ysyxSoCFull fpga axi4yank_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi4yank_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2_auto_out_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4yank_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4yank_2_auto_out_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4yank_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4yank_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi4yank_2_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4frag_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4frag_reset", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull fpga axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3834,"ysyxSoCFull fpga axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull fpga axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+15729,"ysyxSoCFull fpga axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15726,"ysyxSoCFull fpga axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3835,"ysyxSoCFull fpga axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15727,"ysyxSoCFull fpga axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15730,"ysyxSoCFull fpga axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull fpga axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+3827,"ysyxSoCFull fpga axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull fpga axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+3815,"ysyxSoCFull fpga axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+3817,"ysyxSoCFull fpga axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3821,"ysyxSoCFull fpga axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15726,"ysyxSoCFull fpga axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19010,"ysyxSoCFull fpga axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull fpga axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+3830,"ysyxSoCFull fpga axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+3824,"ysyxSoCFull fpga axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+3825,"ysyxSoCFull fpga axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15727,"ysyxSoCFull fpga axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15728,"ysyxSoCFull fpga axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull fpga axi4index_2_auto_in_awready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_in_awvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull fpga axi4index_2_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4index_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4index_2_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+3834,"ysyxSoCFull fpga axi4index_2_auto_in_wready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4index_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_in_wlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_in_bready", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull fpga axi4index_2_auto_in_bvalid", false,-1);
        tracep->declBus(c+15731,"ysyxSoCFull fpga axi4index_2_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15729,"ysyxSoCFull fpga axi4index_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+3835,"ysyxSoCFull fpga axi4index_2_auto_in_arready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_in_arvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull fpga axi4index_2_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4index_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4index_2_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_in_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4index_2_auto_in_rvalid", false,-1);
        tracep->declBus(c+15732,"ysyxSoCFull fpga axi4index_2_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4index_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4index_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15730,"ysyxSoCFull fpga axi4index_2_auto_in_rlast", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull fpga axi4index_2_auto_out_awready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_out_awid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4index_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4index_2_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3834,"ysyxSoCFull fpga axi4index_2_auto_out_wready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4index_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_out_wlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_out_bready", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull fpga axi4index_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4index_2_auto_out_bid", false,-1);
        tracep->declBus(c+15729,"ysyxSoCFull fpga axi4index_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15726,"ysyxSoCFull fpga axi4index_2_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3835,"ysyxSoCFull fpga axi4index_2_auto_out_arready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_out_arid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4index_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4index_2_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2_auto_out_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4index_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4index_2_auto_out_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4index_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4index_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15727,"ysyxSoCFull fpga axi4index_2_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15730,"ysyxSoCFull fpga axi4index_2_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga err_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga err_reset", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga err_auto_in_a_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga err_auto_in_a_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15733,"ysyxSoCFull fpga err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19017,"ysyxSoCFull fpga err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19018,"ysyxSoCFull fpga err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3837,"ysyxSoCFull fpga err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull fpga err_auto_in_c_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga err_auto_in_c_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3843,"ysyxSoCFull fpga err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3844,"ysyxSoCFull fpga err_auto_in_d_ready", false,-1);
        tracep->declBit(c+3845,"ysyxSoCFull fpga err_auto_in_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull fpga err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga err_auto_in_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga atomics_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga atomics_reset", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull fpga atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+19020,"ysyxSoCFull fpga atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga atomics_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga atomics_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga atomics_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull fpga atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga atomics_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18944,"ysyxSoCFull fpga atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga atomics_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3691,"ysyxSoCFull fpga atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull fpga atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+3693,"ysyxSoCFull fpga atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga atomics_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3697,"ysyxSoCFull fpga atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3698,"ysyxSoCFull fpga atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3700,"ysyxSoCFull fpga atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga fixer_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga fixer_1_reset", false,-1);
        tracep->declBit(c+19021,"ysyxSoCFull fpga fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull fpga fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+19020,"ysyxSoCFull fpga fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga hints_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga hints_reset", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga hints_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3862,"ysyxSoCFull fpga hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga hints_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+3863,"ysyxSoCFull fpga hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga hints_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3864,"ysyxSoCFull fpga hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19021,"ysyxSoCFull fpga hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga hints_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga hints_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga hints_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_1_reset", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga widget_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3752,"ysyxSoCFull fpga widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3753,"ysyxSoCFull fpga widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3754,"ysyxSoCFull fpga widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+16642,"ysyxSoCFull fpga widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga widget_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3756,"ysyxSoCFull fpga widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga widget_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3764,"ysyxSoCFull fpga widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga widget_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3862,"ysyxSoCFull fpga widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga widget_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+3863,"ysyxSoCFull fpga widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga widget_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3864,"ysyxSoCFull fpga widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_2_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_2_reset", false,-1);
        tracep->declBit(c+3703,"ysyxSoCFull fpga widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18950,"ysyxSoCFull fpga widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull fpga widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3705,"ysyxSoCFull fpga widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3706,"ysyxSoCFull fpga widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull fpga widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3713,"ysyxSoCFull fpga widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15733,"ysyxSoCFull fpga widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19017,"ysyxSoCFull fpga widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19018,"ysyxSoCFull fpga widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3837,"ysyxSoCFull fpga widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull fpga widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3843,"ysyxSoCFull fpga widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3844,"ysyxSoCFull fpga widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+3845,"ysyxSoCFull fpga widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull fpga widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga xbar clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga xbar reset", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull fpga xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga xbar auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18944,"ysyxSoCFull fpga xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga xbar auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3691,"ysyxSoCFull fpga xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull fpga xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+3693,"ysyxSoCFull fpga xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga xbar auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3697,"ysyxSoCFull fpga xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3698,"ysyxSoCFull fpga xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3700,"ysyxSoCFull fpga xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+3703,"ysyxSoCFull fpga xbar auto_out_2_a_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga xbar auto_out_2_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga xbar auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18950,"ysyxSoCFull fpga xbar auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga xbar auto_out_2_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga xbar auto_out_2_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga xbar auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga xbar auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull fpga xbar auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga xbar auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3705,"ysyxSoCFull fpga xbar auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3706,"ysyxSoCFull fpga xbar auto_out_2_d_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull fpga xbar auto_out_2_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga xbar auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga xbar auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga xbar auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga xbar auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga xbar auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+3713,"ysyxSoCFull fpga xbar auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga xbar auto_out_2_e_valid", false,-1);
        tracep->declBit(c+18951,"ysyxSoCFull fpga xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull fpga xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga xbar auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18953,"ysyxSoCFull fpga xbar auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga xbar auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull fpga xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull fpga xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+3716,"ysyxSoCFull fpga xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3717,"ysyxSoCFull fpga xbar auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3718,"ysyxSoCFull fpga xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3719,"ysyxSoCFull fpga xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga xbar auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3722,"ysyxSoCFull fpga xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18954,"ysyxSoCFull fpga xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18955,"ysyxSoCFull fpga xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18944,"ysyxSoCFull fpga xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+3723,"ysyxSoCFull fpga xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+3724,"ysyxSoCFull fpga xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+3725,"ysyxSoCFull fpga xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3726,"ysyxSoCFull fpga xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3727,"ysyxSoCFull fpga xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3728,"ysyxSoCFull fpga xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+89,"ysyxSoCFull fpga xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3729,"ysyxSoCFull fpga xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga xbar monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga xbar monitor_reset", false,-1);
        tracep->declBit(c+19025,"ysyxSoCFull fpga xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18944,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3691,"ysyxSoCFull fpga xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3865,"ysyxSoCFull fpga xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3866,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3867,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3868,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3869,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3870,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3871,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+3872,"ysyxSoCFull fpga xbar beatsLeft", false,-1, 4,0);
        tracep->declBit(c+3873,"ysyxSoCFull fpga xbar idle", false,-1);
        tracep->declBus(c+3874,"ysyxSoCFull fpga xbar readys_filter_lo", false,-1, 2,0);
        tracep->declBus(c+3875,"ysyxSoCFull fpga xbar readys_mask", false,-1, 2,0);
        tracep->declBus(c+3876,"ysyxSoCFull fpga xbar readys_filter_hi", false,-1, 2,0);
        tracep->declBus(c+3877,"ysyxSoCFull fpga xbar readys_filter", false,-1, 5,0);
        tracep->declBus(c+3878,"ysyxSoCFull fpga xbar readys_unready", false,-1, 5,0);
        tracep->declBus(c+3879,"ysyxSoCFull fpga xbar readys_readys", false,-1, 2,0);
        tracep->declBit(c+3880,"ysyxSoCFull fpga xbar readys_0", false,-1);
        tracep->declBit(c+3881,"ysyxSoCFull fpga xbar earlyWinner_0", false,-1);
        tracep->declBit(c+3882,"ysyxSoCFull fpga xbar state_0", false,-1);
        tracep->declBit(c+3883,"ysyxSoCFull fpga xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+3884,"ysyxSoCFull fpga xbar readys_1", false,-1);
        tracep->declBit(c+3885,"ysyxSoCFull fpga xbar earlyWinner_1", false,-1);
        tracep->declBit(c+3886,"ysyxSoCFull fpga xbar state_1", false,-1);
        tracep->declBit(c+3887,"ysyxSoCFull fpga xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+3888,"ysyxSoCFull fpga xbar readys_2", false,-1);
        tracep->declBit(c+3889,"ysyxSoCFull fpga xbar earlyWinner_2", false,-1);
        tracep->declBit(c+3890,"ysyxSoCFull fpga xbar state_2", false,-1);
        tracep->declBit(c+3891,"ysyxSoCFull fpga xbar muxStateEarly_2", false,-1);
        tracep->declBit(c+19026,"ysyxSoCFull fpga xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull fpga xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+19028,"ysyxSoCFull fpga xbar requestAIO_0_2", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga xbar requestEIO_0_2", false,-1);
        tracep->declBus(c+3892,"ysyxSoCFull fpga xbar out_1_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3893,"ysyxSoCFull fpga xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+3894,"ysyxSoCFull fpga xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+3895,"ysyxSoCFull fpga xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+3896,"ysyxSoCFull fpga xbar beatsDO_decode_1", false,-1, 4,0);
        tracep->declBit(c+3897,"ysyxSoCFull fpga xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+3898,"ysyxSoCFull fpga xbar beatsDO_1", false,-1, 4,0);
        tracep->declBus(c+3899,"ysyxSoCFull fpga xbar out_1_2_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3900,"ysyxSoCFull fpga xbar beatsDO_decode_2", false,-1, 2,0);
        tracep->declBit(c+3901,"ysyxSoCFull fpga xbar beatsDO_opdata_2", false,-1);
        tracep->declBus(c+3902,"ysyxSoCFull fpga xbar beatsDO_2", false,-1, 2,0);
        tracep->declBit(c+3903,"ysyxSoCFull fpga xbar latch", false,-1);
        tracep->declBit(c+3904,"ysyxSoCFull fpga xbar prefixOR_2", false,-1);
        tracep->declBus(c+3905,"ysyxSoCFull fpga xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+3906,"ysyxSoCFull fpga xbar maskedBeats_1", false,-1, 4,0);
        tracep->declBus(c+3907,"ysyxSoCFull fpga xbar maskedBeats_2", false,-1, 2,0);
        tracep->declBus(c+3908,"ysyxSoCFull fpga xbar initBeats", false,-1, 4,0);
        tracep->declBit(c+3909,"ysyxSoCFull fpga xbar sink_ACancel_7_earlyValid", false,-1);
        tracep->declBit(c+3910,"ysyxSoCFull fpga xbar allowed_0", false,-1);
        tracep->declBit(c+3911,"ysyxSoCFull fpga xbar allowed_1", false,-1);
        tracep->declBit(c+3912,"ysyxSoCFull fpga xbar allowed_2", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga xbar monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga xbar monitor reset", false,-1);
        tracep->declBit(c+19025,"ysyxSoCFull fpga xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga xbar monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18944,"ysyxSoCFull fpga xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga xbar monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3691,"ysyxSoCFull fpga xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3865,"ysyxSoCFull fpga xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3866,"ysyxSoCFull fpga xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3867,"ysyxSoCFull fpga xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3868,"ysyxSoCFull fpga xbar monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3869,"ysyxSoCFull fpga xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3870,"ysyxSoCFull fpga xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3871,"ysyxSoCFull fpga xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19029,"ysyxSoCFull fpga xbar monitor source_ok", false,-1);
        tracep->declBus(c+19030,"ysyxSoCFull fpga xbar monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+19031,"ysyxSoCFull fpga xbar monitor is_aligned", false,-1);
        tracep->declBus(c+19032,"ysyxSoCFull fpga xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19033,"ysyxSoCFull fpga xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19034,"ysyxSoCFull fpga xbar monitor mask_size", false,-1);
        tracep->declBit(c+19035,"ysyxSoCFull fpga xbar monitor mask_bit", false,-1);
        tracep->declBit(c+19036,"ysyxSoCFull fpga xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+19037,"ysyxSoCFull fpga xbar monitor mask_acc", false,-1);
        tracep->declBit(c+19038,"ysyxSoCFull fpga xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull fpga xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+19040,"ysyxSoCFull fpga xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+19041,"ysyxSoCFull fpga xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull fpga xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+19043,"ysyxSoCFull fpga xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+19044,"ysyxSoCFull fpga xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull fpga xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+19046,"ysyxSoCFull fpga xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+19047,"ysyxSoCFull fpga xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull fpga xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+19049,"ysyxSoCFull fpga xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+19050,"ysyxSoCFull fpga xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull fpga xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19052,"ysyxSoCFull fpga xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+19053,"ysyxSoCFull fpga xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+19055,"ysyxSoCFull fpga xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull fpga xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19058,"ysyxSoCFull fpga xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+19059,"ysyxSoCFull fpga xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+19061,"ysyxSoCFull fpga xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19062,"ysyxSoCFull fpga xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19064,"ysyxSoCFull fpga xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+19065,"ysyxSoCFull fpga xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+19067,"ysyxSoCFull fpga xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19068,"ysyxSoCFull fpga xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+3913,"ysyxSoCFull fpga xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+3914,"ysyxSoCFull fpga xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+3915,"ysyxSoCFull fpga xbar monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3916,"ysyxSoCFull fpga xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+3917,"ysyxSoCFull fpga xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+3918,"ysyxSoCFull fpga xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+19069,"ysyxSoCFull fpga xbar monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+19070,"ysyxSoCFull fpga xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3919,"ysyxSoCFull fpga xbar monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+3920,"ysyxSoCFull fpga xbar monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+3921,"ysyxSoCFull fpga xbar monitor a_first", false,-1);
        tracep->declBus(c+3922,"ysyxSoCFull fpga xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3923,"ysyxSoCFull fpga xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+3924,"ysyxSoCFull fpga xbar monitor size", false,-1, 3,0);
        tracep->declBus(c+3925,"ysyxSoCFull fpga xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+3926,"ysyxSoCFull fpga xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+3927,"ysyxSoCFull fpga xbar monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3928,"ysyxSoCFull fpga xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3929,"ysyxSoCFull fpga xbar monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+3930,"ysyxSoCFull fpga xbar monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+3931,"ysyxSoCFull fpga xbar monitor d_first", false,-1);
        tracep->declBus(c+3932,"ysyxSoCFull fpga xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3933,"ysyxSoCFull fpga xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3934,"ysyxSoCFull fpga xbar monitor size_1", false,-1, 3,0);
        tracep->declBus(c+3935,"ysyxSoCFull fpga xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+3936,"ysyxSoCFull fpga xbar monitor denied", false,-1);
        tracep->declBus(c+3937,"ysyxSoCFull fpga xbar monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3938,"ysyxSoCFull fpga xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+3939,"ysyxSoCFull fpga xbar monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+3940,"ysyxSoCFull fpga xbar monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+3941,"ysyxSoCFull fpga xbar monitor c_first", false,-1);
        tracep->declBus(c+3942,"ysyxSoCFull fpga xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+3943,"ysyxSoCFull fpga xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+3944,"ysyxSoCFull fpga xbar monitor size_3", false,-1, 3,0);
        tracep->declBus(c+3945,"ysyxSoCFull fpga xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+3946,"ysyxSoCFull fpga xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+3947,"ysyxSoCFull fpga xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+3951,"ysyxSoCFull fpga xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+3967,"ysyxSoCFull fpga xbar monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+3999,"ysyxSoCFull fpga xbar monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+4000,"ysyxSoCFull fpga xbar monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+4001,"ysyxSoCFull fpga xbar monitor a_first_1", false,-1);
        tracep->declBus(c+4002,"ysyxSoCFull fpga xbar monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+4003,"ysyxSoCFull fpga xbar monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+4004,"ysyxSoCFull fpga xbar monitor d_first_1", false,-1);
        tracep->declArray(c+19071,"ysyxSoCFull fpga xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15734,"ysyxSoCFull fpga xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15735,"ysyxSoCFull fpga xbar monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15736,"ysyxSoCFull fpga xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+4005,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+4009,"ysyxSoCFull fpga xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15740,"ysyxSoCFull fpga xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+4013,"ysyxSoCFull fpga xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+4014,"ysyxSoCFull fpga xbar monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15741,"ysyxSoCFull fpga xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+4015,"ysyxSoCFull fpga xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15757,"ysyxSoCFull fpga xbar monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+4031,"ysyxSoCFull fpga xbar monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+4063,"ysyxSoCFull fpga xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+4064,"ysyxSoCFull fpga xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+4068,"ysyxSoCFull fpga xbar monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+4100,"ysyxSoCFull fpga xbar monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+4101,"ysyxSoCFull fpga xbar monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+4102,"ysyxSoCFull fpga xbar monitor c_first_1", false,-1);
        tracep->declBus(c+4103,"ysyxSoCFull fpga xbar monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+4104,"ysyxSoCFull fpga xbar monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+4105,"ysyxSoCFull fpga xbar monitor d_first_2", false,-1);
        tracep->declArray(c+14649,"ysyxSoCFull fpga xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14653,"ysyxSoCFull fpga xbar monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+14654,"ysyxSoCFull fpga xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+4106,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+4110,"ysyxSoCFull fpga xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14658,"ysyxSoCFull fpga xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+4114,"ysyxSoCFull fpga xbar monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14659,"ysyxSoCFull fpga xbar monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+4115,"ysyxSoCFull fpga xbar monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+4147,"ysyxSoCFull fpga xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+4148,"ysyxSoCFull fpga xbar monitor inflight_2", false,-1);
        tracep->declBus(c+4149,"ysyxSoCFull fpga xbar monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+4150,"ysyxSoCFull fpga xbar monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+4151,"ysyxSoCFull fpga xbar monitor d_first_3", false,-1);
        tracep->declBit(c+4152,"ysyxSoCFull fpga xbar monitor d_set", false,-1);
        tracep->declBit(c+14691,"ysyxSoCFull fpga xbar monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull fpga xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink reset", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3752,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3753,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3754,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+16642,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3756,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3764,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18968,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+3746,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18969,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18971,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18972,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18973,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15711,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15712,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18974,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15713,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18975,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull fpga chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull fpga chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull fpga chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull fpga chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull fpga chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull fpga chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sbypass_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sbypass_reset", false,-1);
        tracep->declBit(c+4153,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+19075,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19076,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+16644,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+4154,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4155,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4156,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4157,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4158,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4159,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+4160,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4161,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18968,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+3746,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18969,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18970,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18971,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18972,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18973,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15711,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15712,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18974,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15713,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18975,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull fpga chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink mbypass_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink mbypass_reset", false,-1);
        tracep->declBit(c+19078,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+16645,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4167,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4168,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4169,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+16646,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+4170,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4171,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4172,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4173,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4174,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4175,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+4176,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4177,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+4178,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3752,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3753,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3754,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+16642,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3756,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3764,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19079,"ysyxSoCFull fpga chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink monitor_reset", false,-1);
        tracep->declBit(c+4153,"ysyxSoCFull fpga chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19075,"ysyxSoCFull fpga chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19076,"ysyxSoCFull fpga chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+16644,"ysyxSoCFull fpga chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4154,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4155,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4156,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4157,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4158,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4159,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4161,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkA_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkA_reset", false,-1);
        tracep->declBit(c+4153,"ysyxSoCFull fpga chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+19075,"ysyxSoCFull fpga chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4179,"ysyxSoCFull fpga chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+4180,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4181,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+4182,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkB_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkB_reset", false,-1);
        tracep->declBit(c+4183,"ysyxSoCFull fpga chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+4184,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4185,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkC_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkC_reset", false,-1);
        tracep->declBit(c+4186,"ysyxSoCFull fpga chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+4187,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4188,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkD_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkD_reset", false,-1);
        tracep->declBit(c+4175,"ysyxSoCFull fpga chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+4176,"ysyxSoCFull fpga chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4189,"ysyxSoCFull fpga chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+4190,"ysyxSoCFull fpga chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4191,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+4192,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+4193,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15789,"ysyxSoCFull fpga chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+4195,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14692,"ysyxSoCFull fpga chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+15790,"ysyxSoCFull fpga chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+15791,"ysyxSoCFull fpga chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA_reset", false,-1);
        tracep->declBit(c+19078,"ysyxSoCFull fpga chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+16645,"ysyxSoCFull fpga chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4167,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4168,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19082,"ysyxSoCFull fpga chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+16648,"ysyxSoCFull fpga chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+4196,"ysyxSoCFull fpga chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+4193,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15789,"ysyxSoCFull fpga chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceB_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceB_reset", false,-1);
        tracep->declBit(c+4197,"ysyxSoCFull fpga chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull fpga chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+4198,"ysyxSoCFull fpga chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceC_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceC_reset", false,-1);
        tracep->declBit(c+4169,"ysyxSoCFull fpga chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+16646,"ysyxSoCFull fpga chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+4170,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4171,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4172,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4173,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4174,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4199,"ysyxSoCFull fpga chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull fpga chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+4200,"ysyxSoCFull fpga chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+4195,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14692,"ysyxSoCFull fpga chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceD_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceD_reset", false,-1);
        tracep->declBit(c+19076,"ysyxSoCFull fpga chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+16644,"ysyxSoCFull fpga chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+4154,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4155,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4156,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4157,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4158,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4159,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+4160,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4161,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+16651,"ysyxSoCFull fpga chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+4160,"ysyxSoCFull fpga chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+15791,"ysyxSoCFull fpga chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+4177,"ysyxSoCFull fpga chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull fpga chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+4178,"ysyxSoCFull fpga chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+4177,"ysyxSoCFull fpga chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull fpga chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+4201,"ysyxSoCFull fpga chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink rx_clock", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink rx_reset", false,-1);
        tracep->declBit(c+74,"ysyxSoCFull fpga chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+75,"ysyxSoCFull fpga chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+4202,"ysyxSoCFull fpga chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+4203,"ysyxSoCFull fpga chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+4204,"ysyxSoCFull fpga chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+4205,"ysyxSoCFull fpga chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+4206,"ysyxSoCFull fpga chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+4207,"ysyxSoCFull fpga chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+4208,"ysyxSoCFull fpga chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+4209,"ysyxSoCFull fpga chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18777,"ysyxSoCFull fpga chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17105,"ysyxSoCFull fpga chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19850,"ysyxSoCFull fpga chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19730,"ysyxSoCFull fpga chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4210,"ysyxSoCFull fpga chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+4211,"ysyxSoCFull fpga chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+4212,"ysyxSoCFull fpga chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+4213,"ysyxSoCFull fpga chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+4214,"ysyxSoCFull fpga chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+4215,"ysyxSoCFull fpga chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+4216,"ysyxSoCFull fpga chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+4217,"ysyxSoCFull fpga chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18778,"ysyxSoCFull fpga chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+17106,"ysyxSoCFull fpga chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull fpga chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+4218,"ysyxSoCFull fpga chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+4219,"ysyxSoCFull fpga chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+4220,"ysyxSoCFull fpga chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+4221,"ysyxSoCFull fpga chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+4222,"ysyxSoCFull fpga chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+4223,"ysyxSoCFull fpga chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+4224,"ysyxSoCFull fpga chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+4225,"ysyxSoCFull fpga chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18779,"ysyxSoCFull fpga chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17107,"ysyxSoCFull fpga chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19862,"ysyxSoCFull fpga chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19748,"ysyxSoCFull fpga chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4226,"ysyxSoCFull fpga chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+4227,"ysyxSoCFull fpga chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+4228,"ysyxSoCFull fpga chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+4229,"ysyxSoCFull fpga chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+4230,"ysyxSoCFull fpga chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+4231,"ysyxSoCFull fpga chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+4232,"ysyxSoCFull fpga chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+4233,"ysyxSoCFull fpga chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18780,"ysyxSoCFull fpga chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17108,"ysyxSoCFull fpga chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4234,"ysyxSoCFull fpga chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+4235,"ysyxSoCFull fpga chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+4236,"ysyxSoCFull fpga chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+4237,"ysyxSoCFull fpga chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+4238,"ysyxSoCFull fpga chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+4239,"ysyxSoCFull fpga chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+4240,"ysyxSoCFull fpga chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+4241,"ysyxSoCFull fpga chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18781,"ysyxSoCFull fpga chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17109,"ysyxSoCFull fpga chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19874,"ysyxSoCFull fpga chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19766,"ysyxSoCFull fpga chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4242,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18782,"ysyxSoCFull fpga chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17110,"ysyxSoCFull fpga chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+19808,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19892,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4249,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4250,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4251,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18783,"ysyxSoCFull fpga chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+17111,"ysyxSoCFull fpga chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+19809,"ysyxSoCFull fpga chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19893,"ysyxSoCFull fpga chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull fpga chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+19082,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16648,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4196,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4202,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4203,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4204,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4205,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4206,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4207,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4208,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4209,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18777,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17105,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19850,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+4197,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4198,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4210,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4211,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4212,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4213,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4214,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4215,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4216,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4217,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18778,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17106,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19739,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+4199,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4200,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4218,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4219,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4220,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4221,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4222,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4223,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4224,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4225,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18779,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17107,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19862,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19748,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16651,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4160,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4226,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4227,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4228,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4229,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4230,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4231,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4232,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4233,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18780,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17108,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19757,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+4177,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4201,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4234,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4235,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4236,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4237,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4238,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4239,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4240,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4241,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18781,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17109,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19874,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19766,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink tx_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink tx_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+19907,"ysyxSoCFull fpga chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+76,"ysyxSoCFull fpga chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+77,"ysyxSoCFull fpga chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+4179,"ysyxSoCFull fpga chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+4180,"ysyxSoCFull fpga chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+4181,"ysyxSoCFull fpga chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+4182,"ysyxSoCFull fpga chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+4183,"ysyxSoCFull fpga chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+4184,"ysyxSoCFull fpga chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+4185,"ysyxSoCFull fpga chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+4186,"ysyxSoCFull fpga chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+4187,"ysyxSoCFull fpga chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+4188,"ysyxSoCFull fpga chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+4189,"ysyxSoCFull fpga chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+4190,"ysyxSoCFull fpga chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+4191,"ysyxSoCFull fpga chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+4192,"ysyxSoCFull fpga chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+15790,"ysyxSoCFull fpga chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+4242,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4243,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4244,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4245,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4246,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18782,"ysyxSoCFull fpga chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17110,"ysyxSoCFull fpga chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+19808,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19892,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4247,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4248,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4249,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4250,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4251,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18783,"ysyxSoCFull fpga chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+17111,"ysyxSoCFull fpga chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+19809,"ysyxSoCFull fpga chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19893,"ysyxSoCFull fpga chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+17112,"ysyxSoCFull fpga chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+16652,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink mbypass clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink mbypass reset", false,-1);
        tracep->declBit(c+19078,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+16645,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4167,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4168,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4169,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+16646,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+4170,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4171,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4172,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4173,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4174,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4175,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+4176,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4177,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+4178,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3752,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3753,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3754,"ysyxSoCFull fpga chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+16642,"ysyxSoCFull fpga chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3756,"ysyxSoCFull fpga chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3764,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19079,"ysyxSoCFull fpga chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+4252,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+4253,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3764,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+16645,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4167,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4254,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+16646,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+4170,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4171,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4172,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4173,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4174,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4175,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+4255,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3764,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4177,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+4178,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+4256,"ysyxSoCFull fpga chiplink mbypass bypass", false,-1);
        tracep->declBus(c+4257,"ysyxSoCFull fpga chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+4258,"ysyxSoCFull fpga chiplink mbypass stall_counter", false,-1, 5,0);
        tracep->declBit(c+4259,"ysyxSoCFull fpga chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+19085,"ysyxSoCFull fpga chiplink mbypass stall", false,-1);
        tracep->declBit(c+19925,"ysyxSoCFull fpga chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+4260,"ysyxSoCFull fpga chiplink mbypass out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4261,"ysyxSoCFull fpga chiplink mbypass beats1_decode", false,-1, 5,0);
        tracep->declBus(c+4262,"ysyxSoCFull fpga chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+4263,"ysyxSoCFull fpga chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+4264,"ysyxSoCFull fpga chiplink mbypass counter", false,-1, 5,0);
        tracep->declBus(c+4265,"ysyxSoCFull fpga chiplink mbypass counter1", false,-1, 5,0);
        tracep->declBit(c+4266,"ysyxSoCFull fpga chiplink mbypass a_first", false,-1);
        tracep->declBit(c+4267,"ysyxSoCFull fpga chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+4268,"ysyxSoCFull fpga chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+14693,"ysyxSoCFull fpga chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+4269,"ysyxSoCFull fpga chiplink mbypass out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4270,"ysyxSoCFull fpga chiplink mbypass beats1_decode_2", false,-1, 5,0);
        tracep->declBus(c+4271,"ysyxSoCFull fpga chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+4272,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+4273,"ysyxSoCFull fpga chiplink mbypass beats1_2", false,-1, 5,0);
        tracep->declBus(c+4274,"ysyxSoCFull fpga chiplink mbypass counter_2", false,-1, 5,0);
        tracep->declBus(c+4275,"ysyxSoCFull fpga chiplink mbypass counter1_2", false,-1, 5,0);
        tracep->declBit(c+4276,"ysyxSoCFull fpga chiplink mbypass c_first", false,-1);
        tracep->declBit(c+4277,"ysyxSoCFull fpga chiplink mbypass c_last", false,-1);
        tracep->declBit(c+4278,"ysyxSoCFull fpga chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink mbypass beats1_decode_3", false,-1, 5,0);
        tracep->declBit(c+4280,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+4281,"ysyxSoCFull fpga chiplink mbypass beats1_3", false,-1, 5,0);
        tracep->declBus(c+4282,"ysyxSoCFull fpga chiplink mbypass counter_3", false,-1, 5,0);
        tracep->declBus(c+4283,"ysyxSoCFull fpga chiplink mbypass counter1_3", false,-1, 5,0);
        tracep->declBit(c+4284,"ysyxSoCFull fpga chiplink mbypass d_first", false,-1);
        tracep->declBit(c+4285,"ysyxSoCFull fpga chiplink mbypass d_last", false,-1);
        tracep->declBit(c+14694,"ysyxSoCFull fpga chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+14695,"ysyxSoCFull fpga chiplink mbypass done_4", false,-1);
        tracep->declBit(c+4286,"ysyxSoCFull fpga chiplink mbypass c_request", false,-1);
        tracep->declBit(c+4287,"ysyxSoCFull fpga chiplink mbypass c_response", false,-1);
        tracep->declBit(c+4288,"ysyxSoCFull fpga chiplink mbypass d_request", false,-1);
        tracep->declBit(c+15792,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+14696,"ysyxSoCFull fpga chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+4289,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+19086,"ysyxSoCFull fpga chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+14697,"ysyxSoCFull fpga chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+4290,"ysyxSoCFull fpga chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+16653,"ysyxSoCFull fpga chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+19087,"ysyxSoCFull fpga chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+4291,"ysyxSoCFull fpga chiplink mbypass stall_counter1", false,-1, 5,0);
        tracep->declBit(c+15793,"ysyxSoCFull fpga chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+4252,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+4253,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3764,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4280,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4292,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+4293,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+4294,"ysyxSoCFull fpga chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+4295,"ysyxSoCFull fpga chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+4296,"ysyxSoCFull fpga chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+4297,"ysyxSoCFull fpga chiplink mbypass monitor size_1", false,-1, 3,0);
        tracep->declBit(c+4298,"ysyxSoCFull fpga chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+4299,"ysyxSoCFull fpga chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+4300,"ysyxSoCFull fpga chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+4301,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes", false,-1, 7,0);
        tracep->declBus(c+4302,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+4303,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+4304,"ysyxSoCFull fpga chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+4305,"ysyxSoCFull fpga chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+4306,"ysyxSoCFull fpga chiplink mbypass monitor a_size_lookup", false,-1, 7,0);
        tracep->declBus(c+4307,"ysyxSoCFull fpga chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+4308,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr", false,-1, 7,0);
        tracep->declBus(c+4309,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes_1", false,-1, 7,0);
        tracep->declBus(c+4310,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+4311,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+4312,"ysyxSoCFull fpga chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+4313,"ysyxSoCFull fpga chiplink mbypass monitor c_size_lookup", false,-1, 7,0);
        tracep->declBus(c+4314,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr_1", false,-1, 7,0);
        tracep->declBit(c+4315,"ysyxSoCFull fpga chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+4316,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+4317,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+4318,"ysyxSoCFull fpga chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+4319,"ysyxSoCFull fpga chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+16645,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4167,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4254,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+16646,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+4170,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4171,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4172,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4173,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4174,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4175,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+4255,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3764,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4177,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+4178,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+4320,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+4321,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+4322,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+4323,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+4324,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+4325,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+4326,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+4327,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+4328,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+4329,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+4330,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+4331,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+4332,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+4333,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+4334,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+4335,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+4336,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+4337,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+4338,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+4339,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+4340,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+4341,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+4342,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+4343,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4344,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+4345,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+4346,"ysyxSoCFull fpga chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+4347,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4348,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+4349,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter", false,-1, 5,0);
        tracep->declBus(c+4350,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+4351,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+4352,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+4353,"ysyxSoCFull fpga chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+4354,"ysyxSoCFull fpga chiplink mbypass monitor_1 size", false,-1, 3,0);
        tracep->declBus(c+4355,"ysyxSoCFull fpga chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+4356,"ysyxSoCFull fpga chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+4279,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4280,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4357,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter", false,-1, 5,0);
        tracep->declBus(c+4358,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+4359,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+4360,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+4361,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+4362,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_1", false,-1, 3,0);
        tracep->declBus(c+4363,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+4364,"ysyxSoCFull fpga chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+4365,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4366,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+4367,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter", false,-1, 5,0);
        tracep->declBus(c+4368,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+4369,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+4370,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+4371,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+4372,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_3", false,-1, 3,0);
        tracep->declBus(c+4373,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+4374,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+4375,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+4377,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+4385,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+4401,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+4402,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+4403,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+4404,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+4405,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+4406,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+16654,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15794,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15795,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15796,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+4407,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+4409,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+14698,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+4411,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+4412,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15798,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+4413,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15806,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+4421,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+4438,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+4440,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+4456,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+4457,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+4458,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+4459,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+4460,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+4461,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+14699,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14701,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+14702,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+4462,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+4464,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14704,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+4466,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14705,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+4467,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+4483,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+4484,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+4485,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+4486,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+4487,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+4488,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+14721,"ysyxSoCFull fpga chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkA clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkA reset", false,-1);
        tracep->declBit(c+4153,"ysyxSoCFull fpga chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+19075,"ysyxSoCFull fpga chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4179,"ysyxSoCFull fpga chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+4180,"ysyxSoCFull fpga chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4181,"ysyxSoCFull fpga chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+4182,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+4489,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+4490,"ysyxSoCFull fpga chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+4491,"ysyxSoCFull fpga chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+4495,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+4497,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4498,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+4499,"ysyxSoCFull fpga chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+4495,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+4153,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+19075,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4491,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4495,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4497,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4498,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+4502,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+4503,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+4505,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+4506,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+4502,"ysyxSoCFull fpga chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+4507,"ysyxSoCFull fpga chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+4508,"ysyxSoCFull fpga chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+4509,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+4510,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+4511,"ysyxSoCFull fpga chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+4512,"ysyxSoCFull fpga chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+4513,"ysyxSoCFull fpga chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4514,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4515,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+4516,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+4489,"ysyxSoCFull fpga chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+4490,"ysyxSoCFull fpga chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+4491,"ysyxSoCFull fpga chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+4495,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+4497,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4498,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+4499,"ysyxSoCFull fpga chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+4495,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+4518,"ysyxSoCFull fpga chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+4520,"ysyxSoCFull fpga chiplink sinkA inject full", false,-1);
        tracep->declBit(c+4507,"ysyxSoCFull fpga chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga chiplink sinkA inject last", false,-1);
        tracep->declBus(c+4522,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4523,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+4524,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4525,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+4526,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+4528,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+4529,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+4530,"ysyxSoCFull fpga chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+4532,"ysyxSoCFull fpga chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+4153,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+19075,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3736,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4491,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4495,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4497,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4498,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4536+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+4537,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4538+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+4539,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+15822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4540+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+4541,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3732,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4542+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+4543,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3733,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4544+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+4545,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3734,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+15822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4546+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+4547,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3735,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+15822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4548+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+4549,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3736,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+4550,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+4153,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+15822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+15823,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkB clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkB reset", false,-1);
        tracep->declBit(c+4183,"ysyxSoCFull fpga chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+4184,"ysyxSoCFull fpga chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4185,"ysyxSoCFull fpga chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+4551,"ysyxSoCFull fpga chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkC clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkC reset", false,-1);
        tracep->declBit(c+4186,"ysyxSoCFull fpga chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+4187,"ysyxSoCFull fpga chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4188,"ysyxSoCFull fpga chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+4552,"ysyxSoCFull fpga chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkD clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkD reset", false,-1);
        tracep->declBit(c+4175,"ysyxSoCFull fpga chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+4176,"ysyxSoCFull fpga chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink sinkD io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4189,"ysyxSoCFull fpga chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+4190,"ysyxSoCFull fpga chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4191,"ysyxSoCFull fpga chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+4192,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+4193,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15789,"ysyxSoCFull fpga chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+4195,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14692,"ysyxSoCFull fpga chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+4175,"ysyxSoCFull fpga chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+4176,"ysyxSoCFull fpga chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4553,"ysyxSoCFull fpga chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+4190,"ysyxSoCFull fpga chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+4554,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4555,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4557,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+4559,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+4560,"ysyxSoCFull fpga chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+4563,"ysyxSoCFull fpga chiplink sinkD d_last_beats1", false,-1, 5,0);
        tracep->declBus(c+4564,"ysyxSoCFull fpga chiplink sinkD d_last_counter", false,-1, 5,0);
        tracep->declBus(c+4565,"ysyxSoCFull fpga chiplink sinkD d_last_counter1", false,-1, 5,0);
        tracep->declBit(c+4566,"ysyxSoCFull fpga chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+4567,"ysyxSoCFull fpga chiplink sinkD d_last", false,-1);
        tracep->declBit(c+4568,"ysyxSoCFull fpga chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+4569,"ysyxSoCFull fpga chiplink sinkD relack", false,-1);
        tracep->declBus(c+4570,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19926,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+4554,"ysyxSoCFull fpga chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19927,"ysyxSoCFull fpga chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+4571,"ysyxSoCFull fpga chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+4572,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4573,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4574,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sinkD d clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sinkD d reset", false,-1);
        tracep->declBit(c+4175,"ysyxSoCFull fpga chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+4176,"ysyxSoCFull fpga chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+4553,"ysyxSoCFull fpga chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+4190,"ysyxSoCFull fpga chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+4554,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4555,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4557,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+4559,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4575+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+4576,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4578+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+4579,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3759,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4580+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_size", true,(i+0), 3,0);}}
        tracep->declBus(c+4581,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3760,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4582+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+4583,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3761,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+4584+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+4585,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+4586+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+4587,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+3762,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4588+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+4589,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+4590,"ysyxSoCFull fpga chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+4175,"ysyxSoCFull fpga chiplink sinkD d empty", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+4591,"ysyxSoCFull fpga chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+15790,"ysyxSoCFull fpga chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+15791,"ysyxSoCFull fpga chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+15824,"ysyxSoCFull fpga chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA reset", false,-1);
        tracep->declBit(c+19078,"ysyxSoCFull fpga chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+16645,"ysyxSoCFull fpga chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink sourceA io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4167,"ysyxSoCFull fpga chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4168,"ysyxSoCFull fpga chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19082,"ysyxSoCFull fpga chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+16648,"ysyxSoCFull fpga chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+4196,"ysyxSoCFull fpga chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+4193,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15789,"ysyxSoCFull fpga chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+4592,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+19088,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+4593,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4594,"ysyxSoCFull fpga chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+4595,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15825,"ysyxSoCFull fpga chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+19089,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4599,"ysyxSoCFull fpga chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+4600,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15826,"ysyxSoCFull fpga chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+4601,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+19090,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+4602,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4603,"ysyxSoCFull fpga chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+4604,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15827,"ysyxSoCFull fpga chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+4605,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+19091,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+4606,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4607,"ysyxSoCFull fpga chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+4608,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15828,"ysyxSoCFull fpga chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+4609,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+19092,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+4610,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4611,"ysyxSoCFull fpga chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+4612,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15829,"ysyxSoCFull fpga chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+4613,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+4614,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4615,"ysyxSoCFull fpga chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+4616,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15830,"ysyxSoCFull fpga chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+4617,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+19094,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+4618,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4619,"ysyxSoCFull fpga chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+4620,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15831,"ysyxSoCFull fpga chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+4621,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+4622,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4623,"ysyxSoCFull fpga chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+4624,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15832,"ysyxSoCFull fpga chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+4625,"ysyxSoCFull fpga chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull fpga chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+16656,"ysyxSoCFull fpga chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+4626,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4196,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+19078,"ysyxSoCFull fpga chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+16645,"ysyxSoCFull fpga chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+4167,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4168,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+4627,"ysyxSoCFull fpga chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+4628,"ysyxSoCFull fpga chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+4629,"ysyxSoCFull fpga chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+4630,"ysyxSoCFull fpga chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+4631,"ysyxSoCFull fpga chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+4632,"ysyxSoCFull fpga chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+4633,"ysyxSoCFull fpga chiplink sourceA enable", false,-1);
        tracep->declBus(c+4634,"ysyxSoCFull fpga chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+4635,"ysyxSoCFull fpga chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+4636,"ysyxSoCFull fpga chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+4637,"ysyxSoCFull fpga chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+4638,"ysyxSoCFull fpga chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+4639,"ysyxSoCFull fpga chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+4640,"ysyxSoCFull fpga chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+4641,"ysyxSoCFull fpga chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+4642,"ysyxSoCFull fpga chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+4643,"ysyxSoCFull fpga chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+4644,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4645,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4646,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+4647,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+4648,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+4649,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+4650,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+4651,"ysyxSoCFull fpga chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+4652,"ysyxSoCFull fpga chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+4653,"ysyxSoCFull fpga chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+4654,"ysyxSoCFull fpga chiplink sourceA q_last", false,-1);
        tracep->declBit(c+4655,"ysyxSoCFull fpga chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+4656,"ysyxSoCFull fpga chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+4657,"ysyxSoCFull fpga chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+4659,"ysyxSoCFull fpga chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+4660,"ysyxSoCFull fpga chiplink sourceA exists", false,-1);
        tracep->declBit(c+4661,"ysyxSoCFull fpga chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+4662,"ysyxSoCFull fpga chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+4663,"ysyxSoCFull fpga chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+4664,"ysyxSoCFull fpga chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+4665,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+4668,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+4669,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+4670,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+4671,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+4672,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+4673,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+4674,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+4675,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+4676,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+4677,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+4678,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+4679,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+4680,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+4684,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+4685,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+4686,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+4687,"ysyxSoCFull fpga chiplink sourceA stall", false,-1);
        tracep->declBit(c+4688,"ysyxSoCFull fpga chiplink sourceA xmit", false,-1);
        tracep->declBus(c+4570,"ysyxSoCFull fpga chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+4592,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+19088,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+4593,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4594,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+4595,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15825,"ysyxSoCFull fpga chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4690+i*1,"ysyxSoCFull fpga chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4698,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4594,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+15833,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+4699,"ysyxSoCFull fpga chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+4700,"ysyxSoCFull fpga chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+4701,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4702,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4703,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+4704,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4705,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4706,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+4707,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+4708,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15834,"ysyxSoCFull fpga chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+15835,"ysyxSoCFull fpga chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+4709,"ysyxSoCFull fpga chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+19089,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4599,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+4600,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15826,"ysyxSoCFull fpga chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4710+i*1,"ysyxSoCFull fpga chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4718,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4598,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4599,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+15836,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+4719,"ysyxSoCFull fpga chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+4720,"ysyxSoCFull fpga chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+4721,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4722,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4723,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+4724,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4725,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+4727,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15837,"ysyxSoCFull fpga chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+15838,"ysyxSoCFull fpga chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+4601,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+19090,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+4602,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4603,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+4604,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15827,"ysyxSoCFull fpga chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4730+i*1,"ysyxSoCFull fpga chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4602,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4603,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+15839,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4742,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4743,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+4744,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4746,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+4747,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+4748,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15840,"ysyxSoCFull fpga chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+15841,"ysyxSoCFull fpga chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+4605,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+19091,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+4606,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4607,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+4608,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15828,"ysyxSoCFull fpga chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4750+i*1,"ysyxSoCFull fpga chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4758,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4606,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4607,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+15842,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+4759,"ysyxSoCFull fpga chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+4760,"ysyxSoCFull fpga chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+4761,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4762,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4763,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+4764,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+4767,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+4768,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15843,"ysyxSoCFull fpga chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+15844,"ysyxSoCFull fpga chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+4769,"ysyxSoCFull fpga chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+4609,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+19092,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+4610,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4611,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+4612,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15829,"ysyxSoCFull fpga chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4770+i*1,"ysyxSoCFull fpga chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4778,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4610,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4611,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+15845,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+4779,"ysyxSoCFull fpga chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+4780,"ysyxSoCFull fpga chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+4781,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4782,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4783,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+4784,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4785,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4786,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+4787,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+4788,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15846,"ysyxSoCFull fpga chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+15847,"ysyxSoCFull fpga chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+4789,"ysyxSoCFull fpga chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+4613,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+4614,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4615,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+4616,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15830,"ysyxSoCFull fpga chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4790+i*1,"ysyxSoCFull fpga chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4798,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4614,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4615,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+15848,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+4799,"ysyxSoCFull fpga chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+4801,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4802,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4803,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+4804,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4805,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4806,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+4807,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+4808,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15849,"ysyxSoCFull fpga chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+15850,"ysyxSoCFull fpga chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+4809,"ysyxSoCFull fpga chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+4617,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+19094,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+4618,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4619,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+4620,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15831,"ysyxSoCFull fpga chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4810+i*1,"ysyxSoCFull fpga chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4818,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4618,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4619,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+15851,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4823,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+4824,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4825,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4826,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+4827,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+4828,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15852,"ysyxSoCFull fpga chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+15853,"ysyxSoCFull fpga chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+4621,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+4622,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4623,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+4624,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15832,"ysyxSoCFull fpga chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4830+i*1,"ysyxSoCFull fpga chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+4838,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4622,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4623,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+15854,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+4839,"ysyxSoCFull fpga chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+4840,"ysyxSoCFull fpga chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+4841,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4842,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4843,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+4844,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4845,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4846,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+4847,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+4848,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15855,"ysyxSoCFull fpga chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+15856,"ysyxSoCFull fpga chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+4849,"ysyxSoCFull fpga chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+4625,"ysyxSoCFull fpga chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull fpga chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+16656,"ysyxSoCFull fpga chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+4626,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4196,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+19078,"ysyxSoCFull fpga chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+16645,"ysyxSoCFull fpga chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+4162,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4163,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+4164,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+4165,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+4166,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+4167,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4168,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+4850,"ysyxSoCFull fpga chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+4851,"ysyxSoCFull fpga chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+4852,"ysyxSoCFull fpga chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+4853,"ysyxSoCFull fpga chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+4854,"ysyxSoCFull fpga chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceB clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceB reset", false,-1);
        tracep->declBit(c+4197,"ysyxSoCFull fpga chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+16649,"ysyxSoCFull fpga chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+4198,"ysyxSoCFull fpga chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+4857,"ysyxSoCFull fpga chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+4858,"ysyxSoCFull fpga chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+4859,"ysyxSoCFull fpga chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4860,"ysyxSoCFull fpga chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+4861,"ysyxSoCFull fpga chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+4862,"ysyxSoCFull fpga chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+4863,"ysyxSoCFull fpga chiplink sourceB enable", false,-1);
        tracep->declBus(c+4864,"ysyxSoCFull fpga chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+4865,"ysyxSoCFull fpga chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+4866,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4867,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4868,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+4869,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+4870,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+4871,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+4872,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+4873,"ysyxSoCFull fpga chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+4874,"ysyxSoCFull fpga chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+4875,"ysyxSoCFull fpga chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+4876,"ysyxSoCFull fpga chiplink sourceB q_last", false,-1);
        tracep->declBit(c+4877,"ysyxSoCFull fpga chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+4878,"ysyxSoCFull fpga chiplink sourceB xmit", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+4857,"ysyxSoCFull fpga chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+4858,"ysyxSoCFull fpga chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+14722,"ysyxSoCFull fpga chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+4859,"ysyxSoCFull fpga chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4879,"ysyxSoCFull fpga chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+4880,"ysyxSoCFull fpga chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+4881,"ysyxSoCFull fpga chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceC clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceC reset", false,-1);
        tracep->declBit(c+4169,"ysyxSoCFull fpga chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+16646,"ysyxSoCFull fpga chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+4170,"ysyxSoCFull fpga chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4171,"ysyxSoCFull fpga chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4172,"ysyxSoCFull fpga chiplink sourceC io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4173,"ysyxSoCFull fpga chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4174,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4199,"ysyxSoCFull fpga chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+16650,"ysyxSoCFull fpga chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+4200,"ysyxSoCFull fpga chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+4195,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+4194,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+14692,"ysyxSoCFull fpga chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+4882,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+16657,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+4883,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4884,"ysyxSoCFull fpga chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+4195,"ysyxSoCFull fpga chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+14692,"ysyxSoCFull fpga chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+4885,"ysyxSoCFull fpga chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+4886,"ysyxSoCFull fpga chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+4887,"ysyxSoCFull fpga chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+4888,"ysyxSoCFull fpga chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+4889,"ysyxSoCFull fpga chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+4890,"ysyxSoCFull fpga chiplink sourceC enable", false,-1);
        tracep->declBus(c+4891,"ysyxSoCFull fpga chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+4892,"ysyxSoCFull fpga chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+4893,"ysyxSoCFull fpga chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+4894,"ysyxSoCFull fpga chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+4895,"ysyxSoCFull fpga chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+4896,"ysyxSoCFull fpga chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+4897,"ysyxSoCFull fpga chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+4898,"ysyxSoCFull fpga chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+4899,"ysyxSoCFull fpga chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+4900,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4901,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4902,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+4905,"ysyxSoCFull fpga chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+4906,"ysyxSoCFull fpga chiplink sourceC q_last", false,-1);
        tracep->declBit(c+4907,"ysyxSoCFull fpga chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+4908,"ysyxSoCFull fpga chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+4909,"ysyxSoCFull fpga chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+4911,"ysyxSoCFull fpga chiplink sourceC exists", false,-1);
        tracep->declBit(c+4912,"ysyxSoCFull fpga chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+4913,"ysyxSoCFull fpga chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+4914,"ysyxSoCFull fpga chiplink sourceC q_release", false,-1);
        tracep->declBit(c+4915,"ysyxSoCFull fpga chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+4916,"ysyxSoCFull fpga chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+4917,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+4919,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+4920,"ysyxSoCFull fpga chiplink sourceC stall", false,-1);
        tracep->declBit(c+4921,"ysyxSoCFull fpga chiplink sourceC xmit", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+4882,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+16657,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+4883,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4884,"ysyxSoCFull fpga chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+4195,"ysyxSoCFull fpga chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+14692,"ysyxSoCFull fpga chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+4922+i*1,"ysyxSoCFull fpga chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+4930,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4596,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+4883,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4884,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+14723,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+4931,"ysyxSoCFull fpga chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+4932,"ysyxSoCFull fpga chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+4933,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+4934,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+4935,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+4936,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+4937,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+4938,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+4939,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+4940,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+14724,"ysyxSoCFull fpga chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+14725,"ysyxSoCFull fpga chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+4941,"ysyxSoCFull fpga chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceD clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceD reset", false,-1);
        tracep->declBit(c+19076,"ysyxSoCFull fpga chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+16644,"ysyxSoCFull fpga chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+4154,"ysyxSoCFull fpga chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4155,"ysyxSoCFull fpga chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4156,"ysyxSoCFull fpga chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4157,"ysyxSoCFull fpga chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4158,"ysyxSoCFull fpga chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4159,"ysyxSoCFull fpga chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+4160,"ysyxSoCFull fpga chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4161,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+16651,"ysyxSoCFull fpga chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+4160,"ysyxSoCFull fpga chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+15791,"ysyxSoCFull fpga chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+4942,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+19097,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+4943,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4944,"ysyxSoCFull fpga chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+15791,"ysyxSoCFull fpga chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+4945,"ysyxSoCFull fpga chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+4946,"ysyxSoCFull fpga chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+4947,"ysyxSoCFull fpga chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+4948,"ysyxSoCFull fpga chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+4949,"ysyxSoCFull fpga chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+4950,"ysyxSoCFull fpga chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+4951,"ysyxSoCFull fpga chiplink sourceD enable", false,-1);
        tracep->declBus(c+4952,"ysyxSoCFull fpga chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+4953,"ysyxSoCFull fpga chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+4954,"ysyxSoCFull fpga chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+4955,"ysyxSoCFull fpga chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+4956,"ysyxSoCFull fpga chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+4957,"ysyxSoCFull fpga chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+4958,"ysyxSoCFull fpga chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+4959,"ysyxSoCFull fpga chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+4960,"ysyxSoCFull fpga chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+4961,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+4962,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+4963,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+4964,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+4965,"ysyxSoCFull fpga chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+4966,"ysyxSoCFull fpga chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+4967,"ysyxSoCFull fpga chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+4968,"ysyxSoCFull fpga chiplink sourceD q_last", false,-1);
        tracep->declBit(c+4969,"ysyxSoCFull fpga chiplink sourceD d_first", false,-1);
        tracep->declBus(c+4970,"ysyxSoCFull fpga chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+4971,"ysyxSoCFull fpga chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+4972,"ysyxSoCFull fpga chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+4973,"ysyxSoCFull fpga chiplink sourceD stall", false,-1);
        tracep->declBit(c+4974,"ysyxSoCFull fpga chiplink sourceD xmit", false,-1);
        tracep->declBit(c+4975,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+4942,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+19097,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+4943,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+4944,"ysyxSoCFull fpga chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+15791,"ysyxSoCFull fpga chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+4976+i*1,"ysyxSoCFull fpga chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+5008,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+4943,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+4944,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+15857,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+5009,"ysyxSoCFull fpga chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+5010,"ysyxSoCFull fpga chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+5012,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+5013,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+5014,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+5015,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+5016,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+5017,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+5018,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+5019,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+5020,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+5021,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+5022,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+5023,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+5024,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+5025,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+15858,"ysyxSoCFull fpga chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+15859,"ysyxSoCFull fpga chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+4177,"ysyxSoCFull fpga chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull fpga chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+4178,"ysyxSoCFull fpga chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+4177,"ysyxSoCFull fpga chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+16647,"ysyxSoCFull fpga chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+4201,"ysyxSoCFull fpga chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+5026,"ysyxSoCFull fpga chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+19906,"ysyxSoCFull fpga chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+17112,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+17113,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+17114,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+17115,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+16652,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+16658,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+16659,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+16660,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+15714,"ysyxSoCFull fpga axi4index auto_in_awready", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+18983,"ysyxSoCFull fpga axi4index auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_in_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull fpga axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull fpga axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull fpga axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_in_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull fpga axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+3771,"ysyxSoCFull fpga axi4index auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+84,"ysyxSoCFull fpga axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3765,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3766,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15715,"ysyxSoCFull fpga axi4index auto_in_arready", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull fpga axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+18983,"ysyxSoCFull fpga axi4index auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_in_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull fpga axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+3772,"ysyxSoCFull fpga axi4index auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+89,"ysyxSoCFull fpga axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull fpga axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3768,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3769,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+92,"ysyxSoCFull fpga axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+15714,"ysyxSoCFull fpga axi4index auto_out_awready", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga axi4index auto_out_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga axi4index auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18981,"ysyxSoCFull fpga axi4index auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_out_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull fpga axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull fpga axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull fpga axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_out_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull fpga axi4index auto_out_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull fpga axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3765,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3766,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3767,"ysyxSoCFull fpga axi4index auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15715,"ysyxSoCFull fpga axi4index auto_out_arready", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull fpga axi4index auto_out_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull fpga axi4index auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull fpga axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull fpga axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull fpga axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull fpga axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18979,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18980,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18981,"ysyxSoCFull fpga axi4index auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_out_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull fpga axi4index auto_out_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull fpga axi4index auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull fpga axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull fpga axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3768,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3769,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3770,"ysyxSoCFull fpga axi4index auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull fpga axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf reset", false,-1);
        tracep->declBit(c+3773,"ysyxSoCFull fpga axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4buf auto_in_awvalid", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+3779,"ysyxSoCFull fpga axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4buf auto_in_arvalid", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+3773,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+5027,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+5028,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5030,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+3779,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+3773,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBit(c+5031,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+5032,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+5033,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+5034,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+19098,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+5027,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+5028,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5030,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+5035+i*2,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+5028,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+5039,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+5040,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15861,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+5041+i*1,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+5030,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+5039,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+5040,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+15861,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+5040,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+5039,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+5043,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+5044,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+5045,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+5046,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20004+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20006+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+5047,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+5048,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+3779,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBit(c+5049,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+5050,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+5051,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+5052,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+19100,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20008+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+20010+i*2,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20014+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+20016+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+5053,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+5054,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 reset", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3789,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+3773,"ysyxSoCFull fpga axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+3779,"ysyxSoCFull fpga axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+5055,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19101,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5056,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+5057,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+5058,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5059,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5060,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+5061,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19102,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5062,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+5063,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+5064,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5065,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5066,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+5067,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19103,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5068,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+5069,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+5070,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5071,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5072,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+5073,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19104,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5074,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+5075,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+5076,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5077,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5078,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+5079,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+19105,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+5081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+5082,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5084,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+5085,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+19106,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5086,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+5087,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+5088,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5089,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5090,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+5091,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+19107,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+5093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+5094,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5095,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5096,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+5097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+19108,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5098,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+5099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+5100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5101,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5102,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+5103,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5104,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+5105,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+5106,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5107,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5108,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+5109,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+19110,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5110,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+5111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+5112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5114,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+5115,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5116,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+5117,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+5118,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5119,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5120,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+5121,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+19112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5122,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+5123,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+5124,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5125,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5126,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+5127,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+19113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5128,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+5129,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+5130,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5131,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5132,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+19114,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5134,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+5135,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+5136,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5138,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+5139,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+19115,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5140,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+5141,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5144,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+5145,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+19116,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5146,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+5147,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+5148,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5149,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5150,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+5151,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5152,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+5153,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+5154,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5155,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5156,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+5157,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+5159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+5160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5161,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+5163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+19119,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+5165,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+5166,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5167,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5168,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+5169,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+5171,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+5172,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5173,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5174,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+5175,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+19121,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5176,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+5177,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+5178,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5179,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5180,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+5181,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5182,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+5183,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+5184,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5185,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5186,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+5187,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+19123,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5188,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+5189,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+5190,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5191,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5192,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+5193,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+19124,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5194,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+5195,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+5196,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5198,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+5199,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+19125,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5200,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+5201,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+5202,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5204,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+5205,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+19126,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5206,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+5207,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+5208,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5209,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5210,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+5211,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+19127,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5212,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+5213,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+5214,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5215,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5216,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+5217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5218,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+5219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+5220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5221,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5222,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+5223,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5224,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+5225,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+5226,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5227,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5228,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+5229,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5230,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+5231,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+5232,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5233,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5234,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+5235,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+19131,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5236,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+5237,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+5238,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5239,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5240,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+5241,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+19132,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5242,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+5243,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+5244,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5245,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5246,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull fpga axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+19134,"ysyxSoCFull fpga axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull fpga axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+19136,"ysyxSoCFull fpga axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+19137,"ysyxSoCFull fpga axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+19138,"ysyxSoCFull fpga axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+19139,"ysyxSoCFull fpga axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+19140,"ysyxSoCFull fpga axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull fpga axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull fpga axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+19144,"ysyxSoCFull fpga axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+19145,"ysyxSoCFull fpga axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+19146,"ysyxSoCFull fpga axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+19147,"ysyxSoCFull fpga axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+19148,"ysyxSoCFull fpga axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+5247,"ysyxSoCFull fpga axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+5248,"ysyxSoCFull fpga axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+5249,"ysyxSoCFull fpga axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+5250,"ysyxSoCFull fpga axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+5251,"ysyxSoCFull fpga axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+5252,"ysyxSoCFull fpga axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+5253,"ysyxSoCFull fpga axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+5254,"ysyxSoCFull fpga axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+5255,"ysyxSoCFull fpga axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+5256,"ysyxSoCFull fpga axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+5257,"ysyxSoCFull fpga axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+5258,"ysyxSoCFull fpga axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+5259,"ysyxSoCFull fpga axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+5260,"ysyxSoCFull fpga axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+5261,"ysyxSoCFull fpga axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+5262,"ysyxSoCFull fpga axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull fpga axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+19134,"ysyxSoCFull fpga axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull fpga axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+19136,"ysyxSoCFull fpga axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+19137,"ysyxSoCFull fpga axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+19138,"ysyxSoCFull fpga axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+19139,"ysyxSoCFull fpga axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+19140,"ysyxSoCFull fpga axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull fpga axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull fpga axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+19144,"ysyxSoCFull fpga axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+19145,"ysyxSoCFull fpga axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+19146,"ysyxSoCFull fpga axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+19147,"ysyxSoCFull fpga axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+19148,"ysyxSoCFull fpga axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+5263,"ysyxSoCFull fpga axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+5264,"ysyxSoCFull fpga axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+5265,"ysyxSoCFull fpga axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+5266,"ysyxSoCFull fpga axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+5267,"ysyxSoCFull fpga axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+5268,"ysyxSoCFull fpga axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+5269,"ysyxSoCFull fpga axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+5270,"ysyxSoCFull fpga axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+5271,"ysyxSoCFull fpga axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+5272,"ysyxSoCFull fpga axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+5273,"ysyxSoCFull fpga axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+5274,"ysyxSoCFull fpga axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+5275,"ysyxSoCFull fpga axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+5276,"ysyxSoCFull fpga axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+5277,"ysyxSoCFull fpga axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+5278,"ysyxSoCFull fpga axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+5055,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19101,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5056,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+5057,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+5058,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5059,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5060,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5279+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5058,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5296,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5297,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5298+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5059,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5296,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5297,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5315+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5060,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5296,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5297,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5297,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5296,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5332,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+5333,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+5334,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+5335,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+19149,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+5336,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+5337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+5338,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+5061,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19102,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5062,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+5063,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+5064,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5065,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5066,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5339+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5064,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5356,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5357,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5358+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5065,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5356,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5357,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5375+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5066,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5356,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5357,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5357,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5356,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5392,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+5393,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+5394,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+5395,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+5396,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+5397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+5398,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+5067,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19103,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5068,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+5069,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+5070,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5071,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5072,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5399+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5070,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5418+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5071,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5435+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5072,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5416,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5417,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5417,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5452,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+5453,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+5454,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+5455,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+5456,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+5073,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19104,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5074,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+5075,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+5076,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5077,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5078,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5459+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5076,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5476,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5477,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5478+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5077,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5476,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5477,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5495+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5078,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5476,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5477,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5477,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5476,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+5514,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+5079,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+19105,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+5081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+5082,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5084,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5519+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5082,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5536,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5537,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5538+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5536,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5537,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5555+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5084,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5536,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5537,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5537,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5536,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5572,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+5573,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+5574,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+5575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+5576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+5577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+5578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+5085,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+19106,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5086,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+5087,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+5088,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5089,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5090,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5579+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5088,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5596,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5597,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5598+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5089,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5596,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5597,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5615+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5090,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5596,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5597,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5597,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5596,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5632,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+5633,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+5634,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+5635,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+5636,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+5637,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+5638,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+5091,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+19107,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+5093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+5094,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5095,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5096,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5639+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5094,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5656,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5657,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5658+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5095,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5656,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5657,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5675+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5096,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5656,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5657,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5657,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5656,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5692,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+5693,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+5694,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+5695,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+19155,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+5696,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+5697,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+5698,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+5097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+19108,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5098,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+5099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+5100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5101,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5102,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5699+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5700+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5101,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5701+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5102,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+5097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+19156,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+5702,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+5103,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5104,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+5105,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+5106,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5107,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5108,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5703+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5106,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5704+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5107,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5705+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5108,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5105,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+5103,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+19157,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+5706,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+5109,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+19110,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5110,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+5111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+5112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5114,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5707+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5708+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5709+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5114,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+5109,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+19158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+5710,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+5115,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5116,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+5117,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+5118,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5119,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5120,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5711+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5118,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5712+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5119,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5713+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5120,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5117,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+5115,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+19159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+5714,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+5121,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+19112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5122,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+5123,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+5124,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5125,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5126,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5715+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5124,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5716+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5125,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5717+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5126,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5123,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+5121,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+19160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+5718,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+5127,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+19113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5128,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+5129,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+5130,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5131,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5132,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5719+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5130,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5720+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5131,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5721+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5132,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5129,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+5127,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+19161,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+5722,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+19114,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5134,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+5135,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+5136,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5138,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5723+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5136,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5724+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5137,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5725+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5138,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5135,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+19162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+5726,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+5139,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+19115,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5140,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+5141,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5144,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5727+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5142,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5728+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5143,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5729+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5144,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5141,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+5139,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+19163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+5730,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+5145,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+19116,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5146,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+5147,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+5148,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5149,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5150,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5731+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5148,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5732+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5149,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5733+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5150,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5147,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+5145,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+19164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+5734,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+5151,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5152,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+5153,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+5154,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5155,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5156,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5735+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5154,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5752,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5753,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5754+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5155,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5752,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5753,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5771+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5156,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5752,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5753,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5753,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5752,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5788,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+5789,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+5790,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+5791,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+19165,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+5792,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+5793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+5794,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+5157,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+5159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+5160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5161,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5795+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5814+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5161,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5831+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+5849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+5850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+5851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+19166,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+5852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+5853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+5854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+5163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+19119,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+5165,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+5166,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5167,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5168,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5855+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5166,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5874+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5167,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5891+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5168,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+5909,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+5910,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+5911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+19167,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+5912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+5913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+5914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+5169,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+5171,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+5172,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5173,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5174,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5915+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5172,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5934+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5173,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+5951+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5174,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5933,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5933,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+5968,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+5969,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+5970,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+5971,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+19168,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+5972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+5973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+5974,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+5175,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+19121,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5176,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+5177,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+5178,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5179,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5180,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5975+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5178,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+5993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+5994+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5179,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+5993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6011+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5180,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+5992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+5993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+5993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+5992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6028,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+6029,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+6030,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+6031,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+6032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+6033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+6034,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+5181,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5182,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+5183,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+5184,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5185,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5186,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6035+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5184,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6052,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6053,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6054+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5185,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6052,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6053,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6071+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5186,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6052,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6053,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6053,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6052,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6088,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+6089,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+6090,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+6091,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+19170,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+6092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+6093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+6094,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+5187,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+19123,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5188,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+5189,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+5190,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5191,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5192,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6095+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5190,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6114+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5191,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6131+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5192,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6148,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+6149,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+6150,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+6151,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+19171,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+6152,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+6153,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+6154,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+5193,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+19124,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5194,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+5195,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+5196,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5198,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6155+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5196,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6156+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5197,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6157+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5198,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5195,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+5193,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+19172,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+6158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+5199,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+19125,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5200,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+5201,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+5202,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5204,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6159+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5202,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6160+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6161+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5204,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5201,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+5199,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+19173,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+6162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+5205,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+19126,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5206,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+5207,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+5208,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5209,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5210,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6163+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5208,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6164+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5209,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6165+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5210,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5207,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+5205,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+19174,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+6166,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+5211,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+19127,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5212,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+5213,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+5214,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5215,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5216,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6167+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5214,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6168+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5215,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6169+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5216,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5213,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+5211,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+19175,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+6170,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+5217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5218,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+5219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+5220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5221,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5222,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6171+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6172+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5221,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6173+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5222,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+5217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+19176,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+6174,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+5223,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5224,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+5225,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+5226,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5227,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5228,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6175+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5226,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6176+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5227,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6177+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5228,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5225,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+5223,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+19177,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+6178,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+5229,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5230,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+5231,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+5232,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5233,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5234,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6179+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5232,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6180+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5233,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6181+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5234,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5231,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+5229,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+19178,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+6182,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+5235,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+19131,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5236,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+5237,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+5238,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5239,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5240,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6183+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5238,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6184+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5239,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6185+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5240,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5237,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+5235,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+19179,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+6186,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+5241,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+19132,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5242,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+5243,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+5244,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5245,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5246,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6187+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5244,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6188+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5245,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6189+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5246,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5243,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+5241,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+6190,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint reset", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4deint auto_in_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4deint auto_in_awvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4deint auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4deint auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4deint auto_in_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4deint auto_in_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4deint auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4deint auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4deint auto_in_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4deint auto_in_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4deint auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4deint auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3789,"ysyxSoCFull fpga axi4deint auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4deint auto_in_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4deint auto_in_arvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4deint auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4deint auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+3793,"ysyxSoCFull fpga axi4deint auto_in_rready", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull fpga axi4deint auto_in_rvalid", false,-1);
        tracep->declBus(c+3795,"ysyxSoCFull fpga axi4deint auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga axi4deint auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3796,"ysyxSoCFull fpga axi4deint auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3797,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3798,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3799,"ysyxSoCFull fpga axi4deint auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull fpga axi4deint auto_in_rlast", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4deint auto_out_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4deint auto_out_awvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4deint auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4deint auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4deint auto_out_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4deint auto_out_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4deint auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4deint auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4deint auto_out_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4deint auto_out_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4deint auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4deint auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3789,"ysyxSoCFull fpga axi4deint auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4deint auto_out_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4deint auto_out_arvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4deint auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4deint auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+3780,"ysyxSoCFull fpga axi4deint auto_out_rready", false,-1);
        tracep->declBit(c+3781,"ysyxSoCFull fpga axi4deint auto_out_rvalid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_0_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_0_reset", false,-1);
        tracep->declBit(c+6191,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_ready", false,-1);
        tracep->declBit(c+6192,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_last", false,-1);
        tracep->declBit(c+6193,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_ready", false,-1);
        tracep->declBit(c+6194,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_valid", false,-1);
        tracep->declBus(c+6195,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6196,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6198,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6199,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6200,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6201,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6202,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_1_reset", false,-1);
        tracep->declBit(c+6203,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_ready", false,-1);
        tracep->declBit(c+6204,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_last", false,-1);
        tracep->declBit(c+6205,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_ready", false,-1);
        tracep->declBit(c+6206,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_valid", false,-1);
        tracep->declBus(c+6207,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6208,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6210,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6211,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6212,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6213,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6214,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_2_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_2_reset", false,-1);
        tracep->declBit(c+6215,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_ready", false,-1);
        tracep->declBit(c+6216,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_last", false,-1);
        tracep->declBit(c+6217,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_ready", false,-1);
        tracep->declBit(c+6218,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_valid", false,-1);
        tracep->declBus(c+6219,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6220,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6222,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6223,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6224,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6225,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6226,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_3_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_3_reset", false,-1);
        tracep->declBit(c+6227,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_ready", false,-1);
        tracep->declBit(c+6228,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_last", false,-1);
        tracep->declBit(c+6229,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_ready", false,-1);
        tracep->declBit(c+6230,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_valid", false,-1);
        tracep->declBus(c+6231,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6232,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6234,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6235,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6236,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6237,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6238,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_4_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_4_reset", false,-1);
        tracep->declBit(c+6239,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_ready", false,-1);
        tracep->declBit(c+6240,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_last", false,-1);
        tracep->declBit(c+6241,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_ready", false,-1);
        tracep->declBit(c+6242,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_valid", false,-1);
        tracep->declBus(c+6243,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6244,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6246,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6247,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6248,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6249,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6250,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_5_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_5_reset", false,-1);
        tracep->declBit(c+6251,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_ready", false,-1);
        tracep->declBit(c+6252,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_last", false,-1);
        tracep->declBit(c+6253,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_ready", false,-1);
        tracep->declBit(c+6254,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_valid", false,-1);
        tracep->declBus(c+6255,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6256,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6258,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6259,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6260,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6261,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6262,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_6_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_6_reset", false,-1);
        tracep->declBit(c+6263,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_ready", false,-1);
        tracep->declBit(c+6264,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_last", false,-1);
        tracep->declBit(c+6265,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_ready", false,-1);
        tracep->declBit(c+6266,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_valid", false,-1);
        tracep->declBus(c+6267,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6268,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6270,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6271,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6272,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6273,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6274,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_7_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_7_reset", false,-1);
        tracep->declBit(c+6275,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_ready", false,-1);
        tracep->declBit(c+6276,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_last", false,-1);
        tracep->declBit(c+6277,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_ready", false,-1);
        tracep->declBit(c+6278,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6280,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6282,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6283,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6284,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6285,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6286,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_8_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_8_reset", false,-1);
        tracep->declBit(c+6287,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_ready", false,-1);
        tracep->declBit(c+6288,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_last", false,-1);
        tracep->declBit(c+6289,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_ready", false,-1);
        tracep->declBit(c+6290,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_valid", false,-1);
        tracep->declBus(c+6291,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6292,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6294,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6295,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6296,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6297,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6298,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_9_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_9_reset", false,-1);
        tracep->declBit(c+6299,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_ready", false,-1);
        tracep->declBit(c+6300,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_last", false,-1);
        tracep->declBit(c+6301,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_ready", false,-1);
        tracep->declBit(c+6302,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_valid", false,-1);
        tracep->declBus(c+6303,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6304,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6306,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6307,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6308,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6309,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6310,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_10_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_10_reset", false,-1);
        tracep->declBit(c+6311,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_ready", false,-1);
        tracep->declBit(c+6312,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_last", false,-1);
        tracep->declBit(c+6313,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_ready", false,-1);
        tracep->declBit(c+6314,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_valid", false,-1);
        tracep->declBus(c+6315,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6316,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6318,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6319,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6320,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6321,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6322,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_11_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_11_reset", false,-1);
        tracep->declBit(c+6323,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_ready", false,-1);
        tracep->declBit(c+6324,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_last", false,-1);
        tracep->declBit(c+6325,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_ready", false,-1);
        tracep->declBit(c+6326,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_valid", false,-1);
        tracep->declBus(c+6327,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6328,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6330,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6331,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6332,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6333,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6334,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_12_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_12_reset", false,-1);
        tracep->declBit(c+6335,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_ready", false,-1);
        tracep->declBit(c+6336,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_last", false,-1);
        tracep->declBit(c+6337,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_ready", false,-1);
        tracep->declBit(c+6338,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_valid", false,-1);
        tracep->declBus(c+6339,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6340,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6342,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6343,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6344,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6345,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6346,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_13_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_13_reset", false,-1);
        tracep->declBit(c+6347,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_ready", false,-1);
        tracep->declBit(c+6348,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_last", false,-1);
        tracep->declBit(c+6349,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_ready", false,-1);
        tracep->declBit(c+6350,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_valid", false,-1);
        tracep->declBus(c+6351,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6352,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6354,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6355,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6356,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6357,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6358,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_14_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_14_reset", false,-1);
        tracep->declBit(c+6359,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_ready", false,-1);
        tracep->declBit(c+6360,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_last", false,-1);
        tracep->declBit(c+6361,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_ready", false,-1);
        tracep->declBit(c+6362,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_valid", false,-1);
        tracep->declBus(c+6363,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6364,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6366,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6367,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6368,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6369,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6370,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4deint qs_queue_15_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4deint qs_queue_15_reset", false,-1);
        tracep->declBit(c+6371,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_ready", false,-1);
        tracep->declBit(c+6372,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_valid", false,-1);
        tracep->declBus(c+3782,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+3783,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3785,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+3790,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3791,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3792,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_last", false,-1);
        tracep->declBit(c+6373,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_ready", false,-1);
        tracep->declBit(c+6374,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_valid", false,-1);
        tracep->declBus(c+6375,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6376,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6378,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6379,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6380,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6381,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6382,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_last", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull fpga axi4deint locked", false,-1);
        tracep->declBus(c+6383,"ysyxSoCFull fpga axi4deint deq_id", false,-1, 3,0);
        tracep->declBus(c+6384,"ysyxSoCFull fpga axi4deint deq_OH", false,-1, 15,0);
        tracep->declBus(c+6385,"ysyxSoCFull fpga axi4deint enq_OH", false,-1, 15,0);
        tracep->declBus(c+6386,"ysyxSoCFull fpga axi4deint pending_count", false,-1, 3,0);
        tracep->declBit(c+6371,"ysyxSoCFull fpga axi4deint enq_readys_15", false,-1);
        tracep->declBit(c+6359,"ysyxSoCFull fpga axi4deint enq_readys_14", false,-1);
        tracep->declBit(c+6347,"ysyxSoCFull fpga axi4deint enq_readys_13", false,-1);
        tracep->declBit(c+6335,"ysyxSoCFull fpga axi4deint enq_readys_12", false,-1);
        tracep->declBit(c+6323,"ysyxSoCFull fpga axi4deint enq_readys_11", false,-1);
        tracep->declBit(c+6311,"ysyxSoCFull fpga axi4deint enq_readys_10", false,-1);
        tracep->declBit(c+6299,"ysyxSoCFull fpga axi4deint enq_readys_9", false,-1);
        tracep->declBit(c+6287,"ysyxSoCFull fpga axi4deint enq_readys_8", false,-1);
        tracep->declBit(c+6275,"ysyxSoCFull fpga axi4deint enq_readys_7", false,-1);
        tracep->declBit(c+6263,"ysyxSoCFull fpga axi4deint enq_readys_6", false,-1);
        tracep->declBit(c+6251,"ysyxSoCFull fpga axi4deint enq_readys_5", false,-1);
        tracep->declBit(c+6239,"ysyxSoCFull fpga axi4deint enq_readys_4", false,-1);
        tracep->declBit(c+6227,"ysyxSoCFull fpga axi4deint enq_readys_3", false,-1);
        tracep->declBit(c+6215,"ysyxSoCFull fpga axi4deint enq_readys_2", false,-1);
        tracep->declBit(c+6203,"ysyxSoCFull fpga axi4deint enq_readys_1", false,-1);
        tracep->declBit(c+6191,"ysyxSoCFull fpga axi4deint enq_readys_0", false,-1);
        tracep->declBit(c+6387,"ysyxSoCFull fpga axi4deint bundleOut_0_rready", false,-1);
        tracep->declBit(c+6388,"ysyxSoCFull fpga axi4deint pending_inc", false,-1);
        tracep->declBit(c+6382,"ysyxSoCFull fpga axi4deint deq_bits_15_last", false,-1);
        tracep->declBit(c+6370,"ysyxSoCFull fpga axi4deint deq_bits_14_last", false,-1);
        tracep->declBit(c+6358,"ysyxSoCFull fpga axi4deint deq_bits_13_last", false,-1);
        tracep->declBit(c+6346,"ysyxSoCFull fpga axi4deint deq_bits_12_last", false,-1);
        tracep->declBit(c+6334,"ysyxSoCFull fpga axi4deint deq_bits_11_last", false,-1);
        tracep->declBit(c+6322,"ysyxSoCFull fpga axi4deint deq_bits_10_last", false,-1);
        tracep->declBit(c+6310,"ysyxSoCFull fpga axi4deint deq_bits_9_last", false,-1);
        tracep->declBit(c+6298,"ysyxSoCFull fpga axi4deint deq_bits_8_last", false,-1);
        tracep->declBit(c+6286,"ysyxSoCFull fpga axi4deint deq_bits_7_last", false,-1);
        tracep->declBit(c+6274,"ysyxSoCFull fpga axi4deint deq_bits_6_last", false,-1);
        tracep->declBit(c+6262,"ysyxSoCFull fpga axi4deint deq_bits_5_last", false,-1);
        tracep->declBit(c+6250,"ysyxSoCFull fpga axi4deint deq_bits_4_last", false,-1);
        tracep->declBit(c+6238,"ysyxSoCFull fpga axi4deint deq_bits_3_last", false,-1);
        tracep->declBit(c+6226,"ysyxSoCFull fpga axi4deint deq_bits_2_last", false,-1);
        tracep->declBit(c+6214,"ysyxSoCFull fpga axi4deint deq_bits_1_last", false,-1);
        tracep->declBit(c+6202,"ysyxSoCFull fpga axi4deint deq_bits_0_last", false,-1);
        tracep->declBit(c+6389,"ysyxSoCFull fpga axi4deint bundleIn_0_rlast", false,-1);
        tracep->declBit(c+6390,"ysyxSoCFull fpga axi4deint pending_dec", false,-1);
        tracep->declBus(c+6391,"ysyxSoCFull fpga axi4deint pending_next", false,-1, 3,0);
        tracep->declBit(c+6392,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_lo", false,-1);
        tracep->declBus(c+6393,"ysyxSoCFull fpga axi4deint pending_count_1", false,-1, 3,0);
        tracep->declBit(c+6394,"ysyxSoCFull fpga axi4deint pending_inc_1", false,-1);
        tracep->declBit(c+6395,"ysyxSoCFull fpga axi4deint pending_dec_1", false,-1);
        tracep->declBus(c+6396,"ysyxSoCFull fpga axi4deint pending_next_1", false,-1, 3,0);
        tracep->declBit(c+6397,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_hi", false,-1);
        tracep->declBus(c+6398,"ysyxSoCFull fpga axi4deint pending_count_2", false,-1, 3,0);
        tracep->declBit(c+6399,"ysyxSoCFull fpga axi4deint pending_inc_2", false,-1);
        tracep->declBit(c+6400,"ysyxSoCFull fpga axi4deint pending_dec_2", false,-1);
        tracep->declBus(c+6401,"ysyxSoCFull fpga axi4deint pending_next_2", false,-1, 3,0);
        tracep->declBit(c+6402,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_lo", false,-1);
        tracep->declBus(c+6403,"ysyxSoCFull fpga axi4deint pending_count_3", false,-1, 3,0);
        tracep->declBit(c+6404,"ysyxSoCFull fpga axi4deint pending_inc_3", false,-1);
        tracep->declBit(c+6405,"ysyxSoCFull fpga axi4deint pending_dec_3", false,-1);
        tracep->declBus(c+6406,"ysyxSoCFull fpga axi4deint pending_next_3", false,-1, 3,0);
        tracep->declBit(c+6407,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_hi", false,-1);
        tracep->declBus(c+6408,"ysyxSoCFull fpga axi4deint pending_count_4", false,-1, 3,0);
        tracep->declBit(c+6409,"ysyxSoCFull fpga axi4deint pending_inc_4", false,-1);
        tracep->declBit(c+6410,"ysyxSoCFull fpga axi4deint pending_dec_4", false,-1);
        tracep->declBus(c+6411,"ysyxSoCFull fpga axi4deint pending_next_4", false,-1, 3,0);
        tracep->declBit(c+6412,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_lo", false,-1);
        tracep->declBus(c+6413,"ysyxSoCFull fpga axi4deint pending_count_5", false,-1, 3,0);
        tracep->declBit(c+6414,"ysyxSoCFull fpga axi4deint pending_inc_5", false,-1);
        tracep->declBit(c+6415,"ysyxSoCFull fpga axi4deint pending_dec_5", false,-1);
        tracep->declBus(c+6416,"ysyxSoCFull fpga axi4deint pending_next_5", false,-1, 3,0);
        tracep->declBit(c+6417,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_hi", false,-1);
        tracep->declBus(c+6418,"ysyxSoCFull fpga axi4deint pending_count_6", false,-1, 3,0);
        tracep->declBit(c+6419,"ysyxSoCFull fpga axi4deint pending_inc_6", false,-1);
        tracep->declBit(c+6420,"ysyxSoCFull fpga axi4deint pending_dec_6", false,-1);
        tracep->declBus(c+6421,"ysyxSoCFull fpga axi4deint pending_next_6", false,-1, 3,0);
        tracep->declBit(c+6422,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_lo", false,-1);
        tracep->declBus(c+6423,"ysyxSoCFull fpga axi4deint pending_count_7", false,-1, 3,0);
        tracep->declBit(c+6424,"ysyxSoCFull fpga axi4deint pending_inc_7", false,-1);
        tracep->declBit(c+6425,"ysyxSoCFull fpga axi4deint pending_dec_7", false,-1);
        tracep->declBus(c+6426,"ysyxSoCFull fpga axi4deint pending_next_7", false,-1, 3,0);
        tracep->declBit(c+6427,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_hi", false,-1);
        tracep->declBus(c+6428,"ysyxSoCFull fpga axi4deint pending_count_8", false,-1, 3,0);
        tracep->declBit(c+6429,"ysyxSoCFull fpga axi4deint pending_inc_8", false,-1);
        tracep->declBit(c+6430,"ysyxSoCFull fpga axi4deint pending_dec_8", false,-1);
        tracep->declBus(c+6431,"ysyxSoCFull fpga axi4deint pending_next_8", false,-1, 3,0);
        tracep->declBit(c+6432,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_lo", false,-1);
        tracep->declBus(c+6433,"ysyxSoCFull fpga axi4deint pending_count_9", false,-1, 3,0);
        tracep->declBit(c+6434,"ysyxSoCFull fpga axi4deint pending_inc_9", false,-1);
        tracep->declBit(c+6435,"ysyxSoCFull fpga axi4deint pending_dec_9", false,-1);
        tracep->declBus(c+6436,"ysyxSoCFull fpga axi4deint pending_next_9", false,-1, 3,0);
        tracep->declBit(c+6437,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_hi", false,-1);
        tracep->declBus(c+6438,"ysyxSoCFull fpga axi4deint pending_count_10", false,-1, 3,0);
        tracep->declBit(c+6439,"ysyxSoCFull fpga axi4deint pending_inc_10", false,-1);
        tracep->declBit(c+6440,"ysyxSoCFull fpga axi4deint pending_dec_10", false,-1);
        tracep->declBus(c+6441,"ysyxSoCFull fpga axi4deint pending_next_10", false,-1, 3,0);
        tracep->declBit(c+6442,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_lo", false,-1);
        tracep->declBus(c+6443,"ysyxSoCFull fpga axi4deint pending_count_11", false,-1, 3,0);
        tracep->declBit(c+6444,"ysyxSoCFull fpga axi4deint pending_inc_11", false,-1);
        tracep->declBit(c+6445,"ysyxSoCFull fpga axi4deint pending_dec_11", false,-1);
        tracep->declBus(c+6446,"ysyxSoCFull fpga axi4deint pending_next_11", false,-1, 3,0);
        tracep->declBit(c+6447,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_hi", false,-1);
        tracep->declBus(c+6448,"ysyxSoCFull fpga axi4deint pending_count_12", false,-1, 3,0);
        tracep->declBit(c+6449,"ysyxSoCFull fpga axi4deint pending_inc_12", false,-1);
        tracep->declBit(c+6450,"ysyxSoCFull fpga axi4deint pending_dec_12", false,-1);
        tracep->declBus(c+6451,"ysyxSoCFull fpga axi4deint pending_next_12", false,-1, 3,0);
        tracep->declBit(c+6452,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_lo", false,-1);
        tracep->declBus(c+6453,"ysyxSoCFull fpga axi4deint pending_count_13", false,-1, 3,0);
        tracep->declBit(c+6454,"ysyxSoCFull fpga axi4deint pending_inc_13", false,-1);
        tracep->declBit(c+6455,"ysyxSoCFull fpga axi4deint pending_dec_13", false,-1);
        tracep->declBus(c+6456,"ysyxSoCFull fpga axi4deint pending_next_13", false,-1, 3,0);
        tracep->declBit(c+6457,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_hi", false,-1);
        tracep->declBus(c+6458,"ysyxSoCFull fpga axi4deint pending_count_14", false,-1, 3,0);
        tracep->declBit(c+6459,"ysyxSoCFull fpga axi4deint pending_inc_14", false,-1);
        tracep->declBit(c+6460,"ysyxSoCFull fpga axi4deint pending_dec_14", false,-1);
        tracep->declBus(c+6461,"ysyxSoCFull fpga axi4deint pending_next_14", false,-1, 3,0);
        tracep->declBit(c+6462,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_lo", false,-1);
        tracep->declBus(c+6463,"ysyxSoCFull fpga axi4deint pending_count_15", false,-1, 3,0);
        tracep->declBit(c+6464,"ysyxSoCFull fpga axi4deint pending_inc_15", false,-1);
        tracep->declBit(c+6465,"ysyxSoCFull fpga axi4deint pending_dec_15", false,-1);
        tracep->declBus(c+6466,"ysyxSoCFull fpga axi4deint pending_next_15", false,-1, 3,0);
        tracep->declBit(c+6467,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+6468,"ysyxSoCFull fpga axi4deint pending_lo", false,-1, 7,0);
        tracep->declBus(c+6469,"ysyxSoCFull fpga axi4deint pending", false,-1, 15,0);
        tracep->declBus(c+6470,"ysyxSoCFull fpga axi4deint winner", false,-1, 16,0);
        tracep->declBit(c+6471,"ysyxSoCFull fpga axi4deint deq_id_hi", false,-1);
        tracep->declBus(c+6472,"ysyxSoCFull fpga axi4deint deq_id_lo", false,-1, 15,0);
        tracep->declBit(c+6471,"ysyxSoCFull fpga axi4deint deq_id_hi_1", false,-1);
        tracep->declBus(c+6473,"ysyxSoCFull fpga axi4deint deq_id_hi_2", false,-1, 7,0);
        tracep->declBus(c+6474,"ysyxSoCFull fpga axi4deint deq_id_lo_1", false,-1, 7,0);
        tracep->declBit(c+6475,"ysyxSoCFull fpga axi4deint deq_id_hi_3", false,-1);
        tracep->declBus(c+6476,"ysyxSoCFull fpga axi4deint deq_id_hi_4", false,-1, 3,0);
        tracep->declBus(c+6477,"ysyxSoCFull fpga axi4deint deq_id_lo_2", false,-1, 3,0);
        tracep->declBit(c+6478,"ysyxSoCFull fpga axi4deint deq_id_hi_5", false,-1);
        tracep->declBus(c+6479,"ysyxSoCFull fpga axi4deint deq_id_hi_6", false,-1, 1,0);
        tracep->declBus(c+6480,"ysyxSoCFull fpga axi4deint deq_id_lo_3", false,-1, 1,0);
        tracep->declBit(c+6481,"ysyxSoCFull fpga axi4deint deq_id_hi_7", false,-1);
        tracep->declBit(c+6482,"ysyxSoCFull fpga axi4deint deq_id_lo_4", false,-1);
        tracep->declBit(c+6201,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_extra_id", false,-1);
        tracep->declBit(c+6213,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_extra_id", false,-1);
        tracep->declBit(c+6225,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_extra_id", false,-1);
        tracep->declBit(c+6237,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_extra_id", false,-1);
        tracep->declBit(c+6249,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_extra_id", false,-1);
        tracep->declBit(c+6261,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_extra_id", false,-1);
        tracep->declBit(c+6273,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_extra_id", false,-1);
        tracep->declBit(c+6285,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_extra_id", false,-1);
        tracep->declBit(c+6297,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_extra_id", false,-1);
        tracep->declBit(c+6309,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_extra_id", false,-1);
        tracep->declBit(c+6321,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_extra_id", false,-1);
        tracep->declBit(c+6333,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_extra_id", false,-1);
        tracep->declBit(c+6345,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_extra_id", false,-1);
        tracep->declBit(c+6357,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_extra_id", false,-1);
        tracep->declBit(c+6369,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_extra_id", false,-1);
        tracep->declBit(c+6381,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_extra_id", false,-1);
        tracep->declBus(c+6200,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6212,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6224,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6236,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6248,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6260,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6272,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6284,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6296,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6308,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6320,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6332,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6344,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6356,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6368,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6380,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6199,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6211,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6223,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6235,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6247,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6259,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6271,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6283,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6295,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6307,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6319,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6331,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6343,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6355,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6367,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6379,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6198,"ysyxSoCFull fpga axi4deint deq_bits_0_resp", false,-1, 1,0);
        tracep->declBus(c+6210,"ysyxSoCFull fpga axi4deint deq_bits_1_resp", false,-1, 1,0);
        tracep->declBus(c+6222,"ysyxSoCFull fpga axi4deint deq_bits_2_resp", false,-1, 1,0);
        tracep->declBus(c+6234,"ysyxSoCFull fpga axi4deint deq_bits_3_resp", false,-1, 1,0);
        tracep->declBus(c+6246,"ysyxSoCFull fpga axi4deint deq_bits_4_resp", false,-1, 1,0);
        tracep->declBus(c+6258,"ysyxSoCFull fpga axi4deint deq_bits_5_resp", false,-1, 1,0);
        tracep->declBus(c+6270,"ysyxSoCFull fpga axi4deint deq_bits_6_resp", false,-1, 1,0);
        tracep->declBus(c+6282,"ysyxSoCFull fpga axi4deint deq_bits_7_resp", false,-1, 1,0);
        tracep->declBus(c+6294,"ysyxSoCFull fpga axi4deint deq_bits_8_resp", false,-1, 1,0);
        tracep->declBus(c+6306,"ysyxSoCFull fpga axi4deint deq_bits_9_resp", false,-1, 1,0);
        tracep->declBus(c+6318,"ysyxSoCFull fpga axi4deint deq_bits_10_resp", false,-1, 1,0);
        tracep->declBus(c+6330,"ysyxSoCFull fpga axi4deint deq_bits_11_resp", false,-1, 1,0);
        tracep->declBus(c+6342,"ysyxSoCFull fpga axi4deint deq_bits_12_resp", false,-1, 1,0);
        tracep->declBus(c+6354,"ysyxSoCFull fpga axi4deint deq_bits_13_resp", false,-1, 1,0);
        tracep->declBus(c+6366,"ysyxSoCFull fpga axi4deint deq_bits_14_resp", false,-1, 1,0);
        tracep->declBus(c+6378,"ysyxSoCFull fpga axi4deint deq_bits_15_resp", false,-1, 1,0);
        tracep->declQuad(c+6196,"ysyxSoCFull fpga axi4deint deq_bits_0_data", false,-1, 63,0);
        tracep->declQuad(c+6208,"ysyxSoCFull fpga axi4deint deq_bits_1_data", false,-1, 63,0);
        tracep->declQuad(c+6220,"ysyxSoCFull fpga axi4deint deq_bits_2_data", false,-1, 63,0);
        tracep->declQuad(c+6232,"ysyxSoCFull fpga axi4deint deq_bits_3_data", false,-1, 63,0);
        tracep->declQuad(c+6244,"ysyxSoCFull fpga axi4deint deq_bits_4_data", false,-1, 63,0);
        tracep->declQuad(c+6256,"ysyxSoCFull fpga axi4deint deq_bits_5_data", false,-1, 63,0);
        tracep->declQuad(c+6268,"ysyxSoCFull fpga axi4deint deq_bits_6_data", false,-1, 63,0);
        tracep->declQuad(c+6280,"ysyxSoCFull fpga axi4deint deq_bits_7_data", false,-1, 63,0);
        tracep->declQuad(c+6292,"ysyxSoCFull fpga axi4deint deq_bits_8_data", false,-1, 63,0);
        tracep->declQuad(c+6304,"ysyxSoCFull fpga axi4deint deq_bits_9_data", false,-1, 63,0);
        tracep->declQuad(c+6316,"ysyxSoCFull fpga axi4deint deq_bits_10_data", false,-1, 63,0);
        tracep->declQuad(c+6328,"ysyxSoCFull fpga axi4deint deq_bits_11_data", false,-1, 63,0);
        tracep->declQuad(c+6340,"ysyxSoCFull fpga axi4deint deq_bits_12_data", false,-1, 63,0);
        tracep->declQuad(c+6352,"ysyxSoCFull fpga axi4deint deq_bits_13_data", false,-1, 63,0);
        tracep->declQuad(c+6364,"ysyxSoCFull fpga axi4deint deq_bits_14_data", false,-1, 63,0);
        tracep->declQuad(c+6376,"ysyxSoCFull fpga axi4deint deq_bits_15_data", false,-1, 63,0);
        tracep->declBus(c+6195,"ysyxSoCFull fpga axi4deint deq_bits_0_id", false,-1, 3,0);
        tracep->declBus(c+6207,"ysyxSoCFull fpga axi4deint deq_bits_1_id", false,-1, 3,0);
        tracep->declBus(c+6219,"ysyxSoCFull fpga axi4deint deq_bits_2_id", false,-1, 3,0);
        tracep->declBus(c+6231,"ysyxSoCFull fpga axi4deint deq_bits_3_id", false,-1, 3,0);
        tracep->declBus(c+6243,"ysyxSoCFull fpga axi4deint deq_bits_4_id", false,-1, 3,0);
        tracep->declBus(c+6255,"ysyxSoCFull fpga axi4deint deq_bits_5_id", false,-1, 3,0);
        tracep->declBus(c+6267,"ysyxSoCFull fpga axi4deint deq_bits_6_id", false,-1, 3,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga axi4deint deq_bits_7_id", false,-1, 3,0);
        tracep->declBus(c+6291,"ysyxSoCFull fpga axi4deint deq_bits_8_id", false,-1, 3,0);
        tracep->declBus(c+6303,"ysyxSoCFull fpga axi4deint deq_bits_9_id", false,-1, 3,0);
        tracep->declBus(c+6315,"ysyxSoCFull fpga axi4deint deq_bits_10_id", false,-1, 3,0);
        tracep->declBus(c+6327,"ysyxSoCFull fpga axi4deint deq_bits_11_id", false,-1, 3,0);
        tracep->declBus(c+6339,"ysyxSoCFull fpga axi4deint deq_bits_12_id", false,-1, 3,0);
        tracep->declBus(c+6351,"ysyxSoCFull fpga axi4deint deq_bits_13_id", false,-1, 3,0);
        tracep->declBus(c+6363,"ysyxSoCFull fpga axi4deint deq_bits_14_id", false,-1, 3,0);
        tracep->declBus(c+6375,"ysyxSoCFull fpga axi4deint deq_bits_15_id", false,-1, 3,0);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+3801,"ysyxSoCFull fpga axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3793,"ysyxSoCFull fpga axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull fpga axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+3802,"ysyxSoCFull fpga axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+3796,"ysyxSoCFull fpga axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+3797,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3798,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3800,"ysyxSoCFull fpga axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+3777,"ysyxSoCFull fpga axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3789,"ysyxSoCFull fpga axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+15720,"ysyxSoCFull fpga axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18988,"ysyxSoCFull fpga axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+3793,"ysyxSoCFull fpga axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull fpga axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+3795,"ysyxSoCFull fpga axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3796,"ysyxSoCFull fpga axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3797,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3798,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3799,"ysyxSoCFull fpga axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull fpga axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga tl2axi4_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga tl2axi4_1 reset", false,-1);
        tracep->declBit(c+18951,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18953,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+3716,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3717,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3718,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3719,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3722,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+15719,"ysyxSoCFull fpga tl2axi4_1 auto_out_awready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga tl2axi4_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga tl2axi4_1 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3774,"ysyxSoCFull fpga tl2axi4_1 auto_out_wready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga tl2axi4_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga tl2axi4_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga tl2axi4_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3775,"ysyxSoCFull fpga tl2axi4_1 auto_out_bready", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull fpga tl2axi4_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+3801,"ysyxSoCFull fpga tl2axi4_1 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+3778,"ysyxSoCFull fpga tl2axi4_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+3787,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3788,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+15720,"ysyxSoCFull fpga tl2axi4_1 auto_out_arready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga tl2axi4_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga tl2axi4_1 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3793,"ysyxSoCFull fpga tl2axi4_1 auto_out_rready", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull fpga tl2axi4_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+3802,"ysyxSoCFull fpga tl2axi4_1 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+3720,"ysyxSoCFull fpga tl2axi4_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+3796,"ysyxSoCFull fpga tl2axi4_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+3797,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3798,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3800,"ysyxSoCFull fpga tl2axi4_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga tl2axi4_1 monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga tl2axi4_1 monitor_reset", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18953,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+6483,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3716,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6484,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6485,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6486,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6487,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga tl2axi4_1 deq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga tl2axi4_1 deq_reset", false,-1);
        tracep->declBit(c+6488,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_ready", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19183,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_ready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15894,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+6489,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+19184,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+19185,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19070,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19188,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull fpga tl2axi4_1 a_isPut", false,-1);
        tracep->declBus(c+6490,"ysyxSoCFull fpga tl2axi4_1 count_7", false,-1, 4,0);
        tracep->declBit(c+6491,"ysyxSoCFull fpga tl2axi4_1 idle_6", false,-1);
        tracep->declBit(c+6492,"ysyxSoCFull fpga tl2axi4_1 write_6", false,-1);
        tracep->declBit(c+15895,"ysyxSoCFull fpga tl2axi4_1 mismatch_6", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga tl2axi4_1 idStall_6", false,-1);
        tracep->declBus(c+6493,"ysyxSoCFull fpga tl2axi4_1 count_6", false,-1, 4,0);
        tracep->declBit(c+6494,"ysyxSoCFull fpga tl2axi4_1 idle_5", false,-1);
        tracep->declBit(c+6495,"ysyxSoCFull fpga tl2axi4_1 write_5", false,-1);
        tracep->declBit(c+15896,"ysyxSoCFull fpga tl2axi4_1 mismatch_5", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga tl2axi4_1 idStall_5", false,-1);
        tracep->declBus(c+6496,"ysyxSoCFull fpga tl2axi4_1 count_5", false,-1, 4,0);
        tracep->declBit(c+6497,"ysyxSoCFull fpga tl2axi4_1 idle_4", false,-1);
        tracep->declBit(c+6498,"ysyxSoCFull fpga tl2axi4_1 write_4", false,-1);
        tracep->declBit(c+15897,"ysyxSoCFull fpga tl2axi4_1 mismatch_4", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga tl2axi4_1 idStall_4", false,-1);
        tracep->declBus(c+6499,"ysyxSoCFull fpga tl2axi4_1 count_4", false,-1, 4,0);
        tracep->declBit(c+6500,"ysyxSoCFull fpga tl2axi4_1 idle_3", false,-1);
        tracep->declBit(c+6501,"ysyxSoCFull fpga tl2axi4_1 write_3", false,-1);
        tracep->declBit(c+15898,"ysyxSoCFull fpga tl2axi4_1 mismatch_3", false,-1);
        tracep->declBit(c+19192,"ysyxSoCFull fpga tl2axi4_1 idStall_3", false,-1);
        tracep->declBus(c+6502,"ysyxSoCFull fpga tl2axi4_1 count_3", false,-1, 4,0);
        tracep->declBit(c+6503,"ysyxSoCFull fpga tl2axi4_1 idle_2", false,-1);
        tracep->declBit(c+6504,"ysyxSoCFull fpga tl2axi4_1 write_2", false,-1);
        tracep->declBit(c+15899,"ysyxSoCFull fpga tl2axi4_1 mismatch_2", false,-1);
        tracep->declBit(c+19193,"ysyxSoCFull fpga tl2axi4_1 idStall_2", false,-1);
        tracep->declBus(c+6505,"ysyxSoCFull fpga tl2axi4_1 count_2", false,-1, 4,0);
        tracep->declBit(c+6506,"ysyxSoCFull fpga tl2axi4_1 idle_1", false,-1);
        tracep->declBit(c+6507,"ysyxSoCFull fpga tl2axi4_1 write_1", false,-1);
        tracep->declBit(c+15900,"ysyxSoCFull fpga tl2axi4_1 mismatch_1", false,-1);
        tracep->declBit(c+19194,"ysyxSoCFull fpga tl2axi4_1 idStall_1", false,-1);
        tracep->declBus(c+6508,"ysyxSoCFull fpga tl2axi4_1 count_1", false,-1, 4,0);
        tracep->declBit(c+6509,"ysyxSoCFull fpga tl2axi4_1 idle", false,-1);
        tracep->declBit(c+6510,"ysyxSoCFull fpga tl2axi4_1 write", false,-1);
        tracep->declBit(c+15901,"ysyxSoCFull fpga tl2axi4_1 mismatch", false,-1);
        tracep->declBit(c+19195,"ysyxSoCFull fpga tl2axi4_1 idStall_0", false,-1);
        tracep->declBit(c+6511,"ysyxSoCFull fpga tl2axi4_1 count_23", false,-1);
        tracep->declBit(c+6512,"ysyxSoCFull fpga tl2axi4_1 idle_22", false,-1);
        tracep->declBit(c+6513,"ysyxSoCFull fpga tl2axi4_1 count_22", false,-1);
        tracep->declBit(c+6514,"ysyxSoCFull fpga tl2axi4_1 idle_21", false,-1);
        tracep->declBit(c+6515,"ysyxSoCFull fpga tl2axi4_1 count_21", false,-1);
        tracep->declBit(c+6516,"ysyxSoCFull fpga tl2axi4_1 idle_20", false,-1);
        tracep->declBit(c+6517,"ysyxSoCFull fpga tl2axi4_1 count_20", false,-1);
        tracep->declBit(c+6518,"ysyxSoCFull fpga tl2axi4_1 idle_19", false,-1);
        tracep->declBit(c+6519,"ysyxSoCFull fpga tl2axi4_1 count_19", false,-1);
        tracep->declBit(c+6520,"ysyxSoCFull fpga tl2axi4_1 idle_18", false,-1);
        tracep->declBit(c+6521,"ysyxSoCFull fpga tl2axi4_1 count_18", false,-1);
        tracep->declBit(c+6522,"ysyxSoCFull fpga tl2axi4_1 idle_17", false,-1);
        tracep->declBit(c+6523,"ysyxSoCFull fpga tl2axi4_1 count_17", false,-1);
        tracep->declBit(c+6524,"ysyxSoCFull fpga tl2axi4_1 idle_16", false,-1);
        tracep->declBit(c+6525,"ysyxSoCFull fpga tl2axi4_1 count_16", false,-1);
        tracep->declBit(c+6526,"ysyxSoCFull fpga tl2axi4_1 idle_15", false,-1);
        tracep->declBit(c+6527,"ysyxSoCFull fpga tl2axi4_1 count_15", false,-1);
        tracep->declBit(c+6528,"ysyxSoCFull fpga tl2axi4_1 idle_14", false,-1);
        tracep->declBit(c+6529,"ysyxSoCFull fpga tl2axi4_1 count_14", false,-1);
        tracep->declBit(c+6530,"ysyxSoCFull fpga tl2axi4_1 idle_13", false,-1);
        tracep->declBit(c+6531,"ysyxSoCFull fpga tl2axi4_1 count_13", false,-1);
        tracep->declBit(c+6532,"ysyxSoCFull fpga tl2axi4_1 idle_12", false,-1);
        tracep->declBit(c+6533,"ysyxSoCFull fpga tl2axi4_1 count_12", false,-1);
        tracep->declBit(c+6534,"ysyxSoCFull fpga tl2axi4_1 idle_11", false,-1);
        tracep->declBit(c+6535,"ysyxSoCFull fpga tl2axi4_1 count_11", false,-1);
        tracep->declBit(c+6536,"ysyxSoCFull fpga tl2axi4_1 idle_10", false,-1);
        tracep->declBit(c+6537,"ysyxSoCFull fpga tl2axi4_1 count_10", false,-1);
        tracep->declBit(c+6538,"ysyxSoCFull fpga tl2axi4_1 idle_9", false,-1);
        tracep->declBit(c+6539,"ysyxSoCFull fpga tl2axi4_1 count_9", false,-1);
        tracep->declBit(c+6540,"ysyxSoCFull fpga tl2axi4_1 idle_8", false,-1);
        tracep->declBit(c+6541,"ysyxSoCFull fpga tl2axi4_1 count_8", false,-1);
        tracep->declBit(c+6542,"ysyxSoCFull fpga tl2axi4_1 idle_7", false,-1);
        tracep->declBus(c+6543,"ysyxSoCFull fpga tl2axi4_1 counter", false,-1, 4,0);
        tracep->declBit(c+6544,"ysyxSoCFull fpga tl2axi4_1 a_first", false,-1);
        tracep->declBit(c+19196,"ysyxSoCFull fpga tl2axi4_1 stall", false,-1);
        tracep->declBit(c+6545,"ysyxSoCFull fpga tl2axi4_1 doneAW", false,-1);
        tracep->declBit(c+6489,"ysyxSoCFull fpga tl2axi4_1 out_arw_ready", false,-1);
        tracep->declBit(c+6488,"ysyxSoCFull fpga tl2axi4_1 out_wready", false,-1);
        tracep->declBit(c+19197,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+19069,"ysyxSoCFull fpga tl2axi4_1 beats1_decode", false,-1, 4,0);
        tracep->declBus(c+19198,"ysyxSoCFull fpga tl2axi4_1 beats1", false,-1, 4,0);
        tracep->declBus(c+6546,"ysyxSoCFull fpga tl2axi4_1 counter1", false,-1, 4,0);
        tracep->declBit(c+15902,"ysyxSoCFull fpga tl2axi4_1 a_last", false,-1);
        tracep->declBit(c+19188,"ysyxSoCFull fpga tl2axi4_1 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga tl2axi4_1 queue_arw_valid", false,-1);
        tracep->declBus(c+19199,"ysyxSoCFull fpga tl2axi4_1 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+19200,"ysyxSoCFull fpga tl2axi4_1 out_arw_valid", false,-1);
        tracep->declBit(c+6547,"ysyxSoCFull fpga tl2axi4_1 r_holds_d", false,-1);
        tracep->declBus(c+6548,"ysyxSoCFull fpga tl2axi4_1 b_delay", false,-1, 2,0);
        tracep->declBit(c+6549,"ysyxSoCFull fpga tl2axi4_1 r_wins", false,-1);
        tracep->declBit(c+3793,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_rready", false,-1);
        tracep->declBit(c+6550,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_bready", false,-1);
        tracep->declBit(c+6551,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+6552,"ysyxSoCFull fpga tl2axi4_1 r_first", false,-1);
        tracep->declBit(c+6553,"ysyxSoCFull fpga tl2axi4_1 r_denied_r", false,-1);
        tracep->declBit(c+6554,"ysyxSoCFull fpga tl2axi4_1 r_corrupt", false,-1);
        tracep->declBit(c+6555,"ysyxSoCFull fpga tl2axi4_1 b_denied", false,-1);
        tracep->declBit(c+6556,"ysyxSoCFull fpga tl2axi4_1 r_d_corrupt", false,-1);
        tracep->declBit(c+19201,"ysyxSoCFull fpga tl2axi4_1 a_sel_0", false,-1);
        tracep->declBit(c+19202,"ysyxSoCFull fpga tl2axi4_1 a_sel_1", false,-1);
        tracep->declBit(c+19203,"ysyxSoCFull fpga tl2axi4_1 a_sel_2", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull fpga tl2axi4_1 a_sel_3", false,-1);
        tracep->declBit(c+19205,"ysyxSoCFull fpga tl2axi4_1 a_sel_4", false,-1);
        tracep->declBit(c+19206,"ysyxSoCFull fpga tl2axi4_1 a_sel_5", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga tl2axi4_1 a_sel_6", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga tl2axi4_1 a_sel_7", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga tl2axi4_1 a_sel_8", false,-1);
        tracep->declBit(c+19210,"ysyxSoCFull fpga tl2axi4_1 a_sel_9", false,-1);
        tracep->declBit(c+19211,"ysyxSoCFull fpga tl2axi4_1 a_sel_10", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull fpga tl2axi4_1 a_sel_11", false,-1);
        tracep->declBit(c+19213,"ysyxSoCFull fpga tl2axi4_1 a_sel_12", false,-1);
        tracep->declBit(c+19214,"ysyxSoCFull fpga tl2axi4_1 a_sel_13", false,-1);
        tracep->declBit(c+19215,"ysyxSoCFull fpga tl2axi4_1 a_sel_14", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga tl2axi4_1 a_sel_15", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga tl2axi4_1 a_sel_16", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga tl2axi4_1 a_sel_17", false,-1);
        tracep->declBit(c+19219,"ysyxSoCFull fpga tl2axi4_1 a_sel_18", false,-1);
        tracep->declBit(c+19220,"ysyxSoCFull fpga tl2axi4_1 a_sel_19", false,-1);
        tracep->declBit(c+19221,"ysyxSoCFull fpga tl2axi4_1 a_sel_20", false,-1);
        tracep->declBit(c+19222,"ysyxSoCFull fpga tl2axi4_1 a_sel_21", false,-1);
        tracep->declBit(c+19223,"ysyxSoCFull fpga tl2axi4_1 a_sel_22", false,-1);
        tracep->declBus(c+6557,"ysyxSoCFull fpga tl2axi4_1 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+6558,"ysyxSoCFull fpga tl2axi4_1 d_sel_0", false,-1);
        tracep->declBit(c+6559,"ysyxSoCFull fpga tl2axi4_1 d_sel_1", false,-1);
        tracep->declBit(c+6560,"ysyxSoCFull fpga tl2axi4_1 d_sel_2", false,-1);
        tracep->declBit(c+6561,"ysyxSoCFull fpga tl2axi4_1 d_sel_3", false,-1);
        tracep->declBit(c+6562,"ysyxSoCFull fpga tl2axi4_1 d_sel_4", false,-1);
        tracep->declBit(c+6563,"ysyxSoCFull fpga tl2axi4_1 d_sel_5", false,-1);
        tracep->declBit(c+6564,"ysyxSoCFull fpga tl2axi4_1 d_sel_6", false,-1);
        tracep->declBit(c+6565,"ysyxSoCFull fpga tl2axi4_1 d_sel_7", false,-1);
        tracep->declBit(c+6566,"ysyxSoCFull fpga tl2axi4_1 d_sel_8", false,-1);
        tracep->declBit(c+6567,"ysyxSoCFull fpga tl2axi4_1 d_sel_9", false,-1);
        tracep->declBit(c+6568,"ysyxSoCFull fpga tl2axi4_1 d_sel_10", false,-1);
        tracep->declBit(c+6569,"ysyxSoCFull fpga tl2axi4_1 d_sel_11", false,-1);
        tracep->declBit(c+6570,"ysyxSoCFull fpga tl2axi4_1 d_sel_12", false,-1);
        tracep->declBit(c+6571,"ysyxSoCFull fpga tl2axi4_1 d_sel_13", false,-1);
        tracep->declBit(c+6572,"ysyxSoCFull fpga tl2axi4_1 d_sel_14", false,-1);
        tracep->declBit(c+6573,"ysyxSoCFull fpga tl2axi4_1 d_sel_15", false,-1);
        tracep->declBit(c+6574,"ysyxSoCFull fpga tl2axi4_1 d_sel_16", false,-1);
        tracep->declBit(c+6575,"ysyxSoCFull fpga tl2axi4_1 d_sel_17", false,-1);
        tracep->declBit(c+6576,"ysyxSoCFull fpga tl2axi4_1 d_sel_18", false,-1);
        tracep->declBit(c+6577,"ysyxSoCFull fpga tl2axi4_1 d_sel_19", false,-1);
        tracep->declBit(c+6578,"ysyxSoCFull fpga tl2axi4_1 d_sel_20", false,-1);
        tracep->declBit(c+6579,"ysyxSoCFull fpga tl2axi4_1 d_sel_21", false,-1);
        tracep->declBit(c+6580,"ysyxSoCFull fpga tl2axi4_1 d_sel_22", false,-1);
        tracep->declBit(c+6581,"ysyxSoCFull fpga tl2axi4_1 d_last", false,-1);
        tracep->declBit(c+19224,"ysyxSoCFull fpga tl2axi4_1 inc", false,-1);
        tracep->declBit(c+6582,"ysyxSoCFull fpga tl2axi4_1 dec", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull fpga tl2axi4_1 inc_1", false,-1);
        tracep->declBit(c+6583,"ysyxSoCFull fpga tl2axi4_1 dec_1", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull fpga tl2axi4_1 inc_2", false,-1);
        tracep->declBit(c+6584,"ysyxSoCFull fpga tl2axi4_1 dec_2", false,-1);
        tracep->declBit(c+19227,"ysyxSoCFull fpga tl2axi4_1 inc_3", false,-1);
        tracep->declBit(c+6585,"ysyxSoCFull fpga tl2axi4_1 dec_3", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga tl2axi4_1 inc_4", false,-1);
        tracep->declBit(c+6586,"ysyxSoCFull fpga tl2axi4_1 dec_4", false,-1);
        tracep->declBit(c+19229,"ysyxSoCFull fpga tl2axi4_1 inc_5", false,-1);
        tracep->declBit(c+6587,"ysyxSoCFull fpga tl2axi4_1 dec_5", false,-1);
        tracep->declBit(c+19230,"ysyxSoCFull fpga tl2axi4_1 inc_6", false,-1);
        tracep->declBit(c+6588,"ysyxSoCFull fpga tl2axi4_1 dec_6", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull fpga tl2axi4_1 inc_7", false,-1);
        tracep->declBit(c+6589,"ysyxSoCFull fpga tl2axi4_1 dec_7", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull fpga tl2axi4_1 inc_8", false,-1);
        tracep->declBit(c+6590,"ysyxSoCFull fpga tl2axi4_1 dec_8", false,-1);
        tracep->declBit(c+19233,"ysyxSoCFull fpga tl2axi4_1 inc_9", false,-1);
        tracep->declBit(c+6591,"ysyxSoCFull fpga tl2axi4_1 dec_9", false,-1);
        tracep->declBit(c+19234,"ysyxSoCFull fpga tl2axi4_1 inc_10", false,-1);
        tracep->declBit(c+6592,"ysyxSoCFull fpga tl2axi4_1 dec_10", false,-1);
        tracep->declBit(c+19235,"ysyxSoCFull fpga tl2axi4_1 inc_11", false,-1);
        tracep->declBit(c+6593,"ysyxSoCFull fpga tl2axi4_1 dec_11", false,-1);
        tracep->declBit(c+19236,"ysyxSoCFull fpga tl2axi4_1 inc_12", false,-1);
        tracep->declBit(c+6594,"ysyxSoCFull fpga tl2axi4_1 dec_12", false,-1);
        tracep->declBit(c+19237,"ysyxSoCFull fpga tl2axi4_1 inc_13", false,-1);
        tracep->declBit(c+6595,"ysyxSoCFull fpga tl2axi4_1 dec_13", false,-1);
        tracep->declBit(c+19238,"ysyxSoCFull fpga tl2axi4_1 inc_14", false,-1);
        tracep->declBit(c+6596,"ysyxSoCFull fpga tl2axi4_1 dec_14", false,-1);
        tracep->declBit(c+19239,"ysyxSoCFull fpga tl2axi4_1 inc_15", false,-1);
        tracep->declBit(c+6597,"ysyxSoCFull fpga tl2axi4_1 dec_15", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull fpga tl2axi4_1 inc_16", false,-1);
        tracep->declBit(c+6598,"ysyxSoCFull fpga tl2axi4_1 dec_16", false,-1);
        tracep->declBit(c+19241,"ysyxSoCFull fpga tl2axi4_1 inc_17", false,-1);
        tracep->declBit(c+6599,"ysyxSoCFull fpga tl2axi4_1 dec_17", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull fpga tl2axi4_1 inc_18", false,-1);
        tracep->declBit(c+6600,"ysyxSoCFull fpga tl2axi4_1 dec_18", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull fpga tl2axi4_1 inc_19", false,-1);
        tracep->declBit(c+6601,"ysyxSoCFull fpga tl2axi4_1 dec_19", false,-1);
        tracep->declBit(c+19244,"ysyxSoCFull fpga tl2axi4_1 inc_20", false,-1);
        tracep->declBit(c+6602,"ysyxSoCFull fpga tl2axi4_1 dec_20", false,-1);
        tracep->declBit(c+19245,"ysyxSoCFull fpga tl2axi4_1 inc_21", false,-1);
        tracep->declBit(c+6603,"ysyxSoCFull fpga tl2axi4_1 dec_21", false,-1);
        tracep->declBit(c+19246,"ysyxSoCFull fpga tl2axi4_1 inc_22", false,-1);
        tracep->declBit(c+6604,"ysyxSoCFull fpga tl2axi4_1 dec_22", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga tl2axi4_1 monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga tl2axi4_1 monitor reset", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18952,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18953,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+6483,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3716,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6484,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6485,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6486,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6487,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19029,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok", false,-1);
        tracep->declBus(c+19030,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+19247,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned", false,-1);
        tracep->declBus(c+19032,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19033,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19034,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size", false,-1);
        tracep->declBit(c+19248,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+19252,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19253,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19254,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19255,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19256,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19257,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+19262,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19263,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19264,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19265,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19266,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19267,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19270,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19271,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19273,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19274,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19275,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19278,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19279,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19280,"ysyxSoCFull fpga tl2axi4_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+6605,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok_1", false,-1);
        tracep->declBus(c+19069,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+19070,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6606,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+6607,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+6608,"ysyxSoCFull fpga tl2axi4_1 monitor a_first", false,-1);
        tracep->declBus(c+6609,"ysyxSoCFull fpga tl2axi4_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+6610,"ysyxSoCFull fpga tl2axi4_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+6611,"ysyxSoCFull fpga tl2axi4_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+6612,"ysyxSoCFull fpga tl2axi4_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+6613,"ysyxSoCFull fpga tl2axi4_1 monitor address", false,-1, 30,0);
        tracep->declBus(c+6614,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3897,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6615,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+6616,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+6617,"ysyxSoCFull fpga tl2axi4_1 monitor d_first", false,-1);
        tracep->declBus(c+6618,"ysyxSoCFull fpga tl2axi4_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+6619,"ysyxSoCFull fpga tl2axi4_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+6620,"ysyxSoCFull fpga tl2axi4_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+6621,"ysyxSoCFull fpga tl2axi4_1 monitor denied", false,-1);
        tracep->declArray(c+6622,"ysyxSoCFull fpga tl2axi4_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+6626,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+6642,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+6674,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+6675,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+6676,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_1", false,-1);
        tracep->declBus(c+6677,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+6678,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+6679,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_1", false,-1);
        tracep->declArray(c+19281,"ysyxSoCFull fpga tl2axi4_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15903,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15904,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15905,"ysyxSoCFull fpga tl2axi4_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+6680,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+6684,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15909,"ysyxSoCFull fpga tl2axi4_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+6688,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+6689,"ysyxSoCFull fpga tl2axi4_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15910,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+6690,"ysyxSoCFull fpga tl2axi4_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15926,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+6706,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+6738,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+6739,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+6743,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+6775,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+6776,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+6777,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_2", false,-1);
        tracep->declArray(c+6778,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+6782,"ysyxSoCFull fpga tl2axi4_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+6783,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+6815,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga tl2axi4_1 deq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga tl2axi4_1 deq reset", false,-1);
        tracep->declBit(c+6488,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_ready", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19183,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_ready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_valid", false,-1);
        tracep->declQuad(c+15716,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15718,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15894,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+6816+i*2,"ysyxSoCFull fpga tl2axi4_1 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6818,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15958,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6820+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+6821,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18945,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+15958,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6822+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_last", true,(i+0));}}
        tracep->declBit(c+6823,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19183,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+15958,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+6824,"ysyxSoCFull fpga tl2axi4_1 deq maybe_full", false,-1);
        tracep->declBit(c+6488,"ysyxSoCFull fpga tl2axi4_1 deq empty", false,-1);
        tracep->declBit(c+15958,"ysyxSoCFull fpga tl2axi4_1 deq do_enq", false,-1);
        tracep->declBit(c+15959,"ysyxSoCFull fpga tl2axi4_1 deq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq reset", false,-1);
        tracep->declBit(c+6489,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+19184,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+19185,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19070,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18993,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18989,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18990,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19188,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6825+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+6826,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19185,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15960,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6827+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6828,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18942,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+15960,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6829+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6830,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18943,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+15960,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6831+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+6832,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+15960,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+6833,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+6489,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq empty", false,-1);
        tracep->declBit(c+15960,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+15961,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi42tl clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi42tl reset", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull fpga axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull fpga axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull fpga axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+3815,"ysyxSoCFull fpga axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+3817,"ysyxSoCFull fpga axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3821,"ysyxSoCFull fpga axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+19007,"ysyxSoCFull fpga axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+3822,"ysyxSoCFull fpga axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+3824,"ysyxSoCFull fpga axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+3825,"ysyxSoCFull fpga axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull fpga axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+3804,"ysyxSoCFull fpga axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+3805,"ysyxSoCFull fpga axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3806,"ysyxSoCFull fpga axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+3807,"ysyxSoCFull fpga axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+3808,"ysyxSoCFull fpga axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3809,"ysyxSoCFull fpga axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3810,"ysyxSoCFull fpga axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18996,"ysyxSoCFull fpga axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull fpga axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+18959,"ysyxSoCFull fpga axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18961,"ysyxSoCFull fpga axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18962,"ysyxSoCFull fpga axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18964,"ysyxSoCFull fpga axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18998,"ysyxSoCFull fpga axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19000,"ysyxSoCFull fpga axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi42tl deq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi42tl deq_reset", false,-1);
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+19285,"ysyxSoCFull fpga axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+18998,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19287,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15962,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+6835,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+19289,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19290,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+19291,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6836,"ysyxSoCFull fpga axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+6837,"ysyxSoCFull fpga axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+6838,"ysyxSoCFull fpga axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+6839,"ysyxSoCFull fpga axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+6840,"ysyxSoCFull fpga axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+6841,"ysyxSoCFull fpga axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+6842,"ysyxSoCFull fpga axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+6843,"ysyxSoCFull fpga axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+6844,"ysyxSoCFull fpga axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+6845,"ysyxSoCFull fpga axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+6846,"ysyxSoCFull fpga axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+6847,"ysyxSoCFull fpga axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+6848,"ysyxSoCFull fpga axi42tl r_ok", false,-1);
        tracep->declBus(c+6849,"ysyxSoCFull fpga axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+6850,"ysyxSoCFull fpga axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+6851,"ysyxSoCFull fpga axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+6852,"ysyxSoCFull fpga axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+6854,"ysyxSoCFull fpga axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+6855,"ysyxSoCFull fpga axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+6856,"ysyxSoCFull fpga axi42tl a_mask_size", false,-1);
        tracep->declBit(c+6857,"ysyxSoCFull fpga axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+6858,"ysyxSoCFull fpga axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+6859,"ysyxSoCFull fpga axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+6860,"ysyxSoCFull fpga axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+6861,"ysyxSoCFull fpga axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+6862,"ysyxSoCFull fpga axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+6863,"ysyxSoCFull fpga axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+6864,"ysyxSoCFull fpga axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+6865,"ysyxSoCFull fpga axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+6866,"ysyxSoCFull fpga axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+6867,"ysyxSoCFull fpga axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+6868,"ysyxSoCFull fpga axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+6869,"ysyxSoCFull fpga axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+6870,"ysyxSoCFull fpga axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+6871,"ysyxSoCFull fpga axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+6872,"ysyxSoCFull fpga axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+6873,"ysyxSoCFull fpga axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+6874,"ysyxSoCFull fpga axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+6875,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+6876,"ysyxSoCFull fpga axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+6877,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+6878,"ysyxSoCFull fpga axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+6879,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+6880,"ysyxSoCFull fpga axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+6881,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+6882,"ysyxSoCFull fpga axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+6883,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+6884,"ysyxSoCFull fpga axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+6885,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+6886,"ysyxSoCFull fpga axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+6887,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+6888,"ysyxSoCFull fpga axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+6889,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+6890,"ysyxSoCFull fpga axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+6891,"ysyxSoCFull fpga axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+6892,"ysyxSoCFull fpga axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+6893,"ysyxSoCFull fpga axi42tl idle", false,-1);
        tracep->declBit(c+6894,"ysyxSoCFull fpga axi42tl w_out_valid", false,-1);
        tracep->declBus(c+6895,"ysyxSoCFull fpga axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+6896,"ysyxSoCFull fpga axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+6897,"ysyxSoCFull fpga axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+6898,"ysyxSoCFull fpga axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+6899,"ysyxSoCFull fpga axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+6900,"ysyxSoCFull fpga axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+6901,"ysyxSoCFull fpga axi42tl readys_0", false,-1);
        tracep->declBit(c+6902,"ysyxSoCFull fpga axi42tl state_0", false,-1);
        tracep->declBit(c+6903,"ysyxSoCFull fpga axi42tl allowed_0", false,-1);
        tracep->declBit(c+15963,"ysyxSoCFull fpga axi42tl out_ready", false,-1);
        tracep->declBus(c+6904,"ysyxSoCFull fpga axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+6905,"ysyxSoCFull fpga axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+6906,"ysyxSoCFull fpga axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+6907,"ysyxSoCFull fpga axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+6908,"ysyxSoCFull fpga axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+6909,"ysyxSoCFull fpga axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+6910,"ysyxSoCFull fpga axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+6911,"ysyxSoCFull fpga axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+6912,"ysyxSoCFull fpga axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+6913,"ysyxSoCFull fpga axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+6914,"ysyxSoCFull fpga axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+6915,"ysyxSoCFull fpga axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+6916,"ysyxSoCFull fpga axi42tl w_ok", false,-1);
        tracep->declBus(c+6917,"ysyxSoCFull fpga axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+6918,"ysyxSoCFull fpga axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+6919,"ysyxSoCFull fpga axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+6920,"ysyxSoCFull fpga axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+6921,"ysyxSoCFull fpga axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+6922,"ysyxSoCFull fpga axi42tl readys_1", false,-1);
        tracep->declBit(c+6923,"ysyxSoCFull fpga axi42tl state_1", false,-1);
        tracep->declBit(c+6924,"ysyxSoCFull fpga axi42tl allowed_1", false,-1);
        tracep->declBit(c+19292,"ysyxSoCFull fpga axi42tl out_1_ready", false,-1);
        tracep->declBit(c+15964,"ysyxSoCFull fpga axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+6925,"ysyxSoCFull fpga axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+19293,"ysyxSoCFull fpga axi42tl latch", false,-1);
        tracep->declBit(c+6926,"ysyxSoCFull fpga axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+6927,"ysyxSoCFull fpga axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+6928,"ysyxSoCFull fpga axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+6929,"ysyxSoCFull fpga axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+6930,"ysyxSoCFull fpga axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+6931,"ysyxSoCFull fpga axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+6932,"ysyxSoCFull fpga axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+19294,"ysyxSoCFull fpga axi42tl d_hasData", false,-1);
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi42tl ok_rready", false,-1);
        tracep->declBit(c+6835,"ysyxSoCFull fpga axi42tl ok_bready", false,-1);
        tracep->declBit(c+15965,"ysyxSoCFull fpga axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+19295,"ysyxSoCFull fpga axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19296,"ysyxSoCFull fpga axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+6933,"ysyxSoCFull fpga axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+6934,"ysyxSoCFull fpga axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+6935,"ysyxSoCFull fpga axi42tl d_last_first", false,-1);
        tracep->declBus(c+6936,"ysyxSoCFull fpga axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+6937,"ysyxSoCFull fpga axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi42tl q_bid", false,-1);
        tracep->declBit(c+19297,"ysyxSoCFull fpga axi42tl b_allow", false,-1);
        tracep->declBus(c+19298,"ysyxSoCFull fpga axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+19291,"ysyxSoCFull fpga axi42tl q_bvalid", false,-1);
        tracep->declBit(c+19299,"ysyxSoCFull fpga axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi42tl deq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi42tl deq reset", false,-1);
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+19285,"ysyxSoCFull fpga axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull fpga axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+18998,"ysyxSoCFull fpga axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19287,"ysyxSoCFull fpga axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15962,"ysyxSoCFull fpga axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6938+i*1,"ysyxSoCFull fpga axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+6939,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+6940+i*2,"ysyxSoCFull fpga axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6942,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18998,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6944+i*1,"ysyxSoCFull fpga axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6945,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19287,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6946+i*1,"ysyxSoCFull fpga axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+6947,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+15962,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+6948,"ysyxSoCFull fpga axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi42tl deq empty", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull fpga axi42tl deq do_enq", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl deq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+6835,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+19289,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19290,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+19291,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6949+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+6950,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+15966,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6951+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+6952,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19289,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+15966,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+6953,"ysyxSoCFull fpga axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+6835,"ysyxSoCFull fpga axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+15966,"ysyxSoCFull fpga axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+15967,"ysyxSoCFull fpga axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2 reset", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull fpga axi4yank_2 auto_in_awready", false,-1);
        tracep->declBit(c+3827,"ysyxSoCFull fpga axi4yank_2 auto_in_awvalid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi4yank_2 auto_in_awid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull fpga axi4yank_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+3815,"ysyxSoCFull fpga axi4yank_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi4yank_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi4yank_2 auto_in_wready", false,-1);
        tracep->declBit(c+3817,"ysyxSoCFull fpga axi4yank_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi4yank_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi4yank_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+3821,"ysyxSoCFull fpga axi4yank_2 auto_in_wlast", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4yank_2 auto_in_bready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi4yank_2 auto_in_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4yank_2 auto_in_bid", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi4yank_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15726,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19010,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_real_last", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull fpga axi4yank_2 auto_in_arready", false,-1);
        tracep->declBit(c+3830,"ysyxSoCFull fpga axi4yank_2 auto_in_arvalid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi4yank_2 auto_in_arid", false,-1);
        tracep->declBus(c+3824,"ysyxSoCFull fpga axi4yank_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+3825,"ysyxSoCFull fpga axi4yank_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi4yank_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2 auto_in_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4yank_2 auto_in_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4yank_2 auto_in_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4yank_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4yank_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15727,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15728,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_real_last", false,-1);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi4yank_2 auto_in_rlast", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull fpga axi4yank_2 auto_out_awready", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull fpga axi4yank_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi4yank_2 auto_out_awid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull fpga axi4yank_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+3815,"ysyxSoCFull fpga axi4yank_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi4yank_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi4yank_2 auto_out_wready", false,-1);
        tracep->declBit(c+3817,"ysyxSoCFull fpga axi4yank_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi4yank_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi4yank_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3821,"ysyxSoCFull fpga axi4yank_2 auto_out_wlast", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4yank_2 auto_out_bready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi4yank_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4yank_2 auto_out_bid", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi4yank_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19007,"ysyxSoCFull fpga axi4yank_2 auto_out_arready", false,-1);
        tracep->declBit(c+3822,"ysyxSoCFull fpga axi4yank_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi4yank_2 auto_out_arid", false,-1);
        tracep->declBus(c+3824,"ysyxSoCFull fpga axi4yank_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+3825,"ysyxSoCFull fpga axi4yank_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi4yank_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2 auto_out_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4yank_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4yank_2 auto_out_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4yank_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4yank_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi4yank_2 auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+6954,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+15968,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+6955,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6956,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+6957,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+15970,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+15971,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+6958,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6959,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+6960,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19302,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+19303,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+6961,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6962,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+6963,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19305,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+6964,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6965,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+6966,"ysyxSoCFull fpga axi4yank_2 arsel_0", false,-1);
        tracep->declBit(c+6967,"ysyxSoCFull fpga axi4yank_2 arsel_1", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull fpga axi4yank_2 rsel_0", false,-1);
        tracep->declBit(c+19308,"ysyxSoCFull fpga axi4yank_2 rsel_1", false,-1);
        tracep->declBit(c+6968,"ysyxSoCFull fpga axi4yank_2 awsel_0", false,-1);
        tracep->declBit(c+6969,"ysyxSoCFull fpga axi4yank_2 awsel_1", false,-1);
        tracep->declBit(c+19309,"ysyxSoCFull fpga axi4yank_2 bsel_0", false,-1);
        tracep->declBit(c+19310,"ysyxSoCFull fpga axi4yank_2 bsel_1", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility reset", false,-1);
        tracep->declBit(c+6954,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+15968,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+6955,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6956,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+6970+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+6974,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6975,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6976,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19311,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+6977+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+6981,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6975,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+6976,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+19311,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+6976,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+6975,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+6982,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+6983,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+6984,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility empty", false,-1);
        tracep->declBit(c+6985,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility full", false,-1);
        tracep->declBit(c+19311,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+6957,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+15970,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+15971,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+6958,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6959,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+6986+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+6990,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6991,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+6992,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+6993+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+6997,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6991,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+6992,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+6992,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+6991,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+6998,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+6999,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+7000,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+7001,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+6960,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19302,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+19303,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+6961,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6962,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7002+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+7006,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7007,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7008,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15972,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+7009+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+7013,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7007,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+7008,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15972,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+7008,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+7007,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+7014,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+7015,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+7016,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+7017,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19313,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+19314,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+6963,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19305,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+6964,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+6965,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7018+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+7022,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7023,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7024,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+15973,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+7025+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+7029,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7023,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+7024,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+15973,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+7024,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+7023,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+7030,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+7031,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+7032,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+7033,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19315,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+19316,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4frag clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4frag reset", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull fpga axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3834,"ysyxSoCFull fpga axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull fpga axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+15729,"ysyxSoCFull fpga axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15726,"ysyxSoCFull fpga axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3835,"ysyxSoCFull fpga axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15727,"ysyxSoCFull fpga axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15730,"ysyxSoCFull fpga axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull fpga axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+3827,"ysyxSoCFull fpga axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull fpga axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+3815,"ysyxSoCFull fpga axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3829,"ysyxSoCFull fpga axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+3817,"ysyxSoCFull fpga axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+3821,"ysyxSoCFull fpga axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+19006,"ysyxSoCFull fpga axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15726,"ysyxSoCFull fpga axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19010,"ysyxSoCFull fpga axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull fpga axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+3830,"ysyxSoCFull fpga axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+3824,"ysyxSoCFull fpga axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+3825,"ysyxSoCFull fpga axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3832,"ysyxSoCFull fpga axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15727,"ysyxSoCFull fpga axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15728,"ysyxSoCFull fpga axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+15725,"ysyxSoCFull fpga axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4frag deq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4frag deq_reset", false,-1);
        tracep->declBit(c+3835,"ysyxSoCFull fpga axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+15974,"ysyxSoCFull fpga axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+3830,"ysyxSoCFull fpga axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+7034,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7035,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7036,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull fpga axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+15975,"ysyxSoCFull fpga axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+7037,"ysyxSoCFull fpga axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+7038,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7039,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7040,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+3834,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+15976,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+7041,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+7042,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+7043,"ysyxSoCFull fpga axi4frag busy", false,-1);
        tracep->declBus(c+7044,"ysyxSoCFull fpga axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+7045,"ysyxSoCFull fpga axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+7035,"ysyxSoCFull fpga axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+7046,"ysyxSoCFull fpga axi4frag len", false,-1, 7,0);
        tracep->declBus(c+7034,"ysyxSoCFull fpga axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7047,"ysyxSoCFull fpga axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+7048,"ysyxSoCFull fpga axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+7049,"ysyxSoCFull fpga axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+7050,"ysyxSoCFull fpga axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+7051,"ysyxSoCFull fpga axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+7052,"ysyxSoCFull fpga axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+7053,"ysyxSoCFull fpga axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+7036,"ysyxSoCFull fpga axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+7054,"ysyxSoCFull fpga axi4frag fixed", false,-1);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+7055,"ysyxSoCFull fpga axi4frag narrow", false,-1);
        tracep->declBit(c+7056,"ysyxSoCFull fpga axi4frag bad", false,-1);
        tracep->declBus(c+7057,"ysyxSoCFull fpga axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+7058,"ysyxSoCFull fpga axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+7059,"ysyxSoCFull fpga axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+7060,"ysyxSoCFull fpga axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+7061,"ysyxSoCFull fpga axi4frag ar_last", false,-1);
        tracep->declBit(c+3830,"ysyxSoCFull fpga axi4frag irr_valid", false,-1);
        tracep->declBit(c+7062,"ysyxSoCFull fpga axi4frag busy_1", false,-1);
        tracep->declBus(c+7063,"ysyxSoCFull fpga axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+7064,"ysyxSoCFull fpga axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+7039,"ysyxSoCFull fpga axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+7065,"ysyxSoCFull fpga axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+7038,"ysyxSoCFull fpga axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7066,"ysyxSoCFull fpga axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+7067,"ysyxSoCFull fpga axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+7068,"ysyxSoCFull fpga axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+7069,"ysyxSoCFull fpga axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+7070,"ysyxSoCFull fpga axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+7071,"ysyxSoCFull fpga axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+7072,"ysyxSoCFull fpga axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+7040,"ysyxSoCFull fpga axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+7073,"ysyxSoCFull fpga axi4frag fixed_1", false,-1);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+7074,"ysyxSoCFull fpga axi4frag narrow_1", false,-1);
        tracep->declBit(c+7075,"ysyxSoCFull fpga axi4frag bad_1", false,-1);
        tracep->declBus(c+7076,"ysyxSoCFull fpga axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+7077,"ysyxSoCFull fpga axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+7078,"ysyxSoCFull fpga axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+7079,"ysyxSoCFull fpga axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+7080,"ysyxSoCFull fpga axi4frag aw_last", false,-1);
        tracep->declBus(c+7081,"ysyxSoCFull fpga axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+7082,"ysyxSoCFull fpga axi4frag w_idle", false,-1);
        tracep->declBit(c+7083,"ysyxSoCFull fpga axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull fpga axi4frag in_awready", false,-1);
        tracep->declBit(c+7037,"ysyxSoCFull fpga axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+7084,"ysyxSoCFull fpga axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+7085,"ysyxSoCFull fpga axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+7086,"ysyxSoCFull fpga axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+3821,"ysyxSoCFull fpga axi4frag w_last", false,-1);
        tracep->declBit(c+7041,"ysyxSoCFull fpga axi4frag in_wvalid", false,-1);
        tracep->declBit(c+7087,"ysyxSoCFull fpga axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+7042,"ysyxSoCFull fpga axi4frag in_wlast", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+7088,"ysyxSoCFull fpga axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+7089,"ysyxSoCFull fpga axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4frag deq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4frag deq reset", false,-1);
        tracep->declBit(c+3835,"ysyxSoCFull fpga axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+15974,"ysyxSoCFull fpga axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+3830,"ysyxSoCFull fpga axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull fpga axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+7034,"ysyxSoCFull fpga axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7035,"ysyxSoCFull fpga axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+3826,"ysyxSoCFull fpga axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7036,"ysyxSoCFull fpga axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+3831,"ysyxSoCFull fpga axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20018+i*1,"ysyxSoCFull fpga axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+20019,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20020+i*1,"ysyxSoCFull fpga axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+20021,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20022+i*1,"ysyxSoCFull fpga axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+20023,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20024+i*1,"ysyxSoCFull fpga axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+20025,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20026+i*1,"ysyxSoCFull fpga axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+20027,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20028+i*1,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+20029,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3830,"ysyxSoCFull fpga axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+3835,"ysyxSoCFull fpga axi4frag deq empty", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq do_enq", false,-1);
        tracep->declBit(c+15977,"ysyxSoCFull fpga axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull fpga axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+15975,"ysyxSoCFull fpga axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+7037,"ysyxSoCFull fpga axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+7038,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7039,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+3816,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7040,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+3828,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20030+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+20031,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20032+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+20033,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20034+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+20035,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20036+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+20037,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20038+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+20039,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20040+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+20041,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+7037,"ysyxSoCFull fpga axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull fpga axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+15978,"ysyxSoCFull fpga axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+3834,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+15976,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+7041,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+3818,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+3820,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+7042,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+20042+i*2,"ysyxSoCFull fpga axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+20044,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20046+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+20047,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20048+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+20049,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+7041,"ysyxSoCFull fpga axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+3834,"ysyxSoCFull fpga axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+15979,"ysyxSoCFull fpga axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull fpga axi4index_2 auto_in_awready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_in_awvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull fpga axi4index_2 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4index_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4index_2 auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+3834,"ysyxSoCFull fpga axi4index_2 auto_in_wready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4index_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_in_wlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_in_bready", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull fpga axi4index_2 auto_in_bvalid", false,-1);
        tracep->declBus(c+15731,"ysyxSoCFull fpga axi4index_2 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15729,"ysyxSoCFull fpga axi4index_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+3835,"ysyxSoCFull fpga axi4index_2 auto_in_arready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_in_arvalid", false,-1);
        tracep->declBus(c+19944,"ysyxSoCFull fpga axi4index_2 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4index_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4index_2 auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_in_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4index_2 auto_in_rvalid", false,-1);
        tracep->declBus(c+15732,"ysyxSoCFull fpga axi4index_2 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4index_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4index_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+15730,"ysyxSoCFull fpga axi4index_2 auto_in_rlast", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull fpga axi4index_2 auto_out_awready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_out_awid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4index_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4index_2 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2 auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3834,"ysyxSoCFull fpga axi4index_2 auto_out_wready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+19942,"ysyxSoCFull fpga axi4index_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_out_wlast", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_out_bready", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull fpga axi4index_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4index_2 auto_out_bid", false,-1);
        tracep->declBus(c+15729,"ysyxSoCFull fpga axi4index_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15726,"ysyxSoCFull fpga axi4index_2 auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+3835,"ysyxSoCFull fpga axi4index_2 auto_out_arready", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_out_arid", false,-1);
        tracep->declBus(c+19952,"ysyxSoCFull fpga axi4index_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20003,"ysyxSoCFull fpga axi4index_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19940,"ysyxSoCFull fpga axi4index_2 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19945,"ysyxSoCFull fpga axi4index_2 auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga axi4index_2 auto_out_rready", false,-1);
        tracep->declBit(c+15721,"ysyxSoCFull fpga axi4index_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4index_2 auto_out_rid", false,-1);
        tracep->declQuad(c+15722,"ysyxSoCFull fpga axi4index_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15724,"ysyxSoCFull fpga axi4index_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15727,"ysyxSoCFull fpga axi4index_2 auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15730,"ysyxSoCFull fpga axi4index_2 auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga err clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga err reset", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga err auto_in_a_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga err auto_in_a_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15733,"ysyxSoCFull fpga err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19017,"ysyxSoCFull fpga err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19018,"ysyxSoCFull fpga err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3837,"ysyxSoCFull fpga err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull fpga err auto_in_c_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga err auto_in_c_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3843,"ysyxSoCFull fpga err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3844,"ysyxSoCFull fpga err auto_in_d_ready", false,-1);
        tracep->declBit(c+3845,"ysyxSoCFull fpga err auto_in_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull fpga err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga err auto_in_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga err monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga err monitor_reset", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15733,"ysyxSoCFull fpga err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19017,"ysyxSoCFull fpga err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19018,"ysyxSoCFull fpga err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3837,"ysyxSoCFull fpga err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull fpga err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3843,"ysyxSoCFull fpga err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3844,"ysyxSoCFull fpga err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+7090,"ysyxSoCFull fpga err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+7091,"ysyxSoCFull fpga err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7092,"ysyxSoCFull fpga err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+7093,"ysyxSoCFull fpga err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+7094,"ysyxSoCFull fpga err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7095,"ysyxSoCFull fpga err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7096,"ysyxSoCFull fpga err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga err a_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga err a_reset", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga err a_io_enq_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga err a_io_enq_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7097,"ysyxSoCFull fpga err a_io_deq_ready", false,-1);
        tracep->declBit(c+7098,"ysyxSoCFull fpga err a_io_deq_valid", false,-1);
        tracep->declBus(c+7099,"ysyxSoCFull fpga err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7100,"ysyxSoCFull fpga err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7101,"ysyxSoCFull fpga err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga err c_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga err c_reset", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull fpga err c_io_enq_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga err c_io_enq_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7102,"ysyxSoCFull fpga err c_io_deq_ready", false,-1);
        tracep->declBit(c+7103,"ysyxSoCFull fpga err c_io_deq_valid", false,-1);
        tracep->declBus(c+7104,"ysyxSoCFull fpga err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7105,"ysyxSoCFull fpga err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+7106,"ysyxSoCFull fpga err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7107,"ysyxSoCFull fpga err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7108,"ysyxSoCFull fpga err idle", false,-1);
        tracep->declBus(c+7109,"ysyxSoCFull fpga err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+7110,"ysyxSoCFull fpga err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+7111,"ysyxSoCFull fpga err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+7112,"ysyxSoCFull fpga err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+7113,"ysyxSoCFull fpga err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+7114,"ysyxSoCFull fpga err a_last_first", false,-1);
        tracep->declBit(c+7115,"ysyxSoCFull fpga err a_last", false,-1);
        tracep->declBus(c+7116,"ysyxSoCFull fpga err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+7117,"ysyxSoCFull fpga err idle_1", false,-1);
        tracep->declBit(c+7118,"ysyxSoCFull fpga err da_valid", false,-1);
        tracep->declBus(c+7119,"ysyxSoCFull fpga err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+7120,"ysyxSoCFull fpga err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+7121,"ysyxSoCFull fpga err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+7122,"ysyxSoCFull fpga err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+7123,"ysyxSoCFull fpga err c_last", false,-1);
        tracep->declBit(c+7124,"ysyxSoCFull fpga err dc_valid", false,-1);
        tracep->declBit(c+7125,"ysyxSoCFull fpga err readys_1", false,-1);
        tracep->declBit(c+7126,"ysyxSoCFull fpga err state_1", false,-1);
        tracep->declBit(c+7127,"ysyxSoCFull fpga err allowed_1", false,-1);
        tracep->declBit(c+7128,"ysyxSoCFull fpga err out_1_ready", false,-1);
        tracep->declBus(c+7100,"ysyxSoCFull fpga err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+7109,"ysyxSoCFull fpga err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+7129,"ysyxSoCFull fpga err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+7130,"ysyxSoCFull fpga err beats1_opdata", false,-1);
        tracep->declBus(c+7131,"ysyxSoCFull fpga err beats1", false,-1, 3,0);
        tracep->declBus(c+7132,"ysyxSoCFull fpga err counter", false,-1, 3,0);
        tracep->declBus(c+7133,"ysyxSoCFull fpga err counter1", false,-1, 3,0);
        tracep->declBit(c+7134,"ysyxSoCFull fpga err da_first", false,-1);
        tracep->declBit(c+7135,"ysyxSoCFull fpga err da_last", false,-1);
        tracep->declBus(c+7136,"ysyxSoCFull fpga err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+7137,"ysyxSoCFull fpga err c_last_first", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga err readys_0", false,-1);
        tracep->declBit(c+7138,"ysyxSoCFull fpga err state_0", false,-1);
        tracep->declBit(c+7139,"ysyxSoCFull fpga err allowed_0", false,-1);
        tracep->declBit(c+7140,"ysyxSoCFull fpga err out_ready", false,-1);
        tracep->declBus(c+7106,"ysyxSoCFull fpga err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+7141,"ysyxSoCFull fpga err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+7142,"ysyxSoCFull fpga err latch", false,-1);
        tracep->declBit(c+7124,"ysyxSoCFull fpga err earlyWinner_0", false,-1);
        tracep->declBit(c+7143,"ysyxSoCFull fpga err earlyWinner_1", false,-1);
        tracep->declBit(c+7144,"ysyxSoCFull fpga err muxStateEarly_0", false,-1);
        tracep->declBit(c+7145,"ysyxSoCFull fpga err muxStateEarly_1", false,-1);
        tracep->declBit(c+7146,"ysyxSoCFull fpga err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+7107,"ysyxSoCFull fpga err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+7101,"ysyxSoCFull fpga err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga err monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga err monitor reset", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15733,"ysyxSoCFull fpga err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19017,"ysyxSoCFull fpga err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19018,"ysyxSoCFull fpga err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3837,"ysyxSoCFull fpga err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull fpga err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3843,"ysyxSoCFull fpga err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3844,"ysyxSoCFull fpga err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+7090,"ysyxSoCFull fpga err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+7091,"ysyxSoCFull fpga err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7092,"ysyxSoCFull fpga err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+7093,"ysyxSoCFull fpga err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+7094,"ysyxSoCFull fpga err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7095,"ysyxSoCFull fpga err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7096,"ysyxSoCFull fpga err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19318,"ysyxSoCFull fpga err monitor source_ok", false,-1);
        tracep->declBus(c+19319,"ysyxSoCFull fpga err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19320,"ysyxSoCFull fpga err monitor is_aligned", false,-1);
        tracep->declBit(c+19321,"ysyxSoCFull fpga err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+19322,"ysyxSoCFull fpga err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+19323,"ysyxSoCFull fpga err monitor mask_size", false,-1);
        tracep->declBit(c+19324,"ysyxSoCFull fpga err monitor mask_bit", false,-1);
        tracep->declBit(c+19325,"ysyxSoCFull fpga err monitor mask_nbit", false,-1);
        tracep->declBit(c+19326,"ysyxSoCFull fpga err monitor mask_acc", false,-1);
        tracep->declBit(c+19327,"ysyxSoCFull fpga err monitor mask_acc_1", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga err monitor mask_size_1", false,-1);
        tracep->declBit(c+19328,"ysyxSoCFull fpga err monitor mask_bit_1", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull fpga err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull fpga err monitor mask_eq_2", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull fpga err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull fpga err monitor mask_eq_3", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull fpga err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull fpga err monitor mask_eq_4", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull fpga err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull fpga err monitor mask_eq_5", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull fpga err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+19338,"ysyxSoCFull fpga err monitor mask", false,-1, 3,0);
        tracep->declBit(c+7147,"ysyxSoCFull fpga err monitor source_ok_1", false,-1);
        tracep->declBit(c+7148,"ysyxSoCFull fpga err monitor source_ok_2", false,-1);
        tracep->declBus(c+7149,"ysyxSoCFull fpga err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+7150,"ysyxSoCFull fpga err monitor is_aligned_2", false,-1);
        tracep->declBus(c+19339,"ysyxSoCFull fpga err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19340,"ysyxSoCFull fpga err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+7151,"ysyxSoCFull fpga err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+7152,"ysyxSoCFull fpga err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+7153,"ysyxSoCFull fpga err monitor a_first", false,-1);
        tracep->declBus(c+7154,"ysyxSoCFull fpga err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+7155,"ysyxSoCFull fpga err monitor param", false,-1, 2,0);
        tracep->declBus(c+7156,"ysyxSoCFull fpga err monitor size", false,-1, 2,0);
        tracep->declBus(c+7157,"ysyxSoCFull fpga err monitor source", false,-1, 6,0);
        tracep->declBus(c+7158,"ysyxSoCFull fpga err monitor address", false,-1, 12,0);
        tracep->declBus(c+7159,"ysyxSoCFull fpga err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+7160,"ysyxSoCFull fpga err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7161,"ysyxSoCFull fpga err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+7162,"ysyxSoCFull fpga err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+7163,"ysyxSoCFull fpga err monitor d_first", false,-1);
        tracep->declBus(c+7164,"ysyxSoCFull fpga err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+7165,"ysyxSoCFull fpga err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+7166,"ysyxSoCFull fpga err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+7167,"ysyxSoCFull fpga err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+7168,"ysyxSoCFull fpga err monitor denied", false,-1);
        tracep->declBus(c+7169,"ysyxSoCFull fpga err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+7170,"ysyxSoCFull fpga err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+7171,"ysyxSoCFull fpga err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+7172,"ysyxSoCFull fpga err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+7173,"ysyxSoCFull fpga err monitor c_first", false,-1);
        tracep->declBus(c+7174,"ysyxSoCFull fpga err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+7175,"ysyxSoCFull fpga err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+7176,"ysyxSoCFull fpga err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+7177,"ysyxSoCFull fpga err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+7178,"ysyxSoCFull fpga err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+7179,"ysyxSoCFull fpga err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+7183,"ysyxSoCFull fpga err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+7199,"ysyxSoCFull fpga err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+7215,"ysyxSoCFull fpga err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7216,"ysyxSoCFull fpga err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7217,"ysyxSoCFull fpga err monitor a_first_1", false,-1);
        tracep->declBus(c+7218,"ysyxSoCFull fpga err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7219,"ysyxSoCFull fpga err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7220,"ysyxSoCFull fpga err monitor d_first_1", false,-1);
        tracep->declArray(c+19341,"ysyxSoCFull fpga err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15980,"ysyxSoCFull fpga err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15981,"ysyxSoCFull fpga err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15982,"ysyxSoCFull fpga err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+7221,"ysyxSoCFull fpga err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+7225,"ysyxSoCFull fpga err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15986,"ysyxSoCFull fpga err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+7229,"ysyxSoCFull fpga err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+7230,"ysyxSoCFull fpga err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15987,"ysyxSoCFull fpga err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+7231,"ysyxSoCFull fpga err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16003,"ysyxSoCFull fpga err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+7247,"ysyxSoCFull fpga err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+7248,"ysyxSoCFull fpga err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+7252,"ysyxSoCFull fpga err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+7268,"ysyxSoCFull fpga err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7269,"ysyxSoCFull fpga err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7270,"ysyxSoCFull fpga err monitor c_first_1", false,-1);
        tracep->declBus(c+7271,"ysyxSoCFull fpga err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+7272,"ysyxSoCFull fpga err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+7273,"ysyxSoCFull fpga err monitor d_first_2", false,-1);
        tracep->declArray(c+14726,"ysyxSoCFull fpga err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14730,"ysyxSoCFull fpga err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14731,"ysyxSoCFull fpga err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+7274,"ysyxSoCFull fpga err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+7278,"ysyxSoCFull fpga err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14735,"ysyxSoCFull fpga err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+7282,"ysyxSoCFull fpga err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+7283,"ysyxSoCFull fpga err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14736,"ysyxSoCFull fpga err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+7299,"ysyxSoCFull fpga err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+7300,"ysyxSoCFull fpga err monitor inflight_2", false,-1);
        tracep->declBus(c+7301,"ysyxSoCFull fpga err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+7302,"ysyxSoCFull fpga err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+7303,"ysyxSoCFull fpga err monitor d_first_3", false,-1);
        tracep->declBit(c+7304,"ysyxSoCFull fpga err monitor d_set", false,-1);
        tracep->declBit(c+16661,"ysyxSoCFull fpga err monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull fpga err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga err a clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga err a reset", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga err a io_enq_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga err a io_enq_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7097,"ysyxSoCFull fpga err a io_deq_ready", false,-1);
        tracep->declBit(c+7098,"ysyxSoCFull fpga err a io_deq_valid", false,-1);
        tracep->declBus(c+7099,"ysyxSoCFull fpga err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7100,"ysyxSoCFull fpga err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7101,"ysyxSoCFull fpga err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7305+i*1,"ysyxSoCFull fpga err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+7099,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull fpga err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7306+i*1,"ysyxSoCFull fpga err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+7100,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19015,"ysyxSoCFull fpga err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull fpga err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7307+i*1,"ysyxSoCFull fpga err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7101,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19016,"ysyxSoCFull fpga err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull fpga err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+7098,"ysyxSoCFull fpga err a maybe_full", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga err a empty", false,-1);
        tracep->declBit(c+19345,"ysyxSoCFull fpga err a do_enq", false,-1);
        tracep->declBit(c+7308,"ysyxSoCFull fpga err a do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga err c clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga err c reset", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull fpga err c io_enq_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga err c io_enq_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7102,"ysyxSoCFull fpga err c io_deq_ready", false,-1);
        tracep->declBit(c+7103,"ysyxSoCFull fpga err c io_deq_valid", false,-1);
        tracep->declBus(c+7104,"ysyxSoCFull fpga err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7105,"ysyxSoCFull fpga err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+7106,"ysyxSoCFull fpga err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7107,"ysyxSoCFull fpga err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7309+i*1,"ysyxSoCFull fpga err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+7104,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull fpga err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7310+i*1,"ysyxSoCFull fpga err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+7105,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3840,"ysyxSoCFull fpga err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull fpga err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7311+i*1,"ysyxSoCFull fpga err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+7106,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3841,"ysyxSoCFull fpga err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull fpga err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7312+i*1,"ysyxSoCFull fpga err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7107,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3842,"ysyxSoCFull fpga err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19939,"ysyxSoCFull fpga err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+14752,"ysyxSoCFull fpga err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+7103,"ysyxSoCFull fpga err c maybe_full", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull fpga err c empty", false,-1);
        tracep->declBit(c+16662,"ysyxSoCFull fpga err c do_enq", false,-1);
        tracep->declBit(c+7313,"ysyxSoCFull fpga err c do_deq", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga atomics clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga atomics reset", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull fpga atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+19020,"ysyxSoCFull fpga atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga atomics auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga atomics auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga atomics auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull fpga atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18942,"ysyxSoCFull fpga atomics auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18944,"ysyxSoCFull fpga atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18946,"ysyxSoCFull fpga atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga atomics auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3691,"ysyxSoCFull fpga atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull fpga atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+3693,"ysyxSoCFull fpga atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga atomics auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3697,"ysyxSoCFull fpga atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3698,"ysyxSoCFull fpga atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3700,"ysyxSoCFull fpga atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga atomics monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga atomics monitor_reset", false,-1);
        tracep->declBit(c+19346,"ysyxSoCFull fpga atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19020,"ysyxSoCFull fpga atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+7314,"ysyxSoCFull fpga atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+7315,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7316,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7317,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+7318,"ysyxSoCFull fpga atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+7319,"ysyxSoCFull fpga atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7320,"ysyxSoCFull fpga atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+7321,"ysyxSoCFull fpga atomics cam_a_0_bits_size", false,-1, 3,0);
        tracep->declBus(c+7322,"ysyxSoCFull fpga atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+7323,"ysyxSoCFull fpga atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+7324,"ysyxSoCFull fpga atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+7325,"ysyxSoCFull fpga atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBus(c+7327,"ysyxSoCFull fpga atomics cam_a_0_fifoId", false,-1, 1,0);
        tracep->declBus(c+7328,"ysyxSoCFull fpga atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+7329,"ysyxSoCFull fpga atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+7331,"ysyxSoCFull fpga atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+7332,"ysyxSoCFull fpga atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+7333,"ysyxSoCFull fpga atomics cam_free_0", false,-1);
        tracep->declBit(c+7334,"ysyxSoCFull fpga atomics cam_amo_0", false,-1);
        tracep->declBit(c+7335,"ysyxSoCFull fpga atomics cam_abusy_0", false,-1);
        tracep->declBit(c+7336,"ysyxSoCFull fpga atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+7337,"ysyxSoCFull fpga atomics a_isLogical", false,-1);
        tracep->declBit(c+7338,"ysyxSoCFull fpga atomics a_isArithmetic", false,-1);
        tracep->declBit(c+7339,"ysyxSoCFull fpga atomics a_isSupported", false,-1);
        tracep->declBus(c+7340,"ysyxSoCFull fpga atomics a_fifoId", false,-1, 1,0);
        tracep->declBit(c+7341,"ysyxSoCFull fpga atomics a_cam_busy", false,-1);
        tracep->declBit(c+7342,"ysyxSoCFull fpga atomics indexes_hi", false,-1);
        tracep->declBit(c+7343,"ysyxSoCFull fpga atomics indexes_lo", false,-1);
        tracep->declBus(c+7344,"ysyxSoCFull fpga atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+7345,"ysyxSoCFull fpga atomics indexes_hi_1", false,-1);
        tracep->declBit(c+7346,"ysyxSoCFull fpga atomics indexes_lo_1", false,-1);
        tracep->declBus(c+7347,"ysyxSoCFull fpga atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+7348,"ysyxSoCFull fpga atomics indexes_hi_2", false,-1);
        tracep->declBit(c+7349,"ysyxSoCFull fpga atomics indexes_lo_2", false,-1);
        tracep->declBus(c+7350,"ysyxSoCFull fpga atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+7351,"ysyxSoCFull fpga atomics indexes_hi_3", false,-1);
        tracep->declBit(c+7352,"ysyxSoCFull fpga atomics indexes_lo_3", false,-1);
        tracep->declBus(c+7353,"ysyxSoCFull fpga atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+7354,"ysyxSoCFull fpga atomics indexes_hi_4", false,-1);
        tracep->declBit(c+7355,"ysyxSoCFull fpga atomics indexes_lo_4", false,-1);
        tracep->declBus(c+7356,"ysyxSoCFull fpga atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+7357,"ysyxSoCFull fpga atomics indexes_hi_5", false,-1);
        tracep->declBit(c+7358,"ysyxSoCFull fpga atomics indexes_lo_5", false,-1);
        tracep->declBus(c+7359,"ysyxSoCFull fpga atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+7360,"ysyxSoCFull fpga atomics indexes_hi_6", false,-1);
        tracep->declBit(c+7361,"ysyxSoCFull fpga atomics indexes_lo_6", false,-1);
        tracep->declBus(c+7362,"ysyxSoCFull fpga atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+7363,"ysyxSoCFull fpga atomics indexes_hi_7", false,-1);
        tracep->declBit(c+7364,"ysyxSoCFull fpga atomics indexes_lo_7", false,-1);
        tracep->declBus(c+7365,"ysyxSoCFull fpga atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+7366,"ysyxSoCFull fpga atomics indexes_hi_8", false,-1);
        tracep->declBit(c+7367,"ysyxSoCFull fpga atomics indexes_lo_8", false,-1);
        tracep->declBus(c+7368,"ysyxSoCFull fpga atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+7369,"ysyxSoCFull fpga atomics indexes_hi_9", false,-1);
        tracep->declBit(c+7370,"ysyxSoCFull fpga atomics indexes_lo_9", false,-1);
        tracep->declBus(c+7371,"ysyxSoCFull fpga atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+7372,"ysyxSoCFull fpga atomics indexes_hi_10", false,-1);
        tracep->declBit(c+7373,"ysyxSoCFull fpga atomics indexes_lo_10", false,-1);
        tracep->declBus(c+7374,"ysyxSoCFull fpga atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+7375,"ysyxSoCFull fpga atomics indexes_hi_11", false,-1);
        tracep->declBit(c+7376,"ysyxSoCFull fpga atomics indexes_lo_11", false,-1);
        tracep->declBus(c+7377,"ysyxSoCFull fpga atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+7378,"ysyxSoCFull fpga atomics indexes_hi_12", false,-1);
        tracep->declBit(c+7379,"ysyxSoCFull fpga atomics indexes_lo_12", false,-1);
        tracep->declBus(c+7380,"ysyxSoCFull fpga atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+7381,"ysyxSoCFull fpga atomics indexes_hi_13", false,-1);
        tracep->declBit(c+7382,"ysyxSoCFull fpga atomics indexes_lo_13", false,-1);
        tracep->declBus(c+7383,"ysyxSoCFull fpga atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+7384,"ysyxSoCFull fpga atomics indexes_hi_14", false,-1);
        tracep->declBit(c+7385,"ysyxSoCFull fpga atomics indexes_lo_14", false,-1);
        tracep->declBus(c+7386,"ysyxSoCFull fpga atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+7387,"ysyxSoCFull fpga atomics indexes_hi_15", false,-1);
        tracep->declBit(c+7388,"ysyxSoCFull fpga atomics indexes_lo_15", false,-1);
        tracep->declBus(c+7389,"ysyxSoCFull fpga atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+7390,"ysyxSoCFull fpga atomics indexes_hi_16", false,-1);
        tracep->declBit(c+7391,"ysyxSoCFull fpga atomics indexes_lo_16", false,-1);
        tracep->declBus(c+7392,"ysyxSoCFull fpga atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+7393,"ysyxSoCFull fpga atomics indexes_hi_17", false,-1);
        tracep->declBit(c+7394,"ysyxSoCFull fpga atomics indexes_lo_17", false,-1);
        tracep->declBus(c+7395,"ysyxSoCFull fpga atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+7396,"ysyxSoCFull fpga atomics indexes_hi_18", false,-1);
        tracep->declBit(c+7397,"ysyxSoCFull fpga atomics indexes_lo_18", false,-1);
        tracep->declBus(c+7398,"ysyxSoCFull fpga atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+7399,"ysyxSoCFull fpga atomics indexes_hi_19", false,-1);
        tracep->declBit(c+7400,"ysyxSoCFull fpga atomics indexes_lo_19", false,-1);
        tracep->declBus(c+7401,"ysyxSoCFull fpga atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+7402,"ysyxSoCFull fpga atomics indexes_hi_20", false,-1);
        tracep->declBit(c+7403,"ysyxSoCFull fpga atomics indexes_lo_20", false,-1);
        tracep->declBus(c+7404,"ysyxSoCFull fpga atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+7405,"ysyxSoCFull fpga atomics indexes_hi_21", false,-1);
        tracep->declBit(c+7406,"ysyxSoCFull fpga atomics indexes_lo_21", false,-1);
        tracep->declBus(c+7407,"ysyxSoCFull fpga atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+7408,"ysyxSoCFull fpga atomics indexes_hi_22", false,-1);
        tracep->declBit(c+7409,"ysyxSoCFull fpga atomics indexes_lo_22", false,-1);
        tracep->declBus(c+7410,"ysyxSoCFull fpga atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+7411,"ysyxSoCFull fpga atomics indexes_hi_23", false,-1);
        tracep->declBit(c+7412,"ysyxSoCFull fpga atomics indexes_lo_23", false,-1);
        tracep->declBus(c+7413,"ysyxSoCFull fpga atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+7414,"ysyxSoCFull fpga atomics indexes_hi_24", false,-1);
        tracep->declBit(c+7415,"ysyxSoCFull fpga atomics indexes_lo_24", false,-1);
        tracep->declBus(c+7416,"ysyxSoCFull fpga atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+7417,"ysyxSoCFull fpga atomics indexes_hi_25", false,-1);
        tracep->declBit(c+7418,"ysyxSoCFull fpga atomics indexes_lo_25", false,-1);
        tracep->declBus(c+7419,"ysyxSoCFull fpga atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+7420,"ysyxSoCFull fpga atomics indexes_hi_26", false,-1);
        tracep->declBit(c+7421,"ysyxSoCFull fpga atomics indexes_lo_26", false,-1);
        tracep->declBus(c+7422,"ysyxSoCFull fpga atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+7423,"ysyxSoCFull fpga atomics indexes_hi_27", false,-1);
        tracep->declBit(c+7424,"ysyxSoCFull fpga atomics indexes_lo_27", false,-1);
        tracep->declBus(c+7425,"ysyxSoCFull fpga atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+7426,"ysyxSoCFull fpga atomics indexes_hi_28", false,-1);
        tracep->declBit(c+7427,"ysyxSoCFull fpga atomics indexes_lo_28", false,-1);
        tracep->declBus(c+7428,"ysyxSoCFull fpga atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+7429,"ysyxSoCFull fpga atomics indexes_hi_29", false,-1);
        tracep->declBit(c+7430,"ysyxSoCFull fpga atomics indexes_lo_29", false,-1);
        tracep->declBus(c+7431,"ysyxSoCFull fpga atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+7432,"ysyxSoCFull fpga atomics indexes_hi_30", false,-1);
        tracep->declBit(c+7433,"ysyxSoCFull fpga atomics indexes_lo_30", false,-1);
        tracep->declBus(c+7434,"ysyxSoCFull fpga atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+7435,"ysyxSoCFull fpga atomics indexes_hi_31", false,-1);
        tracep->declBit(c+7436,"ysyxSoCFull fpga atomics indexes_lo_31", false,-1);
        tracep->declBus(c+7437,"ysyxSoCFull fpga atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+7438,"ysyxSoCFull fpga atomics indexes_hi_32", false,-1);
        tracep->declBit(c+7439,"ysyxSoCFull fpga atomics indexes_lo_32", false,-1);
        tracep->declBus(c+7440,"ysyxSoCFull fpga atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+7441,"ysyxSoCFull fpga atomics indexes_hi_33", false,-1);
        tracep->declBit(c+7442,"ysyxSoCFull fpga atomics indexes_lo_33", false,-1);
        tracep->declBus(c+7443,"ysyxSoCFull fpga atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+7444,"ysyxSoCFull fpga atomics indexes_hi_34", false,-1);
        tracep->declBit(c+7445,"ysyxSoCFull fpga atomics indexes_lo_34", false,-1);
        tracep->declBus(c+7446,"ysyxSoCFull fpga atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+7447,"ysyxSoCFull fpga atomics indexes_hi_35", false,-1);
        tracep->declBit(c+7448,"ysyxSoCFull fpga atomics indexes_lo_35", false,-1);
        tracep->declBus(c+7449,"ysyxSoCFull fpga atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+7450,"ysyxSoCFull fpga atomics indexes_hi_36", false,-1);
        tracep->declBit(c+7451,"ysyxSoCFull fpga atomics indexes_lo_36", false,-1);
        tracep->declBus(c+7452,"ysyxSoCFull fpga atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+7453,"ysyxSoCFull fpga atomics indexes_hi_37", false,-1);
        tracep->declBit(c+7454,"ysyxSoCFull fpga atomics indexes_lo_37", false,-1);
        tracep->declBus(c+7455,"ysyxSoCFull fpga atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+7456,"ysyxSoCFull fpga atomics indexes_hi_38", false,-1);
        tracep->declBit(c+7457,"ysyxSoCFull fpga atomics indexes_lo_38", false,-1);
        tracep->declBus(c+7458,"ysyxSoCFull fpga atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+7459,"ysyxSoCFull fpga atomics indexes_hi_39", false,-1);
        tracep->declBit(c+7460,"ysyxSoCFull fpga atomics indexes_lo_39", false,-1);
        tracep->declBus(c+7461,"ysyxSoCFull fpga atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+7462,"ysyxSoCFull fpga atomics indexes_hi_40", false,-1);
        tracep->declBit(c+7463,"ysyxSoCFull fpga atomics indexes_lo_40", false,-1);
        tracep->declBus(c+7464,"ysyxSoCFull fpga atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+7465,"ysyxSoCFull fpga atomics indexes_hi_41", false,-1);
        tracep->declBit(c+7466,"ysyxSoCFull fpga atomics indexes_lo_41", false,-1);
        tracep->declBus(c+7467,"ysyxSoCFull fpga atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+7468,"ysyxSoCFull fpga atomics indexes_hi_42", false,-1);
        tracep->declBit(c+7469,"ysyxSoCFull fpga atomics indexes_lo_42", false,-1);
        tracep->declBus(c+7470,"ysyxSoCFull fpga atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+7471,"ysyxSoCFull fpga atomics indexes_hi_43", false,-1);
        tracep->declBit(c+7472,"ysyxSoCFull fpga atomics indexes_lo_43", false,-1);
        tracep->declBus(c+7473,"ysyxSoCFull fpga atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+7474,"ysyxSoCFull fpga atomics indexes_hi_44", false,-1);
        tracep->declBit(c+7475,"ysyxSoCFull fpga atomics indexes_lo_44", false,-1);
        tracep->declBus(c+7476,"ysyxSoCFull fpga atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+7477,"ysyxSoCFull fpga atomics indexes_hi_45", false,-1);
        tracep->declBit(c+7478,"ysyxSoCFull fpga atomics indexes_lo_45", false,-1);
        tracep->declBus(c+7479,"ysyxSoCFull fpga atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+7480,"ysyxSoCFull fpga atomics indexes_hi_46", false,-1);
        tracep->declBit(c+7481,"ysyxSoCFull fpga atomics indexes_lo_46", false,-1);
        tracep->declBus(c+7482,"ysyxSoCFull fpga atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+7483,"ysyxSoCFull fpga atomics indexes_hi_47", false,-1);
        tracep->declBit(c+7484,"ysyxSoCFull fpga atomics indexes_lo_47", false,-1);
        tracep->declBus(c+7485,"ysyxSoCFull fpga atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+7486,"ysyxSoCFull fpga atomics indexes_hi_48", false,-1);
        tracep->declBit(c+7487,"ysyxSoCFull fpga atomics indexes_lo_48", false,-1);
        tracep->declBus(c+7488,"ysyxSoCFull fpga atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+7489,"ysyxSoCFull fpga atomics indexes_hi_49", false,-1);
        tracep->declBit(c+7490,"ysyxSoCFull fpga atomics indexes_lo_49", false,-1);
        tracep->declBus(c+7491,"ysyxSoCFull fpga atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+7492,"ysyxSoCFull fpga atomics indexes_hi_50", false,-1);
        tracep->declBit(c+7493,"ysyxSoCFull fpga atomics indexes_lo_50", false,-1);
        tracep->declBus(c+7494,"ysyxSoCFull fpga atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+7495,"ysyxSoCFull fpga atomics indexes_hi_51", false,-1);
        tracep->declBit(c+7496,"ysyxSoCFull fpga atomics indexes_lo_51", false,-1);
        tracep->declBus(c+7497,"ysyxSoCFull fpga atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+7498,"ysyxSoCFull fpga atomics indexes_hi_52", false,-1);
        tracep->declBit(c+7499,"ysyxSoCFull fpga atomics indexes_lo_52", false,-1);
        tracep->declBus(c+7500,"ysyxSoCFull fpga atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+7501,"ysyxSoCFull fpga atomics indexes_hi_53", false,-1);
        tracep->declBit(c+7502,"ysyxSoCFull fpga atomics indexes_lo_53", false,-1);
        tracep->declBus(c+7503,"ysyxSoCFull fpga atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+7504,"ysyxSoCFull fpga atomics indexes_hi_54", false,-1);
        tracep->declBit(c+7505,"ysyxSoCFull fpga atomics indexes_lo_54", false,-1);
        tracep->declBus(c+7506,"ysyxSoCFull fpga atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+7507,"ysyxSoCFull fpga atomics indexes_hi_55", false,-1);
        tracep->declBit(c+7508,"ysyxSoCFull fpga atomics indexes_lo_55", false,-1);
        tracep->declBus(c+7509,"ysyxSoCFull fpga atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+7510,"ysyxSoCFull fpga atomics indexes_hi_56", false,-1);
        tracep->declBit(c+7511,"ysyxSoCFull fpga atomics indexes_lo_56", false,-1);
        tracep->declBus(c+7512,"ysyxSoCFull fpga atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+7513,"ysyxSoCFull fpga atomics indexes_hi_57", false,-1);
        tracep->declBit(c+7514,"ysyxSoCFull fpga atomics indexes_lo_57", false,-1);
        tracep->declBus(c+7515,"ysyxSoCFull fpga atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+7516,"ysyxSoCFull fpga atomics indexes_hi_58", false,-1);
        tracep->declBit(c+7517,"ysyxSoCFull fpga atomics indexes_lo_58", false,-1);
        tracep->declBus(c+7518,"ysyxSoCFull fpga atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+7519,"ysyxSoCFull fpga atomics indexes_hi_59", false,-1);
        tracep->declBit(c+7520,"ysyxSoCFull fpga atomics indexes_lo_59", false,-1);
        tracep->declBus(c+7521,"ysyxSoCFull fpga atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+7522,"ysyxSoCFull fpga atomics indexes_hi_60", false,-1);
        tracep->declBit(c+7523,"ysyxSoCFull fpga atomics indexes_lo_60", false,-1);
        tracep->declBus(c+7524,"ysyxSoCFull fpga atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+7525,"ysyxSoCFull fpga atomics indexes_hi_61", false,-1);
        tracep->declBit(c+7526,"ysyxSoCFull fpga atomics indexes_lo_61", false,-1);
        tracep->declBus(c+7527,"ysyxSoCFull fpga atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+7528,"ysyxSoCFull fpga atomics indexes_hi_62", false,-1);
        tracep->declBit(c+7529,"ysyxSoCFull fpga atomics indexes_lo_62", false,-1);
        tracep->declBus(c+7530,"ysyxSoCFull fpga atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+7531,"ysyxSoCFull fpga atomics indexes_hi_63", false,-1);
        tracep->declBit(c+7532,"ysyxSoCFull fpga atomics indexes_lo_63", false,-1);
        tracep->declBus(c+7533,"ysyxSoCFull fpga atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+7534,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+7535,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+7536,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+7537,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+7538,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+7539,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+7540,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+7541,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+7542,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+7543,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+7544,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+7545,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+7546,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+7547,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+7548,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+7549,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+7550,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+7551,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+7552,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+7553,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+7554,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+7555,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+7556,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+7557,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+7558,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+7559,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+7560,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+7561,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+7562,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+7563,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+7564,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+7565,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+7566,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+7567,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+7568,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+7569,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+7570,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+7571,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+7572,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+7573,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+7574,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+7575,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+7576,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+7577,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+7578,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+7579,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+7580,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+7581,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+7582,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+7583,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+7584,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+7585,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+7586,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+7587,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+7588,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+7589,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+7590,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+7591,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+7592,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+7593,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+7594,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+7595,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+7596,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+7597,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+7598,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7599,"ysyxSoCFull fpga atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+7600,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7601,"ysyxSoCFull fpga atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+7602,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7603,"ysyxSoCFull fpga atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+7604,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7605,"ysyxSoCFull fpga atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+7606,"ysyxSoCFull fpga atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+7608,"ysyxSoCFull fpga atomics unsigned_", false,-1);
        tracep->declBit(c+7609,"ysyxSoCFull fpga atomics take_max", false,-1);
        tracep->declBit(c+7610,"ysyxSoCFull fpga atomics adder", false,-1);
        tracep->declBus(c+7611,"ysyxSoCFull fpga atomics signSel", false,-1, 7,0);
        tracep->declBus(c+7612,"ysyxSoCFull fpga atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+7613,"ysyxSoCFull fpga atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+7614,"ysyxSoCFull fpga atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+7615,"ysyxSoCFull fpga atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+7616,"ysyxSoCFull fpga atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7617,"ysyxSoCFull fpga atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7618,"ysyxSoCFull fpga atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7619,"ysyxSoCFull fpga atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+7620,"ysyxSoCFull fpga atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7621,"ysyxSoCFull fpga atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7622,"ysyxSoCFull fpga atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7623,"ysyxSoCFull fpga atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+7624,"ysyxSoCFull fpga atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+7626,"ysyxSoCFull fpga atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7627,"ysyxSoCFull fpga atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7628,"ysyxSoCFull fpga atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7629,"ysyxSoCFull fpga atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+7630,"ysyxSoCFull fpga atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7631,"ysyxSoCFull fpga atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7632,"ysyxSoCFull fpga atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7633,"ysyxSoCFull fpga atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+7634,"ysyxSoCFull fpga atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+7636,"ysyxSoCFull fpga atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7637,"ysyxSoCFull fpga atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7638,"ysyxSoCFull fpga atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7639,"ysyxSoCFull fpga atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+7640,"ysyxSoCFull fpga atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+7641,"ysyxSoCFull fpga atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+7642,"ysyxSoCFull fpga atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+7643,"ysyxSoCFull fpga atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+7644,"ysyxSoCFull fpga atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+7646,"ysyxSoCFull fpga atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+7648,"ysyxSoCFull fpga atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+7650,"ysyxSoCFull fpga atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+7652,"ysyxSoCFull fpga atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+7654,"ysyxSoCFull fpga atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+7655,"ysyxSoCFull fpga atomics a_bigger", false,-1);
        tracep->declBit(c+7656,"ysyxSoCFull fpga atomics pick_a", false,-1);
        tracep->declQuad(c+7657,"ysyxSoCFull fpga atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+7659,"ysyxSoCFull fpga atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+7661,"ysyxSoCFull fpga atomics a_allow", false,-1);
        tracep->declBus(c+7662,"ysyxSoCFull fpga atomics beatsLeft", false,-1, 4,0);
        tracep->declBit(c+7663,"ysyxSoCFull fpga atomics idle", false,-1);
        tracep->declBit(c+19347,"ysyxSoCFull fpga atomics source_i_valid", false,-1);
        tracep->declBit(c+19348,"ysyxSoCFull fpga atomics readys_1", false,-1);
        tracep->declBit(c+7664,"ysyxSoCFull fpga atomics state_1", false,-1);
        tracep->declBit(c+16020,"ysyxSoCFull fpga atomics allowed_1", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull fpga atomics out_1_ready", false,-1);
        tracep->declBus(c+7665,"ysyxSoCFull fpga atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7666,"ysyxSoCFull fpga atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+7667,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+7668,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+7669,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+7670,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+7671,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+7672,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+7673,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+7674,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+7675,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+7676,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+7677,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+7678,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+7679,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+7680,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+7681,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+7682,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+7683,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+7684,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+7685,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+7686,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+7687,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+7688,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+7689,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+7690,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+7691,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+7692,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+7693,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+7694,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+7695,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+7696,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+7697,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+7698,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+7699,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+7700,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+7701,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+7702,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+7703,"ysyxSoCFull fpga atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+7704,"ysyxSoCFull fpga atomics decode", false,-1, 4,0);
        tracep->declBit(c+7705,"ysyxSoCFull fpga atomics opdata", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull fpga atomics latch", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga atomics readys_0", false,-1);
        tracep->declBit(c+7334,"ysyxSoCFull fpga atomics earlyWinner_0", false,-1);
        tracep->declBit(c+19350,"ysyxSoCFull fpga atomics earlyWinner_1", false,-1);
        tracep->declBit(c+7706,"ysyxSoCFull fpga atomics state_0", false,-1);
        tracep->declBit(c+7707,"ysyxSoCFull fpga atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+19351,"ysyxSoCFull fpga atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+16022,"ysyxSoCFull fpga atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+7708,"ysyxSoCFull fpga atomics allowed_0", false,-1);
        tracep->declBit(c+16023,"ysyxSoCFull fpga atomics out_ready", false,-1);
        tracep->declBus(c+7709,"ysyxSoCFull fpga atomics d_first_counter", false,-1, 4,0);
        tracep->declBit(c+7710,"ysyxSoCFull fpga atomics d_first", false,-1);
        tracep->declBit(c+7711,"ysyxSoCFull fpga atomics d_ackd", false,-1);
        tracep->declBit(c+7712,"ysyxSoCFull fpga atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+7713,"ysyxSoCFull fpga atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+7714,"ysyxSoCFull fpga atomics d_drop", false,-1);
        tracep->declBit(c+7715,"ysyxSoCFull fpga atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+7716,"ysyxSoCFull fpga atomics d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7717,"ysyxSoCFull fpga atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7718,"ysyxSoCFull fpga atomics d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7719,"ysyxSoCFull fpga atomics d_ack", false,-1);
        tracep->declBit(c+7720,"ysyxSoCFull fpga atomics d_replace", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga atomics monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga atomics monitor reset", false,-1);
        tracep->declBit(c+19346,"ysyxSoCFull fpga atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19020,"ysyxSoCFull fpga atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga atomics monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga atomics monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+7314,"ysyxSoCFull fpga atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+7315,"ysyxSoCFull fpga atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga atomics monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7316,"ysyxSoCFull fpga atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7317,"ysyxSoCFull fpga atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+7721,"ysyxSoCFull fpga atomics monitor source_ok", false,-1);
        tracep->declBus(c+7722,"ysyxSoCFull fpga atomics monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+7723,"ysyxSoCFull fpga atomics monitor is_aligned", false,-1);
        tracep->declBus(c+7724,"ysyxSoCFull fpga atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+7725,"ysyxSoCFull fpga atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+7726,"ysyxSoCFull fpga atomics monitor mask_size", false,-1);
        tracep->declBit(c+7727,"ysyxSoCFull fpga atomics monitor mask_bit", false,-1);
        tracep->declBit(c+7728,"ysyxSoCFull fpga atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+7729,"ysyxSoCFull fpga atomics monitor mask_acc", false,-1);
        tracep->declBit(c+7730,"ysyxSoCFull fpga atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+7731,"ysyxSoCFull fpga atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+7732,"ysyxSoCFull fpga atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+7733,"ysyxSoCFull fpga atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+7734,"ysyxSoCFull fpga atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+7735,"ysyxSoCFull fpga atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+7736,"ysyxSoCFull fpga atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+7737,"ysyxSoCFull fpga atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+7738,"ysyxSoCFull fpga atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+7739,"ysyxSoCFull fpga atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+7740,"ysyxSoCFull fpga atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+7741,"ysyxSoCFull fpga atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+7742,"ysyxSoCFull fpga atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+7743,"ysyxSoCFull fpga atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+7744,"ysyxSoCFull fpga atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+7745,"ysyxSoCFull fpga atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+7746,"ysyxSoCFull fpga atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+7747,"ysyxSoCFull fpga atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+7748,"ysyxSoCFull fpga atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+7749,"ysyxSoCFull fpga atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+7750,"ysyxSoCFull fpga atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+7751,"ysyxSoCFull fpga atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+7752,"ysyxSoCFull fpga atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+7753,"ysyxSoCFull fpga atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+7754,"ysyxSoCFull fpga atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+7755,"ysyxSoCFull fpga atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+7756,"ysyxSoCFull fpga atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+7757,"ysyxSoCFull fpga atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+7758,"ysyxSoCFull fpga atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+7759,"ysyxSoCFull fpga atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+7760,"ysyxSoCFull fpga atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+7761,"ysyxSoCFull fpga atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+3914,"ysyxSoCFull fpga atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+3915,"ysyxSoCFull fpga atomics monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3916,"ysyxSoCFull fpga atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+3917,"ysyxSoCFull fpga atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+3918,"ysyxSoCFull fpga atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+7704,"ysyxSoCFull fpga atomics monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7705,"ysyxSoCFull fpga atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+7762,"ysyxSoCFull fpga atomics monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+7763,"ysyxSoCFull fpga atomics monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7764,"ysyxSoCFull fpga atomics monitor a_first", false,-1);
        tracep->declBus(c+7765,"ysyxSoCFull fpga atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+7766,"ysyxSoCFull fpga atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+7767,"ysyxSoCFull fpga atomics monitor size", false,-1, 3,0);
        tracep->declBus(c+7768,"ysyxSoCFull fpga atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+7769,"ysyxSoCFull fpga atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+7716,"ysyxSoCFull fpga atomics monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7770,"ysyxSoCFull fpga atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7771,"ysyxSoCFull fpga atomics monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+7772,"ysyxSoCFull fpga atomics monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7773,"ysyxSoCFull fpga atomics monitor d_first", false,-1);
        tracep->declBus(c+7774,"ysyxSoCFull fpga atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+7775,"ysyxSoCFull fpga atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+7776,"ysyxSoCFull fpga atomics monitor size_1", false,-1, 3,0);
        tracep->declBus(c+7777,"ysyxSoCFull fpga atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+7778,"ysyxSoCFull fpga atomics monitor denied", false,-1);
        tracep->declBus(c+3937,"ysyxSoCFull fpga atomics monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3938,"ysyxSoCFull fpga atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+7779,"ysyxSoCFull fpga atomics monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+7780,"ysyxSoCFull fpga atomics monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7781,"ysyxSoCFull fpga atomics monitor c_first", false,-1);
        tracep->declBus(c+7782,"ysyxSoCFull fpga atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+7783,"ysyxSoCFull fpga atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+7784,"ysyxSoCFull fpga atomics monitor size_3", false,-1, 3,0);
        tracep->declBus(c+7785,"ysyxSoCFull fpga atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+7786,"ysyxSoCFull fpga atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+7787,"ysyxSoCFull fpga atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+7791,"ysyxSoCFull fpga atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+7807,"ysyxSoCFull fpga atomics monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+7839,"ysyxSoCFull fpga atomics monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7840,"ysyxSoCFull fpga atomics monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7841,"ysyxSoCFull fpga atomics monitor a_first_1", false,-1);
        tracep->declBus(c+7842,"ysyxSoCFull fpga atomics monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7843,"ysyxSoCFull fpga atomics monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7844,"ysyxSoCFull fpga atomics monitor d_first_1", false,-1);
        tracep->declArray(c+19352,"ysyxSoCFull fpga atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16024,"ysyxSoCFull fpga atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16025,"ysyxSoCFull fpga atomics monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16026,"ysyxSoCFull fpga atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+7845,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+7849,"ysyxSoCFull fpga atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16030,"ysyxSoCFull fpga atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+7853,"ysyxSoCFull fpga atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+7854,"ysyxSoCFull fpga atomics monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16031,"ysyxSoCFull fpga atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+7855,"ysyxSoCFull fpga atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16047,"ysyxSoCFull fpga atomics monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+7871,"ysyxSoCFull fpga atomics monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+7903,"ysyxSoCFull fpga atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+7904,"ysyxSoCFull fpga atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+7908,"ysyxSoCFull fpga atomics monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+7940,"ysyxSoCFull fpga atomics monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7941,"ysyxSoCFull fpga atomics monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7942,"ysyxSoCFull fpga atomics monitor c_first_1", false,-1);
        tracep->declBus(c+7943,"ysyxSoCFull fpga atomics monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+7944,"ysyxSoCFull fpga atomics monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+7945,"ysyxSoCFull fpga atomics monitor d_first_2", false,-1);
        tracep->declArray(c+14753,"ysyxSoCFull fpga atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14757,"ysyxSoCFull fpga atomics monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+14758,"ysyxSoCFull fpga atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+7946,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+7950,"ysyxSoCFull fpga atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14762,"ysyxSoCFull fpga atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+7954,"ysyxSoCFull fpga atomics monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14763,"ysyxSoCFull fpga atomics monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+7955,"ysyxSoCFull fpga atomics monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+7987,"ysyxSoCFull fpga atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+7988,"ysyxSoCFull fpga atomics monitor inflight_2", false,-1);
        tracep->declBus(c+7989,"ysyxSoCFull fpga atomics monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+7990,"ysyxSoCFull fpga atomics monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+7991,"ysyxSoCFull fpga atomics monitor d_first_3", false,-1);
        tracep->declBit(c+7992,"ysyxSoCFull fpga atomics monitor d_set", false,-1);
        tracep->declBit(c+14691,"ysyxSoCFull fpga atomics monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull fpga atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga fixer_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga fixer_1 reset", false,-1);
        tracep->declBit(c+19021,"ysyxSoCFull fpga fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull fpga fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+19020,"ysyxSoCFull fpga fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3861,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+7993,"ysyxSoCFull fpga fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+7994,"ysyxSoCFull fpga fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+7995,"ysyxSoCFull fpga fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+7996,"ysyxSoCFull fpga fixer_1 a_first_counter", false,-1, 4,0);
        tracep->declBit(c+7997,"ysyxSoCFull fpga fixer_1 a_first", false,-1);
        tracep->declBit(c+7998,"ysyxSoCFull fpga fixer_1 flight_16", false,-1);
        tracep->declBit(c+7999,"ysyxSoCFull fpga fixer_1 flight_17", false,-1);
        tracep->declBit(c+8000,"ysyxSoCFull fpga fixer_1 flight_18", false,-1);
        tracep->declBit(c+8001,"ysyxSoCFull fpga fixer_1 flight_19", false,-1);
        tracep->declBit(c+8002,"ysyxSoCFull fpga fixer_1 flight_20", false,-1);
        tracep->declBit(c+8003,"ysyxSoCFull fpga fixer_1 flight_21", false,-1);
        tracep->declBit(c+8004,"ysyxSoCFull fpga fixer_1 flight_22", false,-1);
        tracep->declBit(c+8005,"ysyxSoCFull fpga fixer_1 flight_23", false,-1);
        tracep->declBit(c+8006,"ysyxSoCFull fpga fixer_1 flight_24", false,-1);
        tracep->declBit(c+8007,"ysyxSoCFull fpga fixer_1 flight_25", false,-1);
        tracep->declBit(c+8008,"ysyxSoCFull fpga fixer_1 flight_26", false,-1);
        tracep->declBit(c+8009,"ysyxSoCFull fpga fixer_1 flight_27", false,-1);
        tracep->declBit(c+8010,"ysyxSoCFull fpga fixer_1 flight_28", false,-1);
        tracep->declBit(c+8011,"ysyxSoCFull fpga fixer_1 flight_29", false,-1);
        tracep->declBit(c+8012,"ysyxSoCFull fpga fixer_1 flight_30", false,-1);
        tracep->declBit(c+8013,"ysyxSoCFull fpga fixer_1 flight_31", false,-1);
        tracep->declBus(c+8014,"ysyxSoCFull fpga fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+8015,"ysyxSoCFull fpga fixer_1 stalls_0", false,-1);
        tracep->declBit(c+8016,"ysyxSoCFull fpga fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+8017,"ysyxSoCFull fpga fixer_1 flight_32", false,-1);
        tracep->declBit(c+8018,"ysyxSoCFull fpga fixer_1 flight_33", false,-1);
        tracep->declBit(c+8019,"ysyxSoCFull fpga fixer_1 flight_34", false,-1);
        tracep->declBit(c+8020,"ysyxSoCFull fpga fixer_1 flight_35", false,-1);
        tracep->declBit(c+8021,"ysyxSoCFull fpga fixer_1 flight_36", false,-1);
        tracep->declBit(c+8022,"ysyxSoCFull fpga fixer_1 flight_37", false,-1);
        tracep->declBit(c+8023,"ysyxSoCFull fpga fixer_1 flight_38", false,-1);
        tracep->declBit(c+8024,"ysyxSoCFull fpga fixer_1 flight_39", false,-1);
        tracep->declBit(c+8025,"ysyxSoCFull fpga fixer_1 flight_40", false,-1);
        tracep->declBit(c+8026,"ysyxSoCFull fpga fixer_1 flight_41", false,-1);
        tracep->declBit(c+8027,"ysyxSoCFull fpga fixer_1 flight_42", false,-1);
        tracep->declBit(c+8028,"ysyxSoCFull fpga fixer_1 flight_43", false,-1);
        tracep->declBit(c+8029,"ysyxSoCFull fpga fixer_1 flight_44", false,-1);
        tracep->declBit(c+8030,"ysyxSoCFull fpga fixer_1 flight_45", false,-1);
        tracep->declBit(c+8031,"ysyxSoCFull fpga fixer_1 flight_46", false,-1);
        tracep->declBit(c+8032,"ysyxSoCFull fpga fixer_1 flight_47", false,-1);
        tracep->declBus(c+8033,"ysyxSoCFull fpga fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+8034,"ysyxSoCFull fpga fixer_1 stalls_1", false,-1);
        tracep->declBit(c+8035,"ysyxSoCFull fpga fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+8036,"ysyxSoCFull fpga fixer_1 flight_48", false,-1);
        tracep->declBit(c+8037,"ysyxSoCFull fpga fixer_1 flight_49", false,-1);
        tracep->declBit(c+8038,"ysyxSoCFull fpga fixer_1 flight_50", false,-1);
        tracep->declBit(c+8039,"ysyxSoCFull fpga fixer_1 flight_51", false,-1);
        tracep->declBit(c+8040,"ysyxSoCFull fpga fixer_1 flight_52", false,-1);
        tracep->declBit(c+8041,"ysyxSoCFull fpga fixer_1 flight_53", false,-1);
        tracep->declBit(c+8042,"ysyxSoCFull fpga fixer_1 flight_54", false,-1);
        tracep->declBit(c+8043,"ysyxSoCFull fpga fixer_1 flight_55", false,-1);
        tracep->declBit(c+8044,"ysyxSoCFull fpga fixer_1 flight_56", false,-1);
        tracep->declBit(c+8045,"ysyxSoCFull fpga fixer_1 flight_57", false,-1);
        tracep->declBit(c+8046,"ysyxSoCFull fpga fixer_1 flight_58", false,-1);
        tracep->declBit(c+8047,"ysyxSoCFull fpga fixer_1 flight_59", false,-1);
        tracep->declBit(c+8048,"ysyxSoCFull fpga fixer_1 flight_60", false,-1);
        tracep->declBit(c+8049,"ysyxSoCFull fpga fixer_1 flight_61", false,-1);
        tracep->declBit(c+8050,"ysyxSoCFull fpga fixer_1 flight_62", false,-1);
        tracep->declBit(c+8051,"ysyxSoCFull fpga fixer_1 flight_63", false,-1);
        tracep->declBus(c+8052,"ysyxSoCFull fpga fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+8053,"ysyxSoCFull fpga fixer_1 stalls_2", false,-1);
        tracep->declBit(c+8054,"ysyxSoCFull fpga fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+8055,"ysyxSoCFull fpga fixer_1 flight_64", false,-1);
        tracep->declBit(c+8056,"ysyxSoCFull fpga fixer_1 flight_65", false,-1);
        tracep->declBit(c+8057,"ysyxSoCFull fpga fixer_1 flight_66", false,-1);
        tracep->declBit(c+8058,"ysyxSoCFull fpga fixer_1 flight_67", false,-1);
        tracep->declBit(c+8059,"ysyxSoCFull fpga fixer_1 flight_68", false,-1);
        tracep->declBit(c+8060,"ysyxSoCFull fpga fixer_1 flight_69", false,-1);
        tracep->declBit(c+8061,"ysyxSoCFull fpga fixer_1 flight_70", false,-1);
        tracep->declBit(c+8062,"ysyxSoCFull fpga fixer_1 flight_71", false,-1);
        tracep->declBit(c+8063,"ysyxSoCFull fpga fixer_1 flight_72", false,-1);
        tracep->declBit(c+8064,"ysyxSoCFull fpga fixer_1 flight_73", false,-1);
        tracep->declBit(c+8065,"ysyxSoCFull fpga fixer_1 flight_74", false,-1);
        tracep->declBit(c+8066,"ysyxSoCFull fpga fixer_1 flight_75", false,-1);
        tracep->declBit(c+8067,"ysyxSoCFull fpga fixer_1 flight_76", false,-1);
        tracep->declBit(c+8068,"ysyxSoCFull fpga fixer_1 flight_77", false,-1);
        tracep->declBit(c+8069,"ysyxSoCFull fpga fixer_1 flight_78", false,-1);
        tracep->declBit(c+8070,"ysyxSoCFull fpga fixer_1 flight_79", false,-1);
        tracep->declBus(c+8071,"ysyxSoCFull fpga fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+8072,"ysyxSoCFull fpga fixer_1 stalls_3", false,-1);
        tracep->declBit(c+8073,"ysyxSoCFull fpga fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+8074,"ysyxSoCFull fpga fixer_1 flight_80", false,-1);
        tracep->declBit(c+8075,"ysyxSoCFull fpga fixer_1 flight_81", false,-1);
        tracep->declBit(c+8076,"ysyxSoCFull fpga fixer_1 flight_82", false,-1);
        tracep->declBit(c+8077,"ysyxSoCFull fpga fixer_1 flight_83", false,-1);
        tracep->declBit(c+8078,"ysyxSoCFull fpga fixer_1 flight_84", false,-1);
        tracep->declBit(c+8079,"ysyxSoCFull fpga fixer_1 flight_85", false,-1);
        tracep->declBit(c+8080,"ysyxSoCFull fpga fixer_1 flight_86", false,-1);
        tracep->declBit(c+8081,"ysyxSoCFull fpga fixer_1 flight_87", false,-1);
        tracep->declBit(c+8082,"ysyxSoCFull fpga fixer_1 flight_88", false,-1);
        tracep->declBit(c+8083,"ysyxSoCFull fpga fixer_1 flight_89", false,-1);
        tracep->declBit(c+8084,"ysyxSoCFull fpga fixer_1 flight_90", false,-1);
        tracep->declBit(c+8085,"ysyxSoCFull fpga fixer_1 flight_91", false,-1);
        tracep->declBit(c+8086,"ysyxSoCFull fpga fixer_1 flight_92", false,-1);
        tracep->declBit(c+8087,"ysyxSoCFull fpga fixer_1 flight_93", false,-1);
        tracep->declBit(c+8088,"ysyxSoCFull fpga fixer_1 flight_94", false,-1);
        tracep->declBit(c+8089,"ysyxSoCFull fpga fixer_1 flight_95", false,-1);
        tracep->declBus(c+8090,"ysyxSoCFull fpga fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+8091,"ysyxSoCFull fpga fixer_1 stalls_4", false,-1);
        tracep->declBit(c+8092,"ysyxSoCFull fpga fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+8093,"ysyxSoCFull fpga fixer_1 flight_96", false,-1);
        tracep->declBit(c+8094,"ysyxSoCFull fpga fixer_1 flight_97", false,-1);
        tracep->declBit(c+8095,"ysyxSoCFull fpga fixer_1 flight_98", false,-1);
        tracep->declBit(c+8096,"ysyxSoCFull fpga fixer_1 flight_99", false,-1);
        tracep->declBit(c+8097,"ysyxSoCFull fpga fixer_1 flight_100", false,-1);
        tracep->declBit(c+8098,"ysyxSoCFull fpga fixer_1 flight_101", false,-1);
        tracep->declBit(c+8099,"ysyxSoCFull fpga fixer_1 flight_102", false,-1);
        tracep->declBit(c+8100,"ysyxSoCFull fpga fixer_1 flight_103", false,-1);
        tracep->declBit(c+8101,"ysyxSoCFull fpga fixer_1 flight_104", false,-1);
        tracep->declBit(c+8102,"ysyxSoCFull fpga fixer_1 flight_105", false,-1);
        tracep->declBit(c+8103,"ysyxSoCFull fpga fixer_1 flight_106", false,-1);
        tracep->declBit(c+8104,"ysyxSoCFull fpga fixer_1 flight_107", false,-1);
        tracep->declBit(c+8105,"ysyxSoCFull fpga fixer_1 flight_108", false,-1);
        tracep->declBit(c+8106,"ysyxSoCFull fpga fixer_1 flight_109", false,-1);
        tracep->declBit(c+8107,"ysyxSoCFull fpga fixer_1 flight_110", false,-1);
        tracep->declBit(c+8108,"ysyxSoCFull fpga fixer_1 flight_111", false,-1);
        tracep->declBus(c+8109,"ysyxSoCFull fpga fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+8110,"ysyxSoCFull fpga fixer_1 stalls_5", false,-1);
        tracep->declBit(c+8111,"ysyxSoCFull fpga fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+8112,"ysyxSoCFull fpga fixer_1 flight_112", false,-1);
        tracep->declBit(c+8113,"ysyxSoCFull fpga fixer_1 flight_113", false,-1);
        tracep->declBit(c+8114,"ysyxSoCFull fpga fixer_1 flight_114", false,-1);
        tracep->declBit(c+8115,"ysyxSoCFull fpga fixer_1 flight_115", false,-1);
        tracep->declBit(c+8116,"ysyxSoCFull fpga fixer_1 flight_116", false,-1);
        tracep->declBit(c+8117,"ysyxSoCFull fpga fixer_1 flight_117", false,-1);
        tracep->declBit(c+8118,"ysyxSoCFull fpga fixer_1 flight_118", false,-1);
        tracep->declBit(c+8119,"ysyxSoCFull fpga fixer_1 flight_119", false,-1);
        tracep->declBit(c+8120,"ysyxSoCFull fpga fixer_1 flight_120", false,-1);
        tracep->declBit(c+8121,"ysyxSoCFull fpga fixer_1 flight_121", false,-1);
        tracep->declBit(c+8122,"ysyxSoCFull fpga fixer_1 flight_122", false,-1);
        tracep->declBit(c+8123,"ysyxSoCFull fpga fixer_1 flight_123", false,-1);
        tracep->declBit(c+8124,"ysyxSoCFull fpga fixer_1 flight_124", false,-1);
        tracep->declBit(c+8125,"ysyxSoCFull fpga fixer_1 flight_125", false,-1);
        tracep->declBit(c+8126,"ysyxSoCFull fpga fixer_1 flight_126", false,-1);
        tracep->declBit(c+8127,"ysyxSoCFull fpga fixer_1 flight_127", false,-1);
        tracep->declBus(c+8128,"ysyxSoCFull fpga fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+8129,"ysyxSoCFull fpga fixer_1 stalls_6", false,-1);
        tracep->declBit(c+8130,"ysyxSoCFull fpga fixer_1 stall", false,-1);
        tracep->declBit(c+16079,"ysyxSoCFull fpga fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+7704,"ysyxSoCFull fpga fixer_1 a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7705,"ysyxSoCFull fpga fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8131,"ysyxSoCFull fpga fixer_1 a_first_counter1", false,-1, 4,0);
        tracep->declBus(c+7716,"ysyxSoCFull fpga fixer_1 d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8132,"ysyxSoCFull fpga fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8133,"ysyxSoCFull fpga fixer_1 d_first_counter", false,-1, 4,0);
        tracep->declBus(c+8134,"ysyxSoCFull fpga fixer_1 d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8135,"ysyxSoCFull fpga fixer_1 d_first_first", false,-1);
        tracep->declBit(c+8136,"ysyxSoCFull fpga fixer_1 d_first", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga fixer_1 monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga fixer_1 monitor reset", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull fpga fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3861,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+7721,"ysyxSoCFull fpga fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+7722,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+7723,"ysyxSoCFull fpga fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+7724,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+7725,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+7726,"ysyxSoCFull fpga fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+7727,"ysyxSoCFull fpga fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+7728,"ysyxSoCFull fpga fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+8137,"ysyxSoCFull fpga fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+8138,"ysyxSoCFull fpga fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+7731,"ysyxSoCFull fpga fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+7732,"ysyxSoCFull fpga fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+7733,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+8139,"ysyxSoCFull fpga fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+8140,"ysyxSoCFull fpga fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+8141,"ysyxSoCFull fpga fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+8142,"ysyxSoCFull fpga fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+8143,"ysyxSoCFull fpga fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+8144,"ysyxSoCFull fpga fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+8145,"ysyxSoCFull fpga fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+8146,"ysyxSoCFull fpga fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+7742,"ysyxSoCFull fpga fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+7743,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+8147,"ysyxSoCFull fpga fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+8148,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8149,"ysyxSoCFull fpga fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+8150,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8151,"ysyxSoCFull fpga fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+8152,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8153,"ysyxSoCFull fpga fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+8154,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8155,"ysyxSoCFull fpga fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+8156,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8157,"ysyxSoCFull fpga fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+8158,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8159,"ysyxSoCFull fpga fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+8160,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8161,"ysyxSoCFull fpga fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+8162,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+8163,"ysyxSoCFull fpga fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+7761,"ysyxSoCFull fpga fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+3914,"ysyxSoCFull fpga fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+3915,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3916,"ysyxSoCFull fpga fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+3917,"ysyxSoCFull fpga fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+3918,"ysyxSoCFull fpga fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+7704,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+7705,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8164,"ysyxSoCFull fpga fixer_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+8165,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8166,"ysyxSoCFull fpga fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+8167,"ysyxSoCFull fpga fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8168,"ysyxSoCFull fpga fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+8169,"ysyxSoCFull fpga fixer_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+8170,"ysyxSoCFull fpga fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+8171,"ysyxSoCFull fpga fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+7716,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8132,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8172,"ysyxSoCFull fpga fixer_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+8173,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8174,"ysyxSoCFull fpga fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+8175,"ysyxSoCFull fpga fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8176,"ysyxSoCFull fpga fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8177,"ysyxSoCFull fpga fixer_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+8178,"ysyxSoCFull fpga fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+8179,"ysyxSoCFull fpga fixer_1 monitor denied", false,-1);
        tracep->declBus(c+3937,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3938,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8180,"ysyxSoCFull fpga fixer_1 monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+8181,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8182,"ysyxSoCFull fpga fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+8183,"ysyxSoCFull fpga fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8184,"ysyxSoCFull fpga fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8185,"ysyxSoCFull fpga fixer_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+8186,"ysyxSoCFull fpga fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+8187,"ysyxSoCFull fpga fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+8188,"ysyxSoCFull fpga fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+8192,"ysyxSoCFull fpga fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+8208,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+8240,"ysyxSoCFull fpga fixer_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8241,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8242,"ysyxSoCFull fpga fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+8243,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8244,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8245,"ysyxSoCFull fpga fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+19357,"ysyxSoCFull fpga fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16080,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16081,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16082,"ysyxSoCFull fpga fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8246,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8250,"ysyxSoCFull fpga fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16086,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8254,"ysyxSoCFull fpga fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8255,"ysyxSoCFull fpga fixer_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16087,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8256,"ysyxSoCFull fpga fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16103,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+8272,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+8304,"ysyxSoCFull fpga fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+8305,"ysyxSoCFull fpga fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+8309,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+8341,"ysyxSoCFull fpga fixer_1 monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8342,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8343,"ysyxSoCFull fpga fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+8344,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+8345,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+8346,"ysyxSoCFull fpga fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+14795,"ysyxSoCFull fpga fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14799,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+14800,"ysyxSoCFull fpga fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+8347,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+8351,"ysyxSoCFull fpga fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14804,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8355,"ysyxSoCFull fpga fixer_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14805,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+8356,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+8388,"ysyxSoCFull fpga fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8389,"ysyxSoCFull fpga fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+8390,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+8391,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+8392,"ysyxSoCFull fpga fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+8393,"ysyxSoCFull fpga fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+14691,"ysyxSoCFull fpga fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga hints clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga hints reset", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga hints auto_in_a_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga hints auto_in_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga hints auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3862,"ysyxSoCFull fpga hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga hints auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga hints auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga hints auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga hints auto_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga hints auto_in_d_valid", false,-1);
        tracep->declBus(c+3863,"ysyxSoCFull fpga hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga hints auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3864,"ysyxSoCFull fpga hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga hints auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga hints auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19021,"ysyxSoCFull fpga hints auto_out_a_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga hints auto_out_a_valid", false,-1);
        tracep->declBus(c+3847,"ysyxSoCFull fpga hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3848,"ysyxSoCFull fpga hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3849,"ysyxSoCFull fpga hints auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3850,"ysyxSoCFull fpga hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3852,"ysyxSoCFull fpga hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga hints auto_out_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga hints auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga hints auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga hints auto_out_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga hints auto_out_d_valid", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull fpga hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga hints auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3696,"ysyxSoCFull fpga hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga hints auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga hints auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga hints monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga hints monitor_reset", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga hints monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3862,"ysyxSoCFull fpga hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga hints monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+8394,"ysyxSoCFull fpga hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga hints monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3864,"ysyxSoCFull fpga hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3861,"ysyxSoCFull fpga hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga hints a_repeater_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga hints a_repeater_reset", false,-1);
        tracep->declBit(c+8395,"ysyxSoCFull fpga hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+8396,"ysyxSoCFull fpga hints a_repeater_io_full", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+3749,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+19021,"ysyxSoCFull fpga hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+3849,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+8397,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+8398,"ysyxSoCFull fpga hints isHint", false,-1);
        tracep->declBit(c+8399,"ysyxSoCFull fpga hints helpPP", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga hints a_valid", false,-1);
        tracep->declBus(c+3849,"ysyxSoCFull fpga hints a_bits_size", false,-1, 3,0);
        tracep->declBus(c+7704,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8400,"ysyxSoCFull fpga hints mapPP", false,-1);
        tracep->declBus(c+8401,"ysyxSoCFull fpga hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+8402,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+8403,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1", false,-1, 4,0);
        tracep->declBus(c+8404,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter", false,-1, 4,0);
        tracep->declBus(c+8405,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter1", false,-1, 4,0);
        tracep->declBit(c+8406,"ysyxSoCFull fpga hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+8407,"ysyxSoCFull fpga hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+8397,"ysyxSoCFull fpga hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+8408,"ysyxSoCFull fpga hints transform", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga hints monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga hints monitor reset", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga hints monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3862,"ysyxSoCFull fpga hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga hints monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+8394,"ysyxSoCFull fpga hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga hints monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3864,"ysyxSoCFull fpga hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3861,"ysyxSoCFull fpga hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+8409,"ysyxSoCFull fpga hints monitor source_ok", false,-1);
        tracep->declBus(c+8410,"ysyxSoCFull fpga hints monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+8411,"ysyxSoCFull fpga hints monitor is_aligned", false,-1);
        tracep->declBus(c+8412,"ysyxSoCFull fpga hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8413,"ysyxSoCFull fpga hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8414,"ysyxSoCFull fpga hints monitor mask_size", false,-1);
        tracep->declBit(c+8415,"ysyxSoCFull fpga hints monitor mask_bit", false,-1);
        tracep->declBit(c+8416,"ysyxSoCFull fpga hints monitor mask_nbit", false,-1);
        tracep->declBit(c+8417,"ysyxSoCFull fpga hints monitor mask_acc", false,-1);
        tracep->declBit(c+8418,"ysyxSoCFull fpga hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+8419,"ysyxSoCFull fpga hints monitor mask_size_1", false,-1);
        tracep->declBit(c+8420,"ysyxSoCFull fpga hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+8421,"ysyxSoCFull fpga hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+8422,"ysyxSoCFull fpga hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+8423,"ysyxSoCFull fpga hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+8424,"ysyxSoCFull fpga hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+8425,"ysyxSoCFull fpga hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+8426,"ysyxSoCFull fpga hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+8427,"ysyxSoCFull fpga hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+8428,"ysyxSoCFull fpga hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+8429,"ysyxSoCFull fpga hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga hints monitor mask_size_2", false,-1);
        tracep->declBit(c+8430,"ysyxSoCFull fpga hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+8431,"ysyxSoCFull fpga hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+8432,"ysyxSoCFull fpga hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+8433,"ysyxSoCFull fpga hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8434,"ysyxSoCFull fpga hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+8435,"ysyxSoCFull fpga hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8436,"ysyxSoCFull fpga hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+8437,"ysyxSoCFull fpga hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8438,"ysyxSoCFull fpga hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+8439,"ysyxSoCFull fpga hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8440,"ysyxSoCFull fpga hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+8441,"ysyxSoCFull fpga hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8442,"ysyxSoCFull fpga hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+8443,"ysyxSoCFull fpga hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8444,"ysyxSoCFull fpga hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+8445,"ysyxSoCFull fpga hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8446,"ysyxSoCFull fpga hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+8447,"ysyxSoCFull fpga hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+8448,"ysyxSoCFull fpga hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+8449,"ysyxSoCFull fpga hints monitor source_ok_1", false,-1);
        tracep->declBit(c+8450,"ysyxSoCFull fpga hints monitor source_ok_2", false,-1);
        tracep->declBus(c+3915,"ysyxSoCFull fpga hints monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3916,"ysyxSoCFull fpga hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+3917,"ysyxSoCFull fpga hints monitor address_ok_1", false,-1);
        tracep->declBit(c+3918,"ysyxSoCFull fpga hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+8451,"ysyxSoCFull fpga hints monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8452,"ysyxSoCFull fpga hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8453,"ysyxSoCFull fpga hints monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+8454,"ysyxSoCFull fpga hints monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8455,"ysyxSoCFull fpga hints monitor a_first", false,-1);
        tracep->declBus(c+8456,"ysyxSoCFull fpga hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8457,"ysyxSoCFull fpga hints monitor param", false,-1, 2,0);
        tracep->declBus(c+8458,"ysyxSoCFull fpga hints monitor size", false,-1, 3,0);
        tracep->declBus(c+8459,"ysyxSoCFull fpga hints monitor source", false,-1, 5,0);
        tracep->declBus(c+8460,"ysyxSoCFull fpga hints monitor address", false,-1, 31,0);
        tracep->declBus(c+7716,"ysyxSoCFull fpga hints monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8461,"ysyxSoCFull fpga hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8462,"ysyxSoCFull fpga hints monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+8463,"ysyxSoCFull fpga hints monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8464,"ysyxSoCFull fpga hints monitor d_first", false,-1);
        tracep->declBus(c+8465,"ysyxSoCFull fpga hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8466,"ysyxSoCFull fpga hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8467,"ysyxSoCFull fpga hints monitor size_1", false,-1, 3,0);
        tracep->declBus(c+8468,"ysyxSoCFull fpga hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+8469,"ysyxSoCFull fpga hints monitor denied", false,-1);
        tracep->declBus(c+3937,"ysyxSoCFull fpga hints monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+3938,"ysyxSoCFull fpga hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8470,"ysyxSoCFull fpga hints monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+8471,"ysyxSoCFull fpga hints monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8472,"ysyxSoCFull fpga hints monitor c_first", false,-1);
        tracep->declBus(c+8473,"ysyxSoCFull fpga hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8474,"ysyxSoCFull fpga hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8475,"ysyxSoCFull fpga hints monitor size_3", false,-1, 3,0);
        tracep->declBus(c+8476,"ysyxSoCFull fpga hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+8477,"ysyxSoCFull fpga hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+8478,"ysyxSoCFull fpga hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+8480,"ysyxSoCFull fpga hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+8488,"ysyxSoCFull fpga hints monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+8504,"ysyxSoCFull fpga hints monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8505,"ysyxSoCFull fpga hints monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8506,"ysyxSoCFull fpga hints monitor a_first_1", false,-1);
        tracep->declBus(c+8507,"ysyxSoCFull fpga hints monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8508,"ysyxSoCFull fpga hints monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8509,"ysyxSoCFull fpga hints monitor d_first_1", false,-1);
        tracep->declQuad(c+19361,"ysyxSoCFull fpga hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16135,"ysyxSoCFull fpga hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16136,"ysyxSoCFull fpga hints monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16137,"ysyxSoCFull fpga hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+8510,"ysyxSoCFull fpga hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+8512,"ysyxSoCFull fpga hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16139,"ysyxSoCFull fpga hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8514,"ysyxSoCFull fpga hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8515,"ysyxSoCFull fpga hints monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16140,"ysyxSoCFull fpga hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+8516,"ysyxSoCFull fpga hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16148,"ysyxSoCFull fpga hints monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+8524,"ysyxSoCFull fpga hints monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+8540,"ysyxSoCFull fpga hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+8541,"ysyxSoCFull fpga hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+8543,"ysyxSoCFull fpga hints monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+8559,"ysyxSoCFull fpga hints monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8560,"ysyxSoCFull fpga hints monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8561,"ysyxSoCFull fpga hints monitor c_first_1", false,-1);
        tracep->declBus(c+8562,"ysyxSoCFull fpga hints monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+8563,"ysyxSoCFull fpga hints monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+8564,"ysyxSoCFull fpga hints monitor d_first_2", false,-1);
        tracep->declQuad(c+14837,"ysyxSoCFull fpga hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14839,"ysyxSoCFull fpga hints monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+14840,"ysyxSoCFull fpga hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+8565,"ysyxSoCFull fpga hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+8567,"ysyxSoCFull fpga hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14842,"ysyxSoCFull fpga hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8569,"ysyxSoCFull fpga hints monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14843,"ysyxSoCFull fpga hints monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+8570,"ysyxSoCFull fpga hints monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+8586,"ysyxSoCFull fpga hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8587,"ysyxSoCFull fpga hints monitor inflight_2", false,-1);
        tracep->declBus(c+8588,"ysyxSoCFull fpga hints monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+8589,"ysyxSoCFull fpga hints monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+8590,"ysyxSoCFull fpga hints monitor d_first_3", false,-1);
        tracep->declBit(c+8591,"ysyxSoCFull fpga hints monitor d_set", false,-1);
        tracep->declBit(c+14691,"ysyxSoCFull fpga hints monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull fpga hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga hints a_repeater clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga hints a_repeater reset", false,-1);
        tracep->declBit(c+8395,"ysyxSoCFull fpga hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+8396,"ysyxSoCFull fpga hints a_repeater io_full", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+3749,"ysyxSoCFull fpga hints a_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+19021,"ysyxSoCFull fpga hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+3849,"ysyxSoCFull fpga hints a_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+8397,"ysyxSoCFull fpga hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+3851,"ysyxSoCFull fpga hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+8396,"ysyxSoCFull fpga hints a_repeater full", false,-1);
        tracep->declBus(c+8592,"ysyxSoCFull fpga hints a_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+8593,"ysyxSoCFull fpga hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+8594,"ysyxSoCFull fpga hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_1 reset", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga widget_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3752,"ysyxSoCFull fpga widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+3753,"ysyxSoCFull fpga widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+3754,"ysyxSoCFull fpga widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+16642,"ysyxSoCFull fpga widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga widget_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3756,"ysyxSoCFull fpga widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga widget_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+3763,"ysyxSoCFull fpga widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+3764,"ysyxSoCFull fpga widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga widget_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3862,"ysyxSoCFull fpga widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+3853,"ysyxSoCFull fpga widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+3685,"ysyxSoCFull fpga widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga widget_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3855,"ysyxSoCFull fpga widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+3863,"ysyxSoCFull fpga widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga widget_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3864,"ysyxSoCFull fpga widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_1 monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_1 monitor_reset", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull fpga widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3752,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+8595,"ysyxSoCFull fpga widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16642,"ysyxSoCFull fpga widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3756,"ysyxSoCFull fpga widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3764,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+8596,"ysyxSoCFull fpga widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+3855,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+3863,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3864,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+3756,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+8597,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+3764,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+8452,"ysyxSoCFull fpga widget_1 hasData", false,-1);
        tracep->declBit(c+8599,"ysyxSoCFull fpga widget_1 limit", false,-1);
        tracep->declBit(c+8600,"ysyxSoCFull fpga widget_1 count", false,-1);
        tracep->declBit(c+8601,"ysyxSoCFull fpga widget_1 last", false,-1);
        tracep->declBit(c+8602,"ysyxSoCFull fpga widget_1 enable_0", false,-1);
        tracep->declBit(c+16164,"ysyxSoCFull fpga widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+8603,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+8604,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+8605,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+8606,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+8412,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8413,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8414,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+8415,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+8416,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+8607,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+8608,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+8419,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+8420,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+8421,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+8609,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+8610,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+8611,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+8612,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+8613,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+8614,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+8615,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+8616,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+8430,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+8431,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+8617,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+8618,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8619,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+8620,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8621,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+8622,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8623,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+8624,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8625,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+8626,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8627,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+8628,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8629,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+8630,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8631,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+8632,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+8633,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+8634,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+8635,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+8636,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+8637,"ysyxSoCFull fpga widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+8638,"ysyxSoCFull fpga widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+8639,"ysyxSoCFull fpga widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+3758,"ysyxSoCFull fpga widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+4280,"ysyxSoCFull fpga widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+3760,"ysyxSoCFull fpga widget_1 cated_bits_size", false,-1, 3,0);
        tracep->declBit(c+8641,"ysyxSoCFull fpga widget_1 repeat_limit", false,-1);
        tracep->declBit(c+8642,"ysyxSoCFull fpga widget_1 repeat_count", false,-1);
        tracep->declBit(c+8643,"ysyxSoCFull fpga widget_1 repeat_first", false,-1);
        tracep->declBit(c+8644,"ysyxSoCFull fpga widget_1 repeat_last", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga widget_1 cated_valid", false,-1);
        tracep->declBit(c+8645,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+8646,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+8647,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+8648,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+8649,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+8650,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+8651,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+8652,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+8653,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+8654,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+8655,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+8656,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+8657,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+8658,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+8659,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+8660,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+8661,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+8662,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+8663,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+8664,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+8665,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+8666,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+8667,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+8668,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+8669,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+8670,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+8671,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+8672,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+8673,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+8674,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+8675,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+8676,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+8677,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+8678,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+8679,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+8680,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+8681,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+8682,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+8683,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+8684,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+8685,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+8686,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+8687,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+8688,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+8689,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+8690,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+8691,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+8692,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+8693,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+8694,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+8695,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+8696,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+8697,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+8698,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+8699,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+8700,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+8701,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+8702,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+8703,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+8704,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+8705,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+8706,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+8707,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+8708,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+3761,"ysyxSoCFull fpga widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+8709,"ysyxSoCFull fpga widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+8710,"ysyxSoCFull fpga widget_1 repeat_sel", false,-1);
        tracep->declBit(c+8711,"ysyxSoCFull fpga widget_1 repeat_index", false,-1);
        tracep->declBus(c+8712,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+8713,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+3938,"ysyxSoCFull fpga widget_1 hasData_1", false,-1);
        tracep->declBit(c+8714,"ysyxSoCFull fpga widget_1 limit_1", false,-1);
        tracep->declBit(c+8715,"ysyxSoCFull fpga widget_1 count_1", false,-1);
        tracep->declBit(c+8716,"ysyxSoCFull fpga widget_1 last_1", false,-1);
        tracep->declBit(c+8717,"ysyxSoCFull fpga widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_1 monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_1 monitor reset", false,-1);
        tracep->declBit(c+19363,"ysyxSoCFull fpga widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3748,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+3749,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+3750,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+3751,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+3752,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+8595,"ysyxSoCFull fpga widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16642,"ysyxSoCFull fpga widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3688,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+3755,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+3690,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+3756,"ysyxSoCFull fpga widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3764,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+3701,"ysyxSoCFull fpga widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+16640,"ysyxSoCFull fpga widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull fpga widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+8409,"ysyxSoCFull fpga widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+8410,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+8411,"ysyxSoCFull fpga widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+8718,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+8719,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+8720,"ysyxSoCFull fpga widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+8420,"ysyxSoCFull fpga widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+8421,"ysyxSoCFull fpga widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+8721,"ysyxSoCFull fpga widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+8722,"ysyxSoCFull fpga widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+8430,"ysyxSoCFull fpga widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+8431,"ysyxSoCFull fpga widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+8723,"ysyxSoCFull fpga widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+8724,"ysyxSoCFull fpga widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+8725,"ysyxSoCFull fpga widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+8726,"ysyxSoCFull fpga widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+8727,"ysyxSoCFull fpga widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+8728,"ysyxSoCFull fpga widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+8729,"ysyxSoCFull fpga widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+8730,"ysyxSoCFull fpga widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+8731,"ysyxSoCFull fpga widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+4341,"ysyxSoCFull fpga widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+8450,"ysyxSoCFull fpga widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+3915,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+3916,"ysyxSoCFull fpga widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+3917,"ysyxSoCFull fpga widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+3918,"ysyxSoCFull fpga widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+8732,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+8452,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8733,"ysyxSoCFull fpga widget_1 monitor a_first_counter", false,-1, 5,0);
        tracep->declBus(c+8734,"ysyxSoCFull fpga widget_1 monitor a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+8735,"ysyxSoCFull fpga widget_1 monitor a_first", false,-1);
        tracep->declBus(c+8736,"ysyxSoCFull fpga widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8737,"ysyxSoCFull fpga widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+8738,"ysyxSoCFull fpga widget_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+8739,"ysyxSoCFull fpga widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+8740,"ysyxSoCFull fpga widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+4279,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4280,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8741,"ysyxSoCFull fpga widget_1 monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+8742,"ysyxSoCFull fpga widget_1 monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+8743,"ysyxSoCFull fpga widget_1 monitor d_first", false,-1);
        tracep->declBus(c+8744,"ysyxSoCFull fpga widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8745,"ysyxSoCFull fpga widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8746,"ysyxSoCFull fpga widget_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+8747,"ysyxSoCFull fpga widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+8748,"ysyxSoCFull fpga widget_1 monitor denied", false,-1);
        tracep->declBus(c+8749,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+3938,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8750,"ysyxSoCFull fpga widget_1 monitor c_first_counter", false,-1, 5,0);
        tracep->declBus(c+8751,"ysyxSoCFull fpga widget_1 monitor c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+8752,"ysyxSoCFull fpga widget_1 monitor c_first", false,-1);
        tracep->declBus(c+8753,"ysyxSoCFull fpga widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8754,"ysyxSoCFull fpga widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8755,"ysyxSoCFull fpga widget_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+8756,"ysyxSoCFull fpga widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+8757,"ysyxSoCFull fpga widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+8758,"ysyxSoCFull fpga widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+8760,"ysyxSoCFull fpga widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+8768,"ysyxSoCFull fpga widget_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+8784,"ysyxSoCFull fpga widget_1 monitor a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+8785,"ysyxSoCFull fpga widget_1 monitor a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+8786,"ysyxSoCFull fpga widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+8787,"ysyxSoCFull fpga widget_1 monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+8788,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+8789,"ysyxSoCFull fpga widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+19364,"ysyxSoCFull fpga widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16165,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16166,"ysyxSoCFull fpga widget_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16167,"ysyxSoCFull fpga widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+8790,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+8792,"ysyxSoCFull fpga widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16169,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8794,"ysyxSoCFull fpga widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8795,"ysyxSoCFull fpga widget_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16170,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+8796,"ysyxSoCFull fpga widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16178,"ysyxSoCFull fpga widget_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+8804,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+8820,"ysyxSoCFull fpga widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+8821,"ysyxSoCFull fpga widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+8823,"ysyxSoCFull fpga widget_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+8839,"ysyxSoCFull fpga widget_1 monitor c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+8840,"ysyxSoCFull fpga widget_1 monitor c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+8841,"ysyxSoCFull fpga widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+8842,"ysyxSoCFull fpga widget_1 monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+8843,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+8844,"ysyxSoCFull fpga widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+14859,"ysyxSoCFull fpga widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+14861,"ysyxSoCFull fpga widget_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+14862,"ysyxSoCFull fpga widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+8845,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+8847,"ysyxSoCFull fpga widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+14864,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8849,"ysyxSoCFull fpga widget_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+14865,"ysyxSoCFull fpga widget_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+8850,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+8866,"ysyxSoCFull fpga widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8867,"ysyxSoCFull fpga widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+8868,"ysyxSoCFull fpga widget_1 monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+8869,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+8870,"ysyxSoCFull fpga widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+8871,"ysyxSoCFull fpga widget_1 monitor d_set", false,-1);
        tracep->declBit(c+14691,"ysyxSoCFull fpga widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull fpga widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+8596,"ysyxSoCFull fpga widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+3855,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+3863,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3694,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3695,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3864,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3858,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+3859,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+3861,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+3756,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+3757,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3759,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+3760,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+3761,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+3762,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+8597,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+3764,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+8872,"ysyxSoCFull fpga widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+8873,"ysyxSoCFull fpga widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+8874,"ysyxSoCFull fpga widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+8875,"ysyxSoCFull fpga widget_1 repeated_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+8876,"ysyxSoCFull fpga widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+8877,"ysyxSoCFull fpga widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+8878,"ysyxSoCFull fpga widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+8880,"ysyxSoCFull fpga widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_2 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_2 reset", false,-1);
        tracep->declBit(c+3703,"ysyxSoCFull fpga widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18950,"ysyxSoCFull fpga widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull fpga widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3705,"ysyxSoCFull fpga widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3706,"ysyxSoCFull fpga widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull fpga widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+3713,"ysyxSoCFull fpga widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15733,"ysyxSoCFull fpga widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19017,"ysyxSoCFull fpga widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19018,"ysyxSoCFull fpga widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+3837,"ysyxSoCFull fpga widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull fpga widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3843,"ysyxSoCFull fpga widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3844,"ysyxSoCFull fpga widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+3845,"ysyxSoCFull fpga widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull fpga widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_2 monitor_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_2 monitor_reset", false,-1);
        tracep->declBit(c+3703,"ysyxSoCFull fpga widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18950,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3705,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3706,"ysyxSoCFull fpga widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+8881,"ysyxSoCFull fpga widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull fpga widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+3703,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18950,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15733,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19017,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19367,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3837,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+8883,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+3705,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+3838,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+3843,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19014,"ysyxSoCFull fpga widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19340,"ysyxSoCFull fpga widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+19015,"ysyxSoCFull fpga widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+19368,"ysyxSoCFull fpga widget_2 repeat_limit", false,-1);
        tracep->declBit(c+8884,"ysyxSoCFull fpga widget_2 repeat_count", false,-1);
        tracep->declBit(c+19369,"ysyxSoCFull fpga widget_2 repeat_last", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga widget_2 cated_valid", false,-1);
        tracep->declBus(c+19017,"ysyxSoCFull fpga widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+19370,"ysyxSoCFull fpga widget_2 repeat_sel", false,-1);
        tracep->declBit(c+16194,"ysyxSoCFull fpga widget_2 repeat_index", false,-1);
        tracep->declBus(c+19367,"ysyxSoCFull fpga widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+19371,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+19372,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+3901,"ysyxSoCFull fpga widget_2 hasData", false,-1);
        tracep->declBit(c+8885,"ysyxSoCFull fpga widget_2 limit", false,-1);
        tracep->declBit(c+8886,"ysyxSoCFull fpga widget_2 count", false,-1);
        tracep->declBit(c+8887,"ysyxSoCFull fpga widget_2 last", false,-1);
        tracep->declBit(c+8888,"ysyxSoCFull fpga widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull fpga widget_2 corrupt_out", false,-1);
        tracep->declBit(c+8889,"ysyxSoCFull fpga widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+7170,"ysyxSoCFull fpga widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+3841,"ysyxSoCFull fpga widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+8890,"ysyxSoCFull fpga widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+8891,"ysyxSoCFull fpga widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+8892,"ysyxSoCFull fpga widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_2 monitor clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_2 monitor reset", false,-1);
        tracep->declBit(c+3703,"ysyxSoCFull fpga widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18950,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+3705,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+3706,"ysyxSoCFull fpga widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+8881,"ysyxSoCFull fpga widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3708,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3709,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3710,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3711,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3712,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16641,"ysyxSoCFull fpga widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+40,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19029,"ysyxSoCFull fpga widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+19373,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19374,"ysyxSoCFull fpga widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+19375,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19376,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19377,"ysyxSoCFull fpga widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+19248,"ysyxSoCFull fpga widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+19378,"ysyxSoCFull fpga widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+19379,"ysyxSoCFull fpga widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19380,"ysyxSoCFull fpga widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+19252,"ysyxSoCFull fpga widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19253,"ysyxSoCFull fpga widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19381,"ysyxSoCFull fpga widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19382,"ysyxSoCFull fpga widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19383,"ysyxSoCFull fpga widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull fpga widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19385,"ysyxSoCFull fpga widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19386,"ysyxSoCFull fpga widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull fpga widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull fpga widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+19262,"ysyxSoCFull fpga widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19263,"ysyxSoCFull fpga widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull fpga widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19391,"ysyxSoCFull fpga widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull fpga widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19394,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull fpga widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19396,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull fpga widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19398,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19399,"ysyxSoCFull fpga widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19400,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull fpga widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19403,"ysyxSoCFull fpga widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19404,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19405,"ysyxSoCFull fpga widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+8893,"ysyxSoCFull fpga widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+3914,"ysyxSoCFull fpga widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+8894,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+8895,"ysyxSoCFull fpga widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+19406,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19070,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8896,"ysyxSoCFull fpga widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+8897,"ysyxSoCFull fpga widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+8898,"ysyxSoCFull fpga widget_2 monitor a_first", false,-1);
        tracep->declBus(c+8899,"ysyxSoCFull fpga widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8900,"ysyxSoCFull fpga widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+8901,"ysyxSoCFull fpga widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+8902,"ysyxSoCFull fpga widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+8903,"ysyxSoCFull fpga widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+8904,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+3901,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8905,"ysyxSoCFull fpga widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+8906,"ysyxSoCFull fpga widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+8907,"ysyxSoCFull fpga widget_2 monitor d_first", false,-1);
        tracep->declBus(c+8908,"ysyxSoCFull fpga widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8909,"ysyxSoCFull fpga widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8910,"ysyxSoCFull fpga widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+8911,"ysyxSoCFull fpga widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+8912,"ysyxSoCFull fpga widget_2 monitor denied", false,-1);
        tracep->declBus(c+8913,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+3938,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8914,"ysyxSoCFull fpga widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+8915,"ysyxSoCFull fpga widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+8916,"ysyxSoCFull fpga widget_2 monitor c_first", false,-1);
        tracep->declBus(c+8917,"ysyxSoCFull fpga widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8918,"ysyxSoCFull fpga widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8919,"ysyxSoCFull fpga widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+8920,"ysyxSoCFull fpga widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+8921,"ysyxSoCFull fpga widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+8922,"ysyxSoCFull fpga widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+8926,"ysyxSoCFull fpga widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+8942,"ysyxSoCFull fpga widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+8958,"ysyxSoCFull fpga widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+8959,"ysyxSoCFull fpga widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+8960,"ysyxSoCFull fpga widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+8961,"ysyxSoCFull fpga widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+8962,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+8963,"ysyxSoCFull fpga widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+19407,"ysyxSoCFull fpga widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16195,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16196,"ysyxSoCFull fpga widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16197,"ysyxSoCFull fpga widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8964,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8968,"ysyxSoCFull fpga widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16201,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8972,"ysyxSoCFull fpga widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8973,"ysyxSoCFull fpga widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16202,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8974,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16218,"ysyxSoCFull fpga widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+8990,"ysyxSoCFull fpga widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+8991,"ysyxSoCFull fpga widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+8995,"ysyxSoCFull fpga widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+9011,"ysyxSoCFull fpga widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9012,"ysyxSoCFull fpga widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9013,"ysyxSoCFull fpga widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+9014,"ysyxSoCFull fpga widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+9015,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+9016,"ysyxSoCFull fpga widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+14881,"ysyxSoCFull fpga widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+14885,"ysyxSoCFull fpga widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+14886,"ysyxSoCFull fpga widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+9017,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+9021,"ysyxSoCFull fpga widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+14890,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+9025,"ysyxSoCFull fpga widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+9026,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+14891,"ysyxSoCFull fpga widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+9042,"ysyxSoCFull fpga widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+9043,"ysyxSoCFull fpga widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+9044,"ysyxSoCFull fpga widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+9045,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+9046,"ysyxSoCFull fpga widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+9047,"ysyxSoCFull fpga widget_2 monitor d_set", false,-1);
        tracep->declBit(c+16661,"ysyxSoCFull fpga widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+19946,"ysyxSoCFull fpga widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19946,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+40,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+40,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+19366,"ysyxSoCFull fpga widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+3703,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+18940,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18941,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18949,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18943,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18950,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18945,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3684,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+19014,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15733,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19015,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19016,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19017,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19367,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+3837,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+9048,"ysyxSoCFull fpga widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+9049,"ysyxSoCFull fpga widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9050,"ysyxSoCFull fpga widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+9051,"ysyxSoCFull fpga widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+9052,"ysyxSoCFull fpga widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+9053,"ysyxSoCFull fpga widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+9054,"ysyxSoCFull fpga widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+9055,"ysyxSoCFull fpga widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+8883,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+3685,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+16639,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+3686,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3687,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3689,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+3705,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+3838,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+16643,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+3839,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3840,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3841,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3842,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+3843,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+9056,"ysyxSoCFull fpga widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+9057,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9058,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+9059,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+9060,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+9061,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+19904,"ysyxSoCFull mem clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem reset", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull mem io_axi4_0_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull mem io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull mem io_axi4_0_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull mem io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull mem io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull mem io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull mem io_axi4_0_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem io_axi4_0_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull mem io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull mem io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem io_axi4_0_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull mem io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull mem io_axi4_0_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull mem io_axi4_0_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem srams_reset", false,-1);
        tracep->declBit(c+9062,"ysyxSoCFull mem srams_auto_in_awready", false,-1);
        tracep->declBit(c+9063,"ysyxSoCFull mem srams_auto_in_awvalid", false,-1);
        tracep->declBus(c+9064,"ysyxSoCFull mem srams_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+9065,"ysyxSoCFull mem srams_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+9066,"ysyxSoCFull mem srams_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+9067,"ysyxSoCFull mem srams_auto_in_wready", false,-1);
        tracep->declBit(c+9068,"ysyxSoCFull mem srams_auto_in_wvalid", false,-1);
        tracep->declQuad(c+9069,"ysyxSoCFull mem srams_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+9071,"ysyxSoCFull mem srams_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+9072,"ysyxSoCFull mem srams_auto_in_bready", false,-1);
        tracep->declBit(c+9073,"ysyxSoCFull mem srams_auto_in_bvalid", false,-1);
        tracep->declBus(c+9074,"ysyxSoCFull mem srams_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+9075,"ysyxSoCFull mem srams_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+9076,"ysyxSoCFull mem srams_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+9077,"ysyxSoCFull mem srams_auto_in_arready", false,-1);
        tracep->declBit(c+9078,"ysyxSoCFull mem srams_auto_in_arvalid", false,-1);
        tracep->declBus(c+9079,"ysyxSoCFull mem srams_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+9080,"ysyxSoCFull mem srams_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+9081,"ysyxSoCFull mem srams_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+9082,"ysyxSoCFull mem srams_auto_in_rready", false,-1);
        tracep->declBit(c+9083,"ysyxSoCFull mem srams_auto_in_rvalid", false,-1);
        tracep->declBus(c+9084,"ysyxSoCFull mem srams_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+9085,"ysyxSoCFull mem srams_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+9087,"ysyxSoCFull mem srams_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+9088,"ysyxSoCFull mem srams_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4xbar_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4xbar_reset", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull mem axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull mem axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull mem axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull mem axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull mem axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull mem axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull mem axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull mem axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull mem axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull mem axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull mem axi4xbar_auto_out_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull mem axi4xbar_auto_out_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4xbar_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4xbar_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4xbar_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4xbar_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4xbar_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_out_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull mem axi4xbar_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull mem axi4xbar_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull mem axi4xbar_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull mem axi4xbar_auto_out_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_out_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull mem axi4xbar_auto_out_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull mem axi4xbar_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_out_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull mem axi4xbar_auto_out_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4xbar_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4xbar_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4xbar_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4xbar_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4xbar_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_out_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem axi4xbar_auto_out_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem axi4xbar_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem axi4xbar_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem axi4xbar_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull mem axi4xbar_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4buf_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4buf_reset", false,-1);
        tracep->declBit(c+9089,"ysyxSoCFull mem axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull mem axi4buf_auto_in_awvalid", false,-1);
        tracep->declBus(c+16234,"ysyxSoCFull mem axi4buf_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19412,"ysyxSoCFull mem axi4buf_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+19413,"ysyxSoCFull mem axi4buf_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+9090,"ysyxSoCFull mem axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull mem axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16235,"ysyxSoCFull mem axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16237,"ysyxSoCFull mem axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+9091,"ysyxSoCFull mem axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+9092,"ysyxSoCFull mem axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+9093,"ysyxSoCFull mem axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+9094,"ysyxSoCFull mem axi4buf_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+9095,"ysyxSoCFull mem axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+19415,"ysyxSoCFull mem axi4buf_auto_in_arvalid", false,-1);
        tracep->declBus(c+16238,"ysyxSoCFull mem axi4buf_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19416,"ysyxSoCFull mem axi4buf_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+19417,"ysyxSoCFull mem axi4buf_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+9096,"ysyxSoCFull mem axi4buf_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+9097,"ysyxSoCFull mem axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+9062,"ysyxSoCFull mem axi4buf_auto_out_awready", false,-1);
        tracep->declBit(c+9063,"ysyxSoCFull mem axi4buf_auto_out_awvalid", false,-1);
        tracep->declBus(c+9064,"ysyxSoCFull mem axi4buf_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+9065,"ysyxSoCFull mem axi4buf_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+9066,"ysyxSoCFull mem axi4buf_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+9067,"ysyxSoCFull mem axi4buf_auto_out_wready", false,-1);
        tracep->declBit(c+9068,"ysyxSoCFull mem axi4buf_auto_out_wvalid", false,-1);
        tracep->declQuad(c+9069,"ysyxSoCFull mem axi4buf_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+9071,"ysyxSoCFull mem axi4buf_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+9072,"ysyxSoCFull mem axi4buf_auto_out_bready", false,-1);
        tracep->declBit(c+9073,"ysyxSoCFull mem axi4buf_auto_out_bvalid", false,-1);
        tracep->declBus(c+9074,"ysyxSoCFull mem axi4buf_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+9075,"ysyxSoCFull mem axi4buf_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+9076,"ysyxSoCFull mem axi4buf_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+9077,"ysyxSoCFull mem axi4buf_auto_out_arready", false,-1);
        tracep->declBit(c+9078,"ysyxSoCFull mem axi4buf_auto_out_arvalid", false,-1);
        tracep->declBus(c+9079,"ysyxSoCFull mem axi4buf_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+9080,"ysyxSoCFull mem axi4buf_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+9081,"ysyxSoCFull mem axi4buf_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+9082,"ysyxSoCFull mem axi4buf_auto_out_rready", false,-1);
        tracep->declBit(c+9083,"ysyxSoCFull mem axi4buf_auto_out_rvalid", false,-1);
        tracep->declBus(c+9084,"ysyxSoCFull mem axi4buf_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+9085,"ysyxSoCFull mem axi4buf_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+9087,"ysyxSoCFull mem axi4buf_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+9088,"ysyxSoCFull mem axi4buf_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4frag_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4frag_reset", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull mem axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull mem axi4frag_auto_in_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4frag_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull mem axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull mem axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull mem axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull mem axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull mem axi4frag_auto_in_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull mem axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull mem axi4frag_auto_in_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4frag_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem axi4frag_auto_in_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem axi4frag_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull mem axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+9089,"ysyxSoCFull mem axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull mem axi4frag_auto_out_awvalid", false,-1);
        tracep->declBus(c+16234,"ysyxSoCFull mem axi4frag_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19412,"ysyxSoCFull mem axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+19413,"ysyxSoCFull mem axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+9090,"ysyxSoCFull mem axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull mem axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16235,"ysyxSoCFull mem axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16237,"ysyxSoCFull mem axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+9091,"ysyxSoCFull mem axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+9092,"ysyxSoCFull mem axi4frag_auto_out_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+9093,"ysyxSoCFull mem axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+9094,"ysyxSoCFull mem axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+9095,"ysyxSoCFull mem axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+19415,"ysyxSoCFull mem axi4frag_auto_out_arvalid", false,-1);
        tracep->declBus(c+16238,"ysyxSoCFull mem axi4frag_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19416,"ysyxSoCFull mem axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+19417,"ysyxSoCFull mem axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem axi4frag_auto_out_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem axi4frag_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+9096,"ysyxSoCFull mem axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+9097,"ysyxSoCFull mem axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem srams reset", false,-1);
        tracep->declBit(c+9062,"ysyxSoCFull mem srams auto_in_awready", false,-1);
        tracep->declBit(c+9063,"ysyxSoCFull mem srams auto_in_awvalid", false,-1);
        tracep->declBus(c+9064,"ysyxSoCFull mem srams auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+9065,"ysyxSoCFull mem srams auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+9066,"ysyxSoCFull mem srams auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+9067,"ysyxSoCFull mem srams auto_in_wready", false,-1);
        tracep->declBit(c+9068,"ysyxSoCFull mem srams auto_in_wvalid", false,-1);
        tracep->declQuad(c+9069,"ysyxSoCFull mem srams auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+9071,"ysyxSoCFull mem srams auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+9072,"ysyxSoCFull mem srams auto_in_bready", false,-1);
        tracep->declBit(c+9073,"ysyxSoCFull mem srams auto_in_bvalid", false,-1);
        tracep->declBus(c+9074,"ysyxSoCFull mem srams auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+9075,"ysyxSoCFull mem srams auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+9076,"ysyxSoCFull mem srams auto_in_becho_real_last", false,-1);
        tracep->declBit(c+9077,"ysyxSoCFull mem srams auto_in_arready", false,-1);
        tracep->declBit(c+9078,"ysyxSoCFull mem srams auto_in_arvalid", false,-1);
        tracep->declBus(c+9079,"ysyxSoCFull mem srams auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+9080,"ysyxSoCFull mem srams auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+9081,"ysyxSoCFull mem srams auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+9082,"ysyxSoCFull mem srams auto_in_rready", false,-1);
        tracep->declBit(c+9083,"ysyxSoCFull mem srams auto_in_rvalid", false,-1);
        tracep->declBus(c+9084,"ysyxSoCFull mem srams auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+9085,"ysyxSoCFull mem srams auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+9087,"ysyxSoCFull mem srams auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+9088,"ysyxSoCFull mem srams auto_in_recho_real_last", false,-1);
        tracep->declBus(c+9098,"ysyxSoCFull mem srams mem_R0_addr", false,-1, 27,0);
        tracep->declBit(c+9099,"ysyxSoCFull mem srams mem_R0_en", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams mem_R0_clk", false,-1);
        tracep->declBus(c+9100,"ysyxSoCFull mem srams mem_R0_data_0", false,-1, 7,0);
        tracep->declBus(c+9101,"ysyxSoCFull mem srams mem_R0_data_1", false,-1, 7,0);
        tracep->declBus(c+9102,"ysyxSoCFull mem srams mem_R0_data_2", false,-1, 7,0);
        tracep->declBus(c+9103,"ysyxSoCFull mem srams mem_R0_data_3", false,-1, 7,0);
        tracep->declBus(c+9104,"ysyxSoCFull mem srams mem_R0_data_4", false,-1, 7,0);
        tracep->declBus(c+9105,"ysyxSoCFull mem srams mem_R0_data_5", false,-1, 7,0);
        tracep->declBus(c+9106,"ysyxSoCFull mem srams mem_R0_data_6", false,-1, 7,0);
        tracep->declBus(c+9107,"ysyxSoCFull mem srams mem_R0_data_7", false,-1, 7,0);
        tracep->declBus(c+9108,"ysyxSoCFull mem srams mem_W0_addr", false,-1, 27,0);
        tracep->declBit(c+9109,"ysyxSoCFull mem srams mem_W0_en", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams mem_W0_clk", false,-1);
        tracep->declBus(c+9110,"ysyxSoCFull mem srams mem_W0_data_0", false,-1, 7,0);
        tracep->declBus(c+9111,"ysyxSoCFull mem srams mem_W0_data_1", false,-1, 7,0);
        tracep->declBus(c+9112,"ysyxSoCFull mem srams mem_W0_data_2", false,-1, 7,0);
        tracep->declBus(c+9113,"ysyxSoCFull mem srams mem_W0_data_3", false,-1, 7,0);
        tracep->declBus(c+9114,"ysyxSoCFull mem srams mem_W0_data_4", false,-1, 7,0);
        tracep->declBus(c+9115,"ysyxSoCFull mem srams mem_W0_data_5", false,-1, 7,0);
        tracep->declBus(c+9116,"ysyxSoCFull mem srams mem_W0_data_6", false,-1, 7,0);
        tracep->declBus(c+9117,"ysyxSoCFull mem srams mem_W0_data_7", false,-1, 7,0);
        tracep->declBit(c+9118,"ysyxSoCFull mem srams mem_W0_mask_0", false,-1);
        tracep->declBit(c+9119,"ysyxSoCFull mem srams mem_W0_mask_1", false,-1);
        tracep->declBit(c+9120,"ysyxSoCFull mem srams mem_W0_mask_2", false,-1);
        tracep->declBit(c+9121,"ysyxSoCFull mem srams mem_W0_mask_3", false,-1);
        tracep->declBit(c+9122,"ysyxSoCFull mem srams mem_W0_mask_4", false,-1);
        tracep->declBit(c+9123,"ysyxSoCFull mem srams mem_W0_mask_5", false,-1);
        tracep->declBit(c+9124,"ysyxSoCFull mem srams mem_W0_mask_6", false,-1);
        tracep->declBit(c+9125,"ysyxSoCFull mem srams mem_W0_mask_7", false,-1);
        tracep->declBit(c+9126,"ysyxSoCFull mem srams r_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+9127,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9128,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9129,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9130,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9131,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9132,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9133,"ysyxSoCFull mem srams r_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9134,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9135,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9136,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9137,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9138,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9139,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+9140,"ysyxSoCFull mem srams r_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+9141,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9142,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9143,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9144,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9145,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9146,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9147,"ysyxSoCFull mem srams r_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9148,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9149,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9150,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9151,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9152,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9153,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+9154,"ysyxSoCFull mem srams r_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+9155,"ysyxSoCFull mem srams r_addr_lo", false,-1, 13,0);
        tracep->declBus(c+9156,"ysyxSoCFull mem srams r_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+9157,"ysyxSoCFull mem srams r_addr_hi", false,-1, 13,0);
        tracep->declBit(c+9158,"ysyxSoCFull mem srams w_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+9159,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9160,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9161,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9162,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9163,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9164,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9165,"ysyxSoCFull mem srams w_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9166,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9167,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9168,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9169,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9170,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9171,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+9172,"ysyxSoCFull mem srams w_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+9173,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9174,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9175,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9176,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9177,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9178,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9179,"ysyxSoCFull mem srams w_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9180,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9181,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9182,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9183,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9184,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9185,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+9186,"ysyxSoCFull mem srams w_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+9187,"ysyxSoCFull mem srams w_addr_lo", false,-1, 13,0);
        tracep->declBus(c+9188,"ysyxSoCFull mem srams w_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+9189,"ysyxSoCFull mem srams w_addr_hi", false,-1, 13,0);
        tracep->declBit(c+9190,"ysyxSoCFull mem srams r_sel0", false,-1);
        tracep->declBit(c+9191,"ysyxSoCFull mem srams w_sel0", false,-1);
        tracep->declBit(c+9073,"ysyxSoCFull mem srams w_full", false,-1);
        tracep->declBus(c+9074,"ysyxSoCFull mem srams w_id", false,-1, 3,0);
        tracep->declBit(c+9076,"ysyxSoCFull mem srams w_echo_real_last", false,-1);
        tracep->declBit(c+9192,"ysyxSoCFull mem srams r_sel1", false,-1);
        tracep->declBit(c+9193,"ysyxSoCFull mem srams w_sel1", false,-1);
        tracep->declBit(c+9062,"ysyxSoCFull mem srams in_awready", false,-1);
        tracep->declBit(c+9083,"ysyxSoCFull mem srams r_full", false,-1);
        tracep->declBus(c+9084,"ysyxSoCFull mem srams r_id", false,-1, 3,0);
        tracep->declBit(c+9088,"ysyxSoCFull mem srams r_echo_real_last", false,-1);
        tracep->declBit(c+9194,"ysyxSoCFull mem srams in_arready", false,-1);
        tracep->declBit(c+9195,"ysyxSoCFull mem srams rdata_REG", false,-1);
        tracep->declBus(c+9196,"ysyxSoCFull mem srams rdata_r0", false,-1, 7,0);
        tracep->declBus(c+9197,"ysyxSoCFull mem srams rdata_r1", false,-1, 7,0);
        tracep->declBus(c+9198,"ysyxSoCFull mem srams rdata_r2", false,-1, 7,0);
        tracep->declBus(c+9199,"ysyxSoCFull mem srams rdata_r3", false,-1, 7,0);
        tracep->declBus(c+9200,"ysyxSoCFull mem srams rdata_r4", false,-1, 7,0);
        tracep->declBus(c+9201,"ysyxSoCFull mem srams rdata_r5", false,-1, 7,0);
        tracep->declBus(c+9202,"ysyxSoCFull mem srams rdata_r6", false,-1, 7,0);
        tracep->declBus(c+9203,"ysyxSoCFull mem srams rdata_r7", false,-1, 7,0);
        tracep->declBus(c+9204,"ysyxSoCFull mem srams bundleIn_0_rdata_lo", false,-1, 31,0);
        tracep->declBus(c+9205,"ysyxSoCFull mem srams bundleIn_0_rdata_hi", false,-1, 31,0);
        tracep->declBus(c+9098,"ysyxSoCFull mem srams mem R0_addr", false,-1, 27,0);
        tracep->declBit(c+9099,"ysyxSoCFull mem srams mem R0_en", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams mem R0_clk", false,-1);
        tracep->declBus(c+9100,"ysyxSoCFull mem srams mem R0_data_0", false,-1, 7,0);
        tracep->declBus(c+9101,"ysyxSoCFull mem srams mem R0_data_1", false,-1, 7,0);
        tracep->declBus(c+9102,"ysyxSoCFull mem srams mem R0_data_2", false,-1, 7,0);
        tracep->declBus(c+9103,"ysyxSoCFull mem srams mem R0_data_3", false,-1, 7,0);
        tracep->declBus(c+9104,"ysyxSoCFull mem srams mem R0_data_4", false,-1, 7,0);
        tracep->declBus(c+9105,"ysyxSoCFull mem srams mem R0_data_5", false,-1, 7,0);
        tracep->declBus(c+9106,"ysyxSoCFull mem srams mem R0_data_6", false,-1, 7,0);
        tracep->declBus(c+9107,"ysyxSoCFull mem srams mem R0_data_7", false,-1, 7,0);
        tracep->declBus(c+9108,"ysyxSoCFull mem srams mem W0_addr", false,-1, 27,0);
        tracep->declBit(c+9109,"ysyxSoCFull mem srams mem W0_en", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams mem W0_clk", false,-1);
        tracep->declBus(c+9110,"ysyxSoCFull mem srams mem W0_data_0", false,-1, 7,0);
        tracep->declBus(c+9111,"ysyxSoCFull mem srams mem W0_data_1", false,-1, 7,0);
        tracep->declBus(c+9112,"ysyxSoCFull mem srams mem W0_data_2", false,-1, 7,0);
        tracep->declBus(c+9113,"ysyxSoCFull mem srams mem W0_data_3", false,-1, 7,0);
        tracep->declBus(c+9114,"ysyxSoCFull mem srams mem W0_data_4", false,-1, 7,0);
        tracep->declBus(c+9115,"ysyxSoCFull mem srams mem W0_data_5", false,-1, 7,0);
        tracep->declBus(c+9116,"ysyxSoCFull mem srams mem W0_data_6", false,-1, 7,0);
        tracep->declBus(c+9117,"ysyxSoCFull mem srams mem W0_data_7", false,-1, 7,0);
        tracep->declBit(c+9118,"ysyxSoCFull mem srams mem W0_mask_0", false,-1);
        tracep->declBit(c+9119,"ysyxSoCFull mem srams mem W0_mask_1", false,-1);
        tracep->declBit(c+9120,"ysyxSoCFull mem srams mem W0_mask_2", false,-1);
        tracep->declBit(c+9121,"ysyxSoCFull mem srams mem W0_mask_3", false,-1);
        tracep->declBit(c+9122,"ysyxSoCFull mem srams mem W0_mask_4", false,-1);
        tracep->declBit(c+9123,"ysyxSoCFull mem srams mem W0_mask_5", false,-1);
        tracep->declBit(c+9124,"ysyxSoCFull mem srams mem W0_mask_6", false,-1);
        tracep->declBit(c+9125,"ysyxSoCFull mem srams mem W0_mask_7", false,-1);
        tracep->declBus(c+9098,"ysyxSoCFull mem srams mem mem_ext_R0_addr", false,-1, 27,0);
        tracep->declBit(c+9099,"ysyxSoCFull mem srams mem mem_ext_R0_en", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams mem mem_ext_R0_clk", false,-1);
        tracep->declQuad(c+9206,"ysyxSoCFull mem srams mem mem_ext_R0_data", false,-1, 63,0);
        tracep->declBus(c+9108,"ysyxSoCFull mem srams mem mem_ext_W0_addr", false,-1, 27,0);
        tracep->declBit(c+9109,"ysyxSoCFull mem srams mem mem_ext_W0_en", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams mem mem_ext_W0_clk", false,-1);
        tracep->declQuad(c+9069,"ysyxSoCFull mem srams mem mem_ext_W0_data", false,-1, 63,0);
        tracep->declBus(c+9071,"ysyxSoCFull mem srams mem mem_ext_W0_mask", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams mem mem_ext W0_clk", false,-1);
        tracep->declBus(c+9108,"ysyxSoCFull mem srams mem mem_ext W0_addr", false,-1, 27,0);
        tracep->declBit(c+9109,"ysyxSoCFull mem srams mem mem_ext W0_en", false,-1);
        tracep->declQuad(c+9069,"ysyxSoCFull mem srams mem mem_ext W0_data", false,-1, 63,0);
        tracep->declBus(c+9071,"ysyxSoCFull mem srams mem mem_ext W0_mask", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull mem srams mem mem_ext R0_clk", false,-1);
        tracep->declBus(c+9098,"ysyxSoCFull mem srams mem mem_ext R0_addr", false,-1, 27,0);
        tracep->declBit(c+9099,"ysyxSoCFull mem srams mem mem_ext R0_en", false,-1);
        tracep->declQuad(c+9206,"ysyxSoCFull mem srams mem mem_ext R0_data", false,-1, 63,0);
        tracep->declBit(c+9208,"ysyxSoCFull mem srams mem mem_ext reg_R0_ren", false,-1);
        tracep->declBus(c+9209,"ysyxSoCFull mem srams mem mem_ext reg_R0_addr", false,-1, 27,0);
        tracep->declBus(c+20050,"ysyxSoCFull mem srams mem mem_ext i", false,-1, 31,0);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4xbar clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4xbar reset", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull mem axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull mem axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull mem axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull mem axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull mem axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull mem axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull mem axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull mem axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull mem axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull mem axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+78,"ysyxSoCFull mem axi4xbar auto_out_awready", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull mem axi4xbar auto_out_awvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4xbar auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4xbar auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4xbar auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4xbar auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4xbar auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_out_wready", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull mem axi4xbar auto_out_wvalid", false,-1);
        tracep->declQuad(c+18934,"ysyxSoCFull mem axi4xbar auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18936,"ysyxSoCFull mem axi4xbar auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15710,"ysyxSoCFull mem axi4xbar auto_out_wlast", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_out_bready", false,-1);
        tracep->declBit(c+82,"ysyxSoCFull mem axi4xbar auto_out_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+84,"ysyxSoCFull mem axi4xbar auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_out_arready", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull mem axi4xbar auto_out_arvalid", false,-1);
        tracep->declBus(c+18929,"ysyxSoCFull mem axi4xbar auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18930,"ysyxSoCFull mem axi4xbar auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18931,"ysyxSoCFull mem axi4xbar auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18932,"ysyxSoCFull mem axi4xbar auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+79,"ysyxSoCFull mem axi4xbar auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_out_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem axi4xbar auto_out_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem axi4xbar auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem axi4xbar auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem axi4xbar auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull mem axi4xbar auto_out_rlast", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4buf clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4buf reset", false,-1);
        tracep->declBit(c+9089,"ysyxSoCFull mem axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull mem axi4buf auto_in_awvalid", false,-1);
        tracep->declBus(c+16234,"ysyxSoCFull mem axi4buf auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19412,"ysyxSoCFull mem axi4buf auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+19413,"ysyxSoCFull mem axi4buf auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+9090,"ysyxSoCFull mem axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull mem axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+16235,"ysyxSoCFull mem axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16237,"ysyxSoCFull mem axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+9091,"ysyxSoCFull mem axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+9092,"ysyxSoCFull mem axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+9093,"ysyxSoCFull mem axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+9094,"ysyxSoCFull mem axi4buf auto_in_becho_real_last", false,-1);
        tracep->declBit(c+9095,"ysyxSoCFull mem axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+19415,"ysyxSoCFull mem axi4buf auto_in_arvalid", false,-1);
        tracep->declBus(c+16238,"ysyxSoCFull mem axi4buf auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19416,"ysyxSoCFull mem axi4buf auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+19417,"ysyxSoCFull mem axi4buf auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+9096,"ysyxSoCFull mem axi4buf auto_in_recho_real_last", false,-1);
        tracep->declBit(c+9097,"ysyxSoCFull mem axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+9062,"ysyxSoCFull mem axi4buf auto_out_awready", false,-1);
        tracep->declBit(c+9063,"ysyxSoCFull mem axi4buf auto_out_awvalid", false,-1);
        tracep->declBus(c+9064,"ysyxSoCFull mem axi4buf auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+9065,"ysyxSoCFull mem axi4buf auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+9066,"ysyxSoCFull mem axi4buf auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+9067,"ysyxSoCFull mem axi4buf auto_out_wready", false,-1);
        tracep->declBit(c+9068,"ysyxSoCFull mem axi4buf auto_out_wvalid", false,-1);
        tracep->declQuad(c+9069,"ysyxSoCFull mem axi4buf auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+9071,"ysyxSoCFull mem axi4buf auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+9072,"ysyxSoCFull mem axi4buf auto_out_bready", false,-1);
        tracep->declBit(c+9073,"ysyxSoCFull mem axi4buf auto_out_bvalid", false,-1);
        tracep->declBus(c+9074,"ysyxSoCFull mem axi4buf auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+9075,"ysyxSoCFull mem axi4buf auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+9076,"ysyxSoCFull mem axi4buf auto_out_becho_real_last", false,-1);
        tracep->declBit(c+9077,"ysyxSoCFull mem axi4buf auto_out_arready", false,-1);
        tracep->declBit(c+9078,"ysyxSoCFull mem axi4buf auto_out_arvalid", false,-1);
        tracep->declBus(c+9079,"ysyxSoCFull mem axi4buf auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+9080,"ysyxSoCFull mem axi4buf auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+9081,"ysyxSoCFull mem axi4buf auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+9082,"ysyxSoCFull mem axi4buf auto_out_rready", false,-1);
        tracep->declBit(c+9083,"ysyxSoCFull mem axi4buf auto_out_rvalid", false,-1);
        tracep->declBus(c+9084,"ysyxSoCFull mem axi4buf auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+9085,"ysyxSoCFull mem axi4buf auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+9087,"ysyxSoCFull mem axi4buf auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+9088,"ysyxSoCFull mem axi4buf auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+9089,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBus(c+16234,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19412,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19413,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9062,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_ready", false,-1);
        tracep->declBit(c+9063,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_valid", false,-1);
        tracep->declBus(c+9064,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9065,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+9066,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+9090,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+16235,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16237,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+9067,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+9068,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+9069,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9071,"ysyxSoCFull mem axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+9072,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+9073,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_valid", false,-1);
        tracep->declBus(c+9074,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9075,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9076,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9091,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+9092,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9093,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9094,"ysyxSoCFull mem axi4buf bundleIn_0_bdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+9095,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+19415,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBus(c+16238,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19416,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19417,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9077,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_ready", false,-1);
        tracep->declBit(c+9078,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_valid", false,-1);
        tracep->declBus(c+9079,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9080,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+9081,"ysyxSoCFull mem axi4buf bundleOut_0_ardeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+9082,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_ready", false,-1);
        tracep->declBit(c+9083,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_valid", false,-1);
        tracep->declBus(c+9084,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+9085,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+9087,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9088,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+87,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+88,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+89,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+91,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+9096,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9097,"ysyxSoCFull mem axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+9089,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBus(c+16234,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_id", false,-1, 3,0);
        tracep->declBus(c+19412,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19413,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_enq_bits_echo_real_last", false,-1);
        tracep->declBit(c+9062,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_ready", false,-1);
        tracep->declBit(c+9063,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_valid", false,-1);
        tracep->declBus(c+9064,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+9065,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBit(c+9066,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq io_deq_bits_echo_real_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9210+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+9064,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9212,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16234,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+9213,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16239,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+9214+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+9065,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9212,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19412,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+9213,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16239,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+9216+i*1,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last", true,(i+0));}}
        tracep->declBit(c+9066,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+9212,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_data", false,-1);
        tracep->declBit(c+9213,"ysyxSoCFull mem axi4buf bundleOut_0_awdeq ram_echo_real_last_MPORT_addr", false,-1);
    }
}
