Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 10 22:31:14 2022
| Host         : LAPTOP-S9QTJS1I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pcc24_ring_timing_summary_routed.rpt -pb pcc24_ring_timing_summary_routed.pb -rpx pcc24_ring_timing_summary_routed.rpx -warn_on_violation
| Design       : pcc24_ring
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/FSM_onehot_data_cs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/FSM_onehot_data_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/FSM_onehot_data_cs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f1_0_1/package_send_interval_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/FSM_onehot_data_cs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/FSM_onehot_data_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/FSM_onehot_data_cs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f2_3_1/package_send_interval_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/FSM_onehot_data_cs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/FSM_onehot_data_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/FSM_onehot_data_cs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f3_15_1/package_send_interval_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/FSM_onehot_data_cs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/FSM_onehot_data_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/FSM_onehot_data_cs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SendData_f6_7_2/package_send_interval_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pcc0_1/InputFSM_IPCORE/cancel_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pcc15_1/InputFSM_IPCORE/cancel_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pcc4_1/InputFSM_IPCORE/cancel_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pcc7_2/InputFSM_IPCORE/cancel_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.366        0.000                      0                 8558        0.066        0.000                      0                 8558        9.500        0.000                       0                  6810  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                12.366        0.000                      0                 8558        0.066        0.000                      0                 8558        9.500        0.000                       0                  6810  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       12.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.366ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_1/data_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 0.659ns (8.665%)  route 6.946ns (91.335%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 23.742 - 20.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.414     4.133    pcc7_2/Arbiter/CLK
    SLICE_X64Y70         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.433     4.566 r  pcc7_2/Arbiter/connections_r_reg[7]/Q
                         net (fo=76, routed)          5.968    10.534    pcc7_2/Arbiter/connections_r_reg[15]_2[4]
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.105    10.639 r  pcc7_2/Arbiter/data_r[27]_i_2/O
                         net (fo=1, routed)           0.978    11.617    pcc7_2/Arbiter/data_r[27]_i_2_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.121    11.738 r  pcc7_2/Arbiter/data_r[27]_i_1__48/O
                         net (fo=1, routed)           0.000    11.738    pcc7_2/OutputFSM_1/data_r_reg[65]_2[27]
    SLICE_X50Y52         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.249    23.742    pcc7_2/OutputFSM_1/CLK
    SLICE_X50Y52         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[27]/C
                         clock pessimism              0.292    24.034    
                         clock uncertainty           -0.035    23.999    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.106    24.105    pcc7_2/OutputFSM_1/data_r_reg[27]
  -------------------------------------------------------------------
                         required time                         24.105    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 12.366    

Slack (MET) :             12.603ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_1/data_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 0.643ns (8.818%)  route 6.649ns (91.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 23.739 - 20.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.414     4.133    pcc7_2/Arbiter/CLK
    SLICE_X64Y70         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.433     4.566 r  pcc7_2/Arbiter/connections_r_reg[7]/Q
                         net (fo=76, routed)          5.980    10.546    pcc7_2/Arbiter/connections_r_reg[15]_2[4]
    SLICE_X47Y49         LUT6 (Prop_lut6_I4_O)        0.105    10.651 r  pcc7_2/Arbiter/data_r[2]_i_2/O
                         net (fo=1, routed)           0.669    11.320    pcc7_2/Arbiter/data_r[2]_i_2_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.105    11.425 r  pcc7_2/Arbiter/data_r[2]_i_1__48/O
                         net (fo=1, routed)           0.000    11.425    pcc7_2/OutputFSM_1/data_r_reg[65]_2[2]
    SLICE_X47Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.246    23.739    pcc7_2/OutputFSM_1/CLK
    SLICE_X47Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[2]/C
                         clock pessimism              0.292    24.031    
                         clock uncertainty           -0.035    23.996    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)        0.032    24.028    pcc7_2/OutputFSM_1/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         24.028    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                 12.603    

Slack (MET) :             12.611ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_1/data_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.645ns (8.807%)  route 6.678ns (91.193%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 23.742 - 20.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.414     4.133    pcc7_2/Arbiter/CLK
    SLICE_X64Y70         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.433     4.566 r  pcc7_2/Arbiter/connections_r_reg[7]/Q
                         net (fo=76, routed)          6.068    10.634    pcc7_2/Arbiter/connections_r_reg[15]_2[4]
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.105    10.739 r  pcc7_2/Arbiter/data_r[29]_i_2/O
                         net (fo=1, routed)           0.610    11.349    pcc7_2/Arbiter/data_r[29]_i_2_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I0_O)        0.107    11.456 r  pcc7_2/Arbiter/data_r[29]_i_1__48/O
                         net (fo=1, routed)           0.000    11.456    pcc7_2/OutputFSM_1/data_r_reg[65]_2[29]
    SLICE_X53Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.249    23.742    pcc7_2/OutputFSM_1/CLK
    SLICE_X53Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[29]/C
                         clock pessimism              0.292    24.034    
                         clock uncertainty           -0.035    23.999    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.069    24.068    pcc7_2/OutputFSM_1/data_r_reg[29]
  -------------------------------------------------------------------
                         required time                         24.068    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                 12.611    

Slack (MET) :             12.701ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_1/data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 0.648ns (8.961%)  route 6.583ns (91.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 23.739 - 20.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.414     4.133    pcc7_2/Arbiter/CLK
    SLICE_X64Y70         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.433     4.566 r  pcc7_2/Arbiter/connections_r_reg[7]/Q
                         net (fo=76, routed)          6.123    10.689    pcc7_2/Arbiter/connections_r_reg[15]_2[4]
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.105    10.794 r  pcc7_2/Arbiter/data_r[3]_i_2/O
                         net (fo=1, routed)           0.460    11.254    pcc7_2/Arbiter/data_r[3]_i_2_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.110    11.364 r  pcc7_2/Arbiter/data_r[3]_i_1__48/O
                         net (fo=1, routed)           0.000    11.364    pcc7_2/OutputFSM_1/data_r_reg[65]_2[3]
    SLICE_X47Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.246    23.739    pcc7_2/OutputFSM_1/CLK
    SLICE_X47Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[3]/C
                         clock pessimism              0.292    24.031    
                         clock uncertainty           -0.035    23.996    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)        0.069    24.065    pcc7_2/OutputFSM_1/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         24.065    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 12.701    

Slack (MET) :             12.711ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_1/data_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 0.643ns (8.896%)  route 6.585ns (91.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 23.742 - 20.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.414     4.133    pcc7_2/Arbiter/CLK
    SLICE_X64Y70         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.433     4.566 r  pcc7_2/Arbiter/connections_r_reg[7]/Q
                         net (fo=76, routed)          5.942    10.508    pcc7_2/Arbiter/connections_r_reg[15]_2[4]
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.105    10.613 r  pcc7_2/Arbiter/data_r[4]_i_2/O
                         net (fo=1, routed)           0.644    11.256    pcc7_2/Arbiter/data_r[4]_i_2_n_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.105    11.361 r  pcc7_2/Arbiter/data_r[4]_i_1__48/O
                         net (fo=1, routed)           0.000    11.361    pcc7_2/OutputFSM_1/data_r_reg[65]_2[4]
    SLICE_X50Y54         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.249    23.742    pcc7_2/OutputFSM_1/CLK
    SLICE_X50Y54         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[4]/C
                         clock pessimism              0.292    24.034    
                         clock uncertainty           -0.035    23.999    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)        0.074    24.073    pcc7_2/OutputFSM_1/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         24.073    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                 12.711    

Slack (MET) :             12.744ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_1/data_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 0.643ns (8.990%)  route 6.509ns (91.010%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 23.742 - 20.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.414     4.133    pcc7_2/Arbiter/CLK
    SLICE_X64Y70         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.433     4.566 r  pcc7_2/Arbiter/connections_r_reg[7]/Q
                         net (fo=76, routed)          5.840    10.406    pcc7_2/Arbiter/connections_r_reg[15]_2[4]
    SLICE_X51Y49         LUT6 (Prop_lut6_I4_O)        0.105    10.511 r  pcc7_2/Arbiter/data_r[30]_i_2/O
                         net (fo=1, routed)           0.669    11.180    pcc7_2/Arbiter/data_r[30]_i_2_n_0
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.105    11.285 r  pcc7_2/Arbiter/data_r[30]_i_1__48/O
                         net (fo=1, routed)           0.000    11.285    pcc7_2/OutputFSM_1/data_r_reg[65]_2[30]
    SLICE_X51Y56         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.249    23.742    pcc7_2/OutputFSM_1/CLK
    SLICE_X51Y56         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[30]/C
                         clock pessimism              0.292    24.034    
                         clock uncertainty           -0.035    23.999    
    SLICE_X51Y56         FDRE (Setup_fdre_C_D)        0.030    24.029    pcc7_2/OutputFSM_1/data_r_reg[30]
  -------------------------------------------------------------------
                         required time                         24.029    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                 12.744    

Slack (MET) :             12.754ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_1/data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 0.643ns (8.999%)  route 6.502ns (91.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 23.742 - 20.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.414     4.133    pcc7_2/Arbiter/CLK
    SLICE_X64Y70         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.433     4.566 r  pcc7_2/Arbiter/connections_r_reg[7]/Q
                         net (fo=76, routed)          5.707    10.273    pcc7_2/Arbiter/connections_r_reg[15]_2[4]
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.105    10.378 r  pcc7_2/Arbiter/data_r[0]_i_2/O
                         net (fo=1, routed)           0.795    11.173    pcc7_2/Arbiter/data_r[0]_i_2_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.105    11.278 r  pcc7_2/Arbiter/data_r[0]_i_1__48/O
                         net (fo=1, routed)           0.000    11.278    pcc7_2/OutputFSM_1/data_r_reg[65]_2[0]
    SLICE_X49Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.249    23.742    pcc7_2/OutputFSM_1/CLK
    SLICE_X49Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[0]/C
                         clock pessimism              0.292    24.034    
                         clock uncertainty           -0.035    23.999    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)        0.033    24.032    pcc7_2/OutputFSM_1/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         24.032    
                         arrival time                         -11.278    
  -------------------------------------------------------------------
                         slack                                 12.754    

Slack (MET) :             12.769ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_2/data_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 0.589ns (8.217%)  route 6.579ns (91.783%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 23.742 - 20.000 ) 
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.416     4.135    pcc7_2/Arbiter/CLK
    SLICE_X63Y68         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.379     4.514 r  pcc7_2/Arbiter/connections_r_reg[11]/Q
                         net (fo=76, routed)          5.608    10.123    pcc7_2/Arbiter/connections_r_reg[15]_2[8]
    SLICE_X51Y49         LUT6 (Prop_lut6_I4_O)        0.105    10.228 r  pcc7_2/Arbiter/data_r[30]_i_2__0/O
                         net (fo=1, routed)           0.971    11.198    pcc7_2/Arbiter/data_r[30]_i_2__0_n_0
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.105    11.303 r  pcc7_2/Arbiter/data_r[30]_i_1__49/O
                         net (fo=1, routed)           0.000    11.303    pcc7_2/OutputFSM_2/data_r_reg[65]_0[30]
    SLICE_X50Y53         FDRE                                         r  pcc7_2/OutputFSM_2/data_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.249    23.742    pcc7_2/OutputFSM_2/CLK
    SLICE_X50Y53         FDRE                                         r  pcc7_2/OutputFSM_2/data_r_reg[30]/C
                         clock pessimism              0.292    24.034    
                         clock uncertainty           -0.035    23.999    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.074    24.073    pcc7_2/OutputFSM_2/data_r_reg[30]
  -------------------------------------------------------------------
                         required time                         24.073    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                 12.769    

Slack (MET) :             12.777ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_1/data_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 0.643ns (9.029%)  route 6.478ns (90.971%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 23.742 - 20.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.414     4.133    pcc7_2/Arbiter/CLK
    SLICE_X64Y70         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.433     4.566 r  pcc7_2/Arbiter/connections_r_reg[7]/Q
                         net (fo=76, routed)          5.812    10.378    pcc7_2/Arbiter/connections_r_reg[15]_2[4]
    SLICE_X53Y49         LUT6 (Prop_lut6_I4_O)        0.105    10.483 r  pcc7_2/Arbiter/data_r[28]_i_2/O
                         net (fo=1, routed)           0.666    11.149    pcc7_2/Arbiter/data_r[28]_i_2_n_0
    SLICE_X53Y51         LUT3 (Prop_lut3_I0_O)        0.105    11.254 r  pcc7_2/Arbiter/data_r[28]_i_1__48/O
                         net (fo=1, routed)           0.000    11.254    pcc7_2/OutputFSM_1/data_r_reg[65]_2[28]
    SLICE_X53Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.249    23.742    pcc7_2/OutputFSM_1/CLK
    SLICE_X53Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[28]/C
                         clock pessimism              0.292    24.034    
                         clock uncertainty           -0.035    23.999    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.033    24.032    pcc7_2/OutputFSM_1/data_r_reg[28]
  -------------------------------------------------------------------
                         required time                         24.032    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 12.777    

Slack (MET) :             12.842ns  (required time - arrival time)
  Source:                 pcc7_2/Arbiter/connections_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc7_2/OutputFSM_1/data_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 0.661ns (9.320%)  route 6.431ns (90.680%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 23.742 - 20.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.949     0.949 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.638    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.414     4.133    pcc7_2/Arbiter/CLK
    SLICE_X64Y70         FDRE                                         r  pcc7_2/Arbiter/connections_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.433     4.566 r  pcc7_2/Arbiter/connections_r_reg[7]/Q
                         net (fo=76, routed)          5.658    10.224    pcc7_2/Arbiter/connections_r_reg[15]_2[4]
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.105    10.329 r  pcc7_2/Arbiter/data_r[1]_i_2/O
                         net (fo=1, routed)           0.773    11.102    pcc7_2/Arbiter/data_r[1]_i_2_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.123    11.225 r  pcc7_2/Arbiter/data_r[1]_i_1__48/O
                         net (fo=1, routed)           0.000    11.225    pcc7_2/OutputFSM_1/data_r_reg[65]_2[1]
    SLICE_X49Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.817    20.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.416    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.493 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        1.249    23.742    pcc7_2/OutputFSM_1/CLK
    SLICE_X49Y51         FDRE                                         r  pcc7_2/OutputFSM_1/data_r_reg[1]/C
                         clock pessimism              0.292    24.034    
                         clock uncertainty           -0.035    23.999    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)        0.069    24.068    pcc7_2/OutputFSM_1/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         24.068    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 12.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SendData_f2_3_1/PCC_op_data_o_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc4_1/OutputFSM_IPCORE/data_r_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.570%)  route 0.241ns (56.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.594     1.425    SendData_f2_3_1/CLK
    SLICE_X5Y47          FDRE                                         r  SendData_f2_3_1/PCC_op_data_o_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  SendData_f2_3_1/PCC_op_data_o_reg[64]/Q
                         net (fo=6, routed)           0.241     1.807    pcc4_1/Arbiter/PCC_ip_data_4_1_i0[64]
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  pcc4_1/Arbiter/data_r[64]_i_1__5/O
                         net (fo=1, routed)           0.000     1.852    pcc4_1/OutputFSM_IPCORE/D[1]
    SLICE_X4Y50          FDRE                                         r  pcc4_1/OutputFSM_IPCORE/data_r_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.863     1.980    pcc4_1/OutputFSM_IPCORE/CLK
    SLICE_X4Y50          FDRE                                         r  pcc4_1/OutputFSM_IPCORE/data_r_reg[64]/C
                         clock pessimism             -0.286     1.694    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.092     1.786    pcc4_1/OutputFSM_IPCORE/data_r_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pcc1_1/OutputFSM_2/data_r_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc2_1/OutputFSM_1/data_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.479%)  route 0.213ns (50.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.553     1.384    pcc1_1/OutputFSM_2/CLK
    SLICE_X38Y69         FDRE                                         r  pcc1_1/OutputFSM_2/data_r_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.548 r  pcc1_1/OutputFSM_2/data_r_reg[55]/Q
                         net (fo=3, routed)           0.213     1.762    pcc2_1/Arbiter/data_r_reg[65][55]
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  pcc2_1/Arbiter/data_r[55]_i_1__9/O
                         net (fo=1, routed)           0.000     1.807    pcc2_1/OutputFSM_1/D[55]
    SLICE_X31Y69         FDRE                                         r  pcc2_1/OutputFSM_1/data_r_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.819     1.937    pcc2_1/OutputFSM_1/CLK
    SLICE_X31Y69         FDRE                                         r  pcc2_1/OutputFSM_1/data_r_reg[55]/C
                         clock pessimism             -0.291     1.646    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.092     1.738    pcc2_1/OutputFSM_1/data_r_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcc1_2/OutputFSM_1/data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc0_2/OutputFSM_2/data_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.217%)  route 0.265ns (58.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.560     1.391    pcc1_2/OutputFSM_1/CLK
    SLICE_X15Y63         FDRE                                         r  pcc1_2/OutputFSM_1/data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  pcc1_2/OutputFSM_1/data_r_reg[20]/Q
                         net (fo=4, routed)           0.265     1.798    pcc0_2/Arbiter/data_r_reg[65]_0[20]
    SLICE_X38Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.843 r  pcc0_2/Arbiter/data_r[20]_i_1__44/O
                         net (fo=1, routed)           0.000     1.843    pcc0_2/OutputFSM_2/D[20]
    SLICE_X38Y63         FDRE                                         r  pcc0_2/OutputFSM_2/data_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.824     1.942    pcc0_2/OutputFSM_2/CLK
    SLICE_X38Y63         FDRE                                         r  pcc0_2/OutputFSM_2/data_r_reg[20]/C
                         clock pessimism             -0.291     1.651    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.120     1.771    pcc0_2/OutputFSM_2/data_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pcc4_1/OutputFSM_1/data_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc3_1/InputFSM_2/address_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.288%)  route 0.254ns (57.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.565     1.396    pcc4_1/OutputFSM_1/CLK
    SLICE_X9Y52          FDRE                                         r  pcc4_1/OutputFSM_1/data_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.537 r  pcc4_1/OutputFSM_1/data_r_reg[23]/Q
                         net (fo=4, routed)           0.254     1.791    pcc4_1/OutputFSM_1/Q[23]
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  pcc4_1/OutputFSM_1/address_r[7]_i_1__7/O
                         net (fo=1, routed)           0.000     1.836    pcc3_1/InputFSM_2/address_r_reg[7]_0[7]
    SLICE_X9Y48          FDRE                                         r  pcc3_1/InputFSM_2/address_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.837     1.954    pcc3_1/InputFSM_2/CLK
    SLICE_X9Y48          FDRE                                         r  pcc3_1/InputFSM_2/address_r_reg[7]/C
                         clock pessimism             -0.286     1.668    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.092     1.760    pcc3_1/InputFSM_2/address_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pcc14_1/OutputFSM_2/data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc15_1/InputFSM_1/address_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.940%)  route 0.236ns (53.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.592     1.423    pcc14_1/OutputFSM_2/CLK
    SLICE_X60Y53         FDRE                                         r  pcc14_1/OutputFSM_2/data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164     1.587 r  pcc14_1/OutputFSM_2/data_r_reg[17]/Q
                         net (fo=4, routed)           0.236     1.824    pcc14_1/OutputFSM_2/data_r_reg[65]_0[17]
    SLICE_X61Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.869 r  pcc14_1/OutputFSM_2/address_r[1]_i_1__45/O
                         net (fo=1, routed)           0.000     1.869    pcc15_1/InputFSM_1/address_r_reg[3]_1[1]
    SLICE_X61Y45         FDRE                                         r  pcc15_1/InputFSM_1/address_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.864     1.981    pcc15_1/InputFSM_1/CLK
    SLICE_X61Y45         FDRE                                         r  pcc15_1/InputFSM_1/address_r_reg[1]/C
                         clock pessimism             -0.286     1.695    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.091     1.786    pcc15_1/InputFSM_1/address_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pcc5_1/OutputFSM_1/data_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc4_1/OutputFSM_2/data_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.684%)  route 0.260ns (58.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.561     1.392    pcc5_1/OutputFSM_1/CLK
    SLICE_X35Y50         FDRE                                         r  pcc5_1/OutputFSM_1/data_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  pcc5_1/OutputFSM_1/data_r_reg[26]/Q
                         net (fo=2, routed)           0.260     1.794    pcc4_1/Arbiter/data_r_reg[65][26]
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  pcc4_1/Arbiter/data_r[26]_i_1__5/O
                         net (fo=1, routed)           0.000     1.839    pcc4_1/OutputFSM_2/data_r_reg[65]_1[26]
    SLICE_X36Y46         FDRE                                         r  pcc4_1/OutputFSM_2/data_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.832     1.949    pcc4_1/OutputFSM_2/CLK
    SLICE_X36Y46         FDRE                                         r  pcc4_1/OutputFSM_2/data_r_reg[26]/C
                         clock pessimism             -0.286     1.663    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.755    pcc4_1/OutputFSM_2/data_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcc15_1/InputFSM_1/pack_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc14_1/OutputFSM_2/pack_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.724%)  route 0.260ns (61.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.593     1.424    pcc15_1/InputFSM_1/CLK
    SLICE_X60Y41         FDRE                                         r  pcc15_1/InputFSM_1/pack_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  pcc15_1/InputFSM_1/pack_r_reg/Q
                         net (fo=1, routed)           0.260     1.848    pcc14_1/OutputFSM_2/PCC_op_pack_i2
    SLICE_X62Y51         FDRE                                         r  pcc14_1/OutputFSM_2/pack_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.864     1.982    pcc14_1/OutputFSM_2/CLK
    SLICE_X62Y51         FDRE                                         r  pcc14_1/OutputFSM_2/pack_r_reg/C
                         clock pessimism             -0.286     1.696    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.066     1.762    pcc14_1/OutputFSM_2/pack_r_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pcc1_2/OutputFSM_1/data_r_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc0_2/OutputFSM_2/data_r_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.398%)  route 0.232ns (52.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.553     1.384    pcc1_2/OutputFSM_1/CLK
    SLICE_X30Y69         FDRE                                         r  pcc1_2/OutputFSM_1/data_r_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.164     1.548 r  pcc1_2/OutputFSM_1/data_r_reg[48]/Q
                         net (fo=2, routed)           0.232     1.780    pcc0_2/Arbiter/data_r_reg[65]_0[48]
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.045     1.825 r  pcc0_2/Arbiter/data_r[48]_i_1__44/O
                         net (fo=1, routed)           0.000     1.825    pcc0_2/OutputFSM_2/D[48]
    SLICE_X40Y69         FDRE                                         r  pcc0_2/OutputFSM_2/data_r_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.821     1.938    pcc0_2/OutputFSM_2/CLK
    SLICE_X40Y69         FDRE                                         r  pcc0_2/OutputFSM_2/data_r_reg[48]/C
                         clock pessimism             -0.291     1.647    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.091     1.738    pcc0_2/OutputFSM_2/data_r_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcc2_1/InputFSM_BRIDGE/fail_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc1_2/OutputFSM_BRIDGE/fail_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.427%)  route 0.244ns (65.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.564     1.395    pcc2_1/InputFSM_BRIDGE/CLK
    SLICE_X31Y49         FDRE                                         r  pcc2_1/InputFSM_BRIDGE/fail_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.128     1.523 r  pcc2_1/InputFSM_BRIDGE/fail_r_reg/Q
                         net (fo=1, routed)           0.244     1.767    pcc1_2/OutputFSM_BRIDGE/fail_r_reg_0
    SLICE_X28Y52         FDRE                                         r  pcc1_2/OutputFSM_BRIDGE/fail_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.832     1.949    pcc1_2/OutputFSM_BRIDGE/CLK
    SLICE_X28Y52         FDRE                                         r  pcc1_2/OutputFSM_BRIDGE/fail_r_reg/C
                         clock pessimism             -0.286     1.663    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.016     1.679    pcc1_2/OutputFSM_BRIDGE/fail_r_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcc8_1/OutputFSM_2/fwd_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pcc9_1/OutputFSM_2/fwd_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.802%)  route 0.268ns (56.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.806    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.560     1.391    pcc8_1/OutputFSM_2/CLK
    SLICE_X34Y53         FDRE                                         r  pcc8_1/OutputFSM_2/fwd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  pcc8_1/OutputFSM_2/fwd_r_reg/Q
                         net (fo=2, routed)           0.268     1.824    pcc9_1/Arbiter/PCC_op_fwd_8_1_o2
    SLICE_X46Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  pcc9_1/Arbiter/fwd_r_i_1__25/O
                         net (fo=1, routed)           0.000     1.869    pcc9_1/OutputFSM_2/cb_of_fwd[0]
    SLICE_X46Y53         FDRE                                         r  pcc9_1/OutputFSM_2/fwd_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.088    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=6809, routed)        0.831     1.949    pcc9_1/OutputFSM_2/CLK
    SLICE_X46Y53         FDRE                                         r  pcc9_1/OutputFSM_2/fwd_r_reg/C
                         clock pessimism             -0.291     1.658    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.121     1.779    pcc9_1/OutputFSM_2/fwd_r_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y12  u_uart_send/fifomem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y12  u_uart_send/fifomem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y5   SendData_f1_0_1/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y5   SendData_f1_0_1/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y11  SendData_f2_3_1/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y11  SendData_f2_3_1/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y3   SendData_f3_15_1/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y3   SendData_f3_15_1/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y12  SendData_f6_7_2/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y12  SendData_f6_7_2/uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y69  pcc5_1/OutputFSM_2/data_r_reg[57]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y69   pcc5_1/OutputFSM_2/data_r_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y65  pcc6_2/OutputFSM_1/data_r_reg[39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y80  pcc6_2/OutputFSM_1/data_r_reg[63]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y83  pcc6_2/OutputFSM_1/fail_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y64  pcc8_1/OutputFSM_2/data_r_reg[38]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y63  pcc8_1/OutputFSM_2/data_r_reg[53]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y66  SendData_f6_7_2/PCC_op_data_o_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y66  SendData_f6_7_2/PCC_op_data_o_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y66  SendData_f6_7_2/PCC_op_data_o_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y43   SendData_f2_3_1/PCC_op_data_o_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y47   SendData_f2_3_1/PCC_op_data_o_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y47   SendData_f2_3_1/PCC_op_data_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y43   SendData_f2_3_1/PCC_op_data_o_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X54Y37  SendData_f3_15_1/PCC_op_data_o_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X54Y37  SendData_f3_15_1/PCC_op_data_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y40  pcc0_1/Arbiter/connections_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y39  pcc0_1/Arbiter/connections_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y39  pcc0_1/Arbiter/connections_r_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y39  pcc0_1/Arbiter/connections_r_reg[8]/C



