# Lab 3

æç§‹å®‡ 3220103373

## Design

### BranchTargetBuffer

#### æ¨¡å—æ¥å£

æ¨¡å—æ¥å£å®šä¹‰å¦‚ä¸‹ï¼š

```Verilog
module BranchTargetBuffer(
    input clk, rst,
    input [31:0] PC_IF,
    input [31:0] PC_ID,
    input [31:0] jump_PC_ID,
    input Branch_ID, // If branch is actually taken.
    input B_valid, // If this branch is a branch instruction.
    input stall, // If stall is asserted, do not update BTB.

    output [31:0] predictedPC, // Predicted PC.
    output predict, // Predicted branch taken or not, if taken, predictedPC will be next PC.
    output flush
);
```

#### BTBè®¾è®¡

é¦–å…ˆè®¾è®¡BTBï¼ŒæŠŠBHTå’ŒBTBåˆåœ¨ä¸€èµ·ï¼Œç»Ÿç§°ä¸º**BranchTargetBuffer**

æœ¬å®éªŒä¸­çš„ç¨‹åºçš„æŒ‡ä»¤åœ°å€ä¸º`0x80000000`åˆ°`0x800003ac`ï¼Œä¸€å…±236ä¸ªåœ°å€

æŒ‡ä»¤PCä¸åˆ†æŒ‡æ ‡ç´¢å¼•çš„è½¬æ¢ï¼š

```Verilog
input [31:0] pc;
wire [7:0] index;
assign index = pc[9:2];
```

ä¸€å…±256ä¸ªè¡¨é¡¹ï¼Œæ¯ä¸ªè¡¨é¡¹æœ‰11bitï¼š

- æœ‰æ•ˆä½`Valid`: 1bit
- çŠ¶æ€`State`: 2bit
- è·³è½¬çš„ç›®æ ‡åœ°å€çš„ç´¢å¼•å€¼`Target Index`: 8bit

```txt
          10    9         8   7                        0 
        â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  0     â”‚Validâ”‚    State    â”‚        Target Index        â”‚
        â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  1     â”‚Validâ”‚    State    â”‚        Target Index        â”‚
        â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                            .
                            .
                            .
        â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  255   â”‚Validâ”‚    State    â”‚        Target Index        â”‚
        â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        åˆ†æ”¯è¡¨ç»“æ„
```

å®ç°å¦‚ä¸‹ï¼š

```Verilog
parameter BTB_SIZE = 256;
parameter ENTRY_SIZE = 11;
reg [ENTRY_SIZE-1:0] btb [0:BTB_SIZE-1];

wire [7:0] IF_index, ID_index; // Index of PC in BTB.
assign IF_index = PC_IF[9:2];
assign ID_index = PC_ID[9:2];
```

#### æ ¹æ®BTBè¿›è¡Œé¢„æµ‹

å› ä¸ºé¢„æµ‹å‘ç”Ÿåœ¨IFé˜¶æ®µï¼Œæ‰€ä»¥ä»BTBä¸­æ ¹æ®`PC_IF`å–å‡ºé¢„æµ‹çš„åœ°å€`predictrfPC`ï¼Œç»“åˆå½“å‰BTBçš„çŠ¶æ€å†³å®šæ˜¯å¦é‡‡ç”¨é¢„æµ‹ç»“æœ`predict`

åªæœ‰çŠ¶æ€ä¸º`11`æˆ–`10`æ—¶æ‰é‡‡ç”¨ï¼Œå³çŠ¶æ€çš„ç¬¬2ä½ä¿¡æ¯

`flush`çš„é€»è¾‘å¦‚ä¸‹ï¼š

- å½“å‰æŒ‡ä»¤æ˜¯åˆ†æ”¯ç±»å‹æŒ‡ä»¤
- **å½“å‰æ²¡æœ‰å†’é™©çš„stallå‘ç”Ÿ**ï¼Œå¦åˆ™ä¸è¿›è¡Œflush
- æ ¹æ®å®é™…åˆ†æ”¯æƒ…å†µå’Œé¢„æµ‹æƒ…å†µè¿›è¡Œåˆ¤æ–­
    - å¦‚æœé¢„æµ‹è·³è½¬ä½†å®é™…ä¸Šä¸éœ€è¦è·³è½¬
    - å¦‚æœé¢„æµ‹ä¸è·³è½¬ä½†å®é™…ä¸Šéœ€è¦è·³è½¬
    - å¦‚æœé¢„æµ‹è·³è½¬ä¸”å®é™…ä¸Šéœ€è¦è·³è½¬ï¼Œä½†æ˜¯é¢„æµ‹çš„åœ°å€å’Œå®é™…çš„åœ°å€ä¸åŒ

!!! tip å…³äºStall
    åŸæœ¬æ²¡æœ‰è€ƒè™‘åˆ°è¿™ä¸ªç‚¹ï¼Œå¯¼è‡´loadç±»å‹åå¦‚æœæœ‰åˆ†æ”¯æŒ‡ä»¤ä¼šå‡ºé”™ï¼Œç»è¿‡å¤§é‡è°ƒè¯•æ‰å‘ç°è¿™ä¸ªé—®é¢˜ ğŸ˜“

é‡‡ç”¨ç»„åˆé€»è¾‘èµ‹å€¼

```Verilog
// Make prediction based on BTB.
assign predictedPC = btb[IF_index][7:0] << 2 | 32'h00000000; // Extend pc index to pc.
assign predict = btb[IF_index][10] & btb[IF_index][9]; // To take prediction or not.
assign flush = (!stall) && B_valid && ((btb[ID_index][9] != Branch_ID) || (Branch_ID && (btb[ID_index][7:0] != jump_PC_ID[9:2]))); // Flush.
```

#### æ›´æ–°BTB

é¢„æµ‹ç»“æœçš„çº æ­£å‘ç”Ÿåœ¨IDé˜¶æ®µï¼Œæ ¹æ®IDä¼ å…¥çš„ä¿¡å·è¿›è¡Œçº æ­£

å¦‚æœå½“å‰Stallåˆ™ä¸æ›´æ–°ï¼Œä¸ç„¶ä¼šå‘ç”Ÿå†’é™©

å¦‚æœå½“å‰æŒ‡ä»¤æ˜¯åˆ†æ”¯ç±»å‹çš„æŒ‡ä»¤ï¼Œæ ¹æ®æ˜¯å¦é‡‡å–åˆ†æ”¯`Branch_ID`å’Œå½“å‰çŠ¶æ€è¿›è¡Œæ›´æ–°

- æœ‰æ•ˆä½ç½®1ï¼Œä¸ç”¨æ¯æ¬¡éƒ½åˆ¤æ–­æ˜¯å¦å­˜åœ¨entry
- å½“å‰çŠ¶æ€ä¸º
    - `11`
        - `Branch` -> `11`
        - `!Branch` -> `10`
    - `10`
        - `Branch` -> `11`
        - `!Branch` -> `00`
    - `01`
        - `Branch` -> `11`
        - `!Branch` -> `00`
    - `00`
        - `Branch` -> `01`
        - `!Branch` -> `00`

æ­¤å¤–ï¼Œåœ°å€çš„æ›´æ–°å–å†³äºæ˜¯å¦å‘ç”Ÿåˆ†æ”¯ï¼Œå¦‚æœå‘ç”Ÿäº†å°±æ›´æ–°

å®ç°èµ·æ¥å¯ä»¥æ›´åŠ ç®€æ´ï¼Œæå–å…¶ä¸­çš„å…¬å…±éƒ¨åˆ†ä»£ç 

```Verilog
// Update BTB.
always @ (posedge clk or posedge rst) begin
    if (rst) begin
        for (i = 0; i < BTB_SIZE; i = i + 1) begin
            btb[i] <= 11'b0;
        end
    end else if (!stall) begin
        // Update states.
        if (B_valid) begin
            btb[ID_index][10] = 1'b1; // Set valid bit.
            if (btb[ID_index][9] == btb[ID_index][8]) begin btb[ID_index][8] = Branch_ID; end // 11 && 00.
            else begin btb[ID_index][9:8] = {2{Branch_ID}}; end // 01 && 10.
        end

        // Update branch target.
        if (Branch_ID) begin 
            btb[ID_index][7:0] = jump_PC_ID[9:2];
        end
    end
end
```

### RV32core

éœ€è¦ä¿®æ”¹ä¸€äº›æ¨¡å—

é¦–å…ˆè‚¯å®šæ˜¯å®ä¾‹åŒ–BTBæ¨¡å—ï¼Œæ¥å…¥ä¿¡å·

```Verilog
// Branch prediction wires.
wire [1:0] instType;
wire predict, predictFlush;
wire [31:0] predicted_PC;

...

// Branch prediction.
BranchTargetBuffer BTB(.clk(debug_clk),.rst(rst),
    .PC_IF(PC_IF),.PC_ID(PC_ID),.jump_PC_ID(jump_PC_ID),.Branch_ID(Branch_ctrl),.B_valid(instType[0] | instType[1]),.stall(reg_FD_stall),
    .predictedPC(predicted_PC),.predict(predict),.flush(predictFlush));
```

ç„¶åä¿®æ”¹ä¸€ä¸‹æ§åˆ¶å•å…ƒï¼Œæ¥å‡ºå½“å‰æŒ‡ä»¤æ˜¯å¦ä¸ºåˆ†æ”¯æŒ‡ä»¤å’Œè·³è½¬æŒ‡ä»¤`B_valid`å’Œ`J_valid`

ç„¶åæ˜¯ä¿®æ”¹ä¸€ä¸‹å–æŒ‡é€»è¾‘ï¼Œå¦‚æœéœ€è¦flushå°±é‡‡ç”¨IDé˜¶æ®µçš„pcï¼Œå¦åˆ™é‡‡ç”¨IFé˜¶æ®µçš„ï¼ŒIDé˜¶æ®µæ ¹æ®IDè¯‘ç å‡ºçš„ä¿¡å·å†³å®šæ˜¯å¦è·³è½¬ï¼ŒIFé˜¶æ®µæ ¹æ®æ˜¯å¦é‡‡ç”¨é¢„æµ‹ç»“æœè¿›è¡Œå†³å®š

```Verilog
MUX4T1_32 mux_IF(.I0(PC_4_IF),.I1(predicted_PC),.I2(PC_ID + 32'd4),.I3(jump_PC_ID),
    .s(predictFlush ? {1'b1, Branch_ctrl} : {1'b0, predict}),.o(next_PC_IF)); // If flushed, use pc from ID, otherwise use pc from IF.
```

---

## Run

ä»¿çœŸæ­£ç¡®ï¼Œä¸Šæ¿æ­£ç¡®

---

## Exercises

!!! question è¯·åœ¨æŠ¥å‘Šé‡Œå±•ç¤ºå››ç§ä»¿çœŸæ³¢å½¢ï¼šåˆ†æ”¯é¢„æµ‹è·³è½¬ä½†å®é™…ä¸è·³è½¬ï¼Œåˆ†æ”¯é¢„æµ‹ä¸è·³è½¬ä½†å®é™…è·³è½¬ï¼Œåˆ†æ”¯é¢„æµ‹è·³è½¬ä¸”å®é™…è·³è½¬ï¼Œåˆ†æ”¯é¢„æµ‹ä¸è·³è½¬ä¸”å®é™…ä¸è·³è½¬
    åˆ†æ”¯é¢„æµ‹è·³è½¬ä½†å®é™…ä¸è·³è½¬ï¼š

    ![img-8](assets/1.png)  

    åˆ†æ”¯é¢„æµ‹ä¸è·³è½¬ä½†å®é™…è·³è½¬ï¼š

    ![alt text](assets/2.png)

    åˆ†æ”¯é¢„æµ‹è·³è½¬ä¸”å®é™…è·³è½¬ï¼š

    ![img-7](assets/3.png)  

    åˆ†æ”¯é¢„æµ‹ä¸è·³è½¬ä¸”å®é™…ä¸è·³è½¬ï¼š

    ![img-9](assets/4.png)  

!!! question ç›¸æ¯”äºé™æ€åˆ†æ”¯é¢„æµ‹ï¼Œè¯´æ˜åŠ¨æ€åˆ†æ”¯é¢„æµ‹çš„ä¼˜ç‚¹ä»¥åŠç¼ºç‚¹
    - ä¼˜ç‚¹ï¼šå‡†ç¡®æ€§æ›´é«˜ï¼Œèƒ½å¤Ÿé€šè¿‡ç¨‹åºè¿è¡Œçš„å†å²ä¿¡æ¯è¿›è¡Œé¢„æµ‹ï¼Œé€‚åº”æ€§æ›´å¼ºï¼Œèƒ½å¤Ÿå‡å°‘é¢„æµ‹é”™è¯¯çš„æŸå¤±ï¼Œæ€§èƒ½æ›´å¥½
    - ç¼ºç‚¹ï¼šç¡¬ä»¶å¤æ‚æ€§æå‡ï¼Œèƒ½è€—å¢åŠ ï¼Œå¦‚æœç¨‹åºå­˜åœ¨å¾ˆå¤šåˆ†æ”¯é‚£ä¹ˆå¯èƒ½é€ æˆåˆ†æŒ‡æ ‡å¤§é‡ä¿®æ”¹
