{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665993150757 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1665993150757 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"test2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665993150764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665993150787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665993150787 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1665993150825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1665993150825 ""}  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1665993150825 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665993150923 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665993150928 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993151005 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665993151005 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993151007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993151007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993151007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993151007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993151007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993151007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993151007 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993151007 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665993151007 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665993151009 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665993151009 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665993151009 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665993151009 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665993151010 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 92 " "No exact pin location assignment(s) for 6 pins of 92 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665993151208 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665993151643 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAMtest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAMtest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665993151644 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665993151646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665993151646 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665993151650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665993151650 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665993151651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node DE10CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993151672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_pres.e2 " "Destination node estado_pres.e2" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665993151672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_pres.e4 " "Destination node estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665993151672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665993151672 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993151672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993151672 ""}  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993151672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993151672 ""}  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993151672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector4~1  " "Automatically promoted node Selector4~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993151672 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993151672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_out\[15\]~0  " "Automatically promoted node led_out\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993151672 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993151672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665993152010 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665993152010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665993152010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665993152011 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[2\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[2\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[2\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[7\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[7\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[7\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[8\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[8\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[8\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993152016 ""}  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1665993152016 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1665993152017 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993152017 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993152017 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993152017 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993152017 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993152017 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993152017 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993152017 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993152017 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1665993152017 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665993152018 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665993152019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665993152019 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665993152019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665993152020 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665993152021 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "23 I/O Output Buffer " "Packed 23 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665993152021 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1665993152021 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665993152021 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1665993152049 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1665993152049 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665993152049 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993152050 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993152050 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993152050 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993152050 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993152050 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 30 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993152050 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 23 37 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993152050 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 32 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993152050 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993152050 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1665993152050 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665993152050 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 202 0 0 } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 88 0 0 } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1665993152131 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993152168 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665993152171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665993153102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993153191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665993153207 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665993155345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993155345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665993155829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X67_Y22 X78_Y32 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32" {  } { { "loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32"} { { 12 { 0 ""} 67 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665993157064 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665993157064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665993158492 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665993158492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993158493 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665993158627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665993158633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665993159012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665993159013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665993159549 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993160064 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1665993160311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.fit.smsg " "Generated suppressed messages file D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665993160375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5660 " "Peak virtual memory: 5660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665993160711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 02:52:40 2022 " "Processing ended: Mon Oct 17 02:52:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665993160711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665993160711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665993160711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665993160711 ""}
