<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2661" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2661{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.37px;}
#t2_2661{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2661{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2661{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2661{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_2661{left:70px;bottom:1061px;letter-spacing:0.16px;word-spacing:0.01px;}
#t7_2661{left:360px;bottom:476px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t8_2661{left:70px;bottom:376px;letter-spacing:-0.12px;}
#t9_2661{left:70px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#ta_2661{left:70px;bottom:336px;letter-spacing:-0.14px;word-spacing:-1px;}
#tb_2661{left:70px;bottom:319px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tc_2661{left:70px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#td_2661{left:70px;bottom:286px;letter-spacing:-0.14px;}
#te_2661{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tf_2661{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tg_2661{left:70px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#th_2661{left:70px;bottom:212px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#ti_2661{left:70px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tj_2661{left:70px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tk_2661{left:70px;bottom:146px;}
#tl_2661{left:96px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tm_2661{left:96px;bottom:133px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#tn_2661{left:96px;bottom:116px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#to_2661{left:79px;bottom:1043px;letter-spacing:-0.14px;}
#tp_2661{left:79px;bottom:1028px;letter-spacing:-0.12px;}
#tq_2661{left:316px;bottom:1043px;letter-spacing:-0.15px;}
#tr_2661{left:316px;bottom:1028px;}
#ts_2661{left:371px;bottom:1043px;letter-spacing:-0.14px;}
#tt_2661{left:371px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tu_2661{left:371px;bottom:1013px;letter-spacing:-0.14px;}
#tv_2661{left:445px;bottom:1043px;letter-spacing:-0.12px;}
#tw_2661{left:445px;bottom:1028px;letter-spacing:-0.11px;}
#tx_2661{left:445px;bottom:1013px;letter-spacing:-0.12px;}
#ty_2661{left:530px;bottom:1043px;letter-spacing:-0.13px;}
#tz_2661{left:79px;bottom:990px;letter-spacing:-0.12px;}
#t10_2661{left:79px;bottom:973px;letter-spacing:-0.14px;}
#t11_2661{left:316px;bottom:990px;}
#t12_2661{left:371px;bottom:990px;letter-spacing:-0.15px;}
#t13_2661{left:445px;bottom:990px;letter-spacing:-0.16px;}
#t14_2661{left:445px;bottom:973px;letter-spacing:-0.15px;}
#t15_2661{left:530px;bottom:990px;letter-spacing:-0.11px;}
#t16_2661{left:530px;bottom:973px;letter-spacing:-0.12px;}
#t17_2661{left:79px;bottom:950px;letter-spacing:-0.12px;}
#t18_2661{left:79px;bottom:933px;letter-spacing:-0.14px;}
#t19_2661{left:316px;bottom:950px;}
#t1a_2661{left:371px;bottom:950px;letter-spacing:-0.15px;}
#t1b_2661{left:445px;bottom:950px;letter-spacing:-0.16px;}
#t1c_2661{left:445px;bottom:933px;letter-spacing:-0.15px;}
#t1d_2661{left:530px;bottom:950px;letter-spacing:-0.11px;}
#t1e_2661{left:530px;bottom:933px;letter-spacing:-0.12px;}
#t1f_2661{left:79px;bottom:910px;letter-spacing:-0.12px;}
#t1g_2661{left:79px;bottom:894px;letter-spacing:-0.13px;}
#t1h_2661{left:316px;bottom:910px;}
#t1i_2661{left:371px;bottom:910px;letter-spacing:-0.16px;}
#t1j_2661{left:445px;bottom:910px;letter-spacing:-0.17px;}
#t1k_2661{left:530px;bottom:910px;letter-spacing:-0.11px;}
#t1l_2661{left:530px;bottom:894px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1m_2661{left:79px;bottom:871px;letter-spacing:-0.13px;}
#t1n_2661{left:79px;bottom:854px;letter-spacing:-0.14px;}
#t1o_2661{left:316px;bottom:871px;}
#t1p_2661{left:371px;bottom:871px;letter-spacing:-0.15px;}
#t1q_2661{left:445px;bottom:871px;letter-spacing:-0.16px;}
#t1r_2661{left:445px;bottom:854px;letter-spacing:-0.15px;}
#t1s_2661{left:530px;bottom:871px;letter-spacing:-0.11px;}
#t1t_2661{left:530px;bottom:854px;letter-spacing:-0.12px;}
#t1u_2661{left:79px;bottom:831px;letter-spacing:-0.12px;}
#t1v_2661{left:79px;bottom:814px;letter-spacing:-0.14px;}
#t1w_2661{left:316px;bottom:831px;}
#t1x_2661{left:371px;bottom:831px;letter-spacing:-0.15px;}
#t1y_2661{left:445px;bottom:831px;letter-spacing:-0.16px;}
#t1z_2661{left:445px;bottom:814px;letter-spacing:-0.15px;}
#t20_2661{left:530px;bottom:831px;letter-spacing:-0.11px;}
#t21_2661{left:530px;bottom:814px;letter-spacing:-0.12px;}
#t22_2661{left:79px;bottom:791px;letter-spacing:-0.12px;}
#t23_2661{left:79px;bottom:774px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t24_2661{left:316px;bottom:791px;}
#t25_2661{left:371px;bottom:791px;letter-spacing:-0.16px;}
#t26_2661{left:445px;bottom:791px;letter-spacing:-0.17px;}
#t27_2661{left:530px;bottom:791px;letter-spacing:-0.11px;}
#t28_2661{left:530px;bottom:774px;letter-spacing:-0.12px;}
#t29_2661{left:79px;bottom:752px;letter-spacing:-0.13px;}
#t2a_2661{left:79px;bottom:735px;letter-spacing:-0.14px;}
#t2b_2661{left:316px;bottom:752px;}
#t2c_2661{left:371px;bottom:752px;letter-spacing:-0.15px;}
#t2d_2661{left:445px;bottom:752px;letter-spacing:-0.16px;}
#t2e_2661{left:445px;bottom:735px;letter-spacing:-0.15px;}
#t2f_2661{left:530px;bottom:752px;letter-spacing:-0.11px;}
#t2g_2661{left:530px;bottom:735px;letter-spacing:-0.12px;}
#t2h_2661{left:79px;bottom:712px;letter-spacing:-0.12px;}
#t2i_2661{left:79px;bottom:695px;letter-spacing:-0.14px;}
#t2j_2661{left:316px;bottom:712px;}
#t2k_2661{left:371px;bottom:712px;letter-spacing:-0.15px;}
#t2l_2661{left:445px;bottom:712px;letter-spacing:-0.16px;}
#t2m_2661{left:445px;bottom:695px;letter-spacing:-0.15px;}
#t2n_2661{left:530px;bottom:712px;letter-spacing:-0.11px;}
#t2o_2661{left:530px;bottom:695px;letter-spacing:-0.12px;}
#t2p_2661{left:79px;bottom:672px;letter-spacing:-0.12px;}
#t2q_2661{left:79px;bottom:655px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2r_2661{left:316px;bottom:672px;}
#t2s_2661{left:371px;bottom:672px;letter-spacing:-0.16px;}
#t2t_2661{left:445px;bottom:672px;letter-spacing:-0.17px;}
#t2u_2661{left:530px;bottom:672px;letter-spacing:-0.11px;}
#t2v_2661{left:530px;bottom:655px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2w_2661{left:79px;bottom:632px;letter-spacing:-0.12px;}
#t2x_2661{left:79px;bottom:616px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2y_2661{left:316px;bottom:632px;}
#t2z_2661{left:371px;bottom:632px;letter-spacing:-0.15px;}
#t30_2661{left:445px;bottom:632px;letter-spacing:-0.16px;}
#t31_2661{left:445px;bottom:616px;letter-spacing:-0.15px;}
#t32_2661{left:530px;bottom:632px;letter-spacing:-0.11px;}
#t33_2661{left:530px;bottom:616px;letter-spacing:-0.12px;}
#t34_2661{left:79px;bottom:593px;letter-spacing:-0.12px;}
#t35_2661{left:79px;bottom:576px;letter-spacing:-0.14px;}
#t36_2661{left:316px;bottom:593px;}
#t37_2661{left:371px;bottom:593px;letter-spacing:-0.15px;}
#t38_2661{left:445px;bottom:593px;letter-spacing:-0.16px;}
#t39_2661{left:445px;bottom:576px;letter-spacing:-0.15px;}
#t3a_2661{left:530px;bottom:593px;letter-spacing:-0.11px;}
#t3b_2661{left:530px;bottom:576px;letter-spacing:-0.12px;}
#t3c_2661{left:79px;bottom:553px;letter-spacing:-0.12px;}
#t3d_2661{left:79px;bottom:536px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3e_2661{left:316px;bottom:553px;}
#t3f_2661{left:371px;bottom:553px;letter-spacing:-0.16px;}
#t3g_2661{left:445px;bottom:553px;letter-spacing:-0.17px;}
#t3h_2661{left:530px;bottom:553px;letter-spacing:-0.11px;}
#t3i_2661{left:530px;bottom:536px;letter-spacing:-0.12px;}
#t3j_2661{left:81px;bottom:455px;letter-spacing:-0.15px;}
#t3k_2661{left:149px;bottom:455px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t3l_2661{left:288px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t3m_2661{left:447px;bottom:455px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t3n_2661{left:597px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t3o_2661{left:747px;bottom:455px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t3p_2661{left:96px;bottom:422px;}
#t3q_2661{left:144px;bottom:422px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3r_2661{left:252px;bottom:431px;letter-spacing:-0.11px;}
#t3s_2661{left:247px;bottom:414px;letter-spacing:-0.12px;}
#t3t_2661{left:439px;bottom:422px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3u_2661{left:618px;bottom:422px;letter-spacing:-0.1px;}
#t3v_2661{left:768px;bottom:422px;letter-spacing:-0.17px;}

.s1_2661{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2661{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2661{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2661{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2661{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2661{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2661{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_2661{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_2661{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2661" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2661Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2661" style="-webkit-user-select: none;"><object width="935" height="1210" data="2661/2661.svg" type="image/svg+xml" id="pdf2661" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2661" class="t s1_2661">VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD—Scatter Packed Single, Packed Double with Signed Dword and Qword </span>
<span id="t2_2661" class="t s2_2661">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2661" class="t s1_2661">Vol. 2C </span><span id="t4_2661" class="t s1_2661">5-699 </span>
<span id="t5_2661" class="t s3_2661">VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD—Scatter Packed Single, Packed </span>
<span id="t6_2661" class="t s3_2661">Double with Signed Dword and Qword Indices </span>
<span id="t7_2661" class="t s4_2661">Instruction Operand Encoding </span>
<span id="t8_2661" class="t s5_2661">Description </span>
<span id="t9_2661" class="t s6_2661">Stores up to 16 elements (or 8 elements) in doubleword/quadword vector zmm1 to the memory locations pointed </span>
<span id="ta_2661" class="t s6_2661">by base address BASE_ADDR and index vector VINDEX, with scale SCALE. The elements are specified via the VSIB </span>
<span id="tb_2661" class="t s6_2661">(i.e., the index register is a vector register, holding packed indices). Elements will only be stored if their corre- </span>
<span id="tc_2661" class="t s6_2661">sponding mask bit is one. The entire mask register will be set to zero by this instruction unless it triggers an excep- </span>
<span id="td_2661" class="t s6_2661">tion. </span>
<span id="te_2661" class="t s6_2661">This instruction can be suspended by an exception if at least one element is already scattered (i.e., if the exception </span>
<span id="tf_2661" class="t s6_2661">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </span>
<span id="tg_2661" class="t s6_2661">register and the mask register (k1) are partially updated. If any traps or interrupts are pending from already scat- </span>
<span id="th_2661" class="t s6_2661">tered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction </span>
<span id="ti_2661" class="t s6_2661">breakpoint is not re-triggered when the instruction is continued. </span>
<span id="tj_2661" class="t s6_2661">Note that: </span>
<span id="tk_2661" class="t s7_2661">• </span><span id="tl_2661" class="t s6_2661">Only writes to overlapping vector indices are guaranteed to be ordered with respect to each other (from LSB to </span>
<span id="tm_2661" class="t s6_2661">MSB of the source registers). Note that this also include partially overlapping vector indices. Writes that are not </span>
<span id="tn_2661" class="t s6_2661">overlapped may happen in any order. Memory ordering with other instructions follows the Intel-64 memory </span>
<span id="to_2661" class="t s8_2661">Opcode/ </span>
<span id="tp_2661" class="t s8_2661">Instruction </span>
<span id="tq_2661" class="t s8_2661">Op/E </span>
<span id="tr_2661" class="t s8_2661">n </span>
<span id="ts_2661" class="t s8_2661">64/32 </span>
<span id="tt_2661" class="t s8_2661">bit Mode </span>
<span id="tu_2661" class="t s8_2661">Support </span>
<span id="tv_2661" class="t s8_2661">CPUID </span>
<span id="tw_2661" class="t s8_2661">Feature </span>
<span id="tx_2661" class="t s8_2661">Flag </span>
<span id="ty_2661" class="t s8_2661">Description </span>
<span id="tz_2661" class="t s9_2661">EVEX.128.66.0F38.W0 A2 /vsib </span>
<span id="t10_2661" class="t s9_2661">VSCATTERDPS vm32x {k1}, xmm1 </span>
<span id="t11_2661" class="t s9_2661">A </span><span id="t12_2661" class="t s9_2661">V/V </span><span id="t13_2661" class="t s9_2661">AVX512VL </span>
<span id="t14_2661" class="t s9_2661">AVX512F </span>
<span id="t15_2661" class="t s9_2661">Using signed dword indices, scatter single-precision </span>
<span id="t16_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t17_2661" class="t s9_2661">EVEX.256.66.0F38.W0 A2 /vsib </span>
<span id="t18_2661" class="t s9_2661">VSCATTERDPS vm32y {k1}, ymm1 </span>
<span id="t19_2661" class="t s9_2661">A </span><span id="t1a_2661" class="t s9_2661">V/V </span><span id="t1b_2661" class="t s9_2661">AVX512VL </span>
<span id="t1c_2661" class="t s9_2661">AVX512F </span>
<span id="t1d_2661" class="t s9_2661">Using signed dword indices, scatter single-precision </span>
<span id="t1e_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t1f_2661" class="t s9_2661">EVEX.512.66.0F38.W0 A2 /vsib </span>
<span id="t1g_2661" class="t s9_2661">VSCATTERDPS vm32z {k1}, zmm1 </span>
<span id="t1h_2661" class="t s9_2661">A </span><span id="t1i_2661" class="t s9_2661">V/V </span><span id="t1j_2661" class="t s9_2661">AVX512F </span><span id="t1k_2661" class="t s9_2661">Using signed dword indices, scatter single-precision </span>
<span id="t1l_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t1m_2661" class="t s9_2661">EVEX.128.66.0F38.W1 A2 /vsib </span>
<span id="t1n_2661" class="t s9_2661">VSCATTERDPD vm32x {k1}, xmm1 </span>
<span id="t1o_2661" class="t s9_2661">A </span><span id="t1p_2661" class="t s9_2661">V/V </span><span id="t1q_2661" class="t s9_2661">AVX512VL </span>
<span id="t1r_2661" class="t s9_2661">AVX512F </span>
<span id="t1s_2661" class="t s9_2661">Using signed dword indices, scatter double precision </span>
<span id="t1t_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t1u_2661" class="t s9_2661">EVEX.256.66.0F38.W1 A2 /vsib </span>
<span id="t1v_2661" class="t s9_2661">VSCATTERDPD vm32x {k1}, ymm1 </span>
<span id="t1w_2661" class="t s9_2661">A </span><span id="t1x_2661" class="t s9_2661">V/V </span><span id="t1y_2661" class="t s9_2661">AVX512VL </span>
<span id="t1z_2661" class="t s9_2661">AVX512F </span>
<span id="t20_2661" class="t s9_2661">Using signed dword indices, scatter double precision </span>
<span id="t21_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t22_2661" class="t s9_2661">EVEX.512.66.0F38.W1 A2 /vsib </span>
<span id="t23_2661" class="t s9_2661">VSCATTERDPD vm32y {k1}, zmm1 </span>
<span id="t24_2661" class="t s9_2661">A </span><span id="t25_2661" class="t s9_2661">V/V </span><span id="t26_2661" class="t s9_2661">AVX512F </span><span id="t27_2661" class="t s9_2661">Using signed dword indices, scatter double precision </span>
<span id="t28_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t29_2661" class="t s9_2661">EVEX.128.66.0F38.W0 A3 /vsib </span>
<span id="t2a_2661" class="t s9_2661">VSCATTERQPS vm64x {k1}, xmm1 </span>
<span id="t2b_2661" class="t s9_2661">A </span><span id="t2c_2661" class="t s9_2661">V/V </span><span id="t2d_2661" class="t s9_2661">AVX512VL </span>
<span id="t2e_2661" class="t s9_2661">AVX512F </span>
<span id="t2f_2661" class="t s9_2661">Using signed qword indices, scatter single-precision </span>
<span id="t2g_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t2h_2661" class="t s9_2661">EVEX.256.66.0F38.W0 A3 /vsib </span>
<span id="t2i_2661" class="t s9_2661">VSCATTERQPS vm64y {k1}, xmm1 </span>
<span id="t2j_2661" class="t s9_2661">A </span><span id="t2k_2661" class="t s9_2661">V/V </span><span id="t2l_2661" class="t s9_2661">AVX512VL </span>
<span id="t2m_2661" class="t s9_2661">AVX512F </span>
<span id="t2n_2661" class="t s9_2661">Using signed qword indices, scatter single-precision </span>
<span id="t2o_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t2p_2661" class="t s9_2661">EVEX.512.66.0F38.W0 A3 /vsib </span>
<span id="t2q_2661" class="t s9_2661">VSCATTERQPS vm64z {k1}, ymm1 </span>
<span id="t2r_2661" class="t s9_2661">A </span><span id="t2s_2661" class="t s9_2661">V/V </span><span id="t2t_2661" class="t s9_2661">AVX512F </span><span id="t2u_2661" class="t s9_2661">Using signed qword indices, scatter single-precision </span>
<span id="t2v_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t2w_2661" class="t s9_2661">EVEX.128.66.0F38.W1 A3 /vsib </span>
<span id="t2x_2661" class="t s9_2661">VSCATTERQPD vm64x {k1}, xmm1 </span>
<span id="t2y_2661" class="t s9_2661">A </span><span id="t2z_2661" class="t s9_2661">V/V </span><span id="t30_2661" class="t s9_2661">AVX512VL </span>
<span id="t31_2661" class="t s9_2661">AVX512F </span>
<span id="t32_2661" class="t s9_2661">Using signed qword indices, scatter double precision </span>
<span id="t33_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t34_2661" class="t s9_2661">EVEX.256.66.0F38.W1 A3 /vsib </span>
<span id="t35_2661" class="t s9_2661">VSCATTERQPD vm64y {k1}, ymm1 </span>
<span id="t36_2661" class="t s9_2661">A </span><span id="t37_2661" class="t s9_2661">V/V </span><span id="t38_2661" class="t s9_2661">AVX512VL </span>
<span id="t39_2661" class="t s9_2661">AVX512F </span>
<span id="t3a_2661" class="t s9_2661">Using signed qword indices, scatter double precision </span>
<span id="t3b_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t3c_2661" class="t s9_2661">EVEX.512.66.0F38.W1 A3 /vsib </span>
<span id="t3d_2661" class="t s9_2661">VSCATTERQPD vm64z {k1}, zmm1 </span>
<span id="t3e_2661" class="t s9_2661">A </span><span id="t3f_2661" class="t s9_2661">V/V </span><span id="t3g_2661" class="t s9_2661">AVX512F </span><span id="t3h_2661" class="t s9_2661">Using signed qword indices, scatter double precision </span>
<span id="t3i_2661" class="t s9_2661">floating-point values to memory using writemask k1. </span>
<span id="t3j_2661" class="t s8_2661">Op/En </span><span id="t3k_2661" class="t s8_2661">Tuple Type </span><span id="t3l_2661" class="t s8_2661">Operand 1 </span><span id="t3m_2661" class="t s8_2661">Operand 2 </span><span id="t3n_2661" class="t s8_2661">Operand 3 </span><span id="t3o_2661" class="t s8_2661">Operand 4 </span>
<span id="t3p_2661" class="t s9_2661">A </span><span id="t3q_2661" class="t s9_2661">Tuple1 Scalar </span>
<span id="t3r_2661" class="t s9_2661">BaseReg (R): VSIB:base, </span>
<span id="t3s_2661" class="t s9_2661">VectorReg(R): VSIB:index </span>
<span id="t3t_2661" class="t s9_2661">ModRM:reg (r) </span><span id="t3u_2661" class="t s9_2661">N/A </span><span id="t3v_2661" class="t s9_2661">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
