[%General]
%3Csource%3E=D:/LogicDesignExperiment/final_project/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd
%3Cfilename%3E=D:/LogicDesignExperiment/final_project/camera_try/ov7670_controller.v
%3Cclass%3E=100
%3Cbasename%3E=ov7670_controller
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, resend, config_finished, sioc, siod, reset, pwdn, xclk
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
camera_address\category=106
camera_address\port=0
camera_address\alias=camera_address
camera_address\type\Subtype\mark1=ieee::std_logic_vector
camera_address\type\Subtype\mark2=ieee::std_logic_vector
camera_address\type\Subtype\constraint\0\Range\dir=false
camera_address\type\Subtype\constraint\0\Range\left\Constant\value=7
camera_address\type\Subtype\constraint\0\Range\left\Constant\units=
camera_address\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
camera_address\type\Subtype\constraint\0\Range\right\Constant\value=0
camera_address\type\Subtype\constraint\0\Range\right\Constant\units=
camera_address\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
camera_address\init\Constant\value=42
camera_address\init\Constant\units=
camera_address\init\Constant\typeClass=0
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
command\category=117
command\port=0
command\alias=command
command\type\Subtype\mark1=ieee::std_logic_vector
command\type\Subtype\mark2=ieee::std_logic_vector
command\type\Subtype\constraint\0\Range\dir=false
command\type\Subtype\constraint\0\Range\left\Constant\value=15
command\type\Subtype\constraint\0\Range\left\Constant\units=
command\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
command\type\Subtype\constraint\0\Range\right\Constant\value=0
command\type\Subtype\constraint\0\Range\right\Constant\units=
command\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
config_finished\category=117
config_finished\port=2
config_finished\alias=config_finished
config_finished\type\Subtype\mark1=ieee::std_logic
config_finished\type\Subtype\mark2=ieee::std_logic
finished\category=117
finished\port=0
finished\alias=finished
finished\type\Subtype\mark1=ieee::std_logic
finished\type\Subtype\mark2=ieee::std_logic
finished\init\Constant\value=0
finished\init\Constant\units=
finished\init\Constant\typeClass=0
i2c_sender\category=105
i2c_sender\port=0
i2c_sender\alias=i2c_sender
inst_i2c_sender\category=105
inst_i2c_sender\port=0
inst_i2c_sender\alias=Inst_i2c_sender
inst_ov7670_registers\category=105
inst_ov7670_registers\port=0
inst_ov7670_registers\alias=Inst_ov7670_registers
ov7670_controller\category=100
ov7670_controller\port=0
ov7670_controller\alias=ov7670_controller
ov7670_registers\category=105
ov7670_registers\port=0
ov7670_registers\alias=ov7670_registers
pwdn\category=117
pwdn\port=2
pwdn\alias=pwdn
pwdn\type\Subtype\mark1=ieee::std_logic
pwdn\type\Subtype\mark2=ieee::std_logic
resend\category=117
resend\port=1
resend\alias=resend
resend\type\Subtype\mark1=ieee::std_logic
resend\type\Subtype\mark2=ieee::std_logic
reset\category=117
reset\port=2
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
send\category=117
send\port=0
send\alias=send
send\type\Subtype\mark1=ieee::std_logic
send\type\Subtype\mark2=ieee::std_logic
sioc\category=117
sioc\port=2
sioc\alias=sioc
sioc\type\Subtype\mark1=ieee::std_logic
sioc\type\Subtype\mark2=ieee::std_logic
siod\category=117
siod\port=3
siod\alias=siod
siod\type\Subtype\mark1=ieee::std_logic
siod\type\Subtype\mark2=ieee::std_logic
sys_clk\category=117
sys_clk\port=0
sys_clk\alias=sys_clk
sys_clk\type\Subtype\mark1=ieee::std_logic
sys_clk\type\Subtype\mark2=ieee::std_logic
sys_clk\init\Constant\value=0
sys_clk\init\Constant\units=
sys_clk\init\Constant\typeClass=0
taken\category=117
taken\port=0
taken\alias=taken
taken\type\Subtype\mark1=ieee::std_logic
taken\type\Subtype\mark2=ieee::std_logic
taken\init\Constant\value=0
taken\init\Constant\units=
taken\init\Constant\typeClass=0
xclk\category=117
xclk\port=2
xclk\alias=xclk
xclk\type\Subtype\mark1=ieee::std_logic
xclk\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
