

================================================================
== Vitis HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Tue Oct 19 19:28:35 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.074 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       28|  0.240 us|  0.280 us|   24|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        2|         1|          -|          -|      2|        no|
        |- Loop 2  |        2|        5|         2|          -|          -|  1 ~ 2|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|   1845|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     559|    506|    -|
|Memory           |        -|    -|     168|    293|    -|
|Multiplexer      |        -|    -|       -|    176|    -|
|Register         |        -|    -|     849|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    1576|   2820|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_23s_22ns_45_1_1_U3  |mul_23s_22ns_45_1_1  |        0|   1|    0|   31|    0|
    |mul_30s_29ns_58_2_1_U4  |mul_30s_29ns_58_2_1  |        0|   3|  118|   47|    0|
    |mul_80s_24ns_80_5_1_U1  |mul_80s_24ns_80_5_1  |        0|   3|  441|  256|    0|
    |mux_164_1_1_1_U5        |mux_164_1_1_1        |        0|   0|    0|   65|    0|
    |mux_164_1_1_1_U6        |mux_164_1_1_1        |        0|   0|    0|   65|    0|
    |mux_83_1_1_1_U2         |mux_83_1_1_1         |        0|   0|    0|   42|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   7|  559|  506|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_15ns_15ns_30_4_1_U7  |mul_mul_15ns_15ns_30_4_1  |    i0 * i0|
    |mul_mul_15ns_15s_30_4_1_U8   |mul_mul_15ns_15s_30_4_1   |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    +-----------------------------------+----------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |               Memory              |                       Module                       | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+----------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U             |sin_or_cos_float_s_ref_4oPi_table_100_V             |        0|  100|   21|    0|    13|  100|     1|         1300|
    |second_order_float_sin_cos_K0_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K0_V  |        0|   30|  120|    0|   256|   30|     1|         7680|
    |second_order_float_sin_cos_K1_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K1_V  |        0|   23|   92|    0|   256|   23|     1|         5888|
    |second_order_float_sin_cos_K2_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K2_V  |        0|   15|   60|    0|   256|   15|     1|         3840|
    +-----------------------------------+----------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                              |                                                    |        0|  168|  293|    0|   781|  168|     4|        18708|
    +-----------------------------------+----------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Ex_V_fu_495_p2               |         +|   0|  0|   15|           8|           8|
    |add_ln122_fu_332_p2          |         +|   0|  0|   15|           8|           7|
    |add_ln311_fu_825_p2          |         +|   0|  0|   10|           2|           1|
    |add_ln318_fu_943_p2          |         +|   0|  0|   10|           2|           1|
    |add_ln329_fu_1033_p2         |         +|   0|  0|   14|           9|           7|
    |ret_V_1_fu_752_p2            |         +|   0|  0|   30|          30|          30|
    |ret_V_fu_742_p2              |         +|   0|  0|   30|          30|          30|
    |shift_3_fu_975_p2            |         +|   0|  0|   39|          32|          32|
    |Ex_V_3_fu_528_p2             |         -|   0|  0|   15|           8|           8|
    |Mx_bits_V_1_fu_435_p2        |         -|   0|  0|   65|           1|          58|
    |newexp_fu_1199_p2            |         -|   0|  0|   39|          32|          32|
    |sub_ln1364_1_fu_969_p2       |         -|   0|  0|   39|           1|          32|
    |sub_ln1364_fu_546_p2         |         -|   0|  0|   14|           1|           9|
    |and_ln1003_1_fu_1177_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln1003_fu_1146_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln300_fu_1165_p2         |       and|   0|  0|    2|           1|           1|
    |results_sign_V_3_fu_1137_p2  |       and|   0|  0|    2|           1|           1|
    |closepath_fu_326_p2          |      icmp|   0|  0|   11|           8|           7|
    |icmp_ln1003_fu_1132_p2       |      icmp|   0|  0|   15|          23|           1|
    |icmp_ln1505_fu_1038_p2       |      icmp|   0|  0|   17|          29|           1|
    |icmp_ln300_1_fu_1160_p2      |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln300_2_fu_1191_p2      |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln300_fu_1141_p2        |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln311_fu_819_p2         |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln318_fu_937_p2         |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln321_fu_1014_p2        |      icmp|   0|  0|   18|          32|           5|
    |lshr_ln1340_1_fu_987_p2      |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln1340_fu_566_p2        |      lshr|   0|  0|  100|          32|          32|
    |or_ln1003_fu_1283_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln335_fu_1213_p2          |        or|   0|  0|    2|           1|           1|
    |Ex_V_4_fu_900_p3             |    select|   0|  0|    8|           1|           1|
    |Mx_V_1_fu_720_p3             |    select|   0|  0|   29|           1|           2|
    |Mx_bits_V_3_fu_440_p3        |    select|   0|  0|   58|           1|          58|
    |addr_fu_338_p3               |    select|   0|  0|    8|           1|           6|
    |c_1_5_fu_869_p3              |    select|   0|  0|   32|           1|          32|
    |c_1_6_fu_877_p3              |    select|   0|  0|   32|           1|          32|
    |cos_basis_fu_714_p3          |    select|   0|  0|    2|           1|           1|
    |k_V_2_fu_425_p3              |    select|   0|  0|    3|           1|           1|
    |out_exp_V_fu_1240_p3         |    select|   0|  0|    8|           1|           1|
    |p_Result_27_fu_853_p3        |    select|   0|  0|   32|           1|          32|
    |results_exp_V_fu_1269_p3     |    select|   0|  0|    8|           1|           8|
    |results_sig_V_fu_1294_p3     |    select|   0|  0|   23|           1|          23|
    |results_sign_V_1_fu_1125_p3  |    select|   0|  0|    2|           1|           1|
    |results_sign_V_fu_1183_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln1003_2_fu_1255_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln1003_4_fu_1276_p3   |    select|   0|  0|   23|           1|          23|
    |select_ln1003_5_fu_1287_p3   |    select|   0|  0|   23|           1|           1|
    |select_ln1003_fu_1152_p3     |    select|   0|  0|    2|           1|           1|
    |select_ln1365_1_fu_999_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln1365_fu_578_p3      |    select|   0|  0|   32|           1|          32|
    |select_ln288_fu_1248_p3      |    select|   0|  0|    7|           1|           7|
    |select_ln300_fu_1262_p3      |    select|   0|  0|    8|           1|           2|
    |select_ln319_fu_953_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln482_fu_500_p3       |    select|   0|  0|    8|           1|           8|
    |significand_fu_1228_p3       |    select|   0|  0|   23|           1|           1|
    |ush_1_fu_979_p3              |    select|   0|  0|   32|           1|          32|
    |ush_fu_552_p3                |    select|   0|  0|    9|           1|           9|
    |r_2_fu_513_p2                |       shl|   0|  0|  169|          58|          58|
    |r_3_fu_373_p2                |       shl|   0|  0|  325|         100|         100|
    |shl_ln1306_1_fu_993_p2       |       shl|   0|  0|  100|          32|          32|
    |shl_ln1306_fu_572_p2         |       shl|   0|  0|  100|          32|          32|
    |sin_basis_fu_640_p2          |       xor|   0|  0|    2|           1|           1|
    |xor_ln1003_fu_1171_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln25_fu_634_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln271_fu_709_p2          |       xor|   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 1845|         607|         966|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |add_i196_lcssa_reg_276  |    9|          2|   32|         64|
    |ap_NS_fsm               |  113|         23|    1|         23|
    |ap_return               |    9|          2|   32|         64|
    |i_1_fu_204              |    9|          2|    2|          4|
    |i_fu_188                |    9|          2|    2|          4|
    |in_shift_V_fu_200       |    9|          2|   29|         58|
    |p_Result_28_reg_285     |    9|          2|   28|         56|
    |shift_fu_208            |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  176|         37|  158|        337|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |B_reg_1443                                     |  22|   0|   22|          0|
    |Ex_V_3_reg_1428                                |   8|   0|    8|          0|
    |Med_V_reg_1384                                 |  80|   0|   80|          0|
    |Mx_V_1_reg_1522                                |  29|   0|   29|          0|
    |Mx_V_reg_1422                                  |  29|   0|   29|          0|
    |Mx_bits_V_3_reg_1411                           |  58|   0|   58|          0|
    |Mx_bits_V_reg_1394                             |  58|   0|   58|          0|
    |Mx_zeros_reg_1416                              |   6|   0|    6|          0|
    |add_i196_lcssa_reg_276                         |  32|   0|   32|          0|
    |add_ln318_reg_1604                             |   2|   0|    2|          0|
    |add_ln329_reg_1640                             |   9|   0|    9|          0|
    |and_ln1003_1_reg_1656                          |   1|   0|    1|          0|
    |and_ln1003_reg_1650                            |   1|   0|    1|          0|
    |ap_CS_fsm                                      |  22|   0|   22|          0|
    |ap_return_preg                                 |  32|   0|   32|          0|
    |c_1_3_fu_196                                   |  32|   0|   32|          0|
    |c_1_fu_192                                     |  32|   0|   32|          0|
    |closepath_reg_1368                             |   1|   0|    1|          0|
    |cos_basis_reg_1516                             |   1|   0|    1|          0|
    |i_1_fu_204                                     |   2|   0|    2|          0|
    |i_fu_188                                       |   2|   0|    2|          0|
    |icmp_ln1505_reg_1645                           |   1|   0|    1|          0|
    |icmp_ln300_2_reg_1668                          |   1|   0|    1|          0|
    |icmp_ln318_reg_1600                            |   1|   0|    1|          0|
    |in_shift_V_fu_200                              |  29|   0|   29|          0|
    |isNeg_1_reg_1616                               |   1|   0|    1|          0|
    |isNeg_reg_1433                                 |   1|   0|    1|          0|
    |k_V_2_reg_1405                                 |   3|   0|    3|          0|
    |k_V_reg_1400                                   |   3|   0|    3|          0|
    |p_Result_10_reg_1553                           |  13|   0|   32|         19|
    |p_Result_22_reg_1348                           |   1|   0|    1|          0|
    |p_Result_28_reg_285                            |  28|   0|   28|          0|
    |p_Result_5_reg_1448                            |   7|   0|    7|          0|
    |p_Result_8_reg_1548                            |  16|   0|   32|         16|
    |result_V_reg_1542                              |  29|   0|   29|          0|
    |results_sign_V_reg_1663                        |   1|   0|    1|          0|
    |ret_V_1_reg_1527                               |  30|   0|   30|          0|
    |rhs_1_reg_1511                                 |  22|   0|   22|          0|
    |second_order_float_sin_cos_K1_V_load_reg_1501  |  23|   0|   23|          0|
    |select_ln319_reg_1609                          |  32|   0|   32|          0|
    |sext_ln179_reg_1582                            |   9|   0|    9|          0|
    |shift_fu_208                                   |  32|   0|   32|          0|
    |sub_ln1364_1_reg_1622                          |  32|   0|   32|          0|
    |t1_reg_1496                                    |  29|   0|   29|          0|
    |tmp_16_reg_1354                                |   8|   0|    8|          0|
    |tmp_17_reg_1362                                |  23|   0|   23|          0|
    |tmp_reg_1465                                   |   1|   0|    1|          0|
    |trunc_ln628_reg_1379                           |   4|   0|    4|          0|
    |ush_reg_1438                                   |   9|   0|    9|          0|
    |xor_ln25_reg_1471                              |   1|   0|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 849|   0|  884|         35|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|t_in       |   in|   32|     ap_none|               t_in|        scalar|
|do_cos     |   in|    1|     ap_none|             do_cos|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

