{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 04:31:16 2022 " "Info: Processing started: Tue Apr 05 04:31:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp1 -c exp1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp1 -c exp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp1 " "Info: Found entity 1: exp1" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp1 " "Info: Elaborating entity \"exp1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(21) " "Warning (10230): Verilog HDL assignment warning at exp1.v(21): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(22) " "Warning (10230): Verilog HDL assignment warning at exp1.v(22): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(34) " "Warning (10230): Verilog HDL assignment warning at exp1.v(34): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(38) " "Warning (10230): Verilog HDL assignment warning at exp1.v(38): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(44) " "Warning (10230): Verilog HDL assignment warning at exp1.v(44): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(48) " "Warning (10230): Verilog HDL assignment warning at exp1.v(48): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(54) " "Warning (10230): Verilog HDL assignment warning at exp1.v(54): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(58) " "Warning (10230): Verilog HDL assignment warning at exp1.v(58): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(64) " "Warning (10230): Verilog HDL assignment warning at exp1.v(64): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(68) " "Warning (10230): Verilog HDL assignment warning at exp1.v(68): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(74) " "Warning (10230): Verilog HDL assignment warning at exp1.v(74): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(78) " "Warning (10230): Verilog HDL assignment warning at exp1.v(78): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(84) " "Warning (10230): Verilog HDL assignment warning at exp1.v(84): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(88) " "Warning (10230): Verilog HDL assignment warning at exp1.v(88): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(94) " "Warning (10230): Verilog HDL assignment warning at exp1.v(94): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(98) " "Warning (10230): Verilog HDL assignment warning at exp1.v(98): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(104) " "Warning (10230): Verilog HDL assignment warning at exp1.v(104): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp1.v(108) " "Warning (10230): Verilog HDL assignment warning at exp1.v(108): truncated value with size 32 to match size of target (8)" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "z exp1.v(6) " "Warning (10034): Output port \"z\" at exp1.v(6) has no driver" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "z GND " "Warning (13410): Pin \"z\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "presentState\[3\] GND " "Warning (13410): Pin \"presentState\[3\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "presentState\[4\] GND " "Warning (13410): Pin \"presentState\[4\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "presentState\[5\] GND " "Warning (13410): Pin \"presentState\[5\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "presentState\[6\] GND " "Warning (13410): Pin \"presentState\[6\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "presentState\[7\] GND " "Warning (13410): Pin \"presentState\[7\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "nextState\[3\] GND " "Warning (13410): Pin \"nextState\[3\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "nextState\[4\] GND " "Warning (13410): Pin \"nextState\[4\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "nextState\[5\] GND " "Warning (13410): Pin \"nextState\[5\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "nextState\[6\] GND " "Warning (13410): Pin \"nextState\[6\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "nextState\[7\] GND " "Warning (13410): Pin \"nextState\[7\]\" is stuck at GND" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 04:31:17 2022 " "Info: Processing ended: Tue Apr 05 04:31:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
