#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Wed Mar 12 23:32:45 2025
# Process ID         : 32136
# Current directory  : D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.runs/synth_1
# Command line       : vivado.exe -log Top_Upcounter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Upcounter.tcl
# Log file           : D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.runs/synth_1/Top_Upcounter.vds
# Journal file       : D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.runs/synth_1\vivado.jou
# Running On         : PKLT
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34069 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36216 MB
# Available Virtual  : 16029 MB
#-----------------------------------------------------------
source Top_Upcounter.tcl -notrace
Command: synth_design -top Top_Upcounter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.082 ; gain = 467.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Upcounter' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/stop_watch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/btn_debounce.v:44]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/stop_watch.v:84]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/stop_watch.v:84]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/new/stopwatch_dp.v:3]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_100hz' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/new/stopwatch_dp.v:88]
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_100hz' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/new/stopwatch_dp.v:88]
INFO: [Synth 8-6157] synthesizing module 'counter_tick' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/new/stopwatch_dp.v:121]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_tick' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/new/stopwatch_dp.v:121]
INFO: [Synth 8-6157] synthesizing module 'counter_tick__parameterized0' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/new/stopwatch_dp.v:121]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_tick__parameterized0' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/new/stopwatch_dp.v:121]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/new/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:3]
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:199]
	Parameter FCOUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:199]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:229]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:247]
INFO: [Synth 8-226] default block is never used [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:254]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:247]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:269]
	Parameter BCD_MAX bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:269]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:48]
WARNING: [Synth 8-689] width (7) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:49]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:269]
	Parameter BCD_MAX bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:269]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter__parameterized0' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:57]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter__parameterized0' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:58]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter__parameterized0' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:66]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter__parameterized0' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:67]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:269]
	Parameter BCD_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:269]
WARNING: [Synth 8-689] width (5) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter__parameterized1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:75]
WARNING: [Synth 8-689] width (5) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter__parameterized1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:76]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:170]
INFO: [Synth 8-226] default block is never used [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:183]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:170]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1_ms' does not match port width (4) of module 'mux_8x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:82]
WARNING: [Synth 8-689] width (7) of port connection 'digit_10_ms' does not match port width (4) of module 'mux_8x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:83]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1_s' does not match port width (4) of module 'mux_8x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:84]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10_s' does not match port width (4) of module 'mux_8x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:85]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1_m' does not match port width (4) of module 'mux_8x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:100]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10_m' does not match port width (4) of module 'mux_8x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:101]
WARNING: [Synth 8-689] width (5) of port connection 'digit_1_h' does not match port width (4) of module 'mux_8x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:102]
WARNING: [Synth 8-689] width (5) of port connection 'digit_10_h' does not match port width (4) of module 'mux_8x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:103]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:153]
INFO: [Synth 8-226] default block is never used [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:160]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:153]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:199]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:199]
INFO: [Synth 8-6157] synthesizing module 'light_dot' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:313]
	Parameter COUNT_MAX bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'light_dot' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:313]
INFO: [Synth 8-6157] synthesizing module 'mux_dot' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:346]
INFO: [Synth 8-6155] done synthesizing module 'mux_dot' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:346]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:281]
WARNING: [Synth 8-567] referenced signal 'dot' should be on the sensitivity list [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:287]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:281]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top_Upcounter' (0#1) [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/sources_1/imports/FPGA_Harman/stop_watch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.617 ; gain = 573.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.617 ; gain = 573.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.617 ; gain = 573.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1131.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Upcounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Upcounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1217.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.227 ; gain = 659.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.227 ; gain = 659.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.227 ; gain = 659.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                              000
                     RUN |                              010 |                              001
                   CLEAR |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.227 ; gain = 659.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1230.680 ; gain = 672.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1336.574 ; gain = 778.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1370.703 ; gain = 812.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1370.703 ; gain = 812.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1567.176 ; gain = 1009.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1567.176 ; gain = 1009.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1567.176 ; gain = 1009.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1567.176 ; gain = 1009.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1567.176 ; gain = 1009.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1567.176 ; gain = 1009.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |    12|
|4     |LUT2   |   103|
|5     |LUT3   |    14|
|6     |LUT4   |    23|
|7     |LUT5   |    25|
|8     |LUT6   |    49|
|9     |FDCE   |   148|
|10    |FDPE   |     2|
|11    |IBUF   |     5|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1567.176 ; gain = 1009.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1567.176 ; gain = 923.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1567.176 ; gain = 1009.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1576.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 868a4236
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1580.047 ; gain = 1213.613
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1580.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/harman/FPGA_Harman/2025-03-12_stopwatch/2025-03-12_stopwatch.runs/synth_1/Top_Upcounter.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Top_Upcounter_utilization_synth.rpt -pb Top_Upcounter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 23:33:40 2025...
