Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/verilog_fsm/fsm_lock_tb_isim_beh.exe -prj C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/verilog_fsm/fsm_lock_tb_beh.prj work.fsm_lock_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/verilog_fsm/fsm_lock.v" into library work
Analyzing Verilog file "C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/verilog_fsm/fsm_lock_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fsm_lock
Compiling module fsm_lock_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/verilog_fsm/fsm_lock_tb_isim_beh.exe
Fuse Memory Usage: 27380 KB
Fuse CPU Usage: 483 ms
