# Register Region: FPGA_MB


##Info
| Name | value |
| --- | --- |
| base | 0x7e20b700 |

##Registers

| register name | address | type | width | mask | reset |
| --- | --- | --- | --- | --- | --- |
| FPGA_MB_XSYS_BUILD_NUM | 0x7e20b700 | RO | 32 | 0xffffffff |  |
| FPGA_MB_XC0_BUILD_NUM | 0x7e20b704 | RO | 32 | 0xffffffff |  |
| FPGA_MB_XC1_BUILD_NUM | 0x7e20b708 | RO | 32 | 0xffffffff |  |
| FPGA_MB_XPERI_BUILD_NUM | 0x7e20b70c | RO | 32 | 0xffffffff |  |
| FPGA_MB_XH264_BUILD_NUM | 0x7e20b710 | RO | 32 | 0xffffffff |  |
| FPGA_MB_XV3D_BUILD_NUM | 0x7e20b714 | RO | 32 | 0xffffffff |  |
| FPGA_MB_XSLC1_BUILD_NUM | 0x7e20b718 | RO | 32 | 0xffffffff |  |
| FPGA_MB_XSLC2_BUILD_NUM | 0x7e20b71c | RO | 32 | 0xffffffff |  |
| FPGA_MB_XSLC3_BUILD_NUM | 0x7e20b720 | RO | 32 | 0xffffffff |  |
| FPGA_MB_CORE_CLK_FREQ | 0x7e20b724 | RO | 32 | 0xffffffff |  |
| FPGA_MB_SDC_CLK_FREQ | 0x7e20b728 | RO | 32 | 0xffffffff |  |
| FPGA_MB_SDC_H264_FREQ | 0x7e20b72c | RO | 32 | 0xffffffff |  |
| FPGA_MB_SDC_V3D_FREQ | 0x7e20b730 | RO | 32 | 0xffffffff |  |
| FPGA_MB_SDC_ISP_FREQ | 0x7e20b734 | RO | 32 | 0xffffffff |  |

##Register info

