
B-L475E-IOT01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004770  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  080048f8  080048f8  000148f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d70  08004d70  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  08004d70  08004d70  00014d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d78  08004d78  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004d78  08004d78  00014d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08004d80  08004d80  00014d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08004d88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000210  08004f98  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08004f98  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ebb7  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000256c  00000000  00000000  0002edf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00004a32  00000000  00000000  00031363  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000928  00000000  00000000  00035d98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000b00  00000000  00000000  000366c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000272be  00000000  00000000  000371c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00009f0a  00000000  00000000  0005e47e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000f05cb  00000000  00000000  00068388  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00158953  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002460  00000000  00000000  001589d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000210 	.word	0x20000210
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080048dc 	.word	0x080048dc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000214 	.word	0x20000214
 80001c4:	080048dc 	.word	0x080048dc

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b972 	b.w	8000dfc <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9e08      	ldr	r6, [sp, #32]
 8000b36:	4604      	mov	r4, r0
 8000b38:	4688      	mov	r8, r1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0803 	orr.w	r8, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	0c23      	lsrs	r3, r4, #16
 8000b64:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b68:	fa1f fc85 	uxth.w	ip, r5
 8000b6c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b70:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b74:	fb07 f10c 	mul.w	r1, r7, ip
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b82:	f080 811b 	bcs.w	8000dbc <__udivmoddi4+0x28c>
 8000b86:	4299      	cmp	r1, r3
 8000b88:	f240 8118 	bls.w	8000dbc <__udivmoddi4+0x28c>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	1a5b      	subs	r3, r3, r1
 8000b92:	b2a4      	uxth	r4, r4
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba4:	45a4      	cmp	ip, r4
 8000ba6:	d909      	bls.n	8000bbc <__udivmoddi4+0x8c>
 8000ba8:	192c      	adds	r4, r5, r4
 8000baa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bae:	f080 8107 	bcs.w	8000dc0 <__udivmoddi4+0x290>
 8000bb2:	45a4      	cmp	ip, r4
 8000bb4:	f240 8104 	bls.w	8000dc0 <__udivmoddi4+0x290>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	442c      	add	r4, r5
 8000bbc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc0:	eba4 040c 	sub.w	r4, r4, ip
 8000bc4:	2700      	movs	r7, #0
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	40d4      	lsrs	r4, r2
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80eb 	beq.w	8000db6 <__udivmoddi4+0x286>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d147      	bne.n	8000c86 <__udivmoddi4+0x156>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fa 	bhi.w	8000df4 <__udivmoddi4+0x2c4>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	4698      	mov	r8, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	1b49      	subs	r1, r1, r5
 8000c24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c28:	fa1f f885 	uxth.w	r8, r5
 8000c2c:	2701      	movs	r7, #1
 8000c2e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c32:	0c23      	lsrs	r3, r4, #16
 8000c34:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d907      	bls.n	8000c54 <__udivmoddi4+0x124>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c4a:	d202      	bcs.n	8000c52 <__udivmoddi4+0x122>
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	f200 80cd 	bhi.w	8000dec <__udivmoddi4+0x2bc>
 8000c52:	4684      	mov	ip, r0
 8000c54:	1a59      	subs	r1, r3, r1
 8000c56:	b2a3      	uxth	r3, r4
 8000c58:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c5c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c60:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c64:	fb08 f800 	mul.w	r8, r8, r0
 8000c68:	45a0      	cmp	r8, r4
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x14c>
 8000c6c:	192c      	adds	r4, r5, r4
 8000c6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c72:	d202      	bcs.n	8000c7a <__udivmoddi4+0x14a>
 8000c74:	45a0      	cmp	r8, r4
 8000c76:	f200 80b6 	bhi.w	8000de6 <__udivmoddi4+0x2b6>
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	eba4 0408 	sub.w	r4, r4, r8
 8000c80:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c84:	e79f      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c86:	f1c7 0c20 	rsb	ip, r7, #32
 8000c8a:	40bb      	lsls	r3, r7
 8000c8c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c90:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c94:	fa01 f407 	lsl.w	r4, r1, r7
 8000c98:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c9c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ca0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ca4:	4325      	orrs	r5, r4
 8000ca6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000caa:	0c2c      	lsrs	r4, r5, #16
 8000cac:	fb08 3319 	mls	r3, r8, r9, r3
 8000cb0:	fa1f fa8e 	uxth.w	sl, lr
 8000cb4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cb8:	fb09 f40a 	mul.w	r4, r9, sl
 8000cbc:	429c      	cmp	r4, r3
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f107 	lsl.w	r1, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1e 0303 	adds.w	r3, lr, r3
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8087 	bcs.w	8000de2 <__udivmoddi4+0x2b2>
 8000cd4:	429c      	cmp	r4, r3
 8000cd6:	f240 8084 	bls.w	8000de2 <__udivmoddi4+0x2b2>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4473      	add	r3, lr
 8000ce0:	1b1b      	subs	r3, r3, r4
 8000ce2:	b2ad      	uxth	r5, r5
 8000ce4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cec:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cf0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cf4:	45a2      	cmp	sl, r4
 8000cf6:	d908      	bls.n	8000d0a <__udivmoddi4+0x1da>
 8000cf8:	eb1e 0404 	adds.w	r4, lr, r4
 8000cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d00:	d26b      	bcs.n	8000dda <__udivmoddi4+0x2aa>
 8000d02:	45a2      	cmp	sl, r4
 8000d04:	d969      	bls.n	8000dda <__udivmoddi4+0x2aa>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4474      	add	r4, lr
 8000d0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d12:	eba4 040a 	sub.w	r4, r4, sl
 8000d16:	454c      	cmp	r4, r9
 8000d18:	46c2      	mov	sl, r8
 8000d1a:	464b      	mov	r3, r9
 8000d1c:	d354      	bcc.n	8000dc8 <__udivmoddi4+0x298>
 8000d1e:	d051      	beq.n	8000dc4 <__udivmoddi4+0x294>
 8000d20:	2e00      	cmp	r6, #0
 8000d22:	d069      	beq.n	8000df8 <__udivmoddi4+0x2c8>
 8000d24:	ebb1 050a 	subs.w	r5, r1, sl
 8000d28:	eb64 0403 	sbc.w	r4, r4, r3
 8000d2c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d30:	40fd      	lsrs	r5, r7
 8000d32:	40fc      	lsrs	r4, r7
 8000d34:	ea4c 0505 	orr.w	r5, ip, r5
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	f1c2 0320 	rsb	r3, r2, #32
 8000d44:	fa20 f703 	lsr.w	r7, r0, r3
 8000d48:	4095      	lsls	r5, r2
 8000d4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d52:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d56:	4338      	orrs	r0, r7
 8000d58:	0c01      	lsrs	r1, r0, #16
 8000d5a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d5e:	fa1f f885 	uxth.w	r8, r5
 8000d62:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6a:	fb07 f308 	mul.w	r3, r7, r8
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	fa04 f402 	lsl.w	r4, r4, r2
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x256>
 8000d76:	1869      	adds	r1, r5, r1
 8000d78:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d7c:	d22f      	bcs.n	8000dde <__udivmoddi4+0x2ae>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d92d      	bls.n	8000dde <__udivmoddi4+0x2ae>
 8000d82:	3f02      	subs	r7, #2
 8000d84:	4429      	add	r1, r5
 8000d86:	1acb      	subs	r3, r1, r3
 8000d88:	b281      	uxth	r1, r0
 8000d8a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d96:	fb00 f308 	mul.w	r3, r0, r8
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da4:	d217      	bcs.n	8000dd6 <__udivmoddi4+0x2a6>
 8000da6:	428b      	cmp	r3, r1
 8000da8:	d915      	bls.n	8000dd6 <__udivmoddi4+0x2a6>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	1ac9      	subs	r1, r1, r3
 8000db0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db4:	e73b      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db6:	4637      	mov	r7, r6
 8000db8:	4630      	mov	r0, r6
 8000dba:	e709      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbc:	4607      	mov	r7, r0
 8000dbe:	e6e7      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	e6fb      	b.n	8000bbc <__udivmoddi4+0x8c>
 8000dc4:	4541      	cmp	r1, r8
 8000dc6:	d2ab      	bcs.n	8000d20 <__udivmoddi4+0x1f0>
 8000dc8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dcc:	eb69 020e 	sbc.w	r2, r9, lr
 8000dd0:	3801      	subs	r0, #1
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	e7a4      	b.n	8000d20 <__udivmoddi4+0x1f0>
 8000dd6:	4660      	mov	r0, ip
 8000dd8:	e7e9      	b.n	8000dae <__udivmoddi4+0x27e>
 8000dda:	4618      	mov	r0, r3
 8000ddc:	e795      	b.n	8000d0a <__udivmoddi4+0x1da>
 8000dde:	4667      	mov	r7, ip
 8000de0:	e7d1      	b.n	8000d86 <__udivmoddi4+0x256>
 8000de2:	4681      	mov	r9, r0
 8000de4:	e77c      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de6:	3802      	subs	r0, #2
 8000de8:	442c      	add	r4, r5
 8000dea:	e747      	b.n	8000c7c <__udivmoddi4+0x14c>
 8000dec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df0:	442b      	add	r3, r5
 8000df2:	e72f      	b.n	8000c54 <__udivmoddi4+0x124>
 8000df4:	4638      	mov	r0, r7
 8000df6:	e708      	b.n	8000c0a <__udivmoddi4+0xda>
 8000df8:	4637      	mov	r7, r6
 8000dfa:	e6e9      	b.n	8000bd0 <__udivmoddi4+0xa0>

08000dfc <__aeabi_idiv0>:
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000e00:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 8000e02:	b948      	cbnz	r0, 8000e18 <BSP_LED_Init+0x18>
 8000e04:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <BSP_LED_Init+0x3c>)
 8000e06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e08:	f042 0202 	orr.w	r2, r2, #2
 8000e0c:	64da      	str	r2, [r3, #76]	; 0x4c
 8000e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	9300      	str	r3, [sp, #0]
 8000e16:	9b00      	ldr	r3, [sp, #0]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000e18:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e9cd 2301 	strd	r2, r3, [sp, #4]
  gpio_init_structure.Pull  = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e22:	2100      	movs	r1, #0
 8000e24:	2302      	movs	r3, #2
 8000e26:	e9cd 1303 	strd	r1, r3, [sp, #12]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8000e2a:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <BSP_LED_Init+0x40>)
 8000e2c:	a901      	add	r1, sp, #4
 8000e2e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8000e32:	f000 fa45 	bl	80012c0 <HAL_GPIO_Init>
}
 8000e36:	b007      	add	sp, #28
 8000e38:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	20000000 	.word	0x20000000

08000e44 <BSP_PB_Init>:
  *                      @arg  BUTTON_MODE_GPIO  Button will be used as simple IO
  *                      @arg  BUTTON_MODE_EXTI  Button will be connected to EXTI line 
  *                                              with interrupt generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000e44:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8000e46:	4b1b      	ldr	r3, [pc, #108]	; (8000eb4 <BSP_PB_Init+0x70>)
 8000e48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e4a:	f042 0204 	orr.w	r2, r2, #4
 8000e4e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e52:	f003 0304 	and.w	r3, r3, #4
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	9b00      	ldr	r3, [sp, #0]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8000e5a:	b989      	cbnz	r1, 8000e80 <BSP_PB_Init+0x3c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000e5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000e60:	e9cd 3101 	strd	r3, r1, [sp, #4]
    gpio_init_structure.Pull = GPIO_PULLUP;
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e64:	2101      	movs	r1, #1
 8000e66:	2302      	movs	r3, #2
 8000e68:	e9cd 1303 	strd	r1, r3, [sp, #12]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000e6c:	4b12      	ldr	r3, [pc, #72]	; (8000eb8 <BSP_PB_Init+0x74>)
 8000e6e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8000e72:	a901      	add	r1, sp, #4
 8000e74:	6840      	ldr	r0, [r0, #4]
 8000e76:	f000 fa23 	bl	80012c0 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 8000e7a:	b007      	add	sp, #28
 8000e7c:	f85d fb04 	ldr.w	pc, [sp], #4
  if(ButtonMode == BUTTON_MODE_EXTI)
 8000e80:	2901      	cmp	r1, #1
 8000e82:	d1fa      	bne.n	8000e7a <BSP_PB_Init+0x36>
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000e84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e88:	9301      	str	r3, [sp, #4]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	9304      	str	r3, [sp, #16]
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000e8e:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <BSP_PB_Init+0x78>)
 8000e90:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000e92:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <BSP_PB_Init+0x74>)
    gpio_init_structure.Pull = GPIO_PULLUP;
 8000e94:	9103      	str	r1, [sp, #12]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000e96:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8000e9a:	a901      	add	r1, sp, #4
 8000e9c:	6840      	ldr	r0, [r0, #4]
 8000e9e:	f000 fa0f 	bl	80012c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	210f      	movs	r1, #15
 8000ea6:	2028      	movs	r0, #40	; 0x28
 8000ea8:	f000 f8d8 	bl	800105c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8000eac:	2028      	movs	r0, #40	; 0x28
 8000eae:	f000 f909 	bl	80010c4 <HAL_NVIC_EnableIRQ>
}
 8000eb2:	e7e2      	b.n	8000e7a <BSP_PB_Init+0x36>
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	20000000 	.word	0x20000000
 8000ebc:	10110000 	.word	0x10110000

08000ec0 <BSP_PB_GetState>:
  *                 This parameter can be one of the following values:
  *                   @arg  BUTTON_USER  User Push Button 
  * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8000ec0:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8000ec2:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <BSP_PB_GetState+0x14>)
 8000ec4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8000ec8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ecc:	6840      	ldr	r0, [r0, #4]
 8000ece:	f000 fad3 	bl	8001478 <HAL_GPIO_ReadPin>
}
 8000ed2:	bd08      	pop	{r3, pc}
 8000ed4:	20000000 	.word	0x20000000

08000ed8 <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 8000ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eda:	460e      	mov	r6, r1
 8000edc:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8000ede:	b9d8      	cbnz	r0, 8000f18 <BSP_COM_Init+0x40>
 8000ee0:	4b1d      	ldr	r3, [pc, #116]	; (8000f58 <BSP_COM_Init+0x80>)
 8000ee2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ee4:	f042 0202 	orr.w	r2, r2, #2
 8000ee8:	64da      	str	r2, [r3, #76]	; 0x4c
 8000eea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000eec:	f002 0202 	and.w	r2, r2, #2
 8000ef0:	9200      	str	r2, [sp, #0]
 8000ef2:	9a00      	ldr	r2, [sp, #0]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 8000ef4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ef6:	f042 0202 	orr.w	r2, r2, #2
 8000efa:	64da      	str	r2, [r3, #76]	; 0x4c
 8000efc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000efe:	f002 0202 	and.w	r2, r2, #2
 8000f02:	9201      	str	r2, [sp, #4]
 8000f04:	9a01      	ldr	r2, [sp, #4]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 8000f06:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f0c:	661a      	str	r2, [r3, #96]	; 0x60
 8000f0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f14:	9302      	str	r3, [sp, #8]
 8000f16:	9b02      	ldr	r3, [sp, #8]
  gpio_init_structure.Pin = COM_TX_PIN[COM];
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
  gpio_init_structure.Pull = GPIO_NOPULL;
  gpio_init_structure.Alternate = COM_TX_AF[COM];
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 8000f18:	4c10      	ldr	r4, [pc, #64]	; (8000f5c <BSP_COM_Init+0x84>)
 8000f1a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2502      	movs	r5, #2
 8000f20:	2340      	movs	r3, #64	; 0x40
 8000f22:	e9cd 3503 	strd	r3, r5, [sp, #12]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 8000f26:	2707      	movs	r7, #7
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 8000f2a:	a903      	add	r1, sp, #12
 8000f2c:	68a0      	ldr	r0, [r4, #8]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000f2e:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f30:	9506      	str	r5, [sp, #24]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 8000f32:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 8000f34:	f000 f9c4 	bl	80012c0 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 8000f38:	2380      	movs	r3, #128	; 0x80
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
  gpio_init_structure.Alternate = COM_RX_AF[COM];
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 8000f3a:	a903      	add	r1, sp, #12
 8000f3c:	68e0      	ldr	r0, [r4, #12]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 8000f3e:	9707      	str	r7, [sp, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000f40:	e9cd 3503 	strd	r3, r5, [sp, #12]
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 8000f44:	f000 f9bc 	bl	80012c0 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 8000f48:	6923      	ldr	r3, [r4, #16]
 8000f4a:	6033      	str	r3, [r6, #0]
  HAL_UART_Init(huart);
 8000f4c:	4630      	mov	r0, r6
 8000f4e:	f001 f999 	bl	8002284 <HAL_UART_Init>
}
 8000f52:	b009      	add	sp, #36	; 0x24
 8000f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	20000000 	.word	0x20000000

08000f60 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f60:	490f      	ldr	r1, [pc, #60]	; (8000fa0 <SystemInit+0x40>)
 8000f62:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000f66:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f6e:	4b0d      	ldr	r3, [pc, #52]	; (8000fa4 <SystemInit+0x44>)
 8000f70:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f72:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8000f74:	f042 0201 	orr.w	r2, r2, #1
 8000f78:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8000f7a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8000f82:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8000f86:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8000f88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f8c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000f94:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f96:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f98:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000f9c:	608b      	str	r3, [r1, #8]
#endif
}
 8000f9e:	4770      	bx	lr
 8000fa0:	e000ed00 	.word	0xe000ed00
 8000fa4:	40021000 	.word	0x40021000

08000fa8 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000fa8:	4770      	bx	lr
	...

08000fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fac:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000fae:	4e0f      	ldr	r6, [pc, #60]	; (8000fec <HAL_InitTick+0x40>)
{
 8000fb0:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 8000fb2:	6830      	ldr	r0, [r6, #0]
 8000fb4:	b908      	cbnz	r0, 8000fba <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fb6:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000fb8:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fba:	4a0d      	ldr	r2, [pc, #52]	; (8000ff0 <HAL_InitTick+0x44>)
 8000fbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fc0:	fbb3 f3f0 	udiv	r3, r3, r0
 8000fc4:	6810      	ldr	r0, [r2, #0]
 8000fc6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fca:	f000 f889 	bl	80010e0 <HAL_SYSTICK_Config>
 8000fce:	4604      	mov	r4, r0
 8000fd0:	2800      	cmp	r0, #0
 8000fd2:	d1f0      	bne.n	8000fb6 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fd4:	2d0f      	cmp	r5, #15
 8000fd6:	d8ee      	bhi.n	8000fb6 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fd8:	4602      	mov	r2, r0
 8000fda:	4629      	mov	r1, r5
 8000fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe0:	f000 f83c 	bl	800105c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fe4:	6075      	str	r5, [r6, #4]
 8000fe6:	4620      	mov	r0, r4
 8000fe8:	e7e6      	b.n	8000fb8 <HAL_InitTick+0xc>
 8000fea:	bf00      	nop
 8000fec:	20000018 	.word	0x20000018
 8000ff0:	20000014 	.word	0x20000014

08000ff4 <HAL_Init>:
{
 8000ff4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff6:	2003      	movs	r0, #3
 8000ff8:	f000 f81e 	bl	8001038 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ffc:	200f      	movs	r0, #15
 8000ffe:	f7ff ffd5 	bl	8000fac <HAL_InitTick>
 8001002:	4604      	mov	r4, r0
 8001004:	b918      	cbnz	r0, 800100e <HAL_Init+0x1a>
    HAL_MspInit();
 8001006:	f7ff ffcf 	bl	8000fa8 <HAL_MspInit>
}
 800100a:	4620      	mov	r0, r4
 800100c:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800100e:	2401      	movs	r4, #1
 8001010:	e7fb      	b.n	800100a <HAL_Init+0x16>
	...

08001014 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001014:	4a03      	ldr	r2, [pc, #12]	; (8001024 <HAL_IncTick+0x10>)
 8001016:	4904      	ldr	r1, [pc, #16]	; (8001028 <HAL_IncTick+0x14>)
 8001018:	6813      	ldr	r3, [r2, #0]
 800101a:	6809      	ldr	r1, [r1, #0]
 800101c:	440b      	add	r3, r1
 800101e:	6013      	str	r3, [r2, #0]
}
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	20000308 	.word	0x20000308
 8001028:	20000018 	.word	0x20000018

0800102c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800102c:	4b01      	ldr	r3, [pc, #4]	; (8001034 <HAL_GetTick+0x8>)
 800102e:	6818      	ldr	r0, [r3, #0]
}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	20000308 	.word	0x20000308

08001038 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001038:	4a07      	ldr	r2, [pc, #28]	; (8001058 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800103a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800103c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001040:	041b      	lsls	r3, r3, #16
 8001042:	0c1b      	lsrs	r3, r3, #16
 8001044:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001048:	0200      	lsls	r0, r0, #8
 800104a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800104e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001052:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001054:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001056:	4770      	bx	lr
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800105c:	4b17      	ldr	r3, [pc, #92]	; (80010bc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800105e:	b570      	push	{r4, r5, r6, lr}
 8001060:	68dc      	ldr	r4, [r3, #12]
 8001062:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001066:	f1c4 0507 	rsb	r5, r4, #7
 800106a:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800106c:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001070:	bf28      	it	cs
 8001072:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001074:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001078:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800107a:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107e:	bf8c      	ite	hi
 8001080:	3c03      	subhi	r4, #3
 8001082:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001084:	ea21 0303 	bic.w	r3, r1, r3
 8001088:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800108a:	fa06 f404 	lsl.w	r4, r6, r4
 800108e:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001092:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001094:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001098:	bfa8      	it	ge
 800109a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 800109e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a2:	bfbc      	itt	lt
 80010a4:	f000 000f 	andlt.w	r0, r0, #15
 80010a8:	4a05      	ldrlt	r2, [pc, #20]	; (80010c0 <HAL_NVIC_SetPriority+0x64>)
 80010aa:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ac:	bfaa      	itet	ge
 80010ae:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b2:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b4:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80010b8:	bd70      	pop	{r4, r5, r6, pc}
 80010ba:	bf00      	nop
 80010bc:	e000ed00 	.word	0xe000ed00
 80010c0:	e000ed14 	.word	0xe000ed14

080010c4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80010c4:	2800      	cmp	r0, #0
 80010c6:	db08      	blt.n	80010da <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010c8:	0942      	lsrs	r2, r0, #5
 80010ca:	2301      	movs	r3, #1
 80010cc:	f000 001f 	and.w	r0, r0, #31
 80010d0:	fa03 f000 	lsl.w	r0, r3, r0
 80010d4:	4b01      	ldr	r3, [pc, #4]	; (80010dc <HAL_NVIC_EnableIRQ+0x18>)
 80010d6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80010da:	4770      	bx	lr
 80010dc:	e000e100 	.word	0xe000e100

080010e0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010e0:	3801      	subs	r0, #1
 80010e2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80010e6:	d20a      	bcs.n	80010fe <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ea:	4a07      	ldr	r2, [pc, #28]	; (8001108 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ec:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ee:	21f0      	movs	r1, #240	; 0xf0
 80010f0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010f4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010f6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010f8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80010fe:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	e000e010 	.word	0xe000e010
 8001108:	e000ed00 	.word	0xe000ed00

0800110c <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800110c:	4a09      	ldr	r2, [pc, #36]	; (8001134 <FLASH_Program_Fast+0x28>)
 800110e:	6953      	ldr	r3, [r2, #20]
 8001110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
{
 8001114:	b510      	push	{r4, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001116:	6153      	str	r3, [r2, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001118:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800111c:	b672      	cpsid	i
 800111e:	f501 7280 	add.w	r2, r1, #256	; 0x100
 8001122:	1a40      	subs	r0, r0, r1
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8001124:	680c      	ldr	r4, [r1, #0]
 8001126:	500c      	str	r4, [r1, r0]
    dest_addr++;
    src_addr++;
 8001128:	3104      	adds	r1, #4
    row_index--;
  } while (row_index != 0U);
 800112a:	4291      	cmp	r1, r2
 800112c:	d1fa      	bne.n	8001124 <FLASH_Program_Fast+0x18>
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800112e:	f383 8810 	msr	PRIMASK, r3

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8001132:	bd10      	pop	{r4, pc}
 8001134:	40022000 	.word	0x40022000

08001138 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <HAL_FLASH_Unlock+0x1c>)
 800113a:	695a      	ldr	r2, [r3, #20]
 800113c:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800113e:	bfbf      	itttt	lt
 8001140:	4a05      	ldrlt	r2, [pc, #20]	; (8001158 <HAL_FLASH_Unlock+0x20>)
 8001142:	609a      	strlt	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001144:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 8001148:	609a      	strlt	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800114a:	bfba      	itte	lt
 800114c:	6958      	ldrlt	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 800114e:	0fc0      	lsrlt	r0, r0, #31
 8001150:	2000      	movge	r0, #0
}
 8001152:	4770      	bx	lr
 8001154:	40022000 	.word	0x40022000
 8001158:	45670123 	.word	0x45670123

0800115c <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800115c:	4a03      	ldr	r2, [pc, #12]	; (800116c <HAL_FLASH_Lock+0x10>)
 800115e:	6953      	ldr	r3, [r2, #20]
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001164:	6153      	str	r3, [r2, #20]
}
 8001166:	2000      	movs	r0, #0
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	40022000 	.word	0x40022000

08001170 <FLASH_WaitForLastOperation>:
{
 8001170:	b570      	push	{r4, r5, r6, lr}
 8001172:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8001174:	f7ff ff5a 	bl	800102c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001178:	4c10      	ldr	r4, [pc, #64]	; (80011bc <FLASH_WaitForLastOperation+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 800117a:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800117c:	6923      	ldr	r3, [r4, #16]
 800117e:	03db      	lsls	r3, r3, #15
 8001180:	d40b      	bmi.n	800119a <FLASH_WaitForLastOperation+0x2a>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001182:	6920      	ldr	r0, [r4, #16]
 8001184:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if(error != 0u)
 8001188:	4002      	ands	r2, r0
 800118a:	d00f      	beq.n	80011ac <FLASH_WaitForLastOperation+0x3c>
    pFlash.ErrorCode |= error;
 800118c:	490c      	ldr	r1, [pc, #48]	; (80011c0 <FLASH_WaitForLastOperation+0x50>)
 800118e:	684b      	ldr	r3, [r1, #4]
 8001190:	4313      	orrs	r3, r2
 8001192:	604b      	str	r3, [r1, #4]
    return HAL_ERROR;
 8001194:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8001196:	6122      	str	r2, [r4, #16]
}
 8001198:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 800119a:	1c6a      	adds	r2, r5, #1
 800119c:	d0ee      	beq.n	800117c <FLASH_WaitForLastOperation+0xc>
      if((HAL_GetTick() - tickstart) >= Timeout)
 800119e:	f7ff ff45 	bl	800102c <HAL_GetTick>
 80011a2:	1b80      	subs	r0, r0, r6
 80011a4:	42a8      	cmp	r0, r5
 80011a6:	d3e9      	bcc.n	800117c <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 80011a8:	2003      	movs	r0, #3
 80011aa:	e7f5      	b.n	8001198 <FLASH_WaitForLastOperation+0x28>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80011ac:	6920      	ldr	r0, [r4, #16]
 80011ae:	f010 0001 	ands.w	r0, r0, #1
 80011b2:	d0f1      	beq.n	8001198 <FLASH_WaitForLastOperation+0x28>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80011b4:	2301      	movs	r3, #1
 80011b6:	6123      	str	r3, [r4, #16]
 80011b8:	4610      	mov	r0, r2
 80011ba:	e7ed      	b.n	8001198 <FLASH_WaitForLastOperation+0x28>
 80011bc:	40022000 	.word	0x40022000
 80011c0:	20000020 	.word	0x20000020

080011c4 <HAL_FLASH_Program>:
{
 80011c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(&pFlash);
 80011c8:	4c25      	ldr	r4, [pc, #148]	; (8001260 <HAL_FLASH_Program+0x9c>)
{
 80011ca:	469a      	mov	sl, r3
  __HAL_LOCK(&pFlash);
 80011cc:	7823      	ldrb	r3, [r4, #0]
 80011ce:	2b01      	cmp	r3, #1
{
 80011d0:	4607      	mov	r7, r0
 80011d2:	4688      	mov	r8, r1
 80011d4:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 80011d6:	d041      	beq.n	800125c <HAL_FLASH_Program+0x98>
 80011d8:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011da:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80011de:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011e0:	f7ff ffc6 	bl	8001170 <FLASH_WaitForLastOperation>
 80011e4:	4606      	mov	r6, r0
  if(status == HAL_OK)
 80011e6:	bb30      	cbnz	r0, 8001236 <HAL_FLASH_Program+0x72>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011e8:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80011ea:	481e      	ldr	r0, [pc, #120]	; (8001264 <HAL_FLASH_Program+0xa0>)
 80011ec:	6805      	ldr	r5, [r0, #0]
 80011ee:	f415 6580 	ands.w	r5, r5, #1024	; 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80011f2:	bf17      	itett	ne
 80011f4:	6803      	ldrne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80011f6:	7725      	strbeq	r5, [r4, #28]
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80011f8:	f423 6380 	bicne.w	r3, r3, #1024	; 0x400
 80011fc:	6003      	strne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80011fe:	bf1c      	itt	ne
 8001200:	2302      	movne	r3, #2
 8001202:	7723      	strbne	r3, [r4, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8001204:	b9e7      	cbnz	r7, 8001240 <HAL_FLASH_Program+0x7c>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001206:	6945      	ldr	r5, [r0, #20]
 8001208:	f045 0501 	orr.w	r5, r5, #1
 800120c:	6145      	str	r5, [r0, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800120e:	f8c8 9000 	str.w	r9, [r8]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001212:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 8001216:	2501      	movs	r5, #1
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8001218:	f8c8 a004 	str.w	sl, [r8, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800121c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001220:	f7ff ffa6 	bl	8001170 <FLASH_WaitForLastOperation>
 8001224:	4606      	mov	r6, r0
    if (prog_bit != 0U)
 8001226:	b125      	cbz	r5, 8001232 <HAL_FLASH_Program+0x6e>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001228:	4a0e      	ldr	r2, [pc, #56]	; (8001264 <HAL_FLASH_Program+0xa0>)
 800122a:	6953      	ldr	r3, [r2, #20]
 800122c:	ea23 0505 	bic.w	r5, r3, r5
 8001230:	6155      	str	r5, [r2, #20]
    FLASH_FlushCaches();
 8001232:	f000 f819 	bl	8001268 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8001236:	2300      	movs	r3, #0
 8001238:	7023      	strb	r3, [r4, #0]
}
 800123a:	4630      	mov	r0, r6
 800123c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8001240:	1e7b      	subs	r3, r7, #1
 8001242:	2b01      	cmp	r3, #1
 8001244:	d901      	bls.n	800124a <HAL_FLASH_Program+0x86>
  uint32_t prog_bit = 0;
 8001246:	2500      	movs	r5, #0
 8001248:	e7e8      	b.n	800121c <HAL_FLASH_Program+0x58>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800124a:	4649      	mov	r1, r9
 800124c:	4640      	mov	r0, r8
 800124e:	f7ff ff5d 	bl	800110c <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8001252:	2f02      	cmp	r7, #2
 8001254:	d1f7      	bne.n	8001246 <HAL_FLASH_Program+0x82>
        prog_bit = FLASH_CR_FSTPG;
 8001256:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 800125a:	e7df      	b.n	800121c <HAL_FLASH_Program+0x58>
  __HAL_LOCK(&pFlash);
 800125c:	2602      	movs	r6, #2
 800125e:	e7ec      	b.n	800123a <HAL_FLASH_Program+0x76>
 8001260:	20000020 	.word	0x20000020
 8001264:	40022000 	.word	0x40022000

08001268 <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8001268:	4913      	ldr	r1, [pc, #76]	; (80012b8 <FLASH_FlushCaches+0x50>)
 800126a:	7f0b      	ldrb	r3, [r1, #28]
 800126c:	b2db      	uxtb	r3, r3

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800126e:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8001272:	2a01      	cmp	r2, #1
 8001274:	d10c      	bne.n	8001290 <FLASH_FlushCaches+0x28>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001276:	4a11      	ldr	r2, [pc, #68]	; (80012bc <FLASH_FlushCaches+0x54>)
 8001278:	6810      	ldr	r0, [r2, #0]
 800127a:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
 800127e:	6010      	str	r0, [r2, #0]
 8001280:	6810      	ldr	r0, [r2, #0]
 8001282:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8001286:	6010      	str	r0, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001288:	6810      	ldr	r0, [r2, #0]
 800128a:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 800128e:	6010      	str	r0, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8001290:	3b02      	subs	r3, #2
 8001292:	2b01      	cmp	r3, #1
 8001294:	d80c      	bhi.n	80012b0 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001296:	4b09      	ldr	r3, [pc, #36]	; (80012bc <FLASH_FlushCaches+0x54>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012a6:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80012ae:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80012b0:	2300      	movs	r3, #0
 80012b2:	770b      	strb	r3, [r1, #28]
}
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	20000020 	.word	0x20000020
 80012bc:	40022000 	.word	0x40022000

080012c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012c4:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012c6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c8:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001474 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012cc:	4c67      	ldr	r4, [pc, #412]	; (800146c <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012ce:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 80012d0:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012d2:	9a01      	ldr	r2, [sp, #4]
 80012d4:	40da      	lsrs	r2, r3
 80012d6:	d102      	bne.n	80012de <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 80012d8:	b005      	add	sp, #20
 80012da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012de:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 80012e0:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012e2:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 80012e4:	ea16 0c02 	ands.w	ip, r6, r2
 80012e8:	f000 80b1 	beq.w	800144e <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012ec:	684a      	ldr	r2, [r1, #4]
 80012ee:	f022 0710 	bic.w	r7, r2, #16
 80012f2:	2f02      	cmp	r7, #2
 80012f4:	d116      	bne.n	8001324 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 80012f6:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80012fa:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012fe:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001302:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001306:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800130a:	f04f 0e0f 	mov.w	lr, #15
 800130e:	fa0e fe0a 	lsl.w	lr, lr, sl
 8001312:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001316:	690d      	ldr	r5, [r1, #16]
 8001318:	fa05 f50a 	lsl.w	r5, r5, sl
 800131c:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001320:	f8c9 5020 	str.w	r5, [r9, #32]
 8001324:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001328:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800132a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800132e:	fa05 f50e 	lsl.w	r5, r5, lr
 8001332:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001334:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001338:	ea05 0b0b 	and.w	fp, r5, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800133c:	fa0a f90e 	lsl.w	r9, sl, lr
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001340:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001342:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001346:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001348:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800134c:	d811      	bhi.n	8001372 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 800134e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001350:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001354:	68cf      	ldr	r7, [r1, #12]
 8001356:	fa07 f70e 	lsl.w	r7, r7, lr
 800135a:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 800135e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001360:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001362:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001366:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800136a:	409f      	lsls	r7, r3
 800136c:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001370:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001372:	f1ba 0f03 	cmp.w	sl, #3
 8001376:	d107      	bne.n	8001388 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001378:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800137a:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800137e:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001382:	409f      	lsls	r7, r3
 8001384:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001386:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001388:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800138a:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800138c:	688e      	ldr	r6, [r1, #8]
 800138e:	fa06 f60e 	lsl.w	r6, r6, lr
 8001392:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001394:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001396:	00d5      	lsls	r5, r2, #3
 8001398:	d559      	bpl.n	800144e <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800139e:	f045 0501 	orr.w	r5, r5, #1
 80013a2:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 80013a6:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80013aa:	f023 0603 	bic.w	r6, r3, #3
 80013ae:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80013b2:	f005 0501 	and.w	r5, r5, #1
 80013b6:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80013ba:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013bc:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c0:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 80013c2:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013c4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80013c8:	270f      	movs	r7, #15
 80013ca:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013ce:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013d2:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013d6:	d03c      	beq.n	8001452 <HAL_GPIO_Init+0x192>
 80013d8:	4d25      	ldr	r5, [pc, #148]	; (8001470 <HAL_GPIO_Init+0x1b0>)
 80013da:	42a8      	cmp	r0, r5
 80013dc:	d03b      	beq.n	8001456 <HAL_GPIO_Init+0x196>
 80013de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013e2:	42a8      	cmp	r0, r5
 80013e4:	d039      	beq.n	800145a <HAL_GPIO_Init+0x19a>
 80013e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013ea:	42a8      	cmp	r0, r5
 80013ec:	d037      	beq.n	800145e <HAL_GPIO_Init+0x19e>
 80013ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013f2:	42a8      	cmp	r0, r5
 80013f4:	d035      	beq.n	8001462 <HAL_GPIO_Init+0x1a2>
 80013f6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013fa:	42a8      	cmp	r0, r5
 80013fc:	d033      	beq.n	8001466 <HAL_GPIO_Init+0x1a6>
 80013fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001402:	42a8      	cmp	r0, r5
 8001404:	bf14      	ite	ne
 8001406:	2507      	movne	r5, #7
 8001408:	2506      	moveq	r5, #6
 800140a:	fa05 f50e 	lsl.w	r5, r5, lr
 800140e:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001410:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001412:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001414:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001418:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 800141a:	bf54      	ite	pl
 800141c:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800141e:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->IMR1 = temp;
 8001422:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001424:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001426:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001428:	bf54      	ite	pl
 800142a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800142c:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->EMR1 = temp;
 8001430:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8001432:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001434:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8001436:	bf54      	ite	pl
 8001438:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800143a:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->RTSR1 = temp;
 800143e:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001440:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001442:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001444:	bf54      	ite	pl
 8001446:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001448:	ea4c 0505 	orrmi.w	r5, ip, r5
        EXTI->FTSR1 = temp;
 800144c:	60e5      	str	r5, [r4, #12]
    position++;
 800144e:	3301      	adds	r3, #1
 8001450:	e73f      	b.n	80012d2 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001452:	2500      	movs	r5, #0
 8001454:	e7d9      	b.n	800140a <HAL_GPIO_Init+0x14a>
 8001456:	2501      	movs	r5, #1
 8001458:	e7d7      	b.n	800140a <HAL_GPIO_Init+0x14a>
 800145a:	2502      	movs	r5, #2
 800145c:	e7d5      	b.n	800140a <HAL_GPIO_Init+0x14a>
 800145e:	2503      	movs	r5, #3
 8001460:	e7d3      	b.n	800140a <HAL_GPIO_Init+0x14a>
 8001462:	2504      	movs	r5, #4
 8001464:	e7d1      	b.n	800140a <HAL_GPIO_Init+0x14a>
 8001466:	2505      	movs	r5, #5
 8001468:	e7cf      	b.n	800140a <HAL_GPIO_Init+0x14a>
 800146a:	bf00      	nop
 800146c:	40010400 	.word	0x40010400
 8001470:	48000400 	.word	0x48000400
 8001474:	40021000 	.word	0x40021000

08001478 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001478:	6903      	ldr	r3, [r0, #16]
 800147a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800147c:	bf14      	ite	ne
 800147e:	2001      	movne	r0, #1
 8001480:	2000      	moveq	r0, #0
 8001482:	4770      	bx	lr

08001484 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001484:	4b02      	ldr	r3, [pc, #8]	; (8001490 <HAL_PWREx_GetVoltageRange+0xc>)
 8001486:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001488:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	40007000 	.word	0x40007000

08001494 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001494:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001496:	4d1e      	ldr	r5, [pc, #120]	; (8001510 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001498:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800149a:	00da      	lsls	r2, r3, #3
{
 800149c:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800149e:	d518      	bpl.n	80014d2 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80014a0:	f7ff fff0 	bl	8001484 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014a4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80014a8:	d123      	bne.n	80014f2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80014aa:	2c80      	cmp	r4, #128	; 0x80
 80014ac:	d929      	bls.n	8001502 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80014ae:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80014b0:	bf8c      	ite	hi
 80014b2:	2002      	movhi	r0, #2
 80014b4:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80014b6:	4a17      	ldr	r2, [pc, #92]	; (8001514 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80014b8:	6813      	ldr	r3, [r2, #0]
 80014ba:	f023 0307 	bic.w	r3, r3, #7
 80014be:	4303      	orrs	r3, r0
 80014c0:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80014c2:	6813      	ldr	r3, [r2, #0]
 80014c4:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80014c8:	1a18      	subs	r0, r3, r0
 80014ca:	bf18      	it	ne
 80014cc:	2001      	movne	r0, #1
 80014ce:	b003      	add	sp, #12
 80014d0:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80014d2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80014d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d8:	65ab      	str	r3, [r5, #88]	; 0x58
 80014da:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80014dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e0:	9301      	str	r3, [sp, #4]
 80014e2:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 80014e4:	f7ff ffce 	bl	8001484 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 80014e8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80014ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014ee:	65ab      	str	r3, [r5, #88]	; 0x58
 80014f0:	e7d8      	b.n	80014a4 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 80014f2:	2c80      	cmp	r4, #128	; 0x80
 80014f4:	d807      	bhi.n	8001506 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 80014f6:	d008      	beq.n	800150a <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80014f8:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80014fc:	4258      	negs	r0, r3
 80014fe:	4158      	adcs	r0, r3
 8001500:	e7d9      	b.n	80014b6 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001502:	2000      	movs	r0, #0
 8001504:	e7d7      	b.n	80014b6 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001506:	2003      	movs	r0, #3
 8001508:	e7d5      	b.n	80014b6 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 800150a:	2002      	movs	r0, #2
 800150c:	e7d3      	b.n	80014b6 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	40022000 	.word	0x40022000

08001518 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001518:	4b22      	ldr	r3, [pc, #136]	; (80015a4 <HAL_RCC_GetSysClockFreq+0x8c>)
 800151a:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800151c:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800151e:	f012 020c 	ands.w	r2, r2, #12
 8001522:	d005      	beq.n	8001530 <HAL_RCC_GetSysClockFreq+0x18>
 8001524:	2a0c      	cmp	r2, #12
 8001526:	d115      	bne.n	8001554 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001528:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800152c:	2901      	cmp	r1, #1
 800152e:	d118      	bne.n	8001562 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001530:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8001532:	481d      	ldr	r0, [pc, #116]	; (80015a8 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001534:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001536:	bf55      	itete	pl
 8001538:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800153c:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800153e:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001542:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001546:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800154a:	b34a      	cbz	r2, 80015a0 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800154c:	2a0c      	cmp	r2, #12
 800154e:	d009      	beq.n	8001564 <HAL_RCC_GetSysClockFreq+0x4c>
 8001550:	2000      	movs	r0, #0
  return sysclockfreq;
 8001552:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001554:	2a04      	cmp	r2, #4
 8001556:	d022      	beq.n	800159e <HAL_RCC_GetSysClockFreq+0x86>
 8001558:	2a08      	cmp	r2, #8
 800155a:	4814      	ldr	r0, [pc, #80]	; (80015ac <HAL_RCC_GetSysClockFreq+0x94>)
 800155c:	bf18      	it	ne
 800155e:	2000      	movne	r0, #0
 8001560:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001562:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001564:	68da      	ldr	r2, [r3, #12]
 8001566:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 800156a:	2a02      	cmp	r2, #2
 800156c:	d015      	beq.n	800159a <HAL_RCC_GetSysClockFreq+0x82>
      pllvco = HSE_VALUE;
 800156e:	490f      	ldr	r1, [pc, #60]	; (80015ac <HAL_RCC_GetSysClockFreq+0x94>)
 8001570:	2a03      	cmp	r2, #3
 8001572:	bf08      	it	eq
 8001574:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001576:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001578:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001580:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001584:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001588:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800158a:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800158c:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800158e:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001590:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 8001594:	fbb0 f0f3 	udiv	r0, r0, r3
 8001598:	4770      	bx	lr
      pllvco = HSI_VALUE;
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800159c:	e7eb      	b.n	8001576 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 800159e:	4804      	ldr	r0, [pc, #16]	; (80015b0 <HAL_RCC_GetSysClockFreq+0x98>)
}
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	40021000 	.word	0x40021000
 80015a8:	080048f8 	.word	0x080048f8
 80015ac:	007a1200 	.word	0x007a1200
 80015b0:	00f42400 	.word	0x00f42400

080015b4 <HAL_RCC_OscConfig>:
{
 80015b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 80015b8:	4605      	mov	r5, r0
 80015ba:	b918      	cbnz	r0, 80015c4 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 80015bc:	2001      	movs	r0, #1
}
 80015be:	b003      	add	sp, #12
 80015c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015c4:	4ca7      	ldr	r4, [pc, #668]	; (8001864 <HAL_RCC_OscConfig+0x2b0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015c6:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015c8:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015ca:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015cc:	06d8      	lsls	r0, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ce:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015d2:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015d6:	d53d      	bpl.n	8001654 <HAL_RCC_OscConfig+0xa0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015d8:	b11e      	cbz	r6, 80015e2 <HAL_RCC_OscConfig+0x2e>
 80015da:	2e0c      	cmp	r6, #12
 80015dc:	d166      	bne.n	80016ac <HAL_RCC_OscConfig+0xf8>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80015de:	2f01      	cmp	r7, #1
 80015e0:	d164      	bne.n	80016ac <HAL_RCC_OscConfig+0xf8>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015e2:	6823      	ldr	r3, [r4, #0]
 80015e4:	0799      	lsls	r1, r3, #30
 80015e6:	d502      	bpl.n	80015ee <HAL_RCC_OscConfig+0x3a>
 80015e8:	69ab      	ldr	r3, [r5, #24]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d0e6      	beq.n	80015bc <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80015ee:	6823      	ldr	r3, [r4, #0]
 80015f0:	6a28      	ldr	r0, [r5, #32]
 80015f2:	071a      	lsls	r2, r3, #28
 80015f4:	bf56      	itet	pl
 80015f6:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 80015fa:	6823      	ldrmi	r3, [r4, #0]
 80015fc:	091b      	lsrpl	r3, r3, #4
 80015fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001602:	4298      	cmp	r0, r3
 8001604:	d93b      	bls.n	800167e <HAL_RCC_OscConfig+0xca>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001606:	f7ff ff45 	bl	8001494 <RCC_SetFlashLatencyFromMSIRange>
 800160a:	2800      	cmp	r0, #0
 800160c:	d1d6      	bne.n	80015bc <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800160e:	6823      	ldr	r3, [r4, #0]
 8001610:	f043 0308 	orr.w	r3, r3, #8
 8001614:	6023      	str	r3, [r4, #0]
 8001616:	6823      	ldr	r3, [r4, #0]
 8001618:	6a2a      	ldr	r2, [r5, #32]
 800161a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800161e:	4313      	orrs	r3, r2
 8001620:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001622:	6863      	ldr	r3, [r4, #4]
 8001624:	69ea      	ldr	r2, [r5, #28]
 8001626:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800162a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800162e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001630:	f7ff ff72 	bl	8001518 <HAL_RCC_GetSysClockFreq>
 8001634:	68a3      	ldr	r3, [r4, #8]
 8001636:	4a8c      	ldr	r2, [pc, #560]	; (8001868 <HAL_RCC_OscConfig+0x2b4>)
 8001638:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800163c:	5cd3      	ldrb	r3, [r2, r3]
 800163e:	f003 031f 	and.w	r3, r3, #31
 8001642:	40d8      	lsrs	r0, r3
 8001644:	4b89      	ldr	r3, [pc, #548]	; (800186c <HAL_RCC_OscConfig+0x2b8>)
 8001646:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8001648:	4b89      	ldr	r3, [pc, #548]	; (8001870 <HAL_RCC_OscConfig+0x2bc>)
 800164a:	6818      	ldr	r0, [r3, #0]
 800164c:	f7ff fcae 	bl	8000fac <HAL_InitTick>
        if(status != HAL_OK)
 8001650:	2800      	cmp	r0, #0
 8001652:	d1b4      	bne.n	80015be <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001654:	682b      	ldr	r3, [r5, #0]
 8001656:	07d9      	lsls	r1, r3, #31
 8001658:	d45f      	bmi.n	800171a <HAL_RCC_OscConfig+0x166>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800165a:	682b      	ldr	r3, [r5, #0]
 800165c:	079a      	lsls	r2, r3, #30
 800165e:	f100 809e 	bmi.w	800179e <HAL_RCC_OscConfig+0x1ea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001662:	682b      	ldr	r3, [r5, #0]
 8001664:	0719      	lsls	r1, r3, #28
 8001666:	f100 80d2 	bmi.w	800180e <HAL_RCC_OscConfig+0x25a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800166a:	682b      	ldr	r3, [r5, #0]
 800166c:	075a      	lsls	r2, r3, #29
 800166e:	f100 8101 	bmi.w	8001874 <HAL_RCC_OscConfig+0x2c0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001672:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001674:	2b00      	cmp	r3, #0
 8001676:	f040 816a 	bne.w	800194e <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 800167a:	2000      	movs	r0, #0
 800167c:	e79f      	b.n	80015be <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800167e:	6823      	ldr	r3, [r4, #0]
 8001680:	f043 0308 	orr.w	r3, r3, #8
 8001684:	6023      	str	r3, [r4, #0]
 8001686:	6823      	ldr	r3, [r4, #0]
 8001688:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800168c:	4303      	orrs	r3, r0
 800168e:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001690:	6863      	ldr	r3, [r4, #4]
 8001692:	69ea      	ldr	r2, [r5, #28]
 8001694:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001698:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800169c:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800169e:	2e00      	cmp	r6, #0
 80016a0:	d1c6      	bne.n	8001630 <HAL_RCC_OscConfig+0x7c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016a2:	f7ff fef7 	bl	8001494 <RCC_SetFlashLatencyFromMSIRange>
 80016a6:	2800      	cmp	r0, #0
 80016a8:	d0c2      	beq.n	8001630 <HAL_RCC_OscConfig+0x7c>
 80016aa:	e787      	b.n	80015bc <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016ac:	69ab      	ldr	r3, [r5, #24]
 80016ae:	b31b      	cbz	r3, 80016f8 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_MSI_ENABLE();
 80016b0:	6823      	ldr	r3, [r4, #0]
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80016b8:	f7ff fcb8 	bl	800102c <HAL_GetTick>
 80016bc:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016be:	6823      	ldr	r3, [r4, #0]
 80016c0:	079b      	lsls	r3, r3, #30
 80016c2:	d511      	bpl.n	80016e8 <HAL_RCC_OscConfig+0x134>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016c4:	6823      	ldr	r3, [r4, #0]
 80016c6:	f043 0308 	orr.w	r3, r3, #8
 80016ca:	6023      	str	r3, [r4, #0]
 80016cc:	6823      	ldr	r3, [r4, #0]
 80016ce:	6a2a      	ldr	r2, [r5, #32]
 80016d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80016d4:	4313      	orrs	r3, r2
 80016d6:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016d8:	6863      	ldr	r3, [r4, #4]
 80016da:	69ea      	ldr	r2, [r5, #28]
 80016dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80016e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80016e4:	6063      	str	r3, [r4, #4]
 80016e6:	e7b5      	b.n	8001654 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016e8:	f7ff fca0 	bl	800102c <HAL_GetTick>
 80016ec:	eba0 0008 	sub.w	r0, r0, r8
 80016f0:	2802      	cmp	r0, #2
 80016f2:	d9e4      	bls.n	80016be <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 80016f4:	2003      	movs	r0, #3
 80016f6:	e762      	b.n	80015be <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 80016f8:	6823      	ldr	r3, [r4, #0]
 80016fa:	f023 0301 	bic.w	r3, r3, #1
 80016fe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001700:	f7ff fc94 	bl	800102c <HAL_GetTick>
 8001704:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001706:	6823      	ldr	r3, [r4, #0]
 8001708:	0798      	lsls	r0, r3, #30
 800170a:	d5a3      	bpl.n	8001654 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800170c:	f7ff fc8e 	bl	800102c <HAL_GetTick>
 8001710:	eba0 0008 	sub.w	r0, r0, r8
 8001714:	2802      	cmp	r0, #2
 8001716:	d9f6      	bls.n	8001706 <HAL_RCC_OscConfig+0x152>
 8001718:	e7ec      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800171a:	2e08      	cmp	r6, #8
 800171c:	d003      	beq.n	8001726 <HAL_RCC_OscConfig+0x172>
 800171e:	2e0c      	cmp	r6, #12
 8001720:	d108      	bne.n	8001734 <HAL_RCC_OscConfig+0x180>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001722:	2f03      	cmp	r7, #3
 8001724:	d106      	bne.n	8001734 <HAL_RCC_OscConfig+0x180>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001726:	6823      	ldr	r3, [r4, #0]
 8001728:	039b      	lsls	r3, r3, #14
 800172a:	d596      	bpl.n	800165a <HAL_RCC_OscConfig+0xa6>
 800172c:	686b      	ldr	r3, [r5, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d193      	bne.n	800165a <HAL_RCC_OscConfig+0xa6>
 8001732:	e743      	b.n	80015bc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001734:	686b      	ldr	r3, [r5, #4]
 8001736:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800173a:	d110      	bne.n	800175e <HAL_RCC_OscConfig+0x1aa>
 800173c:	6823      	ldr	r3, [r4, #0]
 800173e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001742:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001744:	f7ff fc72 	bl	800102c <HAL_GetTick>
 8001748:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800174a:	6823      	ldr	r3, [r4, #0]
 800174c:	0398      	lsls	r0, r3, #14
 800174e:	d484      	bmi.n	800165a <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001750:	f7ff fc6c 	bl	800102c <HAL_GetTick>
 8001754:	eba0 0008 	sub.w	r0, r0, r8
 8001758:	2864      	cmp	r0, #100	; 0x64
 800175a:	d9f6      	bls.n	800174a <HAL_RCC_OscConfig+0x196>
 800175c:	e7ca      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800175e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001762:	d104      	bne.n	800176e <HAL_RCC_OscConfig+0x1ba>
 8001764:	6823      	ldr	r3, [r4, #0]
 8001766:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800176a:	6023      	str	r3, [r4, #0]
 800176c:	e7e6      	b.n	800173c <HAL_RCC_OscConfig+0x188>
 800176e:	6822      	ldr	r2, [r4, #0]
 8001770:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001774:	6022      	str	r2, [r4, #0]
 8001776:	6822      	ldr	r2, [r4, #0]
 8001778:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800177c:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800177e:	2b00      	cmp	r3, #0
 8001780:	d1e0      	bne.n	8001744 <HAL_RCC_OscConfig+0x190>
        tickstart = HAL_GetTick();
 8001782:	f7ff fc53 	bl	800102c <HAL_GetTick>
 8001786:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001788:	6823      	ldr	r3, [r4, #0]
 800178a:	0399      	lsls	r1, r3, #14
 800178c:	f57f af65 	bpl.w	800165a <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001790:	f7ff fc4c 	bl	800102c <HAL_GetTick>
 8001794:	eba0 0008 	sub.w	r0, r0, r8
 8001798:	2864      	cmp	r0, #100	; 0x64
 800179a:	d9f5      	bls.n	8001788 <HAL_RCC_OscConfig+0x1d4>
 800179c:	e7aa      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800179e:	2e04      	cmp	r6, #4
 80017a0:	d003      	beq.n	80017aa <HAL_RCC_OscConfig+0x1f6>
 80017a2:	2e0c      	cmp	r6, #12
 80017a4:	d110      	bne.n	80017c8 <HAL_RCC_OscConfig+0x214>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017a6:	2f02      	cmp	r7, #2
 80017a8:	d10e      	bne.n	80017c8 <HAL_RCC_OscConfig+0x214>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017aa:	6823      	ldr	r3, [r4, #0]
 80017ac:	055a      	lsls	r2, r3, #21
 80017ae:	d503      	bpl.n	80017b8 <HAL_RCC_OscConfig+0x204>
 80017b0:	68eb      	ldr	r3, [r5, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f43f af02 	beq.w	80015bc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017b8:	6863      	ldr	r3, [r4, #4]
 80017ba:	692a      	ldr	r2, [r5, #16]
 80017bc:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80017c0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80017c4:	6063      	str	r3, [r4, #4]
 80017c6:	e74c      	b.n	8001662 <HAL_RCC_OscConfig+0xae>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017c8:	68eb      	ldr	r3, [r5, #12]
 80017ca:	b17b      	cbz	r3, 80017ec <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_HSI_ENABLE();
 80017cc:	6823      	ldr	r3, [r4, #0]
 80017ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017d2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80017d4:	f7ff fc2a 	bl	800102c <HAL_GetTick>
 80017d8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017da:	6823      	ldr	r3, [r4, #0]
 80017dc:	055b      	lsls	r3, r3, #21
 80017de:	d4eb      	bmi.n	80017b8 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017e0:	f7ff fc24 	bl	800102c <HAL_GetTick>
 80017e4:	1bc0      	subs	r0, r0, r7
 80017e6:	2802      	cmp	r0, #2
 80017e8:	d9f7      	bls.n	80017da <HAL_RCC_OscConfig+0x226>
 80017ea:	e783      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 80017ec:	6823      	ldr	r3, [r4, #0]
 80017ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017f2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80017f4:	f7ff fc1a 	bl	800102c <HAL_GetTick>
 80017f8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017fa:	6823      	ldr	r3, [r4, #0]
 80017fc:	0558      	lsls	r0, r3, #21
 80017fe:	f57f af30 	bpl.w	8001662 <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001802:	f7ff fc13 	bl	800102c <HAL_GetTick>
 8001806:	1bc0      	subs	r0, r0, r7
 8001808:	2802      	cmp	r0, #2
 800180a:	d9f6      	bls.n	80017fa <HAL_RCC_OscConfig+0x246>
 800180c:	e772      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800180e:	696b      	ldr	r3, [r5, #20]
 8001810:	b19b      	cbz	r3, 800183a <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSI_ENABLE();
 8001812:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001816:	f043 0301 	orr.w	r3, r3, #1
 800181a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800181e:	f7ff fc05 	bl	800102c <HAL_GetTick>
 8001822:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001824:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001828:	079b      	lsls	r3, r3, #30
 800182a:	f53f af1e 	bmi.w	800166a <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800182e:	f7ff fbfd 	bl	800102c <HAL_GetTick>
 8001832:	1bc0      	subs	r0, r0, r7
 8001834:	2802      	cmp	r0, #2
 8001836:	d9f5      	bls.n	8001824 <HAL_RCC_OscConfig+0x270>
 8001838:	e75c      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_LSI_DISABLE();
 800183a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800183e:	f023 0301 	bic.w	r3, r3, #1
 8001842:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001846:	f7ff fbf1 	bl	800102c <HAL_GetTick>
 800184a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800184c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001850:	0798      	lsls	r0, r3, #30
 8001852:	f57f af0a 	bpl.w	800166a <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001856:	f7ff fbe9 	bl	800102c <HAL_GetTick>
 800185a:	1bc0      	subs	r0, r0, r7
 800185c:	2802      	cmp	r0, #2
 800185e:	d9f5      	bls.n	800184c <HAL_RCC_OscConfig+0x298>
 8001860:	e748      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
 8001862:	bf00      	nop
 8001864:	40021000 	.word	0x40021000
 8001868:	08004928 	.word	0x08004928
 800186c:	20000014 	.word	0x20000014
 8001870:	2000001c 	.word	0x2000001c
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001874:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001876:	00d9      	lsls	r1, r3, #3
 8001878:	d429      	bmi.n	80018ce <HAL_RCC_OscConfig+0x31a>
      __HAL_RCC_PWR_CLK_ENABLE();
 800187a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001880:	65a3      	str	r3, [r4, #88]	; 0x58
 8001882:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001884:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001888:	9301      	str	r3, [sp, #4]
 800188a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800188c:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001890:	4f89      	ldr	r7, [pc, #548]	; (8001ab8 <HAL_RCC_OscConfig+0x504>)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	05da      	lsls	r2, r3, #23
 8001896:	d51d      	bpl.n	80018d4 <HAL_RCC_OscConfig+0x320>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001898:	68ab      	ldr	r3, [r5, #8]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d12b      	bne.n	80018f6 <HAL_RCC_OscConfig+0x342>
 800189e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80018a2:	f043 0301 	orr.w	r3, r3, #1
 80018a6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80018aa:	f7ff fbbf 	bl	800102c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ae:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80018b2:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018b4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80018b8:	0798      	lsls	r0, r3, #30
 80018ba:	d542      	bpl.n	8001942 <HAL_RCC_OscConfig+0x38e>
    if(pwrclkchanged == SET)
 80018bc:	f1b8 0f00 	cmp.w	r8, #0
 80018c0:	f43f aed7 	beq.w	8001672 <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 80018c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80018c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018ca:	65a3      	str	r3, [r4, #88]	; 0x58
 80018cc:	e6d1      	b.n	8001672 <HAL_RCC_OscConfig+0xbe>
    FlagStatus       pwrclkchanged = RESET;
 80018ce:	f04f 0800 	mov.w	r8, #0
 80018d2:	e7dd      	b.n	8001890 <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018da:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80018dc:	f7ff fba6 	bl	800102c <HAL_GetTick>
 80018e0:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	05db      	lsls	r3, r3, #23
 80018e6:	d4d7      	bmi.n	8001898 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018e8:	f7ff fba0 	bl	800102c <HAL_GetTick>
 80018ec:	eba0 0009 	sub.w	r0, r0, r9
 80018f0:	2802      	cmp	r0, #2
 80018f2:	d9f6      	bls.n	80018e2 <HAL_RCC_OscConfig+0x32e>
 80018f4:	e6fe      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018f6:	2b05      	cmp	r3, #5
 80018f8:	d106      	bne.n	8001908 <HAL_RCC_OscConfig+0x354>
 80018fa:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80018fe:	f043 0304 	orr.w	r3, r3, #4
 8001902:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001906:	e7ca      	b.n	800189e <HAL_RCC_OscConfig+0x2ea>
 8001908:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800190c:	f022 0201 	bic.w	r2, r2, #1
 8001910:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8001914:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001918:	f022 0204 	bic.w	r2, r2, #4
 800191c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1c2      	bne.n	80018aa <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 8001924:	f7ff fb82 	bl	800102c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001928:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800192c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800192e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001932:	0799      	lsls	r1, r3, #30
 8001934:	d5c2      	bpl.n	80018bc <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001936:	f7ff fb79 	bl	800102c <HAL_GetTick>
 800193a:	1bc0      	subs	r0, r0, r7
 800193c:	4548      	cmp	r0, r9
 800193e:	d9f6      	bls.n	800192e <HAL_RCC_OscConfig+0x37a>
 8001940:	e6d8      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001942:	f7ff fb73 	bl	800102c <HAL_GetTick>
 8001946:	1bc0      	subs	r0, r0, r7
 8001948:	4548      	cmp	r0, r9
 800194a:	d9b3      	bls.n	80018b4 <HAL_RCC_OscConfig+0x300>
 800194c:	e6d2      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800194e:	2b02      	cmp	r3, #2
 8001950:	f040 808f 	bne.w	8001a72 <HAL_RCC_OscConfig+0x4be>
      pll_config = RCC->PLLCFGR;
 8001954:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001956:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001958:	f003 0103 	and.w	r1, r3, #3
 800195c:	4291      	cmp	r1, r2
 800195e:	d124      	bne.n	80019aa <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001960:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8001962:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001966:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001968:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800196c:	d11d      	bne.n	80019aa <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800196e:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8001970:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001974:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8001978:	d117      	bne.n	80019aa <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800197a:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800197c:	3a07      	subs	r2, #7
 800197e:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 8001982:	bf18      	it	ne
 8001984:	2201      	movne	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001986:	4291      	cmp	r1, r2
 8001988:	d10f      	bne.n	80019aa <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800198a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800198c:	0852      	lsrs	r2, r2, #1
 800198e:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8001992:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001994:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8001998:	d107      	bne.n	80019aa <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800199a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800199c:	0852      	lsrs	r2, r2, #1
 800199e:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80019a2:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019a4:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80019a8:	d04a      	beq.n	8001a40 <HAL_RCC_OscConfig+0x48c>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019aa:	2e0c      	cmp	r6, #12
 80019ac:	f43f ae06 	beq.w	80015bc <HAL_RCC_OscConfig+0x8>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019b0:	6823      	ldr	r3, [r4, #0]
 80019b2:	015a      	lsls	r2, r3, #5
 80019b4:	f53f ae02 	bmi.w	80015bc <HAL_RCC_OscConfig+0x8>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019b8:	6823      	ldr	r3, [r4, #0]
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	f53f adfe 	bmi.w	80015bc <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 80019c0:	6823      	ldr	r3, [r4, #0]
 80019c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019c6:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 80019c8:	f7ff fb30 	bl	800102c <HAL_GetTick>
 80019cc:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019ce:	6823      	ldr	r3, [r4, #0]
 80019d0:	019f      	lsls	r7, r3, #6
 80019d2:	d42f      	bmi.n	8001a34 <HAL_RCC_OscConfig+0x480>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019d4:	68e2      	ldr	r2, [r4, #12]
 80019d6:	4b39      	ldr	r3, [pc, #228]	; (8001abc <HAL_RCC_OscConfig+0x508>)
 80019d8:	4013      	ands	r3, r2
 80019da:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80019dc:	4313      	orrs	r3, r2
 80019de:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80019e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80019e4:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80019e6:	3a01      	subs	r2, #1
 80019e8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80019ec:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80019ee:	0912      	lsrs	r2, r2, #4
 80019f0:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80019f4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80019f6:	0852      	lsrs	r2, r2, #1
 80019f8:	3a01      	subs	r2, #1
 80019fa:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80019fe:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001a00:	0852      	lsrs	r2, r2, #1
 8001a02:	3a01      	subs	r2, #1
 8001a04:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001a08:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 8001a0a:	6823      	ldr	r3, [r4, #0]
 8001a0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a10:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a12:	68e3      	ldr	r3, [r4, #12]
 8001a14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a18:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 8001a1a:	f7ff fb07 	bl	800102c <HAL_GetTick>
 8001a1e:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a20:	6823      	ldr	r3, [r4, #0]
 8001a22:	0198      	lsls	r0, r3, #6
 8001a24:	f53f ae29 	bmi.w	800167a <HAL_RCC_OscConfig+0xc6>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a28:	f7ff fb00 	bl	800102c <HAL_GetTick>
 8001a2c:	1b40      	subs	r0, r0, r5
 8001a2e:	2802      	cmp	r0, #2
 8001a30:	d9f6      	bls.n	8001a20 <HAL_RCC_OscConfig+0x46c>
 8001a32:	e65f      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a34:	f7ff fafa 	bl	800102c <HAL_GetTick>
 8001a38:	1b80      	subs	r0, r0, r6
 8001a3a:	2802      	cmp	r0, #2
 8001a3c:	d9c7      	bls.n	80019ce <HAL_RCC_OscConfig+0x41a>
 8001a3e:	e659      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a40:	6823      	ldr	r3, [r4, #0]
 8001a42:	0199      	lsls	r1, r3, #6
 8001a44:	f53f ae19 	bmi.w	800167a <HAL_RCC_OscConfig+0xc6>
          __HAL_RCC_PLL_ENABLE();
 8001a48:	6823      	ldr	r3, [r4, #0]
 8001a4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a4e:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a50:	68e3      	ldr	r3, [r4, #12]
 8001a52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a56:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 8001a58:	f7ff fae8 	bl	800102c <HAL_GetTick>
 8001a5c:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a5e:	6823      	ldr	r3, [r4, #0]
 8001a60:	019a      	lsls	r2, r3, #6
 8001a62:	f53f ae0a 	bmi.w	800167a <HAL_RCC_OscConfig+0xc6>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a66:	f7ff fae1 	bl	800102c <HAL_GetTick>
 8001a6a:	1b40      	subs	r0, r0, r5
 8001a6c:	2802      	cmp	r0, #2
 8001a6e:	d9f6      	bls.n	8001a5e <HAL_RCC_OscConfig+0x4aa>
 8001a70:	e640      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a72:	2e0c      	cmp	r6, #12
 8001a74:	f43f ada2 	beq.w	80015bc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8001a78:	6823      	ldr	r3, [r4, #0]
 8001a7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a7e:	6023      	str	r3, [r4, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001a80:	6823      	ldr	r3, [r4, #0]
 8001a82:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001a86:	bf02      	ittt	eq
 8001a88:	68e3      	ldreq	r3, [r4, #12]
 8001a8a:	f023 0303 	biceq.w	r3, r3, #3
 8001a8e:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a90:	68e3      	ldr	r3, [r4, #12]
 8001a92:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001a96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a9a:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001a9c:	f7ff fac6 	bl	800102c <HAL_GetTick>
 8001aa0:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aa2:	6823      	ldr	r3, [r4, #0]
 8001aa4:	019b      	lsls	r3, r3, #6
 8001aa6:	f57f ade8 	bpl.w	800167a <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aaa:	f7ff fabf 	bl	800102c <HAL_GetTick>
 8001aae:	1b40      	subs	r0, r0, r5
 8001ab0:	2802      	cmp	r0, #2
 8001ab2:	d9f6      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x4ee>
 8001ab4:	e61e      	b.n	80016f4 <HAL_RCC_OscConfig+0x140>
 8001ab6:	bf00      	nop
 8001ab8:	40007000 	.word	0x40007000
 8001abc:	f99d808c 	.word	0xf99d808c

08001ac0 <HAL_RCC_ClockConfig>:
{
 8001ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ac4:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8001ac6:	4604      	mov	r4, r0
 8001ac8:	b910      	cbnz	r0, 8001ad0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001aca:	2001      	movs	r0, #1
}
 8001acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ad0:	4a40      	ldr	r2, [pc, #256]	; (8001bd4 <HAL_RCC_ClockConfig+0x114>)
 8001ad2:	6813      	ldr	r3, [r2, #0]
 8001ad4:	f003 0307 	and.w	r3, r3, #7
 8001ad8:	428b      	cmp	r3, r1
 8001ada:	d32a      	bcc.n	8001b32 <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001adc:	6823      	ldr	r3, [r4, #0]
 8001ade:	07d9      	lsls	r1, r3, #31
 8001ae0:	d432      	bmi.n	8001b48 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ae2:	6821      	ldr	r1, [r4, #0]
 8001ae4:	078a      	lsls	r2, r1, #30
 8001ae6:	d45b      	bmi.n	8001ba0 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ae8:	4a3a      	ldr	r2, [pc, #232]	; (8001bd4 <HAL_RCC_ClockConfig+0x114>)
 8001aea:	6813      	ldr	r3, [r2, #0]
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	42b3      	cmp	r3, r6
 8001af2:	d85d      	bhi.n	8001bb0 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af4:	f011 0f04 	tst.w	r1, #4
 8001af8:	4d37      	ldr	r5, [pc, #220]	; (8001bd8 <HAL_RCC_ClockConfig+0x118>)
 8001afa:	d164      	bne.n	8001bc6 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001afc:	070b      	lsls	r3, r1, #28
 8001afe:	d506      	bpl.n	8001b0e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b00:	68ab      	ldr	r3, [r5, #8]
 8001b02:	6922      	ldr	r2, [r4, #16]
 8001b04:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001b08:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b0c:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b0e:	f7ff fd03 	bl	8001518 <HAL_RCC_GetSysClockFreq>
 8001b12:	68ab      	ldr	r3, [r5, #8]
 8001b14:	4a31      	ldr	r2, [pc, #196]	; (8001bdc <HAL_RCC_ClockConfig+0x11c>)
 8001b16:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001b1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b1e:	5cd3      	ldrb	r3, [r2, r3]
 8001b20:	f003 031f 	and.w	r3, r3, #31
 8001b24:	40d8      	lsrs	r0, r3
 8001b26:	4b2e      	ldr	r3, [pc, #184]	; (8001be0 <HAL_RCC_ClockConfig+0x120>)
 8001b28:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8001b2a:	4b2e      	ldr	r3, [pc, #184]	; (8001be4 <HAL_RCC_ClockConfig+0x124>)
 8001b2c:	6818      	ldr	r0, [r3, #0]
 8001b2e:	f7ff ba3d 	b.w	8000fac <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b32:	6813      	ldr	r3, [r2, #0]
 8001b34:	f023 0307 	bic.w	r3, r3, #7
 8001b38:	430b      	orrs	r3, r1
 8001b3a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3c:	6813      	ldr	r3, [r2, #0]
 8001b3e:	f003 0307 	and.w	r3, r3, #7
 8001b42:	428b      	cmp	r3, r1
 8001b44:	d1c1      	bne.n	8001aca <HAL_RCC_ClockConfig+0xa>
 8001b46:	e7c9      	b.n	8001adc <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b48:	6862      	ldr	r2, [r4, #4]
 8001b4a:	4d23      	ldr	r5, [pc, #140]	; (8001bd8 <HAL_RCC_ClockConfig+0x118>)
 8001b4c:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b4e:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b50:	d11a      	bne.n	8001b88 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b52:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b56:	d0b8      	beq.n	8001aca <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b58:	68ab      	ldr	r3, [r5, #8]
 8001b5a:	f023 0303 	bic.w	r3, r3, #3
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8001b62:	f7ff fa63 	bl	800102c <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b66:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001b6a:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b6c:	68ab      	ldr	r3, [r5, #8]
 8001b6e:	6862      	ldr	r2, [r4, #4]
 8001b70:	f003 030c 	and.w	r3, r3, #12
 8001b74:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001b78:	d0b3      	beq.n	8001ae2 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b7a:	f7ff fa57 	bl	800102c <HAL_GetTick>
 8001b7e:	1bc0      	subs	r0, r0, r7
 8001b80:	4540      	cmp	r0, r8
 8001b82:	d9f3      	bls.n	8001b6c <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 8001b84:	2003      	movs	r0, #3
 8001b86:	e7a1      	b.n	8001acc <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b88:	2a02      	cmp	r2, #2
 8001b8a:	d102      	bne.n	8001b92 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b8c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001b90:	e7e1      	b.n	8001b56 <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b92:	b912      	cbnz	r2, 8001b9a <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b94:	f013 0f02 	tst.w	r3, #2
 8001b98:	e7dd      	b.n	8001b56 <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b9a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001b9e:	e7da      	b.n	8001b56 <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba0:	4a0d      	ldr	r2, [pc, #52]	; (8001bd8 <HAL_RCC_ClockConfig+0x118>)
 8001ba2:	68a0      	ldr	r0, [r4, #8]
 8001ba4:	6893      	ldr	r3, [r2, #8]
 8001ba6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001baa:	4303      	orrs	r3, r0
 8001bac:	6093      	str	r3, [r2, #8]
 8001bae:	e79b      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb0:	6813      	ldr	r3, [r2, #0]
 8001bb2:	f023 0307 	bic.w	r3, r3, #7
 8001bb6:	4333      	orrs	r3, r6
 8001bb8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bba:	6813      	ldr	r3, [r2, #0]
 8001bbc:	f003 0307 	and.w	r3, r3, #7
 8001bc0:	42b3      	cmp	r3, r6
 8001bc2:	d182      	bne.n	8001aca <HAL_RCC_ClockConfig+0xa>
 8001bc4:	e796      	b.n	8001af4 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bc6:	68ab      	ldr	r3, [r5, #8]
 8001bc8:	68e2      	ldr	r2, [r4, #12]
 8001bca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	60ab      	str	r3, [r5, #8]
 8001bd2:	e793      	b.n	8001afc <HAL_RCC_ClockConfig+0x3c>
 8001bd4:	40022000 	.word	0x40022000
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	08004928 	.word	0x08004928
 8001be0:	20000014 	.word	0x20000014
 8001be4:	2000001c 	.word	0x2000001c

08001be8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001be8:	4b05      	ldr	r3, [pc, #20]	; (8001c00 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001bea:	4a06      	ldr	r2, [pc, #24]	; (8001c04 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001bf2:	5cd3      	ldrb	r3, [r2, r3]
 8001bf4:	4a04      	ldr	r2, [pc, #16]	; (8001c08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bf6:	6810      	ldr	r0, [r2, #0]
 8001bf8:	f003 031f 	and.w	r3, r3, #31
}
 8001bfc:	40d8      	lsrs	r0, r3
 8001bfe:	4770      	bx	lr
 8001c00:	40021000 	.word	0x40021000
 8001c04:	08004938 	.word	0x08004938
 8001c08:	20000014 	.word	0x20000014

08001c0c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001c0e:	4a06      	ldr	r2, [pc, #24]	; (8001c28 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001c16:	5cd3      	ldrb	r3, [r2, r3]
 8001c18:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c1a:	6810      	ldr	r0, [r2, #0]
 8001c1c:	f003 031f 	and.w	r3, r3, #31
}
 8001c20:	40d8      	lsrs	r0, r3
 8001c22:	4770      	bx	lr
 8001c24:	40021000 	.word	0x40021000
 8001c28:	08004938 	.word	0x08004938
 8001c2c:	20000014 	.word	0x20000014

08001c30 <HAL_UART_MspInit>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8001c30:	4770      	bx	lr
	...

08001c34 <UART_SetConfig>:
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8001c34:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c36:	69c1      	ldr	r1, [r0, #28]
{
 8001c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c3a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c3c:	6883      	ldr	r3, [r0, #8]
 8001c3e:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c40:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c42:	4303      	orrs	r3, r0
 8001c44:	6960      	ldr	r0, [r4, #20]
 8001c46:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c48:	48bb      	ldr	r0, [pc, #748]	; (8001f38 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c4a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c4c:	4028      	ands	r0, r5
 8001c4e:	4303      	orrs	r3, r0
 8001c50:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c52:	6853      	ldr	r3, [r2, #4]
 8001c54:	68e0      	ldr	r0, [r4, #12]
 8001c56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c5a:	4303      	orrs	r3, r0
 8001c5c:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001c5e:	4bb7      	ldr	r3, [pc, #732]	; (8001f3c <UART_SetConfig+0x308>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001c60:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001c62:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001c64:	bf1c      	itt	ne
 8001c66:	6a23      	ldrne	r3, [r4, #32]
 8001c68:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001c6a:	6893      	ldr	r3, [r2, #8]
 8001c6c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8001c70:	4303      	orrs	r3, r0
 8001c72:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c74:	4bb2      	ldr	r3, [pc, #712]	; (8001f40 <UART_SetConfig+0x30c>)
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d119      	bne.n	8001cae <UART_SetConfig+0x7a>
 8001c7a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001c7e:	4ab1      	ldr	r2, [pc, #708]	; (8001f44 <UART_SetConfig+0x310>)
 8001c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	5cd3      	ldrb	r3, [r2, r3]
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c8a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001c8e:	f040 813b 	bne.w	8001f08 <UART_SetConfig+0x2d4>
  {
    switch (clocksource)
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	f200 80d7 	bhi.w	8001e46 <UART_SetConfig+0x212>
 8001c98:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001c9c:	00d2011d 	.word	0x00d2011d
 8001ca0:	00d50104 	.word	0x00d50104
 8001ca4:	00d50117 	.word	0x00d50117
 8001ca8:	00d500d5 	.word	0x00d500d5
 8001cac:	003b      	.short	0x003b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001cae:	4ba6      	ldr	r3, [pc, #664]	; (8001f48 <UART_SetConfig+0x314>)
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d109      	bne.n	8001cc8 <UART_SetConfig+0x94>
 8001cb4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8001cb8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001cbc:	4ba1      	ldr	r3, [pc, #644]	; (8001f44 <UART_SetConfig+0x310>)
 8001cbe:	f002 020c 	and.w	r2, r2, #12
 8001cc2:	4413      	add	r3, r2
 8001cc4:	791b      	ldrb	r3, [r3, #4]
 8001cc6:	e7e0      	b.n	8001c8a <UART_SetConfig+0x56>
 8001cc8:	4ba0      	ldr	r3, [pc, #640]	; (8001f4c <UART_SetConfig+0x318>)
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d126      	bne.n	8001d1c <UART_SetConfig+0xe8>
 8001cce:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8001cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cd6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001cda:	2b10      	cmp	r3, #16
 8001cdc:	f000 80eb 	beq.w	8001eb6 <UART_SetConfig+0x282>
 8001ce0:	d80b      	bhi.n	8001cfa <UART_SetConfig+0xc6>
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d056      	beq.n	8001d94 <UART_SetConfig+0x160>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001ce6:	4b95      	ldr	r3, [pc, #596]	; (8001f3c <UART_SetConfig+0x308>)
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d064      	beq.n	8001db6 <UART_SetConfig+0x182>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cec:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001cf0:	f000 80a9 	beq.w	8001e46 <UART_SetConfig+0x212>
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
      default:
        ret = HAL_ERROR;
 8001cf4:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e0b1      	b.n	8001e5e <UART_SetConfig+0x22a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001cfa:	2b20      	cmp	r3, #32
 8001cfc:	f000 80cc 	beq.w	8001e98 <UART_SetConfig+0x264>
 8001d00:	2b30      	cmp	r3, #48	; 0x30
 8001d02:	d1f0      	bne.n	8001ce6 <UART_SetConfig+0xb2>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001d04:	4b8d      	ldr	r3, [pc, #564]	; (8001f3c <UART_SetConfig+0x308>)
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d05b      	beq.n	8001dc2 <UART_SetConfig+0x18e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d0a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001d0e:	f040 80be 	bne.w	8001e8e <UART_SetConfig+0x25a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001d12:	6860      	ldr	r0, [r4, #4]
 8001d14:	0843      	lsrs	r3, r0, #1
 8001d16:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001d1a:	e0c9      	b.n	8001eb0 <UART_SetConfig+0x27c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d1c:	4b8c      	ldr	r3, [pc, #560]	; (8001f50 <UART_SetConfig+0x31c>)
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d10e      	bne.n	8001d40 <UART_SetConfig+0x10c>
 8001d22:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8001d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d2a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001d2e:	2b40      	cmp	r3, #64	; 0x40
 8001d30:	f000 80c1 	beq.w	8001eb6 <UART_SetConfig+0x282>
 8001d34:	d9d5      	bls.n	8001ce2 <UART_SetConfig+0xae>
 8001d36:	2b80      	cmp	r3, #128	; 0x80
 8001d38:	f000 80ae 	beq.w	8001e98 <UART_SetConfig+0x264>
 8001d3c:	2bc0      	cmp	r3, #192	; 0xc0
 8001d3e:	e7e0      	b.n	8001d02 <UART_SetConfig+0xce>
 8001d40:	4b84      	ldr	r3, [pc, #528]	; (8001f54 <UART_SetConfig+0x320>)
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d111      	bne.n	8001d6a <UART_SetConfig+0x136>
 8001d46:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d56:	f000 80ae 	beq.w	8001eb6 <UART_SetConfig+0x282>
 8001d5a:	d9c2      	bls.n	8001ce2 <UART_SetConfig+0xae>
 8001d5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d60:	f000 809a 	beq.w	8001e98 <UART_SetConfig+0x264>
 8001d64:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d68:	e7cb      	b.n	8001d02 <UART_SetConfig+0xce>
 8001d6a:	4b74      	ldr	r3, [pc, #464]	; (8001f3c <UART_SetConfig+0x308>)
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d1bd      	bne.n	8001cec <UART_SetConfig+0xb8>
 8001d70:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8001d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001d7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d80:	f000 8099 	beq.w	8001eb6 <UART_SetConfig+0x282>
 8001d84:	d9ad      	bls.n	8001ce2 <UART_SetConfig+0xae>
 8001d86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d8a:	f000 8085 	beq.w	8001e98 <UART_SetConfig+0x264>
 8001d8e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001d92:	e7b6      	b.n	8001d02 <UART_SetConfig+0xce>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001d94:	4b69      	ldr	r3, [pc, #420]	; (8001f3c <UART_SetConfig+0x308>)
 8001d96:	429a      	cmp	r2, r3
 8001d98:	f040 809a 	bne.w	8001ed0 <UART_SetConfig+0x29c>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001d9c:	f7ff ff24 	bl	8001be8 <HAL_RCC_GetPCLK1Freq>
        break;
 8001da0:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8001da2:	b918      	cbnz	r0, 8001dac <UART_SetConfig+0x178>
 8001da4:	4602      	mov	r2, r0
 8001da6:	e007      	b.n	8001db8 <UART_SetConfig+0x184>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8001da8:	486b      	ldr	r0, [pc, #428]	; (8001f58 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8001daa:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001dac:	6862      	ldr	r2, [r4, #4]
 8001dae:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8001db2:	4281      	cmp	r1, r0
 8001db4:	d909      	bls.n	8001dca <UART_SetConfig+0x196>
        ret = HAL_ERROR;
 8001db6:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001db8:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8001dba:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60

  return ret;
}
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (UART_INSTANCE_LOWPOWER(huart))
 8001dc2:	2308      	movs	r3, #8
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001dc4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001dc8:	e7f0      	b.n	8001dac <UART_SetConfig+0x178>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001dca:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8001dce:	d8f2      	bhi.n	8001db6 <UART_SetConfig+0x182>
        switch (clocksource)
 8001dd0:	2b08      	cmp	r3, #8
 8001dd2:	d832      	bhi.n	8001e3a <UART_SetConfig+0x206>
 8001dd4:	e8df f003 	tbb	[pc, r3]
 8001dd8:	31123105 	.word	0x31123105
 8001ddc:	31313125 	.word	0x31313125
 8001de0:	28          	.byte	0x28
 8001de1:	00          	.byte	0x00
            pclk = HAL_RCC_GetPCLK1Freq();
 8001de2:	f7ff ff01 	bl	8001be8 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8001de6:	6862      	ldr	r2, [r4, #4]
 8001de8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dec:	0856      	lsrs	r6, r2, #1
 8001dee:	2700      	movs	r7, #0
 8001df0:	fbe1 6700 	umlal	r6, r7, r1, r0
 8001df4:	2300      	movs	r3, #0
 8001df6:	4630      	mov	r0, r6
 8001df8:	4639      	mov	r1, r7
 8001dfa:	e007      	b.n	8001e0c <UART_SetConfig+0x1d8>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8001dfc:	4e57      	ldr	r6, [pc, #348]	; (8001f5c <UART_SetConfig+0x328>)
 8001dfe:	0855      	lsrs	r5, r2, #1
 8001e00:	2700      	movs	r7, #0
 8001e02:	1970      	adds	r0, r6, r5
 8001e04:	f04f 0300 	mov.w	r3, #0
 8001e08:	f147 0100 	adc.w	r1, r7, #0
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001e0c:	f7fe fe78 	bl	8000b00 <__aeabi_uldivmod>
            break;
 8001e10:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001e12:	4b53      	ldr	r3, [pc, #332]	; (8001f60 <UART_SetConfig+0x32c>)
 8001e14:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8001e18:	4299      	cmp	r1, r3
 8001e1a:	d8cc      	bhi.n	8001db6 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8001e1c:	6823      	ldr	r3, [r4, #0]
 8001e1e:	60d8      	str	r0, [r3, #12]
 8001e20:	e7ca      	b.n	8001db8 <UART_SetConfig+0x184>
            pclk = HAL_RCC_GetSysClockFreq();
 8001e22:	f7ff fb79 	bl	8001518 <HAL_RCC_GetSysClockFreq>
 8001e26:	e7de      	b.n	8001de6 <UART_SetConfig+0x1b2>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001e28:	0850      	lsrs	r0, r2, #1
 8001e2a:	2600      	movs	r6, #0
 8001e2c:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	f146 0100 	adc.w	r1, r6, #0
 8001e38:	e7e8      	b.n	8001e0c <UART_SetConfig+0x1d8>
            ret = HAL_ERROR;
 8001e3a:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	e7e8      	b.n	8001e12 <UART_SetConfig+0x1de>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001e40:	f7ff fee4 	bl	8001c0c <HAL_RCC_GetPCLK2Freq>
 8001e44:	e049      	b.n	8001eda <UART_SetConfig+0x2a6>
        ret = HAL_ERROR;
 8001e46:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	e04e      	b.n	8001eea <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001e4c:	f7ff fecc 	bl	8001be8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001e50:	6862      	ldr	r2, [r4, #4]
 8001e52:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001e56:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e5a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e5c:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e5e:	f1a3 0010 	sub.w	r0, r3, #16
 8001e62:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001e66:	4288      	cmp	r0, r1
 8001e68:	d8a5      	bhi.n	8001db6 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8001e6a:	6821      	ldr	r1, [r4, #0]
 8001e6c:	60cb      	str	r3, [r1, #12]
 8001e6e:	e7a3      	b.n	8001db8 <UART_SetConfig+0x184>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001e70:	f7ff fecc 	bl	8001c0c <HAL_RCC_GetPCLK2Freq>
 8001e74:	e7ec      	b.n	8001e50 <UART_SetConfig+0x21c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001e76:	6860      	ldr	r0, [r4, #4]
 8001e78:	0843      	lsrs	r3, r0, #1
 8001e7a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001e7e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e82:	fbb3 f3f0 	udiv	r3, r3, r0
 8001e86:	e7e8      	b.n	8001e5a <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 8001e88:	f7ff fb46 	bl	8001518 <HAL_RCC_GetSysClockFreq>
 8001e8c:	e7e0      	b.n	8001e50 <UART_SetConfig+0x21c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e8e:	6860      	ldr	r0, [r4, #4]
 8001e90:	0843      	lsrs	r3, r0, #1
 8001e92:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001e96:	e7f4      	b.n	8001e82 <UART_SetConfig+0x24e>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001e98:	4b28      	ldr	r3, [pc, #160]	; (8001f3c <UART_SetConfig+0x308>)
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d084      	beq.n	8001da8 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e9e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001ea2:	d1e8      	bne.n	8001e76 <UART_SetConfig+0x242>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001ea4:	6860      	ldr	r0, [r4, #4]
 8001ea6:	0843      	lsrs	r3, r0, #1
 8001ea8:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8001eac:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001eb0:	fbb3 f3f0 	udiv	r3, r3, r0
 8001eb4:	e017      	b.n	8001ee6 <UART_SetConfig+0x2b2>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001eb6:	4b21      	ldr	r3, [pc, #132]	; (8001f3c <UART_SetConfig+0x308>)
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d103      	bne.n	8001ec4 <UART_SetConfig+0x290>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8001ebc:	f7ff fb2c 	bl	8001518 <HAL_RCC_GetSysClockFreq>
        break;
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	e76e      	b.n	8001da2 <UART_SetConfig+0x16e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ec4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001ec8:	d1de      	bne.n	8001e88 <UART_SetConfig+0x254>
        pclk = HAL_RCC_GetSysClockFreq();
 8001eca:	f7ff fb25 	bl	8001518 <HAL_RCC_GetSysClockFreq>
 8001ece:	e004      	b.n	8001eda <UART_SetConfig+0x2a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ed0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001ed4:	d1ba      	bne.n	8001e4c <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ed6:	f7ff fe87 	bl	8001be8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001eda:	6861      	ldr	r1, [r4, #4]
 8001edc:	084a      	lsrs	r2, r1, #1
 8001ede:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ee6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ee8:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001eea:	f1a3 0010 	sub.w	r0, r3, #16
 8001eee:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001ef2:	4288      	cmp	r0, r1
 8001ef4:	f63f af5f 	bhi.w	8001db6 <UART_SetConfig+0x182>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001ef8:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8001efc:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001efe:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8001f02:	430b      	orrs	r3, r1
 8001f04:	60c3      	str	r3, [r0, #12]
 8001f06:	e757      	b.n	8001db8 <UART_SetConfig+0x184>
    switch (clocksource)
 8001f08:	2b08      	cmp	r3, #8
 8001f0a:	f63f af54 	bhi.w	8001db6 <UART_SetConfig+0x182>
 8001f0e:	a201      	add	r2, pc, #4	; (adr r2, 8001f14 <UART_SetConfig+0x2e0>)
 8001f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f14:	08001e4d 	.word	0x08001e4d
 8001f18:	08001e71 	.word	0x08001e71
 8001f1c:	08001e77 	.word	0x08001e77
 8001f20:	08001db7 	.word	0x08001db7
 8001f24:	08001e89 	.word	0x08001e89
 8001f28:	08001db7 	.word	0x08001db7
 8001f2c:	08001db7 	.word	0x08001db7
 8001f30:	08001db7 	.word	0x08001db7
 8001f34:	08001e8f 	.word	0x08001e8f
 8001f38:	efff69f3 	.word	0xefff69f3
 8001f3c:	40008000 	.word	0x40008000
 8001f40:	40013800 	.word	0x40013800
 8001f44:	08004940 	.word	0x08004940
 8001f48:	40004400 	.word	0x40004400
 8001f4c:	40004800 	.word	0x40004800
 8001f50:	40004c00 	.word	0x40004c00
 8001f54:	40005000 	.word	0x40005000
 8001f58:	00f42400 	.word	0x00f42400
 8001f5c:	f4240000 	.word	0xf4240000
 8001f60:	000ffcff 	.word	0x000ffcff

08001f64 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f64:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f66:	07da      	lsls	r2, r3, #31
{
 8001f68:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f6a:	d506      	bpl.n	8001f7a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001f6c:	6801      	ldr	r1, [r0, #0]
 8001f6e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001f70:	684a      	ldr	r2, [r1, #4]
 8001f72:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001f76:	4322      	orrs	r2, r4
 8001f78:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001f7a:	079c      	lsls	r4, r3, #30
 8001f7c:	d506      	bpl.n	8001f8c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001f7e:	6801      	ldr	r1, [r0, #0]
 8001f80:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001f82:	684a      	ldr	r2, [r1, #4]
 8001f84:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f88:	4322      	orrs	r2, r4
 8001f8a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001f8c:	0759      	lsls	r1, r3, #29
 8001f8e:	d506      	bpl.n	8001f9e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001f90:	6801      	ldr	r1, [r0, #0]
 8001f92:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001f94:	684a      	ldr	r2, [r1, #4]
 8001f96:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f9a:	4322      	orrs	r2, r4
 8001f9c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001f9e:	071a      	lsls	r2, r3, #28
 8001fa0:	d506      	bpl.n	8001fb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001fa2:	6801      	ldr	r1, [r0, #0]
 8001fa4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001fa6:	684a      	ldr	r2, [r1, #4]
 8001fa8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fac:	4322      	orrs	r2, r4
 8001fae:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001fb0:	06dc      	lsls	r4, r3, #27
 8001fb2:	d506      	bpl.n	8001fc2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001fb4:	6801      	ldr	r1, [r0, #0]
 8001fb6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001fb8:	688a      	ldr	r2, [r1, #8]
 8001fba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001fbe:	4322      	orrs	r2, r4
 8001fc0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001fc2:	0699      	lsls	r1, r3, #26
 8001fc4:	d506      	bpl.n	8001fd4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001fc6:	6801      	ldr	r1, [r0, #0]
 8001fc8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001fca:	688a      	ldr	r2, [r1, #8]
 8001fcc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fd0:	4322      	orrs	r2, r4
 8001fd2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001fd4:	065a      	lsls	r2, r3, #25
 8001fd6:	d50f      	bpl.n	8001ff8 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001fd8:	6801      	ldr	r1, [r0, #0]
 8001fda:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001fdc:	684a      	ldr	r2, [r1, #4]
 8001fde:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001fe2:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001fe4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001fe8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001fea:	d105      	bne.n	8001ff8 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001fec:	684a      	ldr	r2, [r1, #4]
 8001fee:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001ff0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001ff4:	4322      	orrs	r2, r4
 8001ff6:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001ff8:	061b      	lsls	r3, r3, #24
 8001ffa:	d506      	bpl.n	800200a <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001ffc:	6802      	ldr	r2, [r0, #0]
 8001ffe:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002000:	6853      	ldr	r3, [r2, #4]
 8002002:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002006:	430b      	orrs	r3, r1
 8002008:	6053      	str	r3, [r2, #4]
  }
}
 800200a:	bd10      	pop	{r4, pc}

0800200c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800200c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002010:	9d06      	ldr	r5, [sp, #24]
 8002012:	4604      	mov	r4, r0
 8002014:	460f      	mov	r7, r1
 8002016:	4616      	mov	r6, r2
 8002018:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800201a:	6821      	ldr	r1, [r4, #0]
 800201c:	69ca      	ldr	r2, [r1, #28]
 800201e:	ea37 0302 	bics.w	r3, r7, r2
 8002022:	bf0c      	ite	eq
 8002024:	2201      	moveq	r2, #1
 8002026:	2200      	movne	r2, #0
 8002028:	42b2      	cmp	r2, r6
 800202a:	d001      	beq.n	8002030 <UART_WaitOnFlagUntilTimeout+0x24>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800202c:	2000      	movs	r0, #0
 800202e:	e018      	b.n	8002062 <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8002030:	1c68      	adds	r0, r5, #1
 8002032:	d0f3      	beq.n	800201c <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002034:	f7fe fffa 	bl	800102c <HAL_GetTick>
 8002038:	eba0 0008 	sub.w	r0, r0, r8
 800203c:	42a8      	cmp	r0, r5
 800203e:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002040:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002042:	d800      	bhi.n	8002046 <UART_WaitOnFlagUntilTimeout+0x3a>
 8002044:	b97d      	cbnz	r5, 8002066 <UART_WaitOnFlagUntilTimeout+0x5a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002046:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800204a:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800204c:	6883      	ldr	r3, [r0, #8]
 800204e:	f023 0301 	bic.w	r3, r3, #1
 8002052:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002054:	2320      	movs	r3, #32
 8002056:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002058:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 800205a:	2300      	movs	r3, #0
 800205c:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 8002060:	2003      	movs	r0, #3
}
 8002062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002066:	075a      	lsls	r2, r3, #29
 8002068:	d5d7      	bpl.n	800201a <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800206a:	69c3      	ldr	r3, [r0, #28]
 800206c:	051b      	lsls	r3, r3, #20
 800206e:	d5d4      	bpl.n	800201a <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002070:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002074:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002076:	6803      	ldr	r3, [r0, #0]
 8002078:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800207c:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800207e:	6883      	ldr	r3, [r0, #8]
 8002080:	f023 0301 	bic.w	r3, r3, #1
 8002084:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 8002086:	2320      	movs	r3, #32
 8002088:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800208a:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800208c:	67e3      	str	r3, [r4, #124]	; 0x7c
 800208e:	e7e4      	b.n	800205a <UART_WaitOnFlagUntilTimeout+0x4e>

08002090 <HAL_UART_Transmit>:
{
 8002090:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002094:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002096:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002098:	2b20      	cmp	r3, #32
{
 800209a:	4604      	mov	r4, r0
 800209c:	460e      	mov	r6, r1
 800209e:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80020a0:	d14c      	bne.n	800213c <HAL_UART_Transmit+0xac>
    if ((pData == NULL) || (Size == 0U))
 80020a2:	2900      	cmp	r1, #0
 80020a4:	d048      	beq.n	8002138 <HAL_UART_Transmit+0xa8>
 80020a6:	2a00      	cmp	r2, #0
 80020a8:	d046      	beq.n	8002138 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 80020aa:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d044      	beq.n	800213c <HAL_UART_Transmit+0xac>
 80020b2:	2301      	movs	r3, #1
 80020b4:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020b8:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020ba:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020bc:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020be:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 80020c0:	f7fe ffb4 	bl	800102c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020c4:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 80020c6:	f8a4 9050 	strh.w	r9, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80020ce:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 80020d0:	f8a4 9052 	strh.w	r9, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020d4:	d103      	bne.n	80020de <HAL_UART_Transmit+0x4e>
 80020d6:	6923      	ldr	r3, [r4, #16]
 80020d8:	b90b      	cbnz	r3, 80020de <HAL_UART_Transmit+0x4e>
 80020da:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 80020dc:	461e      	mov	r6, r3
    __HAL_UNLOCK(huart);
 80020de:	2300      	movs	r3, #0
 80020e0:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 80020e4:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020e8:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 80020ec:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020ee:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 80020f0:	b93a      	cbnz	r2, 8002102 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020f2:	2140      	movs	r1, #64	; 0x40
 80020f4:	4620      	mov	r0, r4
 80020f6:	f7ff ff89 	bl	800200c <UART_WaitOnFlagUntilTimeout>
 80020fa:	b940      	cbnz	r0, 800210e <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 80020fc:	2320      	movs	r3, #32
 80020fe:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 8002100:	e006      	b.n	8002110 <HAL_UART_Transmit+0x80>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002102:	2200      	movs	r2, #0
 8002104:	2180      	movs	r1, #128	; 0x80
 8002106:	4620      	mov	r0, r4
 8002108:	f7ff ff80 	bl	800200c <UART_WaitOnFlagUntilTimeout>
 800210c:	b118      	cbz	r0, 8002116 <HAL_UART_Transmit+0x86>
        return HAL_TIMEOUT;
 800210e:	2003      	movs	r0, #3
}
 8002110:	b003      	add	sp, #12
 8002112:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002116:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8002118:	b95e      	cbnz	r6, 8002132 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800211a:	f835 3b02 	ldrh.w	r3, [r5], #2
 800211e:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002122:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002124:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8002128:	3b01      	subs	r3, #1
 800212a:	b29b      	uxth	r3, r3
 800212c:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8002130:	e7d8      	b.n	80020e4 <HAL_UART_Transmit+0x54>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002132:	f816 3b01 	ldrb.w	r3, [r6], #1
 8002136:	e7f4      	b.n	8002122 <HAL_UART_Transmit+0x92>
      return  HAL_ERROR;
 8002138:	2001      	movs	r0, #1
 800213a:	e7e9      	b.n	8002110 <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 800213c:	2002      	movs	r0, #2
 800213e:	e7e7      	b.n	8002110 <HAL_UART_Transmit+0x80>

08002140 <HAL_UART_Receive>:
{
 8002140:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002144:	4699      	mov	r9, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8002146:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002148:	2b20      	cmp	r3, #32
{
 800214a:	4604      	mov	r4, r0
 800214c:	460d      	mov	r5, r1
 800214e:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8002150:	d164      	bne.n	800221c <HAL_UART_Receive+0xdc>
    if ((pData == NULL) || (Size == 0U))
 8002152:	2900      	cmp	r1, #0
 8002154:	d060      	beq.n	8002218 <HAL_UART_Receive+0xd8>
 8002156:	2a00      	cmp	r2, #0
 8002158:	d05e      	beq.n	8002218 <HAL_UART_Receive+0xd8>
    __HAL_LOCK(huart);
 800215a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800215e:	2b01      	cmp	r3, #1
 8002160:	d05c      	beq.n	800221c <HAL_UART_Receive+0xdc>
 8002162:	2301      	movs	r3, #1
 8002164:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002168:	2700      	movs	r7, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800216a:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800216c:	67c7      	str	r7, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800216e:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8002170:	f7fe ff5c 	bl	800102c <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 8002174:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 8002176:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 800217a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 800217e:	4680      	mov	r8, r0
    huart->RxXferCount = Size;
 8002180:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8002184:	d11c      	bne.n	80021c0 <HAL_UART_Receive+0x80>
 8002186:	6922      	ldr	r2, [r4, #16]
 8002188:	b9c2      	cbnz	r2, 80021bc <HAL_UART_Receive+0x7c>
 800218a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800218e:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002192:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    uhMask = huart->Mask;
 8002196:	f8b4 705c 	ldrh.w	r7, [r4, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800219a:	d122      	bne.n	80021e2 <HAL_UART_Receive+0xa2>
 800219c:	6923      	ldr	r3, [r4, #16]
 800219e:	bb03      	cbnz	r3, 80021e2 <HAL_UART_Receive+0xa2>
 80021a0:	462e      	mov	r6, r5
      pdata8bits  = NULL;
 80021a2:	461d      	mov	r5, r3
    __HAL_UNLOCK(huart);
 80021a4:	2300      	movs	r3, #0
 80021a6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->RxXferCount > 0U)
 80021aa:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 80021ae:	b280      	uxth	r0, r0
 80021b0:	b9c8      	cbnz	r0, 80021e6 <HAL_UART_Receive+0xa6>
    huart->RxState = HAL_UART_STATE_READY;
 80021b2:	2320      	movs	r3, #32
 80021b4:	67a3      	str	r3, [r4, #120]	; 0x78
}
 80021b6:	b003      	add	sp, #12
 80021b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    UART_MASK_COMPUTATION(huart);
 80021bc:	22ff      	movs	r2, #255	; 0xff
 80021be:	e7e6      	b.n	800218e <HAL_UART_Receive+0x4e>
 80021c0:	b923      	cbnz	r3, 80021cc <HAL_UART_Receive+0x8c>
 80021c2:	6922      	ldr	r2, [r4, #16]
 80021c4:	2a00      	cmp	r2, #0
 80021c6:	d0f9      	beq.n	80021bc <HAL_UART_Receive+0x7c>
 80021c8:	227f      	movs	r2, #127	; 0x7f
 80021ca:	e7e0      	b.n	800218e <HAL_UART_Receive+0x4e>
 80021cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021d0:	d104      	bne.n	80021dc <HAL_UART_Receive+0x9c>
 80021d2:	6922      	ldr	r2, [r4, #16]
 80021d4:	2a00      	cmp	r2, #0
 80021d6:	d0f7      	beq.n	80021c8 <HAL_UART_Receive+0x88>
 80021d8:	223f      	movs	r2, #63	; 0x3f
 80021da:	e7d8      	b.n	800218e <HAL_UART_Receive+0x4e>
 80021dc:	f8a4 705c 	strh.w	r7, [r4, #92]	; 0x5c
 80021e0:	e7d7      	b.n	8002192 <HAL_UART_Receive+0x52>
      pdata16bits = NULL;
 80021e2:	2600      	movs	r6, #0
 80021e4:	e7de      	b.n	80021a4 <HAL_UART_Receive+0x64>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80021e6:	f8cd 9000 	str.w	r9, [sp]
 80021ea:	4643      	mov	r3, r8
 80021ec:	2200      	movs	r2, #0
 80021ee:	2120      	movs	r1, #32
 80021f0:	4620      	mov	r0, r4
 80021f2:	f7ff ff0b 	bl	800200c <UART_WaitOnFlagUntilTimeout>
 80021f6:	b998      	cbnz	r0, 8002220 <HAL_UART_Receive+0xe0>
 80021f8:	6823      	ldr	r3, [r4, #0]
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80021fa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80021fc:	403b      	ands	r3, r7
      if (pdata8bits == NULL)
 80021fe:	b945      	cbnz	r5, 8002212 <HAL_UART_Receive+0xd2>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002200:	f826 3b02 	strh.w	r3, [r6], #2
      huart->RxXferCount--;
 8002204:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8002208:	3b01      	subs	r3, #1
 800220a:	b29b      	uxth	r3, r3
 800220c:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 8002210:	e7cb      	b.n	80021aa <HAL_UART_Receive+0x6a>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002212:	f805 3b01 	strb.w	r3, [r5], #1
 8002216:	e7f5      	b.n	8002204 <HAL_UART_Receive+0xc4>
      return  HAL_ERROR;
 8002218:	2001      	movs	r0, #1
 800221a:	e7cc      	b.n	80021b6 <HAL_UART_Receive+0x76>
    return HAL_BUSY;
 800221c:	2002      	movs	r0, #2
 800221e:	e7ca      	b.n	80021b6 <HAL_UART_Receive+0x76>
        return HAL_TIMEOUT;
 8002220:	2003      	movs	r0, #3
 8002222:	e7c8      	b.n	80021b6 <HAL_UART_Receive+0x76>

08002224 <UART_CheckIdleState>:
{
 8002224:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002226:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002228:	2600      	movs	r6, #0
 800222a:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 800222c:	f7fe fefe 	bl	800102c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002230:	6823      	ldr	r3, [r4, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8002236:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002238:	d415      	bmi.n	8002266 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800223a:	6823      	ldr	r3, [r4, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	075b      	lsls	r3, r3, #29
 8002240:	d50a      	bpl.n	8002258 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002242:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	2200      	movs	r2, #0
 800224a:	462b      	mov	r3, r5
 800224c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002250:	4620      	mov	r0, r4
 8002252:	f7ff fedb 	bl	800200c <UART_WaitOnFlagUntilTimeout>
 8002256:	b990      	cbnz	r0, 800227e <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8002258:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800225a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800225c:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 800225e:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002262:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 8002264:	e00c      	b.n	8002280 <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002266:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	4632      	mov	r2, r6
 800226e:	4603      	mov	r3, r0
 8002270:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002274:	4620      	mov	r0, r4
 8002276:	f7ff fec9 	bl	800200c <UART_WaitOnFlagUntilTimeout>
 800227a:	2800      	cmp	r0, #0
 800227c:	d0dd      	beq.n	800223a <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800227e:	2003      	movs	r0, #3
}
 8002280:	b002      	add	sp, #8
 8002282:	bd70      	pop	{r4, r5, r6, pc}

08002284 <HAL_UART_Init>:
{
 8002284:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002286:	4604      	mov	r4, r0
 8002288:	b340      	cbz	r0, 80022dc <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800228a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800228c:	b91b      	cbnz	r3, 8002296 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 800228e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8002292:	f7ff fccd 	bl	8001c30 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002296:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002298:	2324      	movs	r3, #36	; 0x24
 800229a:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800229c:	6813      	ldr	r3, [r2, #0]
 800229e:	f023 0301 	bic.w	r3, r3, #1
 80022a2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80022a4:	4620      	mov	r0, r4
 80022a6:	f7ff fcc5 	bl	8001c34 <UART_SetConfig>
 80022aa:	2801      	cmp	r0, #1
 80022ac:	d016      	beq.n	80022dc <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80022ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80022b0:	b113      	cbz	r3, 80022b8 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 80022b2:	4620      	mov	r0, r4
 80022b4:	f7ff fe56 	bl	8001f64 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022b8:	6823      	ldr	r3, [r4, #0]
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022c8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80022d0:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80022d2:	601a      	str	r2, [r3, #0]
}
 80022d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80022d8:	f7ff bfa4 	b.w	8002224 <UART_CheckIdleState>
}
 80022dc:	2001      	movs	r0, #1
 80022de:	bd10      	pop	{r4, pc}

080022e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80022e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002318 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80022e4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80022e6:	e003      	b.n	80022f0 <LoopCopyDataInit>

080022e8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80022e8:	4b0c      	ldr	r3, [pc, #48]	; (800231c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80022ea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80022ec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80022ee:	3104      	adds	r1, #4

080022f0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80022f0:	480b      	ldr	r0, [pc, #44]	; (8002320 <LoopForever+0xa>)
	ldr	r3, =_edata
 80022f2:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <LoopForever+0xe>)
	adds	r2, r0, r1
 80022f4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80022f6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80022f8:	d3f6      	bcc.n	80022e8 <CopyDataInit>
	ldr	r2, =_sbss
 80022fa:	4a0b      	ldr	r2, [pc, #44]	; (8002328 <LoopForever+0x12>)
	b	LoopFillZerobss
 80022fc:	e002      	b.n	8002304 <LoopFillZerobss>

080022fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80022fe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002300:	f842 3b04 	str.w	r3, [r2], #4

08002304 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002304:	4b09      	ldr	r3, [pc, #36]	; (800232c <LoopForever+0x16>)
	cmp	r2, r3
 8002306:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002308:	d3f9      	bcc.n	80022fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800230a:	f7fe fe29 	bl	8000f60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800230e:	f000 f997 	bl	8002640 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002312:	f000 f92b 	bl	800256c <main>

08002316 <LoopForever>:

LoopForever:
    b LoopForever
 8002316:	e7fe      	b.n	8002316 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002318:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800231c:	08004d88 	.word	0x08004d88
	ldr	r0, =_sdata
 8002320:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002324:	20000210 	.word	0x20000210
	ldr	r2, =_sbss
 8002328:	20000210 	.word	0x20000210
	ldr	r3, = _ebss
 800232c:	20000310 	.word	0x20000310

08002330 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002330:	e7fe      	b.n	8002330 <ADC1_2_IRQHandler>

08002332 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8002332:	b510      	push	{r4, lr}
 8002334:	460c      	mov	r4, r1
	/* The I/O library uses an internal buffer */
	/* It asks for 1024 characters even if only getc() is used. */
	/* If we use a for(;;) loop on the number of characters requested, */
	/* the user is forced to enter the exact number requested, even if only one is needed. */
	/* So here we return only 1 character even if requested length is > 1 */
	*ptr = __io_getchar();
 8002336:	f000 f95d 	bl	80025f4 <__io_getchar>
 800233a:	7020      	strb	r0, [r4, #0]

	return 1;
}
 800233c:	2001      	movs	r0, #1
 800233e:	bd10      	pop	{r4, pc}

08002340 <_write>:

int _write(int file, char *ptr, int len)
{
 8002340:	b570      	push	{r4, r5, r6, lr}
 8002342:	460e      	mov	r6, r1
 8002344:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002346:	460c      	mov	r4, r1
 8002348:	1ba3      	subs	r3, r4, r6
 800234a:	429d      	cmp	r5, r3
 800234c:	dc01      	bgt.n	8002352 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 800234e:	4628      	mov	r0, r5
 8002350:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8002352:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002356:	f000 f939 	bl	80025cc <__io_putchar>
 800235a:	e7f5      	b.n	8002348 <_write+0x8>

0800235c <_sbrk>:

caddr_t _sbrk(int incr)
{
 800235c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800235e:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <_sbrk+0x2c>)
 8002360:	6819      	ldr	r1, [r3, #0]
{
 8002362:	4602      	mov	r2, r0
	if (heap_end == 0)
 8002364:	b909      	cbnz	r1, 800236a <_sbrk+0xe>
		heap_end = &end;
 8002366:	4909      	ldr	r1, [pc, #36]	; (800238c <_sbrk+0x30>)
 8002368:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800236a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800236c:	4669      	mov	r1, sp
 800236e:	4402      	add	r2, r0
 8002370:	428a      	cmp	r2, r1
 8002372:	d906      	bls.n	8002382 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002374:	f000 f95e 	bl	8002634 <__errno>
 8002378:	230c      	movs	r3, #12
 800237a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800237c:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8002380:	bd08      	pop	{r3, pc}
	heap_end += incr;
 8002382:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8002384:	e7fc      	b.n	8002380 <_sbrk+0x24>
 8002386:	bf00      	nop
 8002388:	2000022c 	.word	0x2000022c
 800238c:	20000310 	.word	0x20000310

08002390 <_close>:

int _close(int file)
{
	return -1;
}
 8002390:	f04f 30ff 	mov.w	r0, #4294967295
 8002394:	4770      	bx	lr

08002396 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002396:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800239a:	604b      	str	r3, [r1, #4]
	return 0;
}
 800239c:	2000      	movs	r0, #0
 800239e:	4770      	bx	lr

080023a0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80023a0:	2001      	movs	r0, #1
 80023a2:	4770      	bx	lr

080023a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80023a4:	2000      	movs	r0, #0
 80023a6:	4770      	bx	lr

080023a8 <execute_img1>:

void execute_img1(){

	void (*img_1_call_back)(void);//pointer to hold the reset handler
	//MSP
	uint32_t mspVal= *(volatile uint32_t*)IMG_1_START_ADDR;
 80023a8:	4b03      	ldr	r3, [pc, #12]	; (80023b8 <execute_img1+0x10>)
 80023aa:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80023ac:	f383 8808 	msr	MSP, r3
	__set_MSP(mspVal);

	//second address is address of reset handler
	uint32_t resetHandler= *(volatile uint32_t*)(IMG_1_START_ADDR+4);
 80023b0:	4b02      	ldr	r3, [pc, #8]	; (80023bc <execute_img1+0x14>)
 80023b2:	681b      	ldr	r3, [r3, #0]
	img_1_call_back = (void *)resetHandler;
	//printf("RH: %d\n",resetHandler);
	//Jumping to User Application;
	img_1_call_back();
 80023b4:	4718      	bx	r3
 80023b6:	bf00      	nop
 80023b8:	08080000 	.word	0x08080000
 80023bc:	08080004 	.word	0x08080004

080023c0 <execute_img0>:

	//printf("RH: %x\n",IMG_0_START_ADDR+4);
	void (*img_0_call_back)(void);//pointer to hold the reset handler
	//MSP

	uint32_t mspVal= *(volatile uint32_t*)IMG_0_START_ADDR;
 80023c0:	4b03      	ldr	r3, [pc, #12]	; (80023d0 <execute_img0+0x10>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f383 8808 	msr	MSP, r3
	__set_MSP(mspVal);

	//second address is address of reset handler
	uint32_t resetHandler= *(volatile uint32_t*)(IMG_0_START_ADDR+4);
 80023c8:	4b02      	ldr	r3, [pc, #8]	; (80023d4 <execute_img0+0x14>)
 80023ca:	681b      	ldr	r3, [r3, #0]
	img_0_call_back = (void *)resetHandler;
	//Jumping to User Application;
	//printf("RH: %x\n",IMG_0_START_ADDR+4);
	img_0_call_back();
 80023cc:	4718      	bx	r3
 80023ce:	bf00      	nop
 80023d0:	08006800 	.word	0x08006800
 80023d4:	08006804 	.word	0x08006804

080023d8 <meta_data_init>:

}

void meta_data_init(){
 80023d8:	b507      	push	{r0, r1, r2, lr}
	//Initializing Meta-data
	uint32_t true=1;
	uint32_t false=0;
	uint32_t end_indicator=0xDEADBEEF;
	uint64_t data=0;
	volatile uint32_t sanity_chk_0=*(uint32_t*)META_DATA_IMG_0_CHK;
 80023da:	4b1f      	ldr	r3, [pc, #124]	; (8002458 <meta_data_init+0x80>)
	volatile uint32_t sanity_chk_1=*(uint32_t*)META_DATA_IMG_1_CHK;
	if((sanity_chk_0!=end_indicator || sanity_chk_1!=end_indicator)){
 80023dc:	4a1f      	ldr	r2, [pc, #124]	; (800245c <meta_data_init+0x84>)
	volatile uint32_t sanity_chk_0=*(uint32_t*)META_DATA_IMG_0_CHK;
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	9300      	str	r3, [sp, #0]
	volatile uint32_t sanity_chk_1=*(uint32_t*)META_DATA_IMG_1_CHK;
 80023e2:	4b1f      	ldr	r3, [pc, #124]	; (8002460 <meta_data_init+0x88>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	9301      	str	r3, [sp, #4]
	if((sanity_chk_0!=end_indicator || sanity_chk_1!=end_indicator)){
 80023e8:	9b00      	ldr	r3, [sp, #0]
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d102      	bne.n	80023f4 <meta_data_init+0x1c>
 80023ee:	9a01      	ldr	r2, [sp, #4]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d023      	beq.n	800243c <meta_data_init+0x64>
		printf("-->Initializing Meta Data Info...\r\n");
 80023f4:	481b      	ldr	r0, [pc, #108]	; (8002464 <meta_data_init+0x8c>)
 80023f6:	f000 fcf5 	bl	8002de4 <puts>
		uint32_t* addr=(uint32_t*)IMG_0_METADATA_START_ADDR;
		HAL_FLASH_Unlock();
 80023fa:	f7fe fe9d 	bl	8001138 <HAL_FLASH_Unlock>
		//Initialize meta-data for img_0:
		data=true; //meta_data.img_strt_add
		data=data<<32 | (0x08006800UL);	//meta_data.isUpdated
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, data);
 80023fe:	4a1a      	ldr	r2, [pc, #104]	; (8002468 <meta_data_init+0x90>)
 8002400:	491a      	ldr	r1, [pc, #104]	; (800246c <meta_data_init+0x94>)
 8002402:	2301      	movs	r3, #1
 8002404:	2000      	movs	r0, #0
 8002406:	f7fe fedd 	bl	80011c4 <HAL_FLASH_Program>

		addr=addr+2;
		data=end_indicator; //meta_data.next
		data=data << 32 | (0x08006010UL);
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, data);
 800240a:	a30f      	add	r3, pc, #60	; (adr r3, 8002448 <meta_data_init+0x70>)
 800240c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002410:	4917      	ldr	r1, [pc, #92]	; (8002470 <meta_data_init+0x98>)
 8002412:	2000      	movs	r0, #0
 8002414:	f7fe fed6 	bl	80011c4 <HAL_FLASH_Program>

		//initialise metadata for img_1:
		addr=(uint32_t*) (0x08006010UL);
		data=false; //meta_data.img_strt_add
		data=data<<32 | (0x08080000UL); //meta_data.isUpdated
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, data);
 8002418:	4a16      	ldr	r2, [pc, #88]	; (8002474 <meta_data_init+0x9c>)
 800241a:	4917      	ldr	r1, [pc, #92]	; (8002478 <meta_data_init+0xa0>)
 800241c:	2300      	movs	r3, #0
 800241e:	2000      	movs	r0, #0
 8002420:	f7fe fed0 	bl	80011c4 <HAL_FLASH_Program>
		addr=addr+2;
		data=end_indicator;
		data=data << 32 | IMG_0_METADATA_START_ADDR;
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, data);
 8002424:	a30a      	add	r3, pc, #40	; (adr r3, 8002450 <meta_data_init+0x78>)
 8002426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800242a:	4914      	ldr	r1, [pc, #80]	; (800247c <meta_data_init+0xa4>)
 800242c:	2000      	movs	r0, #0
 800242e:	f7fe fec9 	bl	80011c4 <HAL_FLASH_Program>
	}
	else{
		printf("-->Meta Data Already Initialized...\r\n");
	}

}
 8002432:	b003      	add	sp, #12
 8002434:	f85d eb04 	ldr.w	lr, [sp], #4
		HAL_FLASH_Lock();
 8002438:	f7fe be90 	b.w	800115c <HAL_FLASH_Lock>
		printf("-->Meta Data Already Initialized...\r\n");
 800243c:	4810      	ldr	r0, [pc, #64]	; (8002480 <meta_data_init+0xa8>)
}
 800243e:	b003      	add	sp, #12
 8002440:	f85d eb04 	ldr.w	lr, [sp], #4
		printf("-->Meta Data Already Initialized...\r\n");
 8002444:	f000 bcce 	b.w	8002de4 <puts>
 8002448:	08006010 	.word	0x08006010
 800244c:	deadbeef 	.word	0xdeadbeef
 8002450:	08006000 	.word	0x08006000
 8002454:	deadbeef 	.word	0xdeadbeef
 8002458:	0800600c 	.word	0x0800600c
 800245c:	deadbeef 	.word	0xdeadbeef
 8002460:	0800601c 	.word	0x0800601c
 8002464:	08004951 	.word	0x08004951
 8002468:	08006800 	.word	0x08006800
 800246c:	08006000 	.word	0x08006000
 8002470:	08006008 	.word	0x08006008
 8002474:	08080000 	.word	0x08080000
 8002478:	08006010 	.word	0x08006010
 800247c:	08006018 	.word	0x08006018
 8002480:	08004974 	.word	0x08004974

08002484 <select_updated_img_to_execute>:

//returns the address of image to Execute
uint32_t select_updated_img_to_execute(){
 8002484:	b508      	push	{r3, lr}

	uint32_t true=1;
	uint32_t false=0;
	meta_data_t *head=(meta_data_t*)IMG_0_METADATA_START_ADDR;
	meta_data_t *curr=head;
 8002486:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <select_updated_img_to_execute+0x40>)

	while(curr->isUpdated !=true){
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	2a01      	cmp	r2, #1
 800248c:	d109      	bne.n	80024a2 <select_updated_img_to_execute+0x1e>
		curr=curr->next;
	}

	if(curr->img_strt_add==IMG_0_START_ADDR){
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0d      	ldr	r2, [pc, #52]	; (80024c8 <select_updated_img_to_execute+0x44>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d107      	bne.n	80024a6 <select_updated_img_to_execute+0x22>
		printf("-->Executing Img0\r\n");
 8002496:	480d      	ldr	r0, [pc, #52]	; (80024cc <select_updated_img_to_execute+0x48>)
 8002498:	f000 fca4 	bl	8002de4 <puts>
		execute_img0();
 800249c:	f7ff ff90 	bl	80023c0 <execute_img0>
	}
	else{
		printf("-->!ERROR in METADATA\r\n");
	}

}
 80024a0:	bd08      	pop	{r3, pc}
		curr=curr->next;
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	e7f0      	b.n	8002488 <select_updated_img_to_execute+0x4>
	else if(curr->img_strt_add==IMG_1_START_ADDR){
 80024a6:	4a0a      	ldr	r2, [pc, #40]	; (80024d0 <select_updated_img_to_execute+0x4c>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d105      	bne.n	80024b8 <select_updated_img_to_execute+0x34>
		printf("-->Executing Img1\r\n");
 80024ac:	4809      	ldr	r0, [pc, #36]	; (80024d4 <select_updated_img_to_execute+0x50>)
 80024ae:	f000 fc99 	bl	8002de4 <puts>
		execute_img1();
 80024b2:	f7ff ff79 	bl	80023a8 <execute_img1>
 80024b6:	e7f3      	b.n	80024a0 <select_updated_img_to_execute+0x1c>
		printf("-->!ERROR in METADATA\r\n");
 80024b8:	4807      	ldr	r0, [pc, #28]	; (80024d8 <select_updated_img_to_execute+0x54>)
}
 80024ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		printf("-->!ERROR in METADATA\r\n");
 80024be:	f000 bc91 	b.w	8002de4 <puts>
 80024c2:	bf00      	nop
 80024c4:	08006000 	.word	0x08006000
 80024c8:	08006800 	.word	0x08006800
 80024cc:	08004999 	.word	0x08004999
 80024d0:	08080000 	.word	0x08080000
 80024d4:	080049ac 	.word	0x080049ac
 80024d8:	080049bf 	.word	0x080049bf

080024dc <board_init>:
  * @param  None
  * @retval None
  */
#if ENABLE_BOOTLOADER_CODE

void board_init(){
 80024dc:	b510      	push	{r4, lr}
 80024de:	b096      	sub	sp, #88	; 0x58

	  HAL_Init();
 80024e0:	f7fe fd88 	bl	8000ff4 <HAL_Init>

  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80024e4:	2460      	movs	r4, #96	; 0x60
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80024e6:	2310      	movs	r3, #16
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80024e8:	2200      	movs	r2, #0
 80024ea:	e9cd 240c 	strd	r2, r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80024ee:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024f0:	2202      	movs	r2, #2
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80024f2:	2301      	movs	r3, #1
 80024f4:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80024f6:	e9cd 230f 	strd	r2, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80024fa:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80024fc:	2328      	movs	r3, #40	; 0x28
 80024fe:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLP = 7;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002500:	2404      	movs	r4, #4
 8002502:	2307      	movs	r3, #7
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002504:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002506:	9215      	str	r2, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002508:	e9cd 3413 	strd	r3, r4, [sp, #76]	; 0x4c
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800250c:	f7ff f852 	bl	80015b4 <HAL_RCC_OscConfig>
 8002510:	b100      	cbz	r0, 8002514 <board_init+0x38>
 8002512:	e7fe      	b.n	8002512 <board_init+0x36>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002514:	210f      	movs	r1, #15
 8002516:	2303      	movs	r3, #3
 8002518:	e9cd 1300 	strd	r1, r3, [sp]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;  
 800251c:	e9cd 0002 	strd	r0, r0, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;  
 8002520:	9004      	str	r0, [sp, #16]
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002522:	4621      	mov	r1, r4
 8002524:	4668      	mov	r0, sp
 8002526:	f7ff facb 	bl	8001ac0 <HAL_RCC_ClockConfig>
 800252a:	4604      	mov	r4, r0
 800252c:	b100      	cbz	r0, 8002530 <board_init+0x54>
 800252e:	e7fe      	b.n	800252e <board_init+0x52>
	  BSP_LED_Init(LED2);
 8002530:	f7fe fc66 	bl	8000e00 <BSP_LED_Init>
	  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8002534:	4621      	mov	r1, r4
 8002536:	4620      	mov	r0, r4
 8002538:	f7fe fc84 	bl	8000e44 <BSP_PB_Init>
	  hDiscoUart.Instance = DISCOVERY_COM1;
 800253c:	4909      	ldr	r1, [pc, #36]	; (8002564 <board_init+0x88>)
	  hDiscoUart.Init.BaudRate = 115200;
 800253e:	4a0a      	ldr	r2, [pc, #40]	; (8002568 <board_init+0x8c>)
	  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 8002540:	610c      	str	r4, [r1, #16]
	  hDiscoUart.Init.BaudRate = 115200;
 8002542:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002546:	e9c1 2300 	strd	r2, r3, [r1]
	  BSP_COM_Init(COM1, &hDiscoUart);
 800254a:	4620      	mov	r0, r4
	  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 800254c:	230c      	movs	r3, #12
	  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 800254e:	e9c1 4402 	strd	r4, r4, [r1, #8]
	  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002552:	e9c1 3405 	strd	r3, r4, [r1, #20]
	  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002556:	e9c1 4407 	strd	r4, r4, [r1, #28]
	  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800255a:	624c      	str	r4, [r1, #36]	; 0x24
	  BSP_COM_Init(COM1, &hDiscoUart);
 800255c:	f7fe fcbc 	bl	8000ed8 <BSP_COM_Init>
}
 8002560:	b016      	add	sp, #88	; 0x58
 8002562:	bd10      	pop	{r4, pc}
 8002564:	2000023c 	.word	0x2000023c
 8002568:	40013800 	.word	0x40013800

0800256c <main>:
{
 800256c:	b508      	push	{r3, lr}
	board_init();
 800256e:	f7ff ffb5 	bl	80024dc <board_init>
	printf("........................................ \r\n");
 8002572:	4811      	ldr	r0, [pc, #68]	; (80025b8 <main+0x4c>)
	   printf("-->Press User button to Jump\r\n");
 8002574:	4d11      	ldr	r5, [pc, #68]	; (80025bc <main+0x50>)
	   printf("-->!X Some Thing Was Wrong \r\n");
 8002576:	4c12      	ldr	r4, [pc, #72]	; (80025c0 <main+0x54>)
	printf("........................................ \r\n");
 8002578:	f000 fc34 	bl	8002de4 <puts>
	printf(" .......... BootLoader ............... \r\n");
 800257c:	4811      	ldr	r0, [pc, #68]	; (80025c4 <main+0x58>)
 800257e:	f000 fc31 	bl	8002de4 <puts>
	printf("........................................ \r\n");
 8002582:	480d      	ldr	r0, [pc, #52]	; (80025b8 <main+0x4c>)
 8002584:	f000 fc2e 	bl	8002de4 <puts>
	printf("-->We Are Inside the Boot loader: \r\n");
 8002588:	480f      	ldr	r0, [pc, #60]	; (80025c8 <main+0x5c>)
 800258a:	f000 fc2b 	bl	8002de4 <puts>
	meta_data_init();
 800258e:	f7ff ff23 	bl	80023d8 <meta_data_init>
	   printf("-->Press User button to Jump\r\n");
 8002592:	4628      	mov	r0, r5
 8002594:	f000 fc26 	bl	8002de4 <puts>
	   while(BSP_PB_GetState(BUTTON_USER) == GPIO_PIN_RESET);
 8002598:	2000      	movs	r0, #0
 800259a:	f7fe fc91 	bl	8000ec0 <BSP_PB_GetState>
 800259e:	2800      	cmp	r0, #0
 80025a0:	d0fa      	beq.n	8002598 <main+0x2c>
	   while(BSP_PB_GetState(BUTTON_USER) == GPIO_PIN_SET);
 80025a2:	2000      	movs	r0, #0
 80025a4:	f7fe fc8c 	bl	8000ec0 <BSP_PB_GetState>
 80025a8:	2801      	cmp	r0, #1
 80025aa:	d0fa      	beq.n	80025a2 <main+0x36>
	   select_updated_img_to_execute();
 80025ac:	f7ff ff6a 	bl	8002484 <select_updated_img_to_execute>
	   printf("-->!X Some Thing Was Wrong \r\n");
 80025b0:	4620      	mov	r0, r4
 80025b2:	f000 fc17 	bl	8002de4 <puts>
  {
 80025b6:	e7ec      	b.n	8002592 <main+0x26>
 80025b8:	080049ed 	.word	0x080049ed
 80025bc:	08004a65 	.word	0x08004a65
 80025c0:	08004a83 	.word	0x08004a83
 80025c4:	08004a18 	.word	0x08004a18
 80025c8:	08004a41 	.word	0x08004a41

080025cc <__io_putchar>:
  * @brief Retargets the C library msg_info function to the USART.
  * @param None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80025cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80025ce:	ac02      	add	r4, sp, #8
  /* Place your implementation of fputc here */
  /* e.g. write a character to the serial port and Loop until the end of transmission */
  while (HAL_OK != HAL_UART_Transmit(&hDiscoUart, (uint8_t *) &ch, 1, 30000))
 80025d0:	4d07      	ldr	r5, [pc, #28]	; (80025f0 <__io_putchar+0x24>)
{
 80025d2:	f844 0d04 	str.w	r0, [r4, #-4]!
  while (HAL_OK != HAL_UART_Transmit(&hDiscoUart, (uint8_t *) &ch, 1, 30000))
 80025d6:	f247 5330 	movw	r3, #30000	; 0x7530
 80025da:	2201      	movs	r2, #1
 80025dc:	4621      	mov	r1, r4
 80025de:	4628      	mov	r0, r5
 80025e0:	f7ff fd56 	bl	8002090 <HAL_UART_Transmit>
 80025e4:	2800      	cmp	r0, #0
 80025e6:	d1f6      	bne.n	80025d6 <__io_putchar+0xa>
  {
    ;
  }
  return ch;
}
 80025e8:	9801      	ldr	r0, [sp, #4]
 80025ea:	b003      	add	sp, #12
 80025ec:	bd30      	pop	{r4, r5, pc}
 80025ee:	bf00      	nop
 80025f0:	2000023c 	.word	0x2000023c

080025f4 <__io_getchar>:
  * @brief Retargets the C library scanf function to the USART.
  * @param None
  * @retval None
  */
GETCHAR_PROTOTYPE
{
 80025f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  /* Place your implementation of fgetc here */
  /* e.g. readwrite a character to the USART2 and Loop until the end of transmission */
  uint8_t ch = 0;
 80025f6:	ac02      	add	r4, sp, #8
 80025f8:	2300      	movs	r3, #0
 80025fa:	f804 3d01 	strb.w	r3, [r4, #-1]!
  while (HAL_OK != HAL_UART_Receive(&hDiscoUart, (uint8_t *)&ch, 1, 30000))
 80025fe:	4d07      	ldr	r5, [pc, #28]	; (800261c <__io_getchar+0x28>)
 8002600:	f247 5330 	movw	r3, #30000	; 0x7530
 8002604:	2201      	movs	r2, #1
 8002606:	4621      	mov	r1, r4
 8002608:	4628      	mov	r0, r5
 800260a:	f7ff fd99 	bl	8002140 <HAL_UART_Receive>
 800260e:	2800      	cmp	r0, #0
 8002610:	d1f6      	bne.n	8002600 <__io_getchar+0xc>
  {
    ;
  }
  return ch;
}
 8002612:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002616:	b003      	add	sp, #12
 8002618:	bd30      	pop	{r4, r5, pc}
 800261a:	bf00      	nop
 800261c:	2000023c 	.word	0x2000023c

08002620 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8002620:	4770      	bx	lr

08002622 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002622:	e7fe      	b.n	8002622 <HardFault_Handler>

08002624 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002624:	e7fe      	b.n	8002624 <MemManage_Handler>

08002626 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002626:	e7fe      	b.n	8002626 <BusFault_Handler>

08002628 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002628:	e7fe      	b.n	8002628 <UsageFault_Handler>

0800262a <SVC_Handler>:
 800262a:	4770      	bx	lr

0800262c <DebugMon_Handler>:
 800262c:	4770      	bx	lr

0800262e <PendSV_Handler>:
 800262e:	4770      	bx	lr

08002630 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8002630:	f7fe bcf0 	b.w	8001014 <HAL_IncTick>

08002634 <__errno>:
 8002634:	4b01      	ldr	r3, [pc, #4]	; (800263c <__errno+0x8>)
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	20000040 	.word	0x20000040

08002640 <__libc_init_array>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	4e0d      	ldr	r6, [pc, #52]	; (8002678 <__libc_init_array+0x38>)
 8002644:	4c0d      	ldr	r4, [pc, #52]	; (800267c <__libc_init_array+0x3c>)
 8002646:	1ba4      	subs	r4, r4, r6
 8002648:	10a4      	asrs	r4, r4, #2
 800264a:	2500      	movs	r5, #0
 800264c:	42a5      	cmp	r5, r4
 800264e:	d109      	bne.n	8002664 <__libc_init_array+0x24>
 8002650:	4e0b      	ldr	r6, [pc, #44]	; (8002680 <__libc_init_array+0x40>)
 8002652:	4c0c      	ldr	r4, [pc, #48]	; (8002684 <__libc_init_array+0x44>)
 8002654:	f002 f942 	bl	80048dc <_init>
 8002658:	1ba4      	subs	r4, r4, r6
 800265a:	10a4      	asrs	r4, r4, #2
 800265c:	2500      	movs	r5, #0
 800265e:	42a5      	cmp	r5, r4
 8002660:	d105      	bne.n	800266e <__libc_init_array+0x2e>
 8002662:	bd70      	pop	{r4, r5, r6, pc}
 8002664:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002668:	4798      	blx	r3
 800266a:	3501      	adds	r5, #1
 800266c:	e7ee      	b.n	800264c <__libc_init_array+0xc>
 800266e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002672:	4798      	blx	r3
 8002674:	3501      	adds	r5, #1
 8002676:	e7f2      	b.n	800265e <__libc_init_array+0x1e>
 8002678:	08004d78 	.word	0x08004d78
 800267c:	08004d78 	.word	0x08004d78
 8002680:	08004d78 	.word	0x08004d78
 8002684:	08004d7c 	.word	0x08004d7c

08002688 <memset>:
 8002688:	4402      	add	r2, r0
 800268a:	4603      	mov	r3, r0
 800268c:	4293      	cmp	r3, r2
 800268e:	d100      	bne.n	8002692 <memset+0xa>
 8002690:	4770      	bx	lr
 8002692:	f803 1b01 	strb.w	r1, [r3], #1
 8002696:	e7f9      	b.n	800268c <memset+0x4>

08002698 <__cvt>:
 8002698:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800269c:	ec55 4b10 	vmov	r4, r5, d0
 80026a0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80026a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80026a6:	2d00      	cmp	r5, #0
 80026a8:	460e      	mov	r6, r1
 80026aa:	4691      	mov	r9, r2
 80026ac:	4619      	mov	r1, r3
 80026ae:	bfb8      	it	lt
 80026b0:	4622      	movlt	r2, r4
 80026b2:	462b      	mov	r3, r5
 80026b4:	f027 0720 	bic.w	r7, r7, #32
 80026b8:	bfbb      	ittet	lt
 80026ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80026be:	461d      	movlt	r5, r3
 80026c0:	2300      	movge	r3, #0
 80026c2:	232d      	movlt	r3, #45	; 0x2d
 80026c4:	bfb8      	it	lt
 80026c6:	4614      	movlt	r4, r2
 80026c8:	2f46      	cmp	r7, #70	; 0x46
 80026ca:	700b      	strb	r3, [r1, #0]
 80026cc:	d004      	beq.n	80026d8 <__cvt+0x40>
 80026ce:	2f45      	cmp	r7, #69	; 0x45
 80026d0:	d100      	bne.n	80026d4 <__cvt+0x3c>
 80026d2:	3601      	adds	r6, #1
 80026d4:	2102      	movs	r1, #2
 80026d6:	e000      	b.n	80026da <__cvt+0x42>
 80026d8:	2103      	movs	r1, #3
 80026da:	ab03      	add	r3, sp, #12
 80026dc:	9301      	str	r3, [sp, #4]
 80026de:	ab02      	add	r3, sp, #8
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	4632      	mov	r2, r6
 80026e4:	4653      	mov	r3, sl
 80026e6:	ec45 4b10 	vmov	d0, r4, r5
 80026ea:	f000 fcd1 	bl	8003090 <_dtoa_r>
 80026ee:	2f47      	cmp	r7, #71	; 0x47
 80026f0:	4680      	mov	r8, r0
 80026f2:	d102      	bne.n	80026fa <__cvt+0x62>
 80026f4:	f019 0f01 	tst.w	r9, #1
 80026f8:	d026      	beq.n	8002748 <__cvt+0xb0>
 80026fa:	2f46      	cmp	r7, #70	; 0x46
 80026fc:	eb08 0906 	add.w	r9, r8, r6
 8002700:	d111      	bne.n	8002726 <__cvt+0x8e>
 8002702:	f898 3000 	ldrb.w	r3, [r8]
 8002706:	2b30      	cmp	r3, #48	; 0x30
 8002708:	d10a      	bne.n	8002720 <__cvt+0x88>
 800270a:	2200      	movs	r2, #0
 800270c:	2300      	movs	r3, #0
 800270e:	4620      	mov	r0, r4
 8002710:	4629      	mov	r1, r5
 8002712:	f7fe f985 	bl	8000a20 <__aeabi_dcmpeq>
 8002716:	b918      	cbnz	r0, 8002720 <__cvt+0x88>
 8002718:	f1c6 0601 	rsb	r6, r6, #1
 800271c:	f8ca 6000 	str.w	r6, [sl]
 8002720:	f8da 3000 	ldr.w	r3, [sl]
 8002724:	4499      	add	r9, r3
 8002726:	2200      	movs	r2, #0
 8002728:	2300      	movs	r3, #0
 800272a:	4620      	mov	r0, r4
 800272c:	4629      	mov	r1, r5
 800272e:	f7fe f977 	bl	8000a20 <__aeabi_dcmpeq>
 8002732:	b938      	cbnz	r0, 8002744 <__cvt+0xac>
 8002734:	2230      	movs	r2, #48	; 0x30
 8002736:	9b03      	ldr	r3, [sp, #12]
 8002738:	454b      	cmp	r3, r9
 800273a:	d205      	bcs.n	8002748 <__cvt+0xb0>
 800273c:	1c59      	adds	r1, r3, #1
 800273e:	9103      	str	r1, [sp, #12]
 8002740:	701a      	strb	r2, [r3, #0]
 8002742:	e7f8      	b.n	8002736 <__cvt+0x9e>
 8002744:	f8cd 900c 	str.w	r9, [sp, #12]
 8002748:	9b03      	ldr	r3, [sp, #12]
 800274a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800274c:	eba3 0308 	sub.w	r3, r3, r8
 8002750:	4640      	mov	r0, r8
 8002752:	6013      	str	r3, [r2, #0]
 8002754:	b004      	add	sp, #16
 8002756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800275a <__exponent>:
 800275a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800275c:	2900      	cmp	r1, #0
 800275e:	4604      	mov	r4, r0
 8002760:	bfba      	itte	lt
 8002762:	4249      	neglt	r1, r1
 8002764:	232d      	movlt	r3, #45	; 0x2d
 8002766:	232b      	movge	r3, #43	; 0x2b
 8002768:	2909      	cmp	r1, #9
 800276a:	f804 2b02 	strb.w	r2, [r4], #2
 800276e:	7043      	strb	r3, [r0, #1]
 8002770:	dd20      	ble.n	80027b4 <__exponent+0x5a>
 8002772:	f10d 0307 	add.w	r3, sp, #7
 8002776:	461f      	mov	r7, r3
 8002778:	260a      	movs	r6, #10
 800277a:	fb91 f5f6 	sdiv	r5, r1, r6
 800277e:	fb06 1115 	mls	r1, r6, r5, r1
 8002782:	3130      	adds	r1, #48	; 0x30
 8002784:	2d09      	cmp	r5, #9
 8002786:	f803 1c01 	strb.w	r1, [r3, #-1]
 800278a:	f103 32ff 	add.w	r2, r3, #4294967295
 800278e:	4629      	mov	r1, r5
 8002790:	dc09      	bgt.n	80027a6 <__exponent+0x4c>
 8002792:	3130      	adds	r1, #48	; 0x30
 8002794:	3b02      	subs	r3, #2
 8002796:	f802 1c01 	strb.w	r1, [r2, #-1]
 800279a:	42bb      	cmp	r3, r7
 800279c:	4622      	mov	r2, r4
 800279e:	d304      	bcc.n	80027aa <__exponent+0x50>
 80027a0:	1a10      	subs	r0, r2, r0
 80027a2:	b003      	add	sp, #12
 80027a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027a6:	4613      	mov	r3, r2
 80027a8:	e7e7      	b.n	800277a <__exponent+0x20>
 80027aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027ae:	f804 2b01 	strb.w	r2, [r4], #1
 80027b2:	e7f2      	b.n	800279a <__exponent+0x40>
 80027b4:	2330      	movs	r3, #48	; 0x30
 80027b6:	4419      	add	r1, r3
 80027b8:	7083      	strb	r3, [r0, #2]
 80027ba:	1d02      	adds	r2, r0, #4
 80027bc:	70c1      	strb	r1, [r0, #3]
 80027be:	e7ef      	b.n	80027a0 <__exponent+0x46>

080027c0 <_printf_float>:
 80027c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027c4:	b08d      	sub	sp, #52	; 0x34
 80027c6:	460c      	mov	r4, r1
 80027c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80027cc:	4616      	mov	r6, r2
 80027ce:	461f      	mov	r7, r3
 80027d0:	4605      	mov	r5, r0
 80027d2:	f001 fb8f 	bl	8003ef4 <_localeconv_r>
 80027d6:	6803      	ldr	r3, [r0, #0]
 80027d8:	9304      	str	r3, [sp, #16]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7fd fcf4 	bl	80001c8 <strlen>
 80027e0:	2300      	movs	r3, #0
 80027e2:	930a      	str	r3, [sp, #40]	; 0x28
 80027e4:	f8d8 3000 	ldr.w	r3, [r8]
 80027e8:	9005      	str	r0, [sp, #20]
 80027ea:	3307      	adds	r3, #7
 80027ec:	f023 0307 	bic.w	r3, r3, #7
 80027f0:	f103 0208 	add.w	r2, r3, #8
 80027f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80027f8:	f8d4 b000 	ldr.w	fp, [r4]
 80027fc:	f8c8 2000 	str.w	r2, [r8]
 8002800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002804:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002808:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800280c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002810:	9307      	str	r3, [sp, #28]
 8002812:	f8cd 8018 	str.w	r8, [sp, #24]
 8002816:	f04f 32ff 	mov.w	r2, #4294967295
 800281a:	4ba7      	ldr	r3, [pc, #668]	; (8002ab8 <_printf_float+0x2f8>)
 800281c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002820:	f7fe f930 	bl	8000a84 <__aeabi_dcmpun>
 8002824:	bb70      	cbnz	r0, 8002884 <_printf_float+0xc4>
 8002826:	f04f 32ff 	mov.w	r2, #4294967295
 800282a:	4ba3      	ldr	r3, [pc, #652]	; (8002ab8 <_printf_float+0x2f8>)
 800282c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002830:	f7fe f90a 	bl	8000a48 <__aeabi_dcmple>
 8002834:	bb30      	cbnz	r0, 8002884 <_printf_float+0xc4>
 8002836:	2200      	movs	r2, #0
 8002838:	2300      	movs	r3, #0
 800283a:	4640      	mov	r0, r8
 800283c:	4649      	mov	r1, r9
 800283e:	f7fe f8f9 	bl	8000a34 <__aeabi_dcmplt>
 8002842:	b110      	cbz	r0, 800284a <_printf_float+0x8a>
 8002844:	232d      	movs	r3, #45	; 0x2d
 8002846:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800284a:	4a9c      	ldr	r2, [pc, #624]	; (8002abc <_printf_float+0x2fc>)
 800284c:	4b9c      	ldr	r3, [pc, #624]	; (8002ac0 <_printf_float+0x300>)
 800284e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8002852:	bf8c      	ite	hi
 8002854:	4690      	movhi	r8, r2
 8002856:	4698      	movls	r8, r3
 8002858:	2303      	movs	r3, #3
 800285a:	f02b 0204 	bic.w	r2, fp, #4
 800285e:	6123      	str	r3, [r4, #16]
 8002860:	6022      	str	r2, [r4, #0]
 8002862:	f04f 0900 	mov.w	r9, #0
 8002866:	9700      	str	r7, [sp, #0]
 8002868:	4633      	mov	r3, r6
 800286a:	aa0b      	add	r2, sp, #44	; 0x2c
 800286c:	4621      	mov	r1, r4
 800286e:	4628      	mov	r0, r5
 8002870:	f000 f9e6 	bl	8002c40 <_printf_common>
 8002874:	3001      	adds	r0, #1
 8002876:	f040 808d 	bne.w	8002994 <_printf_float+0x1d4>
 800287a:	f04f 30ff 	mov.w	r0, #4294967295
 800287e:	b00d      	add	sp, #52	; 0x34
 8002880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002884:	4642      	mov	r2, r8
 8002886:	464b      	mov	r3, r9
 8002888:	4640      	mov	r0, r8
 800288a:	4649      	mov	r1, r9
 800288c:	f7fe f8fa 	bl	8000a84 <__aeabi_dcmpun>
 8002890:	b110      	cbz	r0, 8002898 <_printf_float+0xd8>
 8002892:	4a8c      	ldr	r2, [pc, #560]	; (8002ac4 <_printf_float+0x304>)
 8002894:	4b8c      	ldr	r3, [pc, #560]	; (8002ac8 <_printf_float+0x308>)
 8002896:	e7da      	b.n	800284e <_printf_float+0x8e>
 8002898:	6861      	ldr	r1, [r4, #4]
 800289a:	1c4b      	adds	r3, r1, #1
 800289c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80028a0:	a80a      	add	r0, sp, #40	; 0x28
 80028a2:	d13e      	bne.n	8002922 <_printf_float+0x162>
 80028a4:	2306      	movs	r3, #6
 80028a6:	6063      	str	r3, [r4, #4]
 80028a8:	2300      	movs	r3, #0
 80028aa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80028ae:	ab09      	add	r3, sp, #36	; 0x24
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	ec49 8b10 	vmov	d0, r8, r9
 80028b6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80028ba:	6022      	str	r2, [r4, #0]
 80028bc:	f8cd a004 	str.w	sl, [sp, #4]
 80028c0:	6861      	ldr	r1, [r4, #4]
 80028c2:	4628      	mov	r0, r5
 80028c4:	f7ff fee8 	bl	8002698 <__cvt>
 80028c8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80028cc:	2b47      	cmp	r3, #71	; 0x47
 80028ce:	4680      	mov	r8, r0
 80028d0:	d109      	bne.n	80028e6 <_printf_float+0x126>
 80028d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028d4:	1cd8      	adds	r0, r3, #3
 80028d6:	db02      	blt.n	80028de <_printf_float+0x11e>
 80028d8:	6862      	ldr	r2, [r4, #4]
 80028da:	4293      	cmp	r3, r2
 80028dc:	dd47      	ble.n	800296e <_printf_float+0x1ae>
 80028de:	f1aa 0a02 	sub.w	sl, sl, #2
 80028e2:	fa5f fa8a 	uxtb.w	sl, sl
 80028e6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80028ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80028ec:	d824      	bhi.n	8002938 <_printf_float+0x178>
 80028ee:	3901      	subs	r1, #1
 80028f0:	4652      	mov	r2, sl
 80028f2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80028f6:	9109      	str	r1, [sp, #36]	; 0x24
 80028f8:	f7ff ff2f 	bl	800275a <__exponent>
 80028fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80028fe:	1813      	adds	r3, r2, r0
 8002900:	2a01      	cmp	r2, #1
 8002902:	4681      	mov	r9, r0
 8002904:	6123      	str	r3, [r4, #16]
 8002906:	dc02      	bgt.n	800290e <_printf_float+0x14e>
 8002908:	6822      	ldr	r2, [r4, #0]
 800290a:	07d1      	lsls	r1, r2, #31
 800290c:	d501      	bpl.n	8002912 <_printf_float+0x152>
 800290e:	3301      	adds	r3, #1
 8002910:	6123      	str	r3, [r4, #16]
 8002912:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002916:	2b00      	cmp	r3, #0
 8002918:	d0a5      	beq.n	8002866 <_printf_float+0xa6>
 800291a:	232d      	movs	r3, #45	; 0x2d
 800291c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002920:	e7a1      	b.n	8002866 <_printf_float+0xa6>
 8002922:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8002926:	f000 8177 	beq.w	8002c18 <_printf_float+0x458>
 800292a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800292e:	d1bb      	bne.n	80028a8 <_printf_float+0xe8>
 8002930:	2900      	cmp	r1, #0
 8002932:	d1b9      	bne.n	80028a8 <_printf_float+0xe8>
 8002934:	2301      	movs	r3, #1
 8002936:	e7b6      	b.n	80028a6 <_printf_float+0xe6>
 8002938:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800293c:	d119      	bne.n	8002972 <_printf_float+0x1b2>
 800293e:	2900      	cmp	r1, #0
 8002940:	6863      	ldr	r3, [r4, #4]
 8002942:	dd0c      	ble.n	800295e <_printf_float+0x19e>
 8002944:	6121      	str	r1, [r4, #16]
 8002946:	b913      	cbnz	r3, 800294e <_printf_float+0x18e>
 8002948:	6822      	ldr	r2, [r4, #0]
 800294a:	07d2      	lsls	r2, r2, #31
 800294c:	d502      	bpl.n	8002954 <_printf_float+0x194>
 800294e:	3301      	adds	r3, #1
 8002950:	440b      	add	r3, r1
 8002952:	6123      	str	r3, [r4, #16]
 8002954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002956:	65a3      	str	r3, [r4, #88]	; 0x58
 8002958:	f04f 0900 	mov.w	r9, #0
 800295c:	e7d9      	b.n	8002912 <_printf_float+0x152>
 800295e:	b913      	cbnz	r3, 8002966 <_printf_float+0x1a6>
 8002960:	6822      	ldr	r2, [r4, #0]
 8002962:	07d0      	lsls	r0, r2, #31
 8002964:	d501      	bpl.n	800296a <_printf_float+0x1aa>
 8002966:	3302      	adds	r3, #2
 8002968:	e7f3      	b.n	8002952 <_printf_float+0x192>
 800296a:	2301      	movs	r3, #1
 800296c:	e7f1      	b.n	8002952 <_printf_float+0x192>
 800296e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8002972:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8002976:	4293      	cmp	r3, r2
 8002978:	db05      	blt.n	8002986 <_printf_float+0x1c6>
 800297a:	6822      	ldr	r2, [r4, #0]
 800297c:	6123      	str	r3, [r4, #16]
 800297e:	07d1      	lsls	r1, r2, #31
 8002980:	d5e8      	bpl.n	8002954 <_printf_float+0x194>
 8002982:	3301      	adds	r3, #1
 8002984:	e7e5      	b.n	8002952 <_printf_float+0x192>
 8002986:	2b00      	cmp	r3, #0
 8002988:	bfd4      	ite	le
 800298a:	f1c3 0302 	rsble	r3, r3, #2
 800298e:	2301      	movgt	r3, #1
 8002990:	4413      	add	r3, r2
 8002992:	e7de      	b.n	8002952 <_printf_float+0x192>
 8002994:	6823      	ldr	r3, [r4, #0]
 8002996:	055a      	lsls	r2, r3, #21
 8002998:	d407      	bmi.n	80029aa <_printf_float+0x1ea>
 800299a:	6923      	ldr	r3, [r4, #16]
 800299c:	4642      	mov	r2, r8
 800299e:	4631      	mov	r1, r6
 80029a0:	4628      	mov	r0, r5
 80029a2:	47b8      	blx	r7
 80029a4:	3001      	adds	r0, #1
 80029a6:	d12b      	bne.n	8002a00 <_printf_float+0x240>
 80029a8:	e767      	b.n	800287a <_printf_float+0xba>
 80029aa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80029ae:	f240 80dc 	bls.w	8002b6a <_printf_float+0x3aa>
 80029b2:	2200      	movs	r2, #0
 80029b4:	2300      	movs	r3, #0
 80029b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80029ba:	f7fe f831 	bl	8000a20 <__aeabi_dcmpeq>
 80029be:	2800      	cmp	r0, #0
 80029c0:	d033      	beq.n	8002a2a <_printf_float+0x26a>
 80029c2:	2301      	movs	r3, #1
 80029c4:	4a41      	ldr	r2, [pc, #260]	; (8002acc <_printf_float+0x30c>)
 80029c6:	4631      	mov	r1, r6
 80029c8:	4628      	mov	r0, r5
 80029ca:	47b8      	blx	r7
 80029cc:	3001      	adds	r0, #1
 80029ce:	f43f af54 	beq.w	800287a <_printf_float+0xba>
 80029d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80029d6:	429a      	cmp	r2, r3
 80029d8:	db02      	blt.n	80029e0 <_printf_float+0x220>
 80029da:	6823      	ldr	r3, [r4, #0]
 80029dc:	07d8      	lsls	r0, r3, #31
 80029de:	d50f      	bpl.n	8002a00 <_printf_float+0x240>
 80029e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80029e4:	4631      	mov	r1, r6
 80029e6:	4628      	mov	r0, r5
 80029e8:	47b8      	blx	r7
 80029ea:	3001      	adds	r0, #1
 80029ec:	f43f af45 	beq.w	800287a <_printf_float+0xba>
 80029f0:	f04f 0800 	mov.w	r8, #0
 80029f4:	f104 091a 	add.w	r9, r4, #26
 80029f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80029fa:	3b01      	subs	r3, #1
 80029fc:	4543      	cmp	r3, r8
 80029fe:	dc09      	bgt.n	8002a14 <_printf_float+0x254>
 8002a00:	6823      	ldr	r3, [r4, #0]
 8002a02:	079b      	lsls	r3, r3, #30
 8002a04:	f100 8103 	bmi.w	8002c0e <_printf_float+0x44e>
 8002a08:	68e0      	ldr	r0, [r4, #12]
 8002a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002a0c:	4298      	cmp	r0, r3
 8002a0e:	bfb8      	it	lt
 8002a10:	4618      	movlt	r0, r3
 8002a12:	e734      	b.n	800287e <_printf_float+0xbe>
 8002a14:	2301      	movs	r3, #1
 8002a16:	464a      	mov	r2, r9
 8002a18:	4631      	mov	r1, r6
 8002a1a:	4628      	mov	r0, r5
 8002a1c:	47b8      	blx	r7
 8002a1e:	3001      	adds	r0, #1
 8002a20:	f43f af2b 	beq.w	800287a <_printf_float+0xba>
 8002a24:	f108 0801 	add.w	r8, r8, #1
 8002a28:	e7e6      	b.n	80029f8 <_printf_float+0x238>
 8002a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	dc2b      	bgt.n	8002a88 <_printf_float+0x2c8>
 8002a30:	2301      	movs	r3, #1
 8002a32:	4a26      	ldr	r2, [pc, #152]	; (8002acc <_printf_float+0x30c>)
 8002a34:	4631      	mov	r1, r6
 8002a36:	4628      	mov	r0, r5
 8002a38:	47b8      	blx	r7
 8002a3a:	3001      	adds	r0, #1
 8002a3c:	f43f af1d 	beq.w	800287a <_printf_float+0xba>
 8002a40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a42:	b923      	cbnz	r3, 8002a4e <_printf_float+0x28e>
 8002a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002a46:	b913      	cbnz	r3, 8002a4e <_printf_float+0x28e>
 8002a48:	6823      	ldr	r3, [r4, #0]
 8002a4a:	07d9      	lsls	r1, r3, #31
 8002a4c:	d5d8      	bpl.n	8002a00 <_printf_float+0x240>
 8002a4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a52:	4631      	mov	r1, r6
 8002a54:	4628      	mov	r0, r5
 8002a56:	47b8      	blx	r7
 8002a58:	3001      	adds	r0, #1
 8002a5a:	f43f af0e 	beq.w	800287a <_printf_float+0xba>
 8002a5e:	f04f 0900 	mov.w	r9, #0
 8002a62:	f104 0a1a 	add.w	sl, r4, #26
 8002a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a68:	425b      	negs	r3, r3
 8002a6a:	454b      	cmp	r3, r9
 8002a6c:	dc01      	bgt.n	8002a72 <_printf_float+0x2b2>
 8002a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002a70:	e794      	b.n	800299c <_printf_float+0x1dc>
 8002a72:	2301      	movs	r3, #1
 8002a74:	4652      	mov	r2, sl
 8002a76:	4631      	mov	r1, r6
 8002a78:	4628      	mov	r0, r5
 8002a7a:	47b8      	blx	r7
 8002a7c:	3001      	adds	r0, #1
 8002a7e:	f43f aefc 	beq.w	800287a <_printf_float+0xba>
 8002a82:	f109 0901 	add.w	r9, r9, #1
 8002a86:	e7ee      	b.n	8002a66 <_printf_float+0x2a6>
 8002a88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002a8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	bfa8      	it	ge
 8002a90:	461a      	movge	r2, r3
 8002a92:	2a00      	cmp	r2, #0
 8002a94:	4691      	mov	r9, r2
 8002a96:	dd07      	ble.n	8002aa8 <_printf_float+0x2e8>
 8002a98:	4613      	mov	r3, r2
 8002a9a:	4631      	mov	r1, r6
 8002a9c:	4642      	mov	r2, r8
 8002a9e:	4628      	mov	r0, r5
 8002aa0:	47b8      	blx	r7
 8002aa2:	3001      	adds	r0, #1
 8002aa4:	f43f aee9 	beq.w	800287a <_printf_float+0xba>
 8002aa8:	f104 031a 	add.w	r3, r4, #26
 8002aac:	f04f 0b00 	mov.w	fp, #0
 8002ab0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002ab4:	9306      	str	r3, [sp, #24]
 8002ab6:	e015      	b.n	8002ae4 <_printf_float+0x324>
 8002ab8:	7fefffff 	.word	0x7fefffff
 8002abc:	08004aec 	.word	0x08004aec
 8002ac0:	08004ae8 	.word	0x08004ae8
 8002ac4:	08004af4 	.word	0x08004af4
 8002ac8:	08004af0 	.word	0x08004af0
 8002acc:	08004af8 	.word	0x08004af8
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	9a06      	ldr	r2, [sp, #24]
 8002ad4:	4631      	mov	r1, r6
 8002ad6:	4628      	mov	r0, r5
 8002ad8:	47b8      	blx	r7
 8002ada:	3001      	adds	r0, #1
 8002adc:	f43f aecd 	beq.w	800287a <_printf_float+0xba>
 8002ae0:	f10b 0b01 	add.w	fp, fp, #1
 8002ae4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002ae8:	ebaa 0309 	sub.w	r3, sl, r9
 8002aec:	455b      	cmp	r3, fp
 8002aee:	dcef      	bgt.n	8002ad0 <_printf_float+0x310>
 8002af0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002af4:	429a      	cmp	r2, r3
 8002af6:	44d0      	add	r8, sl
 8002af8:	db15      	blt.n	8002b26 <_printf_float+0x366>
 8002afa:	6823      	ldr	r3, [r4, #0]
 8002afc:	07da      	lsls	r2, r3, #31
 8002afe:	d412      	bmi.n	8002b26 <_printf_float+0x366>
 8002b00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002b02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002b04:	eba3 020a 	sub.w	r2, r3, sl
 8002b08:	eba3 0a01 	sub.w	sl, r3, r1
 8002b0c:	4592      	cmp	sl, r2
 8002b0e:	bfa8      	it	ge
 8002b10:	4692      	movge	sl, r2
 8002b12:	f1ba 0f00 	cmp.w	sl, #0
 8002b16:	dc0e      	bgt.n	8002b36 <_printf_float+0x376>
 8002b18:	f04f 0800 	mov.w	r8, #0
 8002b1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8002b20:	f104 091a 	add.w	r9, r4, #26
 8002b24:	e019      	b.n	8002b5a <_printf_float+0x39a>
 8002b26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002b2a:	4631      	mov	r1, r6
 8002b2c:	4628      	mov	r0, r5
 8002b2e:	47b8      	blx	r7
 8002b30:	3001      	adds	r0, #1
 8002b32:	d1e5      	bne.n	8002b00 <_printf_float+0x340>
 8002b34:	e6a1      	b.n	800287a <_printf_float+0xba>
 8002b36:	4653      	mov	r3, sl
 8002b38:	4642      	mov	r2, r8
 8002b3a:	4631      	mov	r1, r6
 8002b3c:	4628      	mov	r0, r5
 8002b3e:	47b8      	blx	r7
 8002b40:	3001      	adds	r0, #1
 8002b42:	d1e9      	bne.n	8002b18 <_printf_float+0x358>
 8002b44:	e699      	b.n	800287a <_printf_float+0xba>
 8002b46:	2301      	movs	r3, #1
 8002b48:	464a      	mov	r2, r9
 8002b4a:	4631      	mov	r1, r6
 8002b4c:	4628      	mov	r0, r5
 8002b4e:	47b8      	blx	r7
 8002b50:	3001      	adds	r0, #1
 8002b52:	f43f ae92 	beq.w	800287a <_printf_float+0xba>
 8002b56:	f108 0801 	add.w	r8, r8, #1
 8002b5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002b5e:	1a9b      	subs	r3, r3, r2
 8002b60:	eba3 030a 	sub.w	r3, r3, sl
 8002b64:	4543      	cmp	r3, r8
 8002b66:	dcee      	bgt.n	8002b46 <_printf_float+0x386>
 8002b68:	e74a      	b.n	8002a00 <_printf_float+0x240>
 8002b6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002b6c:	2a01      	cmp	r2, #1
 8002b6e:	dc01      	bgt.n	8002b74 <_printf_float+0x3b4>
 8002b70:	07db      	lsls	r3, r3, #31
 8002b72:	d53a      	bpl.n	8002bea <_printf_float+0x42a>
 8002b74:	2301      	movs	r3, #1
 8002b76:	4642      	mov	r2, r8
 8002b78:	4631      	mov	r1, r6
 8002b7a:	4628      	mov	r0, r5
 8002b7c:	47b8      	blx	r7
 8002b7e:	3001      	adds	r0, #1
 8002b80:	f43f ae7b 	beq.w	800287a <_printf_float+0xba>
 8002b84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002b88:	4631      	mov	r1, r6
 8002b8a:	4628      	mov	r0, r5
 8002b8c:	47b8      	blx	r7
 8002b8e:	3001      	adds	r0, #1
 8002b90:	f108 0801 	add.w	r8, r8, #1
 8002b94:	f43f ae71 	beq.w	800287a <_printf_float+0xba>
 8002b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f103 3aff 	add.w	sl, r3, #4294967295
 8002ba0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	f7fd ff3b 	bl	8000a20 <__aeabi_dcmpeq>
 8002baa:	b9c8      	cbnz	r0, 8002be0 <_printf_float+0x420>
 8002bac:	4653      	mov	r3, sl
 8002bae:	4642      	mov	r2, r8
 8002bb0:	4631      	mov	r1, r6
 8002bb2:	4628      	mov	r0, r5
 8002bb4:	47b8      	blx	r7
 8002bb6:	3001      	adds	r0, #1
 8002bb8:	d10e      	bne.n	8002bd8 <_printf_float+0x418>
 8002bba:	e65e      	b.n	800287a <_printf_float+0xba>
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	4652      	mov	r2, sl
 8002bc0:	4631      	mov	r1, r6
 8002bc2:	4628      	mov	r0, r5
 8002bc4:	47b8      	blx	r7
 8002bc6:	3001      	adds	r0, #1
 8002bc8:	f43f ae57 	beq.w	800287a <_printf_float+0xba>
 8002bcc:	f108 0801 	add.w	r8, r8, #1
 8002bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	4543      	cmp	r3, r8
 8002bd6:	dcf1      	bgt.n	8002bbc <_printf_float+0x3fc>
 8002bd8:	464b      	mov	r3, r9
 8002bda:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002bde:	e6de      	b.n	800299e <_printf_float+0x1de>
 8002be0:	f04f 0800 	mov.w	r8, #0
 8002be4:	f104 0a1a 	add.w	sl, r4, #26
 8002be8:	e7f2      	b.n	8002bd0 <_printf_float+0x410>
 8002bea:	2301      	movs	r3, #1
 8002bec:	e7df      	b.n	8002bae <_printf_float+0x3ee>
 8002bee:	2301      	movs	r3, #1
 8002bf0:	464a      	mov	r2, r9
 8002bf2:	4631      	mov	r1, r6
 8002bf4:	4628      	mov	r0, r5
 8002bf6:	47b8      	blx	r7
 8002bf8:	3001      	adds	r0, #1
 8002bfa:	f43f ae3e 	beq.w	800287a <_printf_float+0xba>
 8002bfe:	f108 0801 	add.w	r8, r8, #1
 8002c02:	68e3      	ldr	r3, [r4, #12]
 8002c04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002c06:	1a9b      	subs	r3, r3, r2
 8002c08:	4543      	cmp	r3, r8
 8002c0a:	dcf0      	bgt.n	8002bee <_printf_float+0x42e>
 8002c0c:	e6fc      	b.n	8002a08 <_printf_float+0x248>
 8002c0e:	f04f 0800 	mov.w	r8, #0
 8002c12:	f104 0919 	add.w	r9, r4, #25
 8002c16:	e7f4      	b.n	8002c02 <_printf_float+0x442>
 8002c18:	2900      	cmp	r1, #0
 8002c1a:	f43f ae8b 	beq.w	8002934 <_printf_float+0x174>
 8002c1e:	2300      	movs	r3, #0
 8002c20:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8002c24:	ab09      	add	r3, sp, #36	; 0x24
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	ec49 8b10 	vmov	d0, r8, r9
 8002c2c:	6022      	str	r2, [r4, #0]
 8002c2e:	f8cd a004 	str.w	sl, [sp, #4]
 8002c32:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002c36:	4628      	mov	r0, r5
 8002c38:	f7ff fd2e 	bl	8002698 <__cvt>
 8002c3c:	4680      	mov	r8, r0
 8002c3e:	e648      	b.n	80028d2 <_printf_float+0x112>

08002c40 <_printf_common>:
 8002c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c44:	4691      	mov	r9, r2
 8002c46:	461f      	mov	r7, r3
 8002c48:	688a      	ldr	r2, [r1, #8]
 8002c4a:	690b      	ldr	r3, [r1, #16]
 8002c4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c50:	4293      	cmp	r3, r2
 8002c52:	bfb8      	it	lt
 8002c54:	4613      	movlt	r3, r2
 8002c56:	f8c9 3000 	str.w	r3, [r9]
 8002c5a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c5e:	4606      	mov	r6, r0
 8002c60:	460c      	mov	r4, r1
 8002c62:	b112      	cbz	r2, 8002c6a <_printf_common+0x2a>
 8002c64:	3301      	adds	r3, #1
 8002c66:	f8c9 3000 	str.w	r3, [r9]
 8002c6a:	6823      	ldr	r3, [r4, #0]
 8002c6c:	0699      	lsls	r1, r3, #26
 8002c6e:	bf42      	ittt	mi
 8002c70:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002c74:	3302      	addmi	r3, #2
 8002c76:	f8c9 3000 	strmi.w	r3, [r9]
 8002c7a:	6825      	ldr	r5, [r4, #0]
 8002c7c:	f015 0506 	ands.w	r5, r5, #6
 8002c80:	d107      	bne.n	8002c92 <_printf_common+0x52>
 8002c82:	f104 0a19 	add.w	sl, r4, #25
 8002c86:	68e3      	ldr	r3, [r4, #12]
 8002c88:	f8d9 2000 	ldr.w	r2, [r9]
 8002c8c:	1a9b      	subs	r3, r3, r2
 8002c8e:	42ab      	cmp	r3, r5
 8002c90:	dc28      	bgt.n	8002ce4 <_printf_common+0xa4>
 8002c92:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002c96:	6822      	ldr	r2, [r4, #0]
 8002c98:	3300      	adds	r3, #0
 8002c9a:	bf18      	it	ne
 8002c9c:	2301      	movne	r3, #1
 8002c9e:	0692      	lsls	r2, r2, #26
 8002ca0:	d42d      	bmi.n	8002cfe <_printf_common+0xbe>
 8002ca2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ca6:	4639      	mov	r1, r7
 8002ca8:	4630      	mov	r0, r6
 8002caa:	47c0      	blx	r8
 8002cac:	3001      	adds	r0, #1
 8002cae:	d020      	beq.n	8002cf2 <_printf_common+0xb2>
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	68e5      	ldr	r5, [r4, #12]
 8002cb4:	f8d9 2000 	ldr.w	r2, [r9]
 8002cb8:	f003 0306 	and.w	r3, r3, #6
 8002cbc:	2b04      	cmp	r3, #4
 8002cbe:	bf08      	it	eq
 8002cc0:	1aad      	subeq	r5, r5, r2
 8002cc2:	68a3      	ldr	r3, [r4, #8]
 8002cc4:	6922      	ldr	r2, [r4, #16]
 8002cc6:	bf0c      	ite	eq
 8002cc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ccc:	2500      	movne	r5, #0
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	bfc4      	itt	gt
 8002cd2:	1a9b      	subgt	r3, r3, r2
 8002cd4:	18ed      	addgt	r5, r5, r3
 8002cd6:	f04f 0900 	mov.w	r9, #0
 8002cda:	341a      	adds	r4, #26
 8002cdc:	454d      	cmp	r5, r9
 8002cde:	d11a      	bne.n	8002d16 <_printf_common+0xd6>
 8002ce0:	2000      	movs	r0, #0
 8002ce2:	e008      	b.n	8002cf6 <_printf_common+0xb6>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	4652      	mov	r2, sl
 8002ce8:	4639      	mov	r1, r7
 8002cea:	4630      	mov	r0, r6
 8002cec:	47c0      	blx	r8
 8002cee:	3001      	adds	r0, #1
 8002cf0:	d103      	bne.n	8002cfa <_printf_common+0xba>
 8002cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cfa:	3501      	adds	r5, #1
 8002cfc:	e7c3      	b.n	8002c86 <_printf_common+0x46>
 8002cfe:	18e1      	adds	r1, r4, r3
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	2030      	movs	r0, #48	; 0x30
 8002d04:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d08:	4422      	add	r2, r4
 8002d0a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d0e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d12:	3302      	adds	r3, #2
 8002d14:	e7c5      	b.n	8002ca2 <_printf_common+0x62>
 8002d16:	2301      	movs	r3, #1
 8002d18:	4622      	mov	r2, r4
 8002d1a:	4639      	mov	r1, r7
 8002d1c:	4630      	mov	r0, r6
 8002d1e:	47c0      	blx	r8
 8002d20:	3001      	adds	r0, #1
 8002d22:	d0e6      	beq.n	8002cf2 <_printf_common+0xb2>
 8002d24:	f109 0901 	add.w	r9, r9, #1
 8002d28:	e7d8      	b.n	8002cdc <_printf_common+0x9c>
	...

08002d2c <_puts_r>:
 8002d2c:	b570      	push	{r4, r5, r6, lr}
 8002d2e:	460e      	mov	r6, r1
 8002d30:	4605      	mov	r5, r0
 8002d32:	b118      	cbz	r0, 8002d3c <_puts_r+0x10>
 8002d34:	6983      	ldr	r3, [r0, #24]
 8002d36:	b90b      	cbnz	r3, 8002d3c <_puts_r+0x10>
 8002d38:	f001 f852 	bl	8003de0 <__sinit>
 8002d3c:	69ab      	ldr	r3, [r5, #24]
 8002d3e:	68ac      	ldr	r4, [r5, #8]
 8002d40:	b913      	cbnz	r3, 8002d48 <_puts_r+0x1c>
 8002d42:	4628      	mov	r0, r5
 8002d44:	f001 f84c 	bl	8003de0 <__sinit>
 8002d48:	4b23      	ldr	r3, [pc, #140]	; (8002dd8 <_puts_r+0xac>)
 8002d4a:	429c      	cmp	r4, r3
 8002d4c:	d117      	bne.n	8002d7e <_puts_r+0x52>
 8002d4e:	686c      	ldr	r4, [r5, #4]
 8002d50:	89a3      	ldrh	r3, [r4, #12]
 8002d52:	071b      	lsls	r3, r3, #28
 8002d54:	d51d      	bpl.n	8002d92 <_puts_r+0x66>
 8002d56:	6923      	ldr	r3, [r4, #16]
 8002d58:	b1db      	cbz	r3, 8002d92 <_puts_r+0x66>
 8002d5a:	3e01      	subs	r6, #1
 8002d5c:	68a3      	ldr	r3, [r4, #8]
 8002d5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002d62:	3b01      	subs	r3, #1
 8002d64:	60a3      	str	r3, [r4, #8]
 8002d66:	b9e9      	cbnz	r1, 8002da4 <_puts_r+0x78>
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	da2e      	bge.n	8002dca <_puts_r+0x9e>
 8002d6c:	4622      	mov	r2, r4
 8002d6e:	210a      	movs	r1, #10
 8002d70:	4628      	mov	r0, r5
 8002d72:	f000 f83f 	bl	8002df4 <__swbuf_r>
 8002d76:	3001      	adds	r0, #1
 8002d78:	d011      	beq.n	8002d9e <_puts_r+0x72>
 8002d7a:	200a      	movs	r0, #10
 8002d7c:	e011      	b.n	8002da2 <_puts_r+0x76>
 8002d7e:	4b17      	ldr	r3, [pc, #92]	; (8002ddc <_puts_r+0xb0>)
 8002d80:	429c      	cmp	r4, r3
 8002d82:	d101      	bne.n	8002d88 <_puts_r+0x5c>
 8002d84:	68ac      	ldr	r4, [r5, #8]
 8002d86:	e7e3      	b.n	8002d50 <_puts_r+0x24>
 8002d88:	4b15      	ldr	r3, [pc, #84]	; (8002de0 <_puts_r+0xb4>)
 8002d8a:	429c      	cmp	r4, r3
 8002d8c:	bf08      	it	eq
 8002d8e:	68ec      	ldreq	r4, [r5, #12]
 8002d90:	e7de      	b.n	8002d50 <_puts_r+0x24>
 8002d92:	4621      	mov	r1, r4
 8002d94:	4628      	mov	r0, r5
 8002d96:	f000 f87f 	bl	8002e98 <__swsetup_r>
 8002d9a:	2800      	cmp	r0, #0
 8002d9c:	d0dd      	beq.n	8002d5a <_puts_r+0x2e>
 8002d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8002da2:	bd70      	pop	{r4, r5, r6, pc}
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	da04      	bge.n	8002db2 <_puts_r+0x86>
 8002da8:	69a2      	ldr	r2, [r4, #24]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	dc06      	bgt.n	8002dbc <_puts_r+0x90>
 8002dae:	290a      	cmp	r1, #10
 8002db0:	d004      	beq.n	8002dbc <_puts_r+0x90>
 8002db2:	6823      	ldr	r3, [r4, #0]
 8002db4:	1c5a      	adds	r2, r3, #1
 8002db6:	6022      	str	r2, [r4, #0]
 8002db8:	7019      	strb	r1, [r3, #0]
 8002dba:	e7cf      	b.n	8002d5c <_puts_r+0x30>
 8002dbc:	4622      	mov	r2, r4
 8002dbe:	4628      	mov	r0, r5
 8002dc0:	f000 f818 	bl	8002df4 <__swbuf_r>
 8002dc4:	3001      	adds	r0, #1
 8002dc6:	d1c9      	bne.n	8002d5c <_puts_r+0x30>
 8002dc8:	e7e9      	b.n	8002d9e <_puts_r+0x72>
 8002dca:	6823      	ldr	r3, [r4, #0]
 8002dcc:	200a      	movs	r0, #10
 8002dce:	1c5a      	adds	r2, r3, #1
 8002dd0:	6022      	str	r2, [r4, #0]
 8002dd2:	7018      	strb	r0, [r3, #0]
 8002dd4:	e7e5      	b.n	8002da2 <_puts_r+0x76>
 8002dd6:	bf00      	nop
 8002dd8:	08004b28 	.word	0x08004b28
 8002ddc:	08004b48 	.word	0x08004b48
 8002de0:	08004b08 	.word	0x08004b08

08002de4 <puts>:
 8002de4:	4b02      	ldr	r3, [pc, #8]	; (8002df0 <puts+0xc>)
 8002de6:	4601      	mov	r1, r0
 8002de8:	6818      	ldr	r0, [r3, #0]
 8002dea:	f7ff bf9f 	b.w	8002d2c <_puts_r>
 8002dee:	bf00      	nop
 8002df0:	20000040 	.word	0x20000040

08002df4 <__swbuf_r>:
 8002df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002df6:	460e      	mov	r6, r1
 8002df8:	4614      	mov	r4, r2
 8002dfa:	4605      	mov	r5, r0
 8002dfc:	b118      	cbz	r0, 8002e06 <__swbuf_r+0x12>
 8002dfe:	6983      	ldr	r3, [r0, #24]
 8002e00:	b90b      	cbnz	r3, 8002e06 <__swbuf_r+0x12>
 8002e02:	f000 ffed 	bl	8003de0 <__sinit>
 8002e06:	4b21      	ldr	r3, [pc, #132]	; (8002e8c <__swbuf_r+0x98>)
 8002e08:	429c      	cmp	r4, r3
 8002e0a:	d12a      	bne.n	8002e62 <__swbuf_r+0x6e>
 8002e0c:	686c      	ldr	r4, [r5, #4]
 8002e0e:	69a3      	ldr	r3, [r4, #24]
 8002e10:	60a3      	str	r3, [r4, #8]
 8002e12:	89a3      	ldrh	r3, [r4, #12]
 8002e14:	071a      	lsls	r2, r3, #28
 8002e16:	d52e      	bpl.n	8002e76 <__swbuf_r+0x82>
 8002e18:	6923      	ldr	r3, [r4, #16]
 8002e1a:	b363      	cbz	r3, 8002e76 <__swbuf_r+0x82>
 8002e1c:	6923      	ldr	r3, [r4, #16]
 8002e1e:	6820      	ldr	r0, [r4, #0]
 8002e20:	1ac0      	subs	r0, r0, r3
 8002e22:	6963      	ldr	r3, [r4, #20]
 8002e24:	b2f6      	uxtb	r6, r6
 8002e26:	4283      	cmp	r3, r0
 8002e28:	4637      	mov	r7, r6
 8002e2a:	dc04      	bgt.n	8002e36 <__swbuf_r+0x42>
 8002e2c:	4621      	mov	r1, r4
 8002e2e:	4628      	mov	r0, r5
 8002e30:	f000 ff6c 	bl	8003d0c <_fflush_r>
 8002e34:	bb28      	cbnz	r0, 8002e82 <__swbuf_r+0x8e>
 8002e36:	68a3      	ldr	r3, [r4, #8]
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	60a3      	str	r3, [r4, #8]
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	1c5a      	adds	r2, r3, #1
 8002e40:	6022      	str	r2, [r4, #0]
 8002e42:	701e      	strb	r6, [r3, #0]
 8002e44:	6963      	ldr	r3, [r4, #20]
 8002e46:	3001      	adds	r0, #1
 8002e48:	4283      	cmp	r3, r0
 8002e4a:	d004      	beq.n	8002e56 <__swbuf_r+0x62>
 8002e4c:	89a3      	ldrh	r3, [r4, #12]
 8002e4e:	07db      	lsls	r3, r3, #31
 8002e50:	d519      	bpl.n	8002e86 <__swbuf_r+0x92>
 8002e52:	2e0a      	cmp	r6, #10
 8002e54:	d117      	bne.n	8002e86 <__swbuf_r+0x92>
 8002e56:	4621      	mov	r1, r4
 8002e58:	4628      	mov	r0, r5
 8002e5a:	f000 ff57 	bl	8003d0c <_fflush_r>
 8002e5e:	b190      	cbz	r0, 8002e86 <__swbuf_r+0x92>
 8002e60:	e00f      	b.n	8002e82 <__swbuf_r+0x8e>
 8002e62:	4b0b      	ldr	r3, [pc, #44]	; (8002e90 <__swbuf_r+0x9c>)
 8002e64:	429c      	cmp	r4, r3
 8002e66:	d101      	bne.n	8002e6c <__swbuf_r+0x78>
 8002e68:	68ac      	ldr	r4, [r5, #8]
 8002e6a:	e7d0      	b.n	8002e0e <__swbuf_r+0x1a>
 8002e6c:	4b09      	ldr	r3, [pc, #36]	; (8002e94 <__swbuf_r+0xa0>)
 8002e6e:	429c      	cmp	r4, r3
 8002e70:	bf08      	it	eq
 8002e72:	68ec      	ldreq	r4, [r5, #12]
 8002e74:	e7cb      	b.n	8002e0e <__swbuf_r+0x1a>
 8002e76:	4621      	mov	r1, r4
 8002e78:	4628      	mov	r0, r5
 8002e7a:	f000 f80d 	bl	8002e98 <__swsetup_r>
 8002e7e:	2800      	cmp	r0, #0
 8002e80:	d0cc      	beq.n	8002e1c <__swbuf_r+0x28>
 8002e82:	f04f 37ff 	mov.w	r7, #4294967295
 8002e86:	4638      	mov	r0, r7
 8002e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	08004b28 	.word	0x08004b28
 8002e90:	08004b48 	.word	0x08004b48
 8002e94:	08004b08 	.word	0x08004b08

08002e98 <__swsetup_r>:
 8002e98:	4b32      	ldr	r3, [pc, #200]	; (8002f64 <__swsetup_r+0xcc>)
 8002e9a:	b570      	push	{r4, r5, r6, lr}
 8002e9c:	681d      	ldr	r5, [r3, #0]
 8002e9e:	4606      	mov	r6, r0
 8002ea0:	460c      	mov	r4, r1
 8002ea2:	b125      	cbz	r5, 8002eae <__swsetup_r+0x16>
 8002ea4:	69ab      	ldr	r3, [r5, #24]
 8002ea6:	b913      	cbnz	r3, 8002eae <__swsetup_r+0x16>
 8002ea8:	4628      	mov	r0, r5
 8002eaa:	f000 ff99 	bl	8003de0 <__sinit>
 8002eae:	4b2e      	ldr	r3, [pc, #184]	; (8002f68 <__swsetup_r+0xd0>)
 8002eb0:	429c      	cmp	r4, r3
 8002eb2:	d10f      	bne.n	8002ed4 <__swsetup_r+0x3c>
 8002eb4:	686c      	ldr	r4, [r5, #4]
 8002eb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	0715      	lsls	r5, r2, #28
 8002ebe:	d42c      	bmi.n	8002f1a <__swsetup_r+0x82>
 8002ec0:	06d0      	lsls	r0, r2, #27
 8002ec2:	d411      	bmi.n	8002ee8 <__swsetup_r+0x50>
 8002ec4:	2209      	movs	r2, #9
 8002ec6:	6032      	str	r2, [r6, #0]
 8002ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ecc:	81a3      	strh	r3, [r4, #12]
 8002ece:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed2:	e03e      	b.n	8002f52 <__swsetup_r+0xba>
 8002ed4:	4b25      	ldr	r3, [pc, #148]	; (8002f6c <__swsetup_r+0xd4>)
 8002ed6:	429c      	cmp	r4, r3
 8002ed8:	d101      	bne.n	8002ede <__swsetup_r+0x46>
 8002eda:	68ac      	ldr	r4, [r5, #8]
 8002edc:	e7eb      	b.n	8002eb6 <__swsetup_r+0x1e>
 8002ede:	4b24      	ldr	r3, [pc, #144]	; (8002f70 <__swsetup_r+0xd8>)
 8002ee0:	429c      	cmp	r4, r3
 8002ee2:	bf08      	it	eq
 8002ee4:	68ec      	ldreq	r4, [r5, #12]
 8002ee6:	e7e6      	b.n	8002eb6 <__swsetup_r+0x1e>
 8002ee8:	0751      	lsls	r1, r2, #29
 8002eea:	d512      	bpl.n	8002f12 <__swsetup_r+0x7a>
 8002eec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002eee:	b141      	cbz	r1, 8002f02 <__swsetup_r+0x6a>
 8002ef0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ef4:	4299      	cmp	r1, r3
 8002ef6:	d002      	beq.n	8002efe <__swsetup_r+0x66>
 8002ef8:	4630      	mov	r0, r6
 8002efa:	f001 fb69 	bl	80045d0 <_free_r>
 8002efe:	2300      	movs	r3, #0
 8002f00:	6363      	str	r3, [r4, #52]	; 0x34
 8002f02:	89a3      	ldrh	r3, [r4, #12]
 8002f04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002f08:	81a3      	strh	r3, [r4, #12]
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	6063      	str	r3, [r4, #4]
 8002f0e:	6923      	ldr	r3, [r4, #16]
 8002f10:	6023      	str	r3, [r4, #0]
 8002f12:	89a3      	ldrh	r3, [r4, #12]
 8002f14:	f043 0308 	orr.w	r3, r3, #8
 8002f18:	81a3      	strh	r3, [r4, #12]
 8002f1a:	6923      	ldr	r3, [r4, #16]
 8002f1c:	b94b      	cbnz	r3, 8002f32 <__swsetup_r+0x9a>
 8002f1e:	89a3      	ldrh	r3, [r4, #12]
 8002f20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002f24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f28:	d003      	beq.n	8002f32 <__swsetup_r+0x9a>
 8002f2a:	4621      	mov	r1, r4
 8002f2c:	4630      	mov	r0, r6
 8002f2e:	f001 f813 	bl	8003f58 <__smakebuf_r>
 8002f32:	89a2      	ldrh	r2, [r4, #12]
 8002f34:	f012 0301 	ands.w	r3, r2, #1
 8002f38:	d00c      	beq.n	8002f54 <__swsetup_r+0xbc>
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60a3      	str	r3, [r4, #8]
 8002f3e:	6963      	ldr	r3, [r4, #20]
 8002f40:	425b      	negs	r3, r3
 8002f42:	61a3      	str	r3, [r4, #24]
 8002f44:	6923      	ldr	r3, [r4, #16]
 8002f46:	b953      	cbnz	r3, 8002f5e <__swsetup_r+0xc6>
 8002f48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f4c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002f50:	d1ba      	bne.n	8002ec8 <__swsetup_r+0x30>
 8002f52:	bd70      	pop	{r4, r5, r6, pc}
 8002f54:	0792      	lsls	r2, r2, #30
 8002f56:	bf58      	it	pl
 8002f58:	6963      	ldrpl	r3, [r4, #20]
 8002f5a:	60a3      	str	r3, [r4, #8]
 8002f5c:	e7f2      	b.n	8002f44 <__swsetup_r+0xac>
 8002f5e:	2000      	movs	r0, #0
 8002f60:	e7f7      	b.n	8002f52 <__swsetup_r+0xba>
 8002f62:	bf00      	nop
 8002f64:	20000040 	.word	0x20000040
 8002f68:	08004b28 	.word	0x08004b28
 8002f6c:	08004b48 	.word	0x08004b48
 8002f70:	08004b08 	.word	0x08004b08

08002f74 <quorem>:
 8002f74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f78:	6903      	ldr	r3, [r0, #16]
 8002f7a:	690c      	ldr	r4, [r1, #16]
 8002f7c:	42a3      	cmp	r3, r4
 8002f7e:	4680      	mov	r8, r0
 8002f80:	f2c0 8082 	blt.w	8003088 <quorem+0x114>
 8002f84:	3c01      	subs	r4, #1
 8002f86:	f101 0714 	add.w	r7, r1, #20
 8002f8a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8002f8e:	f100 0614 	add.w	r6, r0, #20
 8002f92:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8002f96:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002f9a:	eb06 030c 	add.w	r3, r6, ip
 8002f9e:	3501      	adds	r5, #1
 8002fa0:	eb07 090c 	add.w	r9, r7, ip
 8002fa4:	9301      	str	r3, [sp, #4]
 8002fa6:	fbb0 f5f5 	udiv	r5, r0, r5
 8002faa:	b395      	cbz	r5, 8003012 <quorem+0x9e>
 8002fac:	f04f 0a00 	mov.w	sl, #0
 8002fb0:	4638      	mov	r0, r7
 8002fb2:	46b6      	mov	lr, r6
 8002fb4:	46d3      	mov	fp, sl
 8002fb6:	f850 2b04 	ldr.w	r2, [r0], #4
 8002fba:	b293      	uxth	r3, r2
 8002fbc:	fb05 a303 	mla	r3, r5, r3, sl
 8002fc0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	ebab 0303 	sub.w	r3, fp, r3
 8002fca:	0c12      	lsrs	r2, r2, #16
 8002fcc:	f8de b000 	ldr.w	fp, [lr]
 8002fd0:	fb05 a202 	mla	r2, r5, r2, sl
 8002fd4:	fa13 f38b 	uxtah	r3, r3, fp
 8002fd8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8002fdc:	fa1f fb82 	uxth.w	fp, r2
 8002fe0:	f8de 2000 	ldr.w	r2, [lr]
 8002fe4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8002fe8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002ff2:	4581      	cmp	r9, r0
 8002ff4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8002ff8:	f84e 3b04 	str.w	r3, [lr], #4
 8002ffc:	d2db      	bcs.n	8002fb6 <quorem+0x42>
 8002ffe:	f856 300c 	ldr.w	r3, [r6, ip]
 8003002:	b933      	cbnz	r3, 8003012 <quorem+0x9e>
 8003004:	9b01      	ldr	r3, [sp, #4]
 8003006:	3b04      	subs	r3, #4
 8003008:	429e      	cmp	r6, r3
 800300a:	461a      	mov	r2, r3
 800300c:	d330      	bcc.n	8003070 <quorem+0xfc>
 800300e:	f8c8 4010 	str.w	r4, [r8, #16]
 8003012:	4640      	mov	r0, r8
 8003014:	f001 fa08 	bl	8004428 <__mcmp>
 8003018:	2800      	cmp	r0, #0
 800301a:	db25      	blt.n	8003068 <quorem+0xf4>
 800301c:	3501      	adds	r5, #1
 800301e:	4630      	mov	r0, r6
 8003020:	f04f 0c00 	mov.w	ip, #0
 8003024:	f857 2b04 	ldr.w	r2, [r7], #4
 8003028:	f8d0 e000 	ldr.w	lr, [r0]
 800302c:	b293      	uxth	r3, r2
 800302e:	ebac 0303 	sub.w	r3, ip, r3
 8003032:	0c12      	lsrs	r2, r2, #16
 8003034:	fa13 f38e 	uxtah	r3, r3, lr
 8003038:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800303c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003040:	b29b      	uxth	r3, r3
 8003042:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003046:	45b9      	cmp	r9, r7
 8003048:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800304c:	f840 3b04 	str.w	r3, [r0], #4
 8003050:	d2e8      	bcs.n	8003024 <quorem+0xb0>
 8003052:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003056:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800305a:	b92a      	cbnz	r2, 8003068 <quorem+0xf4>
 800305c:	3b04      	subs	r3, #4
 800305e:	429e      	cmp	r6, r3
 8003060:	461a      	mov	r2, r3
 8003062:	d30b      	bcc.n	800307c <quorem+0x108>
 8003064:	f8c8 4010 	str.w	r4, [r8, #16]
 8003068:	4628      	mov	r0, r5
 800306a:	b003      	add	sp, #12
 800306c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003070:	6812      	ldr	r2, [r2, #0]
 8003072:	3b04      	subs	r3, #4
 8003074:	2a00      	cmp	r2, #0
 8003076:	d1ca      	bne.n	800300e <quorem+0x9a>
 8003078:	3c01      	subs	r4, #1
 800307a:	e7c5      	b.n	8003008 <quorem+0x94>
 800307c:	6812      	ldr	r2, [r2, #0]
 800307e:	3b04      	subs	r3, #4
 8003080:	2a00      	cmp	r2, #0
 8003082:	d1ef      	bne.n	8003064 <quorem+0xf0>
 8003084:	3c01      	subs	r4, #1
 8003086:	e7ea      	b.n	800305e <quorem+0xea>
 8003088:	2000      	movs	r0, #0
 800308a:	e7ee      	b.n	800306a <quorem+0xf6>
 800308c:	0000      	movs	r0, r0
	...

08003090 <_dtoa_r>:
 8003090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003094:	ec57 6b10 	vmov	r6, r7, d0
 8003098:	b097      	sub	sp, #92	; 0x5c
 800309a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800309c:	9106      	str	r1, [sp, #24]
 800309e:	4604      	mov	r4, r0
 80030a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80030a2:	9312      	str	r3, [sp, #72]	; 0x48
 80030a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80030a8:	e9cd 6700 	strd	r6, r7, [sp]
 80030ac:	b93d      	cbnz	r5, 80030be <_dtoa_r+0x2e>
 80030ae:	2010      	movs	r0, #16
 80030b0:	f000 ff92 	bl	8003fd8 <malloc>
 80030b4:	6260      	str	r0, [r4, #36]	; 0x24
 80030b6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80030ba:	6005      	str	r5, [r0, #0]
 80030bc:	60c5      	str	r5, [r0, #12]
 80030be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030c0:	6819      	ldr	r1, [r3, #0]
 80030c2:	b151      	cbz	r1, 80030da <_dtoa_r+0x4a>
 80030c4:	685a      	ldr	r2, [r3, #4]
 80030c6:	604a      	str	r2, [r1, #4]
 80030c8:	2301      	movs	r3, #1
 80030ca:	4093      	lsls	r3, r2
 80030cc:	608b      	str	r3, [r1, #8]
 80030ce:	4620      	mov	r0, r4
 80030d0:	f000 ffc9 	bl	8004066 <_Bfree>
 80030d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030d6:	2200      	movs	r2, #0
 80030d8:	601a      	str	r2, [r3, #0]
 80030da:	1e3b      	subs	r3, r7, #0
 80030dc:	bfbb      	ittet	lt
 80030de:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80030e2:	9301      	strlt	r3, [sp, #4]
 80030e4:	2300      	movge	r3, #0
 80030e6:	2201      	movlt	r2, #1
 80030e8:	bfac      	ite	ge
 80030ea:	f8c8 3000 	strge.w	r3, [r8]
 80030ee:	f8c8 2000 	strlt.w	r2, [r8]
 80030f2:	4baf      	ldr	r3, [pc, #700]	; (80033b0 <_dtoa_r+0x320>)
 80030f4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80030f8:	ea33 0308 	bics.w	r3, r3, r8
 80030fc:	d114      	bne.n	8003128 <_dtoa_r+0x98>
 80030fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003100:	f242 730f 	movw	r3, #9999	; 0x270f
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	9b00      	ldr	r3, [sp, #0]
 8003108:	b923      	cbnz	r3, 8003114 <_dtoa_r+0x84>
 800310a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800310e:	2800      	cmp	r0, #0
 8003110:	f000 8542 	beq.w	8003b98 <_dtoa_r+0xb08>
 8003114:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003116:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80033c4 <_dtoa_r+0x334>
 800311a:	2b00      	cmp	r3, #0
 800311c:	f000 8544 	beq.w	8003ba8 <_dtoa_r+0xb18>
 8003120:	f10b 0303 	add.w	r3, fp, #3
 8003124:	f000 bd3e 	b.w	8003ba4 <_dtoa_r+0xb14>
 8003128:	e9dd 6700 	ldrd	r6, r7, [sp]
 800312c:	2200      	movs	r2, #0
 800312e:	2300      	movs	r3, #0
 8003130:	4630      	mov	r0, r6
 8003132:	4639      	mov	r1, r7
 8003134:	f7fd fc74 	bl	8000a20 <__aeabi_dcmpeq>
 8003138:	4681      	mov	r9, r0
 800313a:	b168      	cbz	r0, 8003158 <_dtoa_r+0xc8>
 800313c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800313e:	2301      	movs	r3, #1
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 8524 	beq.w	8003b92 <_dtoa_r+0xb02>
 800314a:	4b9a      	ldr	r3, [pc, #616]	; (80033b4 <_dtoa_r+0x324>)
 800314c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800314e:	f103 3bff 	add.w	fp, r3, #4294967295
 8003152:	6013      	str	r3, [r2, #0]
 8003154:	f000 bd28 	b.w	8003ba8 <_dtoa_r+0xb18>
 8003158:	aa14      	add	r2, sp, #80	; 0x50
 800315a:	a915      	add	r1, sp, #84	; 0x54
 800315c:	ec47 6b10 	vmov	d0, r6, r7
 8003160:	4620      	mov	r0, r4
 8003162:	f001 f9d8 	bl	8004516 <__d2b>
 8003166:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800316a:	9004      	str	r0, [sp, #16]
 800316c:	2d00      	cmp	r5, #0
 800316e:	d07c      	beq.n	800326a <_dtoa_r+0x1da>
 8003170:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003174:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8003178:	46b2      	mov	sl, r6
 800317a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800317e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003182:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8003186:	2200      	movs	r2, #0
 8003188:	4b8b      	ldr	r3, [pc, #556]	; (80033b8 <_dtoa_r+0x328>)
 800318a:	4650      	mov	r0, sl
 800318c:	4659      	mov	r1, fp
 800318e:	f7fd f827 	bl	80001e0 <__aeabi_dsub>
 8003192:	a381      	add	r3, pc, #516	; (adr r3, 8003398 <_dtoa_r+0x308>)
 8003194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003198:	f7fd f9da 	bl	8000550 <__aeabi_dmul>
 800319c:	a380      	add	r3, pc, #512	; (adr r3, 80033a0 <_dtoa_r+0x310>)
 800319e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a2:	f7fd f81f 	bl	80001e4 <__adddf3>
 80031a6:	4606      	mov	r6, r0
 80031a8:	4628      	mov	r0, r5
 80031aa:	460f      	mov	r7, r1
 80031ac:	f7fd f966 	bl	800047c <__aeabi_i2d>
 80031b0:	a37d      	add	r3, pc, #500	; (adr r3, 80033a8 <_dtoa_r+0x318>)
 80031b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b6:	f7fd f9cb 	bl	8000550 <__aeabi_dmul>
 80031ba:	4602      	mov	r2, r0
 80031bc:	460b      	mov	r3, r1
 80031be:	4630      	mov	r0, r6
 80031c0:	4639      	mov	r1, r7
 80031c2:	f7fd f80f 	bl	80001e4 <__adddf3>
 80031c6:	4606      	mov	r6, r0
 80031c8:	460f      	mov	r7, r1
 80031ca:	f7fd fc71 	bl	8000ab0 <__aeabi_d2iz>
 80031ce:	2200      	movs	r2, #0
 80031d0:	4682      	mov	sl, r0
 80031d2:	2300      	movs	r3, #0
 80031d4:	4630      	mov	r0, r6
 80031d6:	4639      	mov	r1, r7
 80031d8:	f7fd fc2c 	bl	8000a34 <__aeabi_dcmplt>
 80031dc:	b148      	cbz	r0, 80031f2 <_dtoa_r+0x162>
 80031de:	4650      	mov	r0, sl
 80031e0:	f7fd f94c 	bl	800047c <__aeabi_i2d>
 80031e4:	4632      	mov	r2, r6
 80031e6:	463b      	mov	r3, r7
 80031e8:	f7fd fc1a 	bl	8000a20 <__aeabi_dcmpeq>
 80031ec:	b908      	cbnz	r0, 80031f2 <_dtoa_r+0x162>
 80031ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80031f2:	f1ba 0f16 	cmp.w	sl, #22
 80031f6:	d859      	bhi.n	80032ac <_dtoa_r+0x21c>
 80031f8:	4970      	ldr	r1, [pc, #448]	; (80033bc <_dtoa_r+0x32c>)
 80031fa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80031fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003202:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003206:	f7fd fc33 	bl	8000a70 <__aeabi_dcmpgt>
 800320a:	2800      	cmp	r0, #0
 800320c:	d050      	beq.n	80032b0 <_dtoa_r+0x220>
 800320e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003212:	2300      	movs	r3, #0
 8003214:	930f      	str	r3, [sp, #60]	; 0x3c
 8003216:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003218:	1b5d      	subs	r5, r3, r5
 800321a:	f1b5 0801 	subs.w	r8, r5, #1
 800321e:	bf49      	itett	mi
 8003220:	f1c5 0301 	rsbmi	r3, r5, #1
 8003224:	2300      	movpl	r3, #0
 8003226:	9305      	strmi	r3, [sp, #20]
 8003228:	f04f 0800 	movmi.w	r8, #0
 800322c:	bf58      	it	pl
 800322e:	9305      	strpl	r3, [sp, #20]
 8003230:	f1ba 0f00 	cmp.w	sl, #0
 8003234:	db3e      	blt.n	80032b4 <_dtoa_r+0x224>
 8003236:	2300      	movs	r3, #0
 8003238:	44d0      	add	r8, sl
 800323a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800323e:	9307      	str	r3, [sp, #28]
 8003240:	9b06      	ldr	r3, [sp, #24]
 8003242:	2b09      	cmp	r3, #9
 8003244:	f200 8090 	bhi.w	8003368 <_dtoa_r+0x2d8>
 8003248:	2b05      	cmp	r3, #5
 800324a:	bfc4      	itt	gt
 800324c:	3b04      	subgt	r3, #4
 800324e:	9306      	strgt	r3, [sp, #24]
 8003250:	9b06      	ldr	r3, [sp, #24]
 8003252:	f1a3 0302 	sub.w	r3, r3, #2
 8003256:	bfcc      	ite	gt
 8003258:	2500      	movgt	r5, #0
 800325a:	2501      	movle	r5, #1
 800325c:	2b03      	cmp	r3, #3
 800325e:	f200 808f 	bhi.w	8003380 <_dtoa_r+0x2f0>
 8003262:	e8df f003 	tbb	[pc, r3]
 8003266:	7f7d      	.short	0x7f7d
 8003268:	7131      	.short	0x7131
 800326a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800326e:	441d      	add	r5, r3
 8003270:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8003274:	2820      	cmp	r0, #32
 8003276:	dd13      	ble.n	80032a0 <_dtoa_r+0x210>
 8003278:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800327c:	9b00      	ldr	r3, [sp, #0]
 800327e:	fa08 f800 	lsl.w	r8, r8, r0
 8003282:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003286:	fa23 f000 	lsr.w	r0, r3, r0
 800328a:	ea48 0000 	orr.w	r0, r8, r0
 800328e:	f7fd f8e5 	bl	800045c <__aeabi_ui2d>
 8003292:	2301      	movs	r3, #1
 8003294:	4682      	mov	sl, r0
 8003296:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800329a:	3d01      	subs	r5, #1
 800329c:	9313      	str	r3, [sp, #76]	; 0x4c
 800329e:	e772      	b.n	8003186 <_dtoa_r+0xf6>
 80032a0:	9b00      	ldr	r3, [sp, #0]
 80032a2:	f1c0 0020 	rsb	r0, r0, #32
 80032a6:	fa03 f000 	lsl.w	r0, r3, r0
 80032aa:	e7f0      	b.n	800328e <_dtoa_r+0x1fe>
 80032ac:	2301      	movs	r3, #1
 80032ae:	e7b1      	b.n	8003214 <_dtoa_r+0x184>
 80032b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80032b2:	e7b0      	b.n	8003216 <_dtoa_r+0x186>
 80032b4:	9b05      	ldr	r3, [sp, #20]
 80032b6:	eba3 030a 	sub.w	r3, r3, sl
 80032ba:	9305      	str	r3, [sp, #20]
 80032bc:	f1ca 0300 	rsb	r3, sl, #0
 80032c0:	9307      	str	r3, [sp, #28]
 80032c2:	2300      	movs	r3, #0
 80032c4:	930e      	str	r3, [sp, #56]	; 0x38
 80032c6:	e7bb      	b.n	8003240 <_dtoa_r+0x1b0>
 80032c8:	2301      	movs	r3, #1
 80032ca:	930a      	str	r3, [sp, #40]	; 0x28
 80032cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	dd59      	ble.n	8003386 <_dtoa_r+0x2f6>
 80032d2:	9302      	str	r3, [sp, #8]
 80032d4:	4699      	mov	r9, r3
 80032d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80032d8:	2200      	movs	r2, #0
 80032da:	6072      	str	r2, [r6, #4]
 80032dc:	2204      	movs	r2, #4
 80032de:	f102 0014 	add.w	r0, r2, #20
 80032e2:	4298      	cmp	r0, r3
 80032e4:	6871      	ldr	r1, [r6, #4]
 80032e6:	d953      	bls.n	8003390 <_dtoa_r+0x300>
 80032e8:	4620      	mov	r0, r4
 80032ea:	f000 fe88 	bl	8003ffe <_Balloc>
 80032ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032f0:	6030      	str	r0, [r6, #0]
 80032f2:	f1b9 0f0e 	cmp.w	r9, #14
 80032f6:	f8d3 b000 	ldr.w	fp, [r3]
 80032fa:	f200 80e6 	bhi.w	80034ca <_dtoa_r+0x43a>
 80032fe:	2d00      	cmp	r5, #0
 8003300:	f000 80e3 	beq.w	80034ca <_dtoa_r+0x43a>
 8003304:	ed9d 7b00 	vldr	d7, [sp]
 8003308:	f1ba 0f00 	cmp.w	sl, #0
 800330c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8003310:	dd74      	ble.n	80033fc <_dtoa_r+0x36c>
 8003312:	4a2a      	ldr	r2, [pc, #168]	; (80033bc <_dtoa_r+0x32c>)
 8003314:	f00a 030f 	and.w	r3, sl, #15
 8003318:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800331c:	ed93 7b00 	vldr	d7, [r3]
 8003320:	ea4f 162a 	mov.w	r6, sl, asr #4
 8003324:	06f0      	lsls	r0, r6, #27
 8003326:	ed8d 7b08 	vstr	d7, [sp, #32]
 800332a:	d565      	bpl.n	80033f8 <_dtoa_r+0x368>
 800332c:	4b24      	ldr	r3, [pc, #144]	; (80033c0 <_dtoa_r+0x330>)
 800332e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003332:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003336:	f7fd fa35 	bl	80007a4 <__aeabi_ddiv>
 800333a:	e9cd 0100 	strd	r0, r1, [sp]
 800333e:	f006 060f 	and.w	r6, r6, #15
 8003342:	2503      	movs	r5, #3
 8003344:	4f1e      	ldr	r7, [pc, #120]	; (80033c0 <_dtoa_r+0x330>)
 8003346:	e04c      	b.n	80033e2 <_dtoa_r+0x352>
 8003348:	2301      	movs	r3, #1
 800334a:	930a      	str	r3, [sp, #40]	; 0x28
 800334c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800334e:	4453      	add	r3, sl
 8003350:	f103 0901 	add.w	r9, r3, #1
 8003354:	9302      	str	r3, [sp, #8]
 8003356:	464b      	mov	r3, r9
 8003358:	2b01      	cmp	r3, #1
 800335a:	bfb8      	it	lt
 800335c:	2301      	movlt	r3, #1
 800335e:	e7ba      	b.n	80032d6 <_dtoa_r+0x246>
 8003360:	2300      	movs	r3, #0
 8003362:	e7b2      	b.n	80032ca <_dtoa_r+0x23a>
 8003364:	2300      	movs	r3, #0
 8003366:	e7f0      	b.n	800334a <_dtoa_r+0x2ba>
 8003368:	2501      	movs	r5, #1
 800336a:	2300      	movs	r3, #0
 800336c:	9306      	str	r3, [sp, #24]
 800336e:	950a      	str	r5, [sp, #40]	; 0x28
 8003370:	f04f 33ff 	mov.w	r3, #4294967295
 8003374:	9302      	str	r3, [sp, #8]
 8003376:	4699      	mov	r9, r3
 8003378:	2200      	movs	r2, #0
 800337a:	2312      	movs	r3, #18
 800337c:	920b      	str	r2, [sp, #44]	; 0x2c
 800337e:	e7aa      	b.n	80032d6 <_dtoa_r+0x246>
 8003380:	2301      	movs	r3, #1
 8003382:	930a      	str	r3, [sp, #40]	; 0x28
 8003384:	e7f4      	b.n	8003370 <_dtoa_r+0x2e0>
 8003386:	2301      	movs	r3, #1
 8003388:	9302      	str	r3, [sp, #8]
 800338a:	4699      	mov	r9, r3
 800338c:	461a      	mov	r2, r3
 800338e:	e7f5      	b.n	800337c <_dtoa_r+0x2ec>
 8003390:	3101      	adds	r1, #1
 8003392:	6071      	str	r1, [r6, #4]
 8003394:	0052      	lsls	r2, r2, #1
 8003396:	e7a2      	b.n	80032de <_dtoa_r+0x24e>
 8003398:	636f4361 	.word	0x636f4361
 800339c:	3fd287a7 	.word	0x3fd287a7
 80033a0:	8b60c8b3 	.word	0x8b60c8b3
 80033a4:	3fc68a28 	.word	0x3fc68a28
 80033a8:	509f79fb 	.word	0x509f79fb
 80033ac:	3fd34413 	.word	0x3fd34413
 80033b0:	7ff00000 	.word	0x7ff00000
 80033b4:	08004af9 	.word	0x08004af9
 80033b8:	3ff80000 	.word	0x3ff80000
 80033bc:	08004b90 	.word	0x08004b90
 80033c0:	08004b68 	.word	0x08004b68
 80033c4:	08004b03 	.word	0x08004b03
 80033c8:	07f1      	lsls	r1, r6, #31
 80033ca:	d508      	bpl.n	80033de <_dtoa_r+0x34e>
 80033cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80033d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033d4:	f7fd f8bc 	bl	8000550 <__aeabi_dmul>
 80033d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80033dc:	3501      	adds	r5, #1
 80033de:	1076      	asrs	r6, r6, #1
 80033e0:	3708      	adds	r7, #8
 80033e2:	2e00      	cmp	r6, #0
 80033e4:	d1f0      	bne.n	80033c8 <_dtoa_r+0x338>
 80033e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80033ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80033ee:	f7fd f9d9 	bl	80007a4 <__aeabi_ddiv>
 80033f2:	e9cd 0100 	strd	r0, r1, [sp]
 80033f6:	e01a      	b.n	800342e <_dtoa_r+0x39e>
 80033f8:	2502      	movs	r5, #2
 80033fa:	e7a3      	b.n	8003344 <_dtoa_r+0x2b4>
 80033fc:	f000 80a0 	beq.w	8003540 <_dtoa_r+0x4b0>
 8003400:	f1ca 0600 	rsb	r6, sl, #0
 8003404:	4b9f      	ldr	r3, [pc, #636]	; (8003684 <_dtoa_r+0x5f4>)
 8003406:	4fa0      	ldr	r7, [pc, #640]	; (8003688 <_dtoa_r+0x5f8>)
 8003408:	f006 020f 	and.w	r2, r6, #15
 800340c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003414:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003418:	f7fd f89a 	bl	8000550 <__aeabi_dmul>
 800341c:	e9cd 0100 	strd	r0, r1, [sp]
 8003420:	1136      	asrs	r6, r6, #4
 8003422:	2300      	movs	r3, #0
 8003424:	2502      	movs	r5, #2
 8003426:	2e00      	cmp	r6, #0
 8003428:	d17f      	bne.n	800352a <_dtoa_r+0x49a>
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1e1      	bne.n	80033f2 <_dtoa_r+0x362>
 800342e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003430:	2b00      	cmp	r3, #0
 8003432:	f000 8087 	beq.w	8003544 <_dtoa_r+0x4b4>
 8003436:	e9dd 6700 	ldrd	r6, r7, [sp]
 800343a:	2200      	movs	r2, #0
 800343c:	4b93      	ldr	r3, [pc, #588]	; (800368c <_dtoa_r+0x5fc>)
 800343e:	4630      	mov	r0, r6
 8003440:	4639      	mov	r1, r7
 8003442:	f7fd faf7 	bl	8000a34 <__aeabi_dcmplt>
 8003446:	2800      	cmp	r0, #0
 8003448:	d07c      	beq.n	8003544 <_dtoa_r+0x4b4>
 800344a:	f1b9 0f00 	cmp.w	r9, #0
 800344e:	d079      	beq.n	8003544 <_dtoa_r+0x4b4>
 8003450:	9b02      	ldr	r3, [sp, #8]
 8003452:	2b00      	cmp	r3, #0
 8003454:	dd35      	ble.n	80034c2 <_dtoa_r+0x432>
 8003456:	f10a 33ff 	add.w	r3, sl, #4294967295
 800345a:	9308      	str	r3, [sp, #32]
 800345c:	4639      	mov	r1, r7
 800345e:	2200      	movs	r2, #0
 8003460:	4b8b      	ldr	r3, [pc, #556]	; (8003690 <_dtoa_r+0x600>)
 8003462:	4630      	mov	r0, r6
 8003464:	f7fd f874 	bl	8000550 <__aeabi_dmul>
 8003468:	e9cd 0100 	strd	r0, r1, [sp]
 800346c:	9f02      	ldr	r7, [sp, #8]
 800346e:	3501      	adds	r5, #1
 8003470:	4628      	mov	r0, r5
 8003472:	f7fd f803 	bl	800047c <__aeabi_i2d>
 8003476:	e9dd 2300 	ldrd	r2, r3, [sp]
 800347a:	f7fd f869 	bl	8000550 <__aeabi_dmul>
 800347e:	2200      	movs	r2, #0
 8003480:	4b84      	ldr	r3, [pc, #528]	; (8003694 <_dtoa_r+0x604>)
 8003482:	f7fc feaf 	bl	80001e4 <__adddf3>
 8003486:	4605      	mov	r5, r0
 8003488:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800348c:	2f00      	cmp	r7, #0
 800348e:	d15d      	bne.n	800354c <_dtoa_r+0x4bc>
 8003490:	2200      	movs	r2, #0
 8003492:	4b81      	ldr	r3, [pc, #516]	; (8003698 <_dtoa_r+0x608>)
 8003494:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003498:	f7fc fea2 	bl	80001e0 <__aeabi_dsub>
 800349c:	462a      	mov	r2, r5
 800349e:	4633      	mov	r3, r6
 80034a0:	e9cd 0100 	strd	r0, r1, [sp]
 80034a4:	f7fd fae4 	bl	8000a70 <__aeabi_dcmpgt>
 80034a8:	2800      	cmp	r0, #0
 80034aa:	f040 8288 	bne.w	80039be <_dtoa_r+0x92e>
 80034ae:	462a      	mov	r2, r5
 80034b0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80034b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80034b8:	f7fd fabc 	bl	8000a34 <__aeabi_dcmplt>
 80034bc:	2800      	cmp	r0, #0
 80034be:	f040 827c 	bne.w	80039ba <_dtoa_r+0x92a>
 80034c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80034c6:	e9cd 2300 	strd	r2, r3, [sp]
 80034ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f2c0 8150 	blt.w	8003772 <_dtoa_r+0x6e2>
 80034d2:	f1ba 0f0e 	cmp.w	sl, #14
 80034d6:	f300 814c 	bgt.w	8003772 <_dtoa_r+0x6e2>
 80034da:	4b6a      	ldr	r3, [pc, #424]	; (8003684 <_dtoa_r+0x5f4>)
 80034dc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80034e0:	ed93 7b00 	vldr	d7, [r3]
 80034e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80034ec:	f280 80d8 	bge.w	80036a0 <_dtoa_r+0x610>
 80034f0:	f1b9 0f00 	cmp.w	r9, #0
 80034f4:	f300 80d4 	bgt.w	80036a0 <_dtoa_r+0x610>
 80034f8:	f040 825e 	bne.w	80039b8 <_dtoa_r+0x928>
 80034fc:	2200      	movs	r2, #0
 80034fe:	4b66      	ldr	r3, [pc, #408]	; (8003698 <_dtoa_r+0x608>)
 8003500:	ec51 0b17 	vmov	r0, r1, d7
 8003504:	f7fd f824 	bl	8000550 <__aeabi_dmul>
 8003508:	e9dd 2300 	ldrd	r2, r3, [sp]
 800350c:	f7fd faa6 	bl	8000a5c <__aeabi_dcmpge>
 8003510:	464f      	mov	r7, r9
 8003512:	464e      	mov	r6, r9
 8003514:	2800      	cmp	r0, #0
 8003516:	f040 8234 	bne.w	8003982 <_dtoa_r+0x8f2>
 800351a:	2331      	movs	r3, #49	; 0x31
 800351c:	f10b 0501 	add.w	r5, fp, #1
 8003520:	f88b 3000 	strb.w	r3, [fp]
 8003524:	f10a 0a01 	add.w	sl, sl, #1
 8003528:	e22f      	b.n	800398a <_dtoa_r+0x8fa>
 800352a:	07f2      	lsls	r2, r6, #31
 800352c:	d505      	bpl.n	800353a <_dtoa_r+0x4aa>
 800352e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003532:	f7fd f80d 	bl	8000550 <__aeabi_dmul>
 8003536:	3501      	adds	r5, #1
 8003538:	2301      	movs	r3, #1
 800353a:	1076      	asrs	r6, r6, #1
 800353c:	3708      	adds	r7, #8
 800353e:	e772      	b.n	8003426 <_dtoa_r+0x396>
 8003540:	2502      	movs	r5, #2
 8003542:	e774      	b.n	800342e <_dtoa_r+0x39e>
 8003544:	f8cd a020 	str.w	sl, [sp, #32]
 8003548:	464f      	mov	r7, r9
 800354a:	e791      	b.n	8003470 <_dtoa_r+0x3e0>
 800354c:	4b4d      	ldr	r3, [pc, #308]	; (8003684 <_dtoa_r+0x5f4>)
 800354e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003552:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8003556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003558:	2b00      	cmp	r3, #0
 800355a:	d047      	beq.n	80035ec <_dtoa_r+0x55c>
 800355c:	4602      	mov	r2, r0
 800355e:	460b      	mov	r3, r1
 8003560:	2000      	movs	r0, #0
 8003562:	494e      	ldr	r1, [pc, #312]	; (800369c <_dtoa_r+0x60c>)
 8003564:	f7fd f91e 	bl	80007a4 <__aeabi_ddiv>
 8003568:	462a      	mov	r2, r5
 800356a:	4633      	mov	r3, r6
 800356c:	f7fc fe38 	bl	80001e0 <__aeabi_dsub>
 8003570:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8003574:	465d      	mov	r5, fp
 8003576:	e9dd 0100 	ldrd	r0, r1, [sp]
 800357a:	f7fd fa99 	bl	8000ab0 <__aeabi_d2iz>
 800357e:	4606      	mov	r6, r0
 8003580:	f7fc ff7c 	bl	800047c <__aeabi_i2d>
 8003584:	4602      	mov	r2, r0
 8003586:	460b      	mov	r3, r1
 8003588:	e9dd 0100 	ldrd	r0, r1, [sp]
 800358c:	f7fc fe28 	bl	80001e0 <__aeabi_dsub>
 8003590:	3630      	adds	r6, #48	; 0x30
 8003592:	f805 6b01 	strb.w	r6, [r5], #1
 8003596:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800359a:	e9cd 0100 	strd	r0, r1, [sp]
 800359e:	f7fd fa49 	bl	8000a34 <__aeabi_dcmplt>
 80035a2:	2800      	cmp	r0, #0
 80035a4:	d163      	bne.n	800366e <_dtoa_r+0x5de>
 80035a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80035aa:	2000      	movs	r0, #0
 80035ac:	4937      	ldr	r1, [pc, #220]	; (800368c <_dtoa_r+0x5fc>)
 80035ae:	f7fc fe17 	bl	80001e0 <__aeabi_dsub>
 80035b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80035b6:	f7fd fa3d 	bl	8000a34 <__aeabi_dcmplt>
 80035ba:	2800      	cmp	r0, #0
 80035bc:	f040 80b7 	bne.w	800372e <_dtoa_r+0x69e>
 80035c0:	eba5 030b 	sub.w	r3, r5, fp
 80035c4:	429f      	cmp	r7, r3
 80035c6:	f77f af7c 	ble.w	80034c2 <_dtoa_r+0x432>
 80035ca:	2200      	movs	r2, #0
 80035cc:	4b30      	ldr	r3, [pc, #192]	; (8003690 <_dtoa_r+0x600>)
 80035ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80035d2:	f7fc ffbd 	bl	8000550 <__aeabi_dmul>
 80035d6:	2200      	movs	r2, #0
 80035d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80035dc:	4b2c      	ldr	r3, [pc, #176]	; (8003690 <_dtoa_r+0x600>)
 80035de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80035e2:	f7fc ffb5 	bl	8000550 <__aeabi_dmul>
 80035e6:	e9cd 0100 	strd	r0, r1, [sp]
 80035ea:	e7c4      	b.n	8003576 <_dtoa_r+0x4e6>
 80035ec:	462a      	mov	r2, r5
 80035ee:	4633      	mov	r3, r6
 80035f0:	f7fc ffae 	bl	8000550 <__aeabi_dmul>
 80035f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80035f8:	eb0b 0507 	add.w	r5, fp, r7
 80035fc:	465e      	mov	r6, fp
 80035fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003602:	f7fd fa55 	bl	8000ab0 <__aeabi_d2iz>
 8003606:	4607      	mov	r7, r0
 8003608:	f7fc ff38 	bl	800047c <__aeabi_i2d>
 800360c:	3730      	adds	r7, #48	; 0x30
 800360e:	4602      	mov	r2, r0
 8003610:	460b      	mov	r3, r1
 8003612:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003616:	f7fc fde3 	bl	80001e0 <__aeabi_dsub>
 800361a:	f806 7b01 	strb.w	r7, [r6], #1
 800361e:	42ae      	cmp	r6, r5
 8003620:	e9cd 0100 	strd	r0, r1, [sp]
 8003624:	f04f 0200 	mov.w	r2, #0
 8003628:	d126      	bne.n	8003678 <_dtoa_r+0x5e8>
 800362a:	4b1c      	ldr	r3, [pc, #112]	; (800369c <_dtoa_r+0x60c>)
 800362c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003630:	f7fc fdd8 	bl	80001e4 <__adddf3>
 8003634:	4602      	mov	r2, r0
 8003636:	460b      	mov	r3, r1
 8003638:	e9dd 0100 	ldrd	r0, r1, [sp]
 800363c:	f7fd fa18 	bl	8000a70 <__aeabi_dcmpgt>
 8003640:	2800      	cmp	r0, #0
 8003642:	d174      	bne.n	800372e <_dtoa_r+0x69e>
 8003644:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003648:	2000      	movs	r0, #0
 800364a:	4914      	ldr	r1, [pc, #80]	; (800369c <_dtoa_r+0x60c>)
 800364c:	f7fc fdc8 	bl	80001e0 <__aeabi_dsub>
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003658:	f7fd f9ec 	bl	8000a34 <__aeabi_dcmplt>
 800365c:	2800      	cmp	r0, #0
 800365e:	f43f af30 	beq.w	80034c2 <_dtoa_r+0x432>
 8003662:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003666:	2b30      	cmp	r3, #48	; 0x30
 8003668:	f105 32ff 	add.w	r2, r5, #4294967295
 800366c:	d002      	beq.n	8003674 <_dtoa_r+0x5e4>
 800366e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8003672:	e04a      	b.n	800370a <_dtoa_r+0x67a>
 8003674:	4615      	mov	r5, r2
 8003676:	e7f4      	b.n	8003662 <_dtoa_r+0x5d2>
 8003678:	4b05      	ldr	r3, [pc, #20]	; (8003690 <_dtoa_r+0x600>)
 800367a:	f7fc ff69 	bl	8000550 <__aeabi_dmul>
 800367e:	e9cd 0100 	strd	r0, r1, [sp]
 8003682:	e7bc      	b.n	80035fe <_dtoa_r+0x56e>
 8003684:	08004b90 	.word	0x08004b90
 8003688:	08004b68 	.word	0x08004b68
 800368c:	3ff00000 	.word	0x3ff00000
 8003690:	40240000 	.word	0x40240000
 8003694:	401c0000 	.word	0x401c0000
 8003698:	40140000 	.word	0x40140000
 800369c:	3fe00000 	.word	0x3fe00000
 80036a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80036a4:	465d      	mov	r5, fp
 80036a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80036aa:	4630      	mov	r0, r6
 80036ac:	4639      	mov	r1, r7
 80036ae:	f7fd f879 	bl	80007a4 <__aeabi_ddiv>
 80036b2:	f7fd f9fd 	bl	8000ab0 <__aeabi_d2iz>
 80036b6:	4680      	mov	r8, r0
 80036b8:	f7fc fee0 	bl	800047c <__aeabi_i2d>
 80036bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80036c0:	f7fc ff46 	bl	8000550 <__aeabi_dmul>
 80036c4:	4602      	mov	r2, r0
 80036c6:	460b      	mov	r3, r1
 80036c8:	4630      	mov	r0, r6
 80036ca:	4639      	mov	r1, r7
 80036cc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80036d0:	f7fc fd86 	bl	80001e0 <__aeabi_dsub>
 80036d4:	f805 6b01 	strb.w	r6, [r5], #1
 80036d8:	eba5 060b 	sub.w	r6, r5, fp
 80036dc:	45b1      	cmp	r9, r6
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	d139      	bne.n	8003758 <_dtoa_r+0x6c8>
 80036e4:	f7fc fd7e 	bl	80001e4 <__adddf3>
 80036e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80036ec:	4606      	mov	r6, r0
 80036ee:	460f      	mov	r7, r1
 80036f0:	f7fd f9be 	bl	8000a70 <__aeabi_dcmpgt>
 80036f4:	b9c8      	cbnz	r0, 800372a <_dtoa_r+0x69a>
 80036f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80036fa:	4630      	mov	r0, r6
 80036fc:	4639      	mov	r1, r7
 80036fe:	f7fd f98f 	bl	8000a20 <__aeabi_dcmpeq>
 8003702:	b110      	cbz	r0, 800370a <_dtoa_r+0x67a>
 8003704:	f018 0f01 	tst.w	r8, #1
 8003708:	d10f      	bne.n	800372a <_dtoa_r+0x69a>
 800370a:	9904      	ldr	r1, [sp, #16]
 800370c:	4620      	mov	r0, r4
 800370e:	f000 fcaa 	bl	8004066 <_Bfree>
 8003712:	2300      	movs	r3, #0
 8003714:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003716:	702b      	strb	r3, [r5, #0]
 8003718:	f10a 0301 	add.w	r3, sl, #1
 800371c:	6013      	str	r3, [r2, #0]
 800371e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 8241 	beq.w	8003ba8 <_dtoa_r+0xb18>
 8003726:	601d      	str	r5, [r3, #0]
 8003728:	e23e      	b.n	8003ba8 <_dtoa_r+0xb18>
 800372a:	f8cd a020 	str.w	sl, [sp, #32]
 800372e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003732:	2a39      	cmp	r2, #57	; 0x39
 8003734:	f105 33ff 	add.w	r3, r5, #4294967295
 8003738:	d108      	bne.n	800374c <_dtoa_r+0x6bc>
 800373a:	459b      	cmp	fp, r3
 800373c:	d10a      	bne.n	8003754 <_dtoa_r+0x6c4>
 800373e:	9b08      	ldr	r3, [sp, #32]
 8003740:	3301      	adds	r3, #1
 8003742:	9308      	str	r3, [sp, #32]
 8003744:	2330      	movs	r3, #48	; 0x30
 8003746:	f88b 3000 	strb.w	r3, [fp]
 800374a:	465b      	mov	r3, fp
 800374c:	781a      	ldrb	r2, [r3, #0]
 800374e:	3201      	adds	r2, #1
 8003750:	701a      	strb	r2, [r3, #0]
 8003752:	e78c      	b.n	800366e <_dtoa_r+0x5de>
 8003754:	461d      	mov	r5, r3
 8003756:	e7ea      	b.n	800372e <_dtoa_r+0x69e>
 8003758:	2200      	movs	r2, #0
 800375a:	4b9b      	ldr	r3, [pc, #620]	; (80039c8 <_dtoa_r+0x938>)
 800375c:	f7fc fef8 	bl	8000550 <__aeabi_dmul>
 8003760:	2200      	movs	r2, #0
 8003762:	2300      	movs	r3, #0
 8003764:	4606      	mov	r6, r0
 8003766:	460f      	mov	r7, r1
 8003768:	f7fd f95a 	bl	8000a20 <__aeabi_dcmpeq>
 800376c:	2800      	cmp	r0, #0
 800376e:	d09a      	beq.n	80036a6 <_dtoa_r+0x616>
 8003770:	e7cb      	b.n	800370a <_dtoa_r+0x67a>
 8003772:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003774:	2a00      	cmp	r2, #0
 8003776:	f000 808b 	beq.w	8003890 <_dtoa_r+0x800>
 800377a:	9a06      	ldr	r2, [sp, #24]
 800377c:	2a01      	cmp	r2, #1
 800377e:	dc6e      	bgt.n	800385e <_dtoa_r+0x7ce>
 8003780:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003782:	2a00      	cmp	r2, #0
 8003784:	d067      	beq.n	8003856 <_dtoa_r+0x7c6>
 8003786:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800378a:	9f07      	ldr	r7, [sp, #28]
 800378c:	9d05      	ldr	r5, [sp, #20]
 800378e:	9a05      	ldr	r2, [sp, #20]
 8003790:	2101      	movs	r1, #1
 8003792:	441a      	add	r2, r3
 8003794:	4620      	mov	r0, r4
 8003796:	9205      	str	r2, [sp, #20]
 8003798:	4498      	add	r8, r3
 800379a:	f000 fd04 	bl	80041a6 <__i2b>
 800379e:	4606      	mov	r6, r0
 80037a0:	2d00      	cmp	r5, #0
 80037a2:	dd0c      	ble.n	80037be <_dtoa_r+0x72e>
 80037a4:	f1b8 0f00 	cmp.w	r8, #0
 80037a8:	dd09      	ble.n	80037be <_dtoa_r+0x72e>
 80037aa:	4545      	cmp	r5, r8
 80037ac:	9a05      	ldr	r2, [sp, #20]
 80037ae:	462b      	mov	r3, r5
 80037b0:	bfa8      	it	ge
 80037b2:	4643      	movge	r3, r8
 80037b4:	1ad2      	subs	r2, r2, r3
 80037b6:	9205      	str	r2, [sp, #20]
 80037b8:	1aed      	subs	r5, r5, r3
 80037ba:	eba8 0803 	sub.w	r8, r8, r3
 80037be:	9b07      	ldr	r3, [sp, #28]
 80037c0:	b1eb      	cbz	r3, 80037fe <_dtoa_r+0x76e>
 80037c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d067      	beq.n	8003898 <_dtoa_r+0x808>
 80037c8:	b18f      	cbz	r7, 80037ee <_dtoa_r+0x75e>
 80037ca:	4631      	mov	r1, r6
 80037cc:	463a      	mov	r2, r7
 80037ce:	4620      	mov	r0, r4
 80037d0:	f000 fd88 	bl	80042e4 <__pow5mult>
 80037d4:	9a04      	ldr	r2, [sp, #16]
 80037d6:	4601      	mov	r1, r0
 80037d8:	4606      	mov	r6, r0
 80037da:	4620      	mov	r0, r4
 80037dc:	f000 fcec 	bl	80041b8 <__multiply>
 80037e0:	9904      	ldr	r1, [sp, #16]
 80037e2:	9008      	str	r0, [sp, #32]
 80037e4:	4620      	mov	r0, r4
 80037e6:	f000 fc3e 	bl	8004066 <_Bfree>
 80037ea:	9b08      	ldr	r3, [sp, #32]
 80037ec:	9304      	str	r3, [sp, #16]
 80037ee:	9b07      	ldr	r3, [sp, #28]
 80037f0:	1bda      	subs	r2, r3, r7
 80037f2:	d004      	beq.n	80037fe <_dtoa_r+0x76e>
 80037f4:	9904      	ldr	r1, [sp, #16]
 80037f6:	4620      	mov	r0, r4
 80037f8:	f000 fd74 	bl	80042e4 <__pow5mult>
 80037fc:	9004      	str	r0, [sp, #16]
 80037fe:	2101      	movs	r1, #1
 8003800:	4620      	mov	r0, r4
 8003802:	f000 fcd0 	bl	80041a6 <__i2b>
 8003806:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003808:	4607      	mov	r7, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	f000 81d0 	beq.w	8003bb0 <_dtoa_r+0xb20>
 8003810:	461a      	mov	r2, r3
 8003812:	4601      	mov	r1, r0
 8003814:	4620      	mov	r0, r4
 8003816:	f000 fd65 	bl	80042e4 <__pow5mult>
 800381a:	9b06      	ldr	r3, [sp, #24]
 800381c:	2b01      	cmp	r3, #1
 800381e:	4607      	mov	r7, r0
 8003820:	dc40      	bgt.n	80038a4 <_dtoa_r+0x814>
 8003822:	9b00      	ldr	r3, [sp, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d139      	bne.n	800389c <_dtoa_r+0x80c>
 8003828:	9b01      	ldr	r3, [sp, #4]
 800382a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800382e:	2b00      	cmp	r3, #0
 8003830:	d136      	bne.n	80038a0 <_dtoa_r+0x810>
 8003832:	9b01      	ldr	r3, [sp, #4]
 8003834:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003838:	0d1b      	lsrs	r3, r3, #20
 800383a:	051b      	lsls	r3, r3, #20
 800383c:	b12b      	cbz	r3, 800384a <_dtoa_r+0x7ba>
 800383e:	9b05      	ldr	r3, [sp, #20]
 8003840:	3301      	adds	r3, #1
 8003842:	9305      	str	r3, [sp, #20]
 8003844:	f108 0801 	add.w	r8, r8, #1
 8003848:	2301      	movs	r3, #1
 800384a:	9307      	str	r3, [sp, #28]
 800384c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800384e:	2b00      	cmp	r3, #0
 8003850:	d12a      	bne.n	80038a8 <_dtoa_r+0x818>
 8003852:	2001      	movs	r0, #1
 8003854:	e030      	b.n	80038b8 <_dtoa_r+0x828>
 8003856:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003858:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800385c:	e795      	b.n	800378a <_dtoa_r+0x6fa>
 800385e:	9b07      	ldr	r3, [sp, #28]
 8003860:	f109 37ff 	add.w	r7, r9, #4294967295
 8003864:	42bb      	cmp	r3, r7
 8003866:	bfbf      	itttt	lt
 8003868:	9b07      	ldrlt	r3, [sp, #28]
 800386a:	9707      	strlt	r7, [sp, #28]
 800386c:	1afa      	sublt	r2, r7, r3
 800386e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8003870:	bfbb      	ittet	lt
 8003872:	189b      	addlt	r3, r3, r2
 8003874:	930e      	strlt	r3, [sp, #56]	; 0x38
 8003876:	1bdf      	subge	r7, r3, r7
 8003878:	2700      	movlt	r7, #0
 800387a:	f1b9 0f00 	cmp.w	r9, #0
 800387e:	bfb5      	itete	lt
 8003880:	9b05      	ldrlt	r3, [sp, #20]
 8003882:	9d05      	ldrge	r5, [sp, #20]
 8003884:	eba3 0509 	sublt.w	r5, r3, r9
 8003888:	464b      	movge	r3, r9
 800388a:	bfb8      	it	lt
 800388c:	2300      	movlt	r3, #0
 800388e:	e77e      	b.n	800378e <_dtoa_r+0x6fe>
 8003890:	9f07      	ldr	r7, [sp, #28]
 8003892:	9d05      	ldr	r5, [sp, #20]
 8003894:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8003896:	e783      	b.n	80037a0 <_dtoa_r+0x710>
 8003898:	9a07      	ldr	r2, [sp, #28]
 800389a:	e7ab      	b.n	80037f4 <_dtoa_r+0x764>
 800389c:	2300      	movs	r3, #0
 800389e:	e7d4      	b.n	800384a <_dtoa_r+0x7ba>
 80038a0:	9b00      	ldr	r3, [sp, #0]
 80038a2:	e7d2      	b.n	800384a <_dtoa_r+0x7ba>
 80038a4:	2300      	movs	r3, #0
 80038a6:	9307      	str	r3, [sp, #28]
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80038ae:	6918      	ldr	r0, [r3, #16]
 80038b0:	f000 fc2b 	bl	800410a <__hi0bits>
 80038b4:	f1c0 0020 	rsb	r0, r0, #32
 80038b8:	4440      	add	r0, r8
 80038ba:	f010 001f 	ands.w	r0, r0, #31
 80038be:	d047      	beq.n	8003950 <_dtoa_r+0x8c0>
 80038c0:	f1c0 0320 	rsb	r3, r0, #32
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	dd3b      	ble.n	8003940 <_dtoa_r+0x8b0>
 80038c8:	9b05      	ldr	r3, [sp, #20]
 80038ca:	f1c0 001c 	rsb	r0, r0, #28
 80038ce:	4403      	add	r3, r0
 80038d0:	9305      	str	r3, [sp, #20]
 80038d2:	4405      	add	r5, r0
 80038d4:	4480      	add	r8, r0
 80038d6:	9b05      	ldr	r3, [sp, #20]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	dd05      	ble.n	80038e8 <_dtoa_r+0x858>
 80038dc:	461a      	mov	r2, r3
 80038de:	9904      	ldr	r1, [sp, #16]
 80038e0:	4620      	mov	r0, r4
 80038e2:	f000 fd4d 	bl	8004380 <__lshift>
 80038e6:	9004      	str	r0, [sp, #16]
 80038e8:	f1b8 0f00 	cmp.w	r8, #0
 80038ec:	dd05      	ble.n	80038fa <_dtoa_r+0x86a>
 80038ee:	4639      	mov	r1, r7
 80038f0:	4642      	mov	r2, r8
 80038f2:	4620      	mov	r0, r4
 80038f4:	f000 fd44 	bl	8004380 <__lshift>
 80038f8:	4607      	mov	r7, r0
 80038fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80038fc:	b353      	cbz	r3, 8003954 <_dtoa_r+0x8c4>
 80038fe:	4639      	mov	r1, r7
 8003900:	9804      	ldr	r0, [sp, #16]
 8003902:	f000 fd91 	bl	8004428 <__mcmp>
 8003906:	2800      	cmp	r0, #0
 8003908:	da24      	bge.n	8003954 <_dtoa_r+0x8c4>
 800390a:	2300      	movs	r3, #0
 800390c:	220a      	movs	r2, #10
 800390e:	9904      	ldr	r1, [sp, #16]
 8003910:	4620      	mov	r0, r4
 8003912:	f000 fbbf 	bl	8004094 <__multadd>
 8003916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003918:	9004      	str	r0, [sp, #16]
 800391a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 814d 	beq.w	8003bbe <_dtoa_r+0xb2e>
 8003924:	2300      	movs	r3, #0
 8003926:	4631      	mov	r1, r6
 8003928:	220a      	movs	r2, #10
 800392a:	4620      	mov	r0, r4
 800392c:	f000 fbb2 	bl	8004094 <__multadd>
 8003930:	9b02      	ldr	r3, [sp, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	4606      	mov	r6, r0
 8003936:	dc4f      	bgt.n	80039d8 <_dtoa_r+0x948>
 8003938:	9b06      	ldr	r3, [sp, #24]
 800393a:	2b02      	cmp	r3, #2
 800393c:	dd4c      	ble.n	80039d8 <_dtoa_r+0x948>
 800393e:	e011      	b.n	8003964 <_dtoa_r+0x8d4>
 8003940:	d0c9      	beq.n	80038d6 <_dtoa_r+0x846>
 8003942:	9a05      	ldr	r2, [sp, #20]
 8003944:	331c      	adds	r3, #28
 8003946:	441a      	add	r2, r3
 8003948:	9205      	str	r2, [sp, #20]
 800394a:	441d      	add	r5, r3
 800394c:	4498      	add	r8, r3
 800394e:	e7c2      	b.n	80038d6 <_dtoa_r+0x846>
 8003950:	4603      	mov	r3, r0
 8003952:	e7f6      	b.n	8003942 <_dtoa_r+0x8b2>
 8003954:	f1b9 0f00 	cmp.w	r9, #0
 8003958:	dc38      	bgt.n	80039cc <_dtoa_r+0x93c>
 800395a:	9b06      	ldr	r3, [sp, #24]
 800395c:	2b02      	cmp	r3, #2
 800395e:	dd35      	ble.n	80039cc <_dtoa_r+0x93c>
 8003960:	f8cd 9008 	str.w	r9, [sp, #8]
 8003964:	9b02      	ldr	r3, [sp, #8]
 8003966:	b963      	cbnz	r3, 8003982 <_dtoa_r+0x8f2>
 8003968:	4639      	mov	r1, r7
 800396a:	2205      	movs	r2, #5
 800396c:	4620      	mov	r0, r4
 800396e:	f000 fb91 	bl	8004094 <__multadd>
 8003972:	4601      	mov	r1, r0
 8003974:	4607      	mov	r7, r0
 8003976:	9804      	ldr	r0, [sp, #16]
 8003978:	f000 fd56 	bl	8004428 <__mcmp>
 800397c:	2800      	cmp	r0, #0
 800397e:	f73f adcc 	bgt.w	800351a <_dtoa_r+0x48a>
 8003982:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003984:	465d      	mov	r5, fp
 8003986:	ea6f 0a03 	mvn.w	sl, r3
 800398a:	f04f 0900 	mov.w	r9, #0
 800398e:	4639      	mov	r1, r7
 8003990:	4620      	mov	r0, r4
 8003992:	f000 fb68 	bl	8004066 <_Bfree>
 8003996:	2e00      	cmp	r6, #0
 8003998:	f43f aeb7 	beq.w	800370a <_dtoa_r+0x67a>
 800399c:	f1b9 0f00 	cmp.w	r9, #0
 80039a0:	d005      	beq.n	80039ae <_dtoa_r+0x91e>
 80039a2:	45b1      	cmp	r9, r6
 80039a4:	d003      	beq.n	80039ae <_dtoa_r+0x91e>
 80039a6:	4649      	mov	r1, r9
 80039a8:	4620      	mov	r0, r4
 80039aa:	f000 fb5c 	bl	8004066 <_Bfree>
 80039ae:	4631      	mov	r1, r6
 80039b0:	4620      	mov	r0, r4
 80039b2:	f000 fb58 	bl	8004066 <_Bfree>
 80039b6:	e6a8      	b.n	800370a <_dtoa_r+0x67a>
 80039b8:	2700      	movs	r7, #0
 80039ba:	463e      	mov	r6, r7
 80039bc:	e7e1      	b.n	8003982 <_dtoa_r+0x8f2>
 80039be:	f8dd a020 	ldr.w	sl, [sp, #32]
 80039c2:	463e      	mov	r6, r7
 80039c4:	e5a9      	b.n	800351a <_dtoa_r+0x48a>
 80039c6:	bf00      	nop
 80039c8:	40240000 	.word	0x40240000
 80039cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039ce:	f8cd 9008 	str.w	r9, [sp, #8]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f000 80fa 	beq.w	8003bcc <_dtoa_r+0xb3c>
 80039d8:	2d00      	cmp	r5, #0
 80039da:	dd05      	ble.n	80039e8 <_dtoa_r+0x958>
 80039dc:	4631      	mov	r1, r6
 80039de:	462a      	mov	r2, r5
 80039e0:	4620      	mov	r0, r4
 80039e2:	f000 fccd 	bl	8004380 <__lshift>
 80039e6:	4606      	mov	r6, r0
 80039e8:	9b07      	ldr	r3, [sp, #28]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d04c      	beq.n	8003a88 <_dtoa_r+0x9f8>
 80039ee:	6871      	ldr	r1, [r6, #4]
 80039f0:	4620      	mov	r0, r4
 80039f2:	f000 fb04 	bl	8003ffe <_Balloc>
 80039f6:	6932      	ldr	r2, [r6, #16]
 80039f8:	3202      	adds	r2, #2
 80039fa:	4605      	mov	r5, r0
 80039fc:	0092      	lsls	r2, r2, #2
 80039fe:	f106 010c 	add.w	r1, r6, #12
 8003a02:	300c      	adds	r0, #12
 8003a04:	f000 faf0 	bl	8003fe8 <memcpy>
 8003a08:	2201      	movs	r2, #1
 8003a0a:	4629      	mov	r1, r5
 8003a0c:	4620      	mov	r0, r4
 8003a0e:	f000 fcb7 	bl	8004380 <__lshift>
 8003a12:	9b00      	ldr	r3, [sp, #0]
 8003a14:	f8cd b014 	str.w	fp, [sp, #20]
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	46b1      	mov	r9, r6
 8003a1e:	9307      	str	r3, [sp, #28]
 8003a20:	4606      	mov	r6, r0
 8003a22:	4639      	mov	r1, r7
 8003a24:	9804      	ldr	r0, [sp, #16]
 8003a26:	f7ff faa5 	bl	8002f74 <quorem>
 8003a2a:	4649      	mov	r1, r9
 8003a2c:	4605      	mov	r5, r0
 8003a2e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8003a32:	9804      	ldr	r0, [sp, #16]
 8003a34:	f000 fcf8 	bl	8004428 <__mcmp>
 8003a38:	4632      	mov	r2, r6
 8003a3a:	9000      	str	r0, [sp, #0]
 8003a3c:	4639      	mov	r1, r7
 8003a3e:	4620      	mov	r0, r4
 8003a40:	f000 fd0c 	bl	800445c <__mdiff>
 8003a44:	68c3      	ldr	r3, [r0, #12]
 8003a46:	4602      	mov	r2, r0
 8003a48:	bb03      	cbnz	r3, 8003a8c <_dtoa_r+0x9fc>
 8003a4a:	4601      	mov	r1, r0
 8003a4c:	9008      	str	r0, [sp, #32]
 8003a4e:	9804      	ldr	r0, [sp, #16]
 8003a50:	f000 fcea 	bl	8004428 <__mcmp>
 8003a54:	9a08      	ldr	r2, [sp, #32]
 8003a56:	4603      	mov	r3, r0
 8003a58:	4611      	mov	r1, r2
 8003a5a:	4620      	mov	r0, r4
 8003a5c:	9308      	str	r3, [sp, #32]
 8003a5e:	f000 fb02 	bl	8004066 <_Bfree>
 8003a62:	9b08      	ldr	r3, [sp, #32]
 8003a64:	b9a3      	cbnz	r3, 8003a90 <_dtoa_r+0xa00>
 8003a66:	9a06      	ldr	r2, [sp, #24]
 8003a68:	b992      	cbnz	r2, 8003a90 <_dtoa_r+0xa00>
 8003a6a:	9a07      	ldr	r2, [sp, #28]
 8003a6c:	b982      	cbnz	r2, 8003a90 <_dtoa_r+0xa00>
 8003a6e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003a72:	d029      	beq.n	8003ac8 <_dtoa_r+0xa38>
 8003a74:	9b00      	ldr	r3, [sp, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	dd01      	ble.n	8003a7e <_dtoa_r+0x9ee>
 8003a7a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8003a7e:	9b05      	ldr	r3, [sp, #20]
 8003a80:	1c5d      	adds	r5, r3, #1
 8003a82:	f883 8000 	strb.w	r8, [r3]
 8003a86:	e782      	b.n	800398e <_dtoa_r+0x8fe>
 8003a88:	4630      	mov	r0, r6
 8003a8a:	e7c2      	b.n	8003a12 <_dtoa_r+0x982>
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e7e3      	b.n	8003a58 <_dtoa_r+0x9c8>
 8003a90:	9a00      	ldr	r2, [sp, #0]
 8003a92:	2a00      	cmp	r2, #0
 8003a94:	db04      	blt.n	8003aa0 <_dtoa_r+0xa10>
 8003a96:	d125      	bne.n	8003ae4 <_dtoa_r+0xa54>
 8003a98:	9a06      	ldr	r2, [sp, #24]
 8003a9a:	bb1a      	cbnz	r2, 8003ae4 <_dtoa_r+0xa54>
 8003a9c:	9a07      	ldr	r2, [sp, #28]
 8003a9e:	bb0a      	cbnz	r2, 8003ae4 <_dtoa_r+0xa54>
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	ddec      	ble.n	8003a7e <_dtoa_r+0x9ee>
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	9904      	ldr	r1, [sp, #16]
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	f000 fc69 	bl	8004380 <__lshift>
 8003aae:	4639      	mov	r1, r7
 8003ab0:	9004      	str	r0, [sp, #16]
 8003ab2:	f000 fcb9 	bl	8004428 <__mcmp>
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	dc03      	bgt.n	8003ac2 <_dtoa_r+0xa32>
 8003aba:	d1e0      	bne.n	8003a7e <_dtoa_r+0x9ee>
 8003abc:	f018 0f01 	tst.w	r8, #1
 8003ac0:	d0dd      	beq.n	8003a7e <_dtoa_r+0x9ee>
 8003ac2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003ac6:	d1d8      	bne.n	8003a7a <_dtoa_r+0x9ea>
 8003ac8:	9b05      	ldr	r3, [sp, #20]
 8003aca:	9a05      	ldr	r2, [sp, #20]
 8003acc:	1c5d      	adds	r5, r3, #1
 8003ace:	2339      	movs	r3, #57	; 0x39
 8003ad0:	7013      	strb	r3, [r2, #0]
 8003ad2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003ad6:	2b39      	cmp	r3, #57	; 0x39
 8003ad8:	f105 32ff 	add.w	r2, r5, #4294967295
 8003adc:	d04f      	beq.n	8003b7e <_dtoa_r+0xaee>
 8003ade:	3301      	adds	r3, #1
 8003ae0:	7013      	strb	r3, [r2, #0]
 8003ae2:	e754      	b.n	800398e <_dtoa_r+0x8fe>
 8003ae4:	9a05      	ldr	r2, [sp, #20]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f102 0501 	add.w	r5, r2, #1
 8003aec:	dd06      	ble.n	8003afc <_dtoa_r+0xa6c>
 8003aee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003af2:	d0e9      	beq.n	8003ac8 <_dtoa_r+0xa38>
 8003af4:	f108 0801 	add.w	r8, r8, #1
 8003af8:	9b05      	ldr	r3, [sp, #20]
 8003afa:	e7c2      	b.n	8003a82 <_dtoa_r+0x9f2>
 8003afc:	9a02      	ldr	r2, [sp, #8]
 8003afe:	f805 8c01 	strb.w	r8, [r5, #-1]
 8003b02:	eba5 030b 	sub.w	r3, r5, fp
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d021      	beq.n	8003b4e <_dtoa_r+0xabe>
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	220a      	movs	r2, #10
 8003b0e:	9904      	ldr	r1, [sp, #16]
 8003b10:	4620      	mov	r0, r4
 8003b12:	f000 fabf 	bl	8004094 <__multadd>
 8003b16:	45b1      	cmp	r9, r6
 8003b18:	9004      	str	r0, [sp, #16]
 8003b1a:	f04f 0300 	mov.w	r3, #0
 8003b1e:	f04f 020a 	mov.w	r2, #10
 8003b22:	4649      	mov	r1, r9
 8003b24:	4620      	mov	r0, r4
 8003b26:	d105      	bne.n	8003b34 <_dtoa_r+0xaa4>
 8003b28:	f000 fab4 	bl	8004094 <__multadd>
 8003b2c:	4681      	mov	r9, r0
 8003b2e:	4606      	mov	r6, r0
 8003b30:	9505      	str	r5, [sp, #20]
 8003b32:	e776      	b.n	8003a22 <_dtoa_r+0x992>
 8003b34:	f000 faae 	bl	8004094 <__multadd>
 8003b38:	4631      	mov	r1, r6
 8003b3a:	4681      	mov	r9, r0
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	220a      	movs	r2, #10
 8003b40:	4620      	mov	r0, r4
 8003b42:	f000 faa7 	bl	8004094 <__multadd>
 8003b46:	4606      	mov	r6, r0
 8003b48:	e7f2      	b.n	8003b30 <_dtoa_r+0xaa0>
 8003b4a:	f04f 0900 	mov.w	r9, #0
 8003b4e:	2201      	movs	r2, #1
 8003b50:	9904      	ldr	r1, [sp, #16]
 8003b52:	4620      	mov	r0, r4
 8003b54:	f000 fc14 	bl	8004380 <__lshift>
 8003b58:	4639      	mov	r1, r7
 8003b5a:	9004      	str	r0, [sp, #16]
 8003b5c:	f000 fc64 	bl	8004428 <__mcmp>
 8003b60:	2800      	cmp	r0, #0
 8003b62:	dcb6      	bgt.n	8003ad2 <_dtoa_r+0xa42>
 8003b64:	d102      	bne.n	8003b6c <_dtoa_r+0xadc>
 8003b66:	f018 0f01 	tst.w	r8, #1
 8003b6a:	d1b2      	bne.n	8003ad2 <_dtoa_r+0xa42>
 8003b6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003b70:	2b30      	cmp	r3, #48	; 0x30
 8003b72:	f105 32ff 	add.w	r2, r5, #4294967295
 8003b76:	f47f af0a 	bne.w	800398e <_dtoa_r+0x8fe>
 8003b7a:	4615      	mov	r5, r2
 8003b7c:	e7f6      	b.n	8003b6c <_dtoa_r+0xadc>
 8003b7e:	4593      	cmp	fp, r2
 8003b80:	d105      	bne.n	8003b8e <_dtoa_r+0xafe>
 8003b82:	2331      	movs	r3, #49	; 0x31
 8003b84:	f10a 0a01 	add.w	sl, sl, #1
 8003b88:	f88b 3000 	strb.w	r3, [fp]
 8003b8c:	e6ff      	b.n	800398e <_dtoa_r+0x8fe>
 8003b8e:	4615      	mov	r5, r2
 8003b90:	e79f      	b.n	8003ad2 <_dtoa_r+0xa42>
 8003b92:	f8df b064 	ldr.w	fp, [pc, #100]	; 8003bf8 <_dtoa_r+0xb68>
 8003b96:	e007      	b.n	8003ba8 <_dtoa_r+0xb18>
 8003b98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b9a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8003bfc <_dtoa_r+0xb6c>
 8003b9e:	b11b      	cbz	r3, 8003ba8 <_dtoa_r+0xb18>
 8003ba0:	f10b 0308 	add.w	r3, fp, #8
 8003ba4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	4658      	mov	r0, fp
 8003baa:	b017      	add	sp, #92	; 0x5c
 8003bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bb0:	9b06      	ldr	r3, [sp, #24]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	f77f ae35 	ble.w	8003822 <_dtoa_r+0x792>
 8003bb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bba:	9307      	str	r3, [sp, #28]
 8003bbc:	e649      	b.n	8003852 <_dtoa_r+0x7c2>
 8003bbe:	9b02      	ldr	r3, [sp, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	dc03      	bgt.n	8003bcc <_dtoa_r+0xb3c>
 8003bc4:	9b06      	ldr	r3, [sp, #24]
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	f73f aecc 	bgt.w	8003964 <_dtoa_r+0x8d4>
 8003bcc:	465d      	mov	r5, fp
 8003bce:	4639      	mov	r1, r7
 8003bd0:	9804      	ldr	r0, [sp, #16]
 8003bd2:	f7ff f9cf 	bl	8002f74 <quorem>
 8003bd6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8003bda:	f805 8b01 	strb.w	r8, [r5], #1
 8003bde:	9a02      	ldr	r2, [sp, #8]
 8003be0:	eba5 030b 	sub.w	r3, r5, fp
 8003be4:	429a      	cmp	r2, r3
 8003be6:	ddb0      	ble.n	8003b4a <_dtoa_r+0xaba>
 8003be8:	2300      	movs	r3, #0
 8003bea:	220a      	movs	r2, #10
 8003bec:	9904      	ldr	r1, [sp, #16]
 8003bee:	4620      	mov	r0, r4
 8003bf0:	f000 fa50 	bl	8004094 <__multadd>
 8003bf4:	9004      	str	r0, [sp, #16]
 8003bf6:	e7ea      	b.n	8003bce <_dtoa_r+0xb3e>
 8003bf8:	08004af8 	.word	0x08004af8
 8003bfc:	08004afa 	.word	0x08004afa

08003c00 <__sflush_r>:
 8003c00:	898a      	ldrh	r2, [r1, #12]
 8003c02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c06:	4605      	mov	r5, r0
 8003c08:	0710      	lsls	r0, r2, #28
 8003c0a:	460c      	mov	r4, r1
 8003c0c:	d458      	bmi.n	8003cc0 <__sflush_r+0xc0>
 8003c0e:	684b      	ldr	r3, [r1, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	dc05      	bgt.n	8003c20 <__sflush_r+0x20>
 8003c14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	dc02      	bgt.n	8003c20 <__sflush_r+0x20>
 8003c1a:	2000      	movs	r0, #0
 8003c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003c22:	2e00      	cmp	r6, #0
 8003c24:	d0f9      	beq.n	8003c1a <__sflush_r+0x1a>
 8003c26:	2300      	movs	r3, #0
 8003c28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003c2c:	682f      	ldr	r7, [r5, #0]
 8003c2e:	6a21      	ldr	r1, [r4, #32]
 8003c30:	602b      	str	r3, [r5, #0]
 8003c32:	d032      	beq.n	8003c9a <__sflush_r+0x9a>
 8003c34:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003c36:	89a3      	ldrh	r3, [r4, #12]
 8003c38:	075a      	lsls	r2, r3, #29
 8003c3a:	d505      	bpl.n	8003c48 <__sflush_r+0x48>
 8003c3c:	6863      	ldr	r3, [r4, #4]
 8003c3e:	1ac0      	subs	r0, r0, r3
 8003c40:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c42:	b10b      	cbz	r3, 8003c48 <__sflush_r+0x48>
 8003c44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c46:	1ac0      	subs	r0, r0, r3
 8003c48:	2300      	movs	r3, #0
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003c4e:	6a21      	ldr	r1, [r4, #32]
 8003c50:	4628      	mov	r0, r5
 8003c52:	47b0      	blx	r6
 8003c54:	1c43      	adds	r3, r0, #1
 8003c56:	89a3      	ldrh	r3, [r4, #12]
 8003c58:	d106      	bne.n	8003c68 <__sflush_r+0x68>
 8003c5a:	6829      	ldr	r1, [r5, #0]
 8003c5c:	291d      	cmp	r1, #29
 8003c5e:	d848      	bhi.n	8003cf2 <__sflush_r+0xf2>
 8003c60:	4a29      	ldr	r2, [pc, #164]	; (8003d08 <__sflush_r+0x108>)
 8003c62:	40ca      	lsrs	r2, r1
 8003c64:	07d6      	lsls	r6, r2, #31
 8003c66:	d544      	bpl.n	8003cf2 <__sflush_r+0xf2>
 8003c68:	2200      	movs	r2, #0
 8003c6a:	6062      	str	r2, [r4, #4]
 8003c6c:	04d9      	lsls	r1, r3, #19
 8003c6e:	6922      	ldr	r2, [r4, #16]
 8003c70:	6022      	str	r2, [r4, #0]
 8003c72:	d504      	bpl.n	8003c7e <__sflush_r+0x7e>
 8003c74:	1c42      	adds	r2, r0, #1
 8003c76:	d101      	bne.n	8003c7c <__sflush_r+0x7c>
 8003c78:	682b      	ldr	r3, [r5, #0]
 8003c7a:	b903      	cbnz	r3, 8003c7e <__sflush_r+0x7e>
 8003c7c:	6560      	str	r0, [r4, #84]	; 0x54
 8003c7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c80:	602f      	str	r7, [r5, #0]
 8003c82:	2900      	cmp	r1, #0
 8003c84:	d0c9      	beq.n	8003c1a <__sflush_r+0x1a>
 8003c86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c8a:	4299      	cmp	r1, r3
 8003c8c:	d002      	beq.n	8003c94 <__sflush_r+0x94>
 8003c8e:	4628      	mov	r0, r5
 8003c90:	f000 fc9e 	bl	80045d0 <_free_r>
 8003c94:	2000      	movs	r0, #0
 8003c96:	6360      	str	r0, [r4, #52]	; 0x34
 8003c98:	e7c0      	b.n	8003c1c <__sflush_r+0x1c>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	4628      	mov	r0, r5
 8003c9e:	47b0      	blx	r6
 8003ca0:	1c41      	adds	r1, r0, #1
 8003ca2:	d1c8      	bne.n	8003c36 <__sflush_r+0x36>
 8003ca4:	682b      	ldr	r3, [r5, #0]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d0c5      	beq.n	8003c36 <__sflush_r+0x36>
 8003caa:	2b1d      	cmp	r3, #29
 8003cac:	d001      	beq.n	8003cb2 <__sflush_r+0xb2>
 8003cae:	2b16      	cmp	r3, #22
 8003cb0:	d101      	bne.n	8003cb6 <__sflush_r+0xb6>
 8003cb2:	602f      	str	r7, [r5, #0]
 8003cb4:	e7b1      	b.n	8003c1a <__sflush_r+0x1a>
 8003cb6:	89a3      	ldrh	r3, [r4, #12]
 8003cb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cbc:	81a3      	strh	r3, [r4, #12]
 8003cbe:	e7ad      	b.n	8003c1c <__sflush_r+0x1c>
 8003cc0:	690f      	ldr	r7, [r1, #16]
 8003cc2:	2f00      	cmp	r7, #0
 8003cc4:	d0a9      	beq.n	8003c1a <__sflush_r+0x1a>
 8003cc6:	0793      	lsls	r3, r2, #30
 8003cc8:	680e      	ldr	r6, [r1, #0]
 8003cca:	bf08      	it	eq
 8003ccc:	694b      	ldreq	r3, [r1, #20]
 8003cce:	600f      	str	r7, [r1, #0]
 8003cd0:	bf18      	it	ne
 8003cd2:	2300      	movne	r3, #0
 8003cd4:	eba6 0807 	sub.w	r8, r6, r7
 8003cd8:	608b      	str	r3, [r1, #8]
 8003cda:	f1b8 0f00 	cmp.w	r8, #0
 8003cde:	dd9c      	ble.n	8003c1a <__sflush_r+0x1a>
 8003ce0:	4643      	mov	r3, r8
 8003ce2:	463a      	mov	r2, r7
 8003ce4:	6a21      	ldr	r1, [r4, #32]
 8003ce6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003ce8:	4628      	mov	r0, r5
 8003cea:	47b0      	blx	r6
 8003cec:	2800      	cmp	r0, #0
 8003cee:	dc06      	bgt.n	8003cfe <__sflush_r+0xfe>
 8003cf0:	89a3      	ldrh	r3, [r4, #12]
 8003cf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cf6:	81a3      	strh	r3, [r4, #12]
 8003cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cfc:	e78e      	b.n	8003c1c <__sflush_r+0x1c>
 8003cfe:	4407      	add	r7, r0
 8003d00:	eba8 0800 	sub.w	r8, r8, r0
 8003d04:	e7e9      	b.n	8003cda <__sflush_r+0xda>
 8003d06:	bf00      	nop
 8003d08:	20400001 	.word	0x20400001

08003d0c <_fflush_r>:
 8003d0c:	b538      	push	{r3, r4, r5, lr}
 8003d0e:	690b      	ldr	r3, [r1, #16]
 8003d10:	4605      	mov	r5, r0
 8003d12:	460c      	mov	r4, r1
 8003d14:	b1db      	cbz	r3, 8003d4e <_fflush_r+0x42>
 8003d16:	b118      	cbz	r0, 8003d20 <_fflush_r+0x14>
 8003d18:	6983      	ldr	r3, [r0, #24]
 8003d1a:	b90b      	cbnz	r3, 8003d20 <_fflush_r+0x14>
 8003d1c:	f000 f860 	bl	8003de0 <__sinit>
 8003d20:	4b0c      	ldr	r3, [pc, #48]	; (8003d54 <_fflush_r+0x48>)
 8003d22:	429c      	cmp	r4, r3
 8003d24:	d109      	bne.n	8003d3a <_fflush_r+0x2e>
 8003d26:	686c      	ldr	r4, [r5, #4]
 8003d28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d2c:	b17b      	cbz	r3, 8003d4e <_fflush_r+0x42>
 8003d2e:	4621      	mov	r1, r4
 8003d30:	4628      	mov	r0, r5
 8003d32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d36:	f7ff bf63 	b.w	8003c00 <__sflush_r>
 8003d3a:	4b07      	ldr	r3, [pc, #28]	; (8003d58 <_fflush_r+0x4c>)
 8003d3c:	429c      	cmp	r4, r3
 8003d3e:	d101      	bne.n	8003d44 <_fflush_r+0x38>
 8003d40:	68ac      	ldr	r4, [r5, #8]
 8003d42:	e7f1      	b.n	8003d28 <_fflush_r+0x1c>
 8003d44:	4b05      	ldr	r3, [pc, #20]	; (8003d5c <_fflush_r+0x50>)
 8003d46:	429c      	cmp	r4, r3
 8003d48:	bf08      	it	eq
 8003d4a:	68ec      	ldreq	r4, [r5, #12]
 8003d4c:	e7ec      	b.n	8003d28 <_fflush_r+0x1c>
 8003d4e:	2000      	movs	r0, #0
 8003d50:	bd38      	pop	{r3, r4, r5, pc}
 8003d52:	bf00      	nop
 8003d54:	08004b28 	.word	0x08004b28
 8003d58:	08004b48 	.word	0x08004b48
 8003d5c:	08004b08 	.word	0x08004b08

08003d60 <std>:
 8003d60:	2300      	movs	r3, #0
 8003d62:	b510      	push	{r4, lr}
 8003d64:	4604      	mov	r4, r0
 8003d66:	e9c0 3300 	strd	r3, r3, [r0]
 8003d6a:	6083      	str	r3, [r0, #8]
 8003d6c:	8181      	strh	r1, [r0, #12]
 8003d6e:	6643      	str	r3, [r0, #100]	; 0x64
 8003d70:	81c2      	strh	r2, [r0, #14]
 8003d72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d76:	6183      	str	r3, [r0, #24]
 8003d78:	4619      	mov	r1, r3
 8003d7a:	2208      	movs	r2, #8
 8003d7c:	305c      	adds	r0, #92	; 0x5c
 8003d7e:	f7fe fc83 	bl	8002688 <memset>
 8003d82:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <std+0x38>)
 8003d84:	6263      	str	r3, [r4, #36]	; 0x24
 8003d86:	4b05      	ldr	r3, [pc, #20]	; (8003d9c <std+0x3c>)
 8003d88:	62a3      	str	r3, [r4, #40]	; 0x28
 8003d8a:	4b05      	ldr	r3, [pc, #20]	; (8003da0 <std+0x40>)
 8003d8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003d8e:	4b05      	ldr	r3, [pc, #20]	; (8003da4 <std+0x44>)
 8003d90:	6224      	str	r4, [r4, #32]
 8003d92:	6323      	str	r3, [r4, #48]	; 0x30
 8003d94:	bd10      	pop	{r4, pc}
 8003d96:	bf00      	nop
 8003d98:	08004741 	.word	0x08004741
 8003d9c:	08004763 	.word	0x08004763
 8003da0:	0800479b 	.word	0x0800479b
 8003da4:	080047bf 	.word	0x080047bf

08003da8 <_cleanup_r>:
 8003da8:	4901      	ldr	r1, [pc, #4]	; (8003db0 <_cleanup_r+0x8>)
 8003daa:	f000 b885 	b.w	8003eb8 <_fwalk_reent>
 8003dae:	bf00      	nop
 8003db0:	08003d0d 	.word	0x08003d0d

08003db4 <__sfmoreglue>:
 8003db4:	b570      	push	{r4, r5, r6, lr}
 8003db6:	1e4a      	subs	r2, r1, #1
 8003db8:	2568      	movs	r5, #104	; 0x68
 8003dba:	4355      	muls	r5, r2
 8003dbc:	460e      	mov	r6, r1
 8003dbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003dc2:	f000 fc53 	bl	800466c <_malloc_r>
 8003dc6:	4604      	mov	r4, r0
 8003dc8:	b140      	cbz	r0, 8003ddc <__sfmoreglue+0x28>
 8003dca:	2100      	movs	r1, #0
 8003dcc:	e9c0 1600 	strd	r1, r6, [r0]
 8003dd0:	300c      	adds	r0, #12
 8003dd2:	60a0      	str	r0, [r4, #8]
 8003dd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003dd8:	f7fe fc56 	bl	8002688 <memset>
 8003ddc:	4620      	mov	r0, r4
 8003dde:	bd70      	pop	{r4, r5, r6, pc}

08003de0 <__sinit>:
 8003de0:	6983      	ldr	r3, [r0, #24]
 8003de2:	b510      	push	{r4, lr}
 8003de4:	4604      	mov	r4, r0
 8003de6:	bb33      	cbnz	r3, 8003e36 <__sinit+0x56>
 8003de8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8003dec:	6503      	str	r3, [r0, #80]	; 0x50
 8003dee:	4b12      	ldr	r3, [pc, #72]	; (8003e38 <__sinit+0x58>)
 8003df0:	4a12      	ldr	r2, [pc, #72]	; (8003e3c <__sinit+0x5c>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6282      	str	r2, [r0, #40]	; 0x28
 8003df6:	4298      	cmp	r0, r3
 8003df8:	bf04      	itt	eq
 8003dfa:	2301      	moveq	r3, #1
 8003dfc:	6183      	streq	r3, [r0, #24]
 8003dfe:	f000 f81f 	bl	8003e40 <__sfp>
 8003e02:	6060      	str	r0, [r4, #4]
 8003e04:	4620      	mov	r0, r4
 8003e06:	f000 f81b 	bl	8003e40 <__sfp>
 8003e0a:	60a0      	str	r0, [r4, #8]
 8003e0c:	4620      	mov	r0, r4
 8003e0e:	f000 f817 	bl	8003e40 <__sfp>
 8003e12:	2200      	movs	r2, #0
 8003e14:	60e0      	str	r0, [r4, #12]
 8003e16:	2104      	movs	r1, #4
 8003e18:	6860      	ldr	r0, [r4, #4]
 8003e1a:	f7ff ffa1 	bl	8003d60 <std>
 8003e1e:	2201      	movs	r2, #1
 8003e20:	2109      	movs	r1, #9
 8003e22:	68a0      	ldr	r0, [r4, #8]
 8003e24:	f7ff ff9c 	bl	8003d60 <std>
 8003e28:	2202      	movs	r2, #2
 8003e2a:	2112      	movs	r1, #18
 8003e2c:	68e0      	ldr	r0, [r4, #12]
 8003e2e:	f7ff ff97 	bl	8003d60 <std>
 8003e32:	2301      	movs	r3, #1
 8003e34:	61a3      	str	r3, [r4, #24]
 8003e36:	bd10      	pop	{r4, pc}
 8003e38:	08004ae4 	.word	0x08004ae4
 8003e3c:	08003da9 	.word	0x08003da9

08003e40 <__sfp>:
 8003e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e42:	4b1b      	ldr	r3, [pc, #108]	; (8003eb0 <__sfp+0x70>)
 8003e44:	681e      	ldr	r6, [r3, #0]
 8003e46:	69b3      	ldr	r3, [r6, #24]
 8003e48:	4607      	mov	r7, r0
 8003e4a:	b913      	cbnz	r3, 8003e52 <__sfp+0x12>
 8003e4c:	4630      	mov	r0, r6
 8003e4e:	f7ff ffc7 	bl	8003de0 <__sinit>
 8003e52:	3648      	adds	r6, #72	; 0x48
 8003e54:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	d503      	bpl.n	8003e64 <__sfp+0x24>
 8003e5c:	6833      	ldr	r3, [r6, #0]
 8003e5e:	b133      	cbz	r3, 8003e6e <__sfp+0x2e>
 8003e60:	6836      	ldr	r6, [r6, #0]
 8003e62:	e7f7      	b.n	8003e54 <__sfp+0x14>
 8003e64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003e68:	b16d      	cbz	r5, 8003e86 <__sfp+0x46>
 8003e6a:	3468      	adds	r4, #104	; 0x68
 8003e6c:	e7f4      	b.n	8003e58 <__sfp+0x18>
 8003e6e:	2104      	movs	r1, #4
 8003e70:	4638      	mov	r0, r7
 8003e72:	f7ff ff9f 	bl	8003db4 <__sfmoreglue>
 8003e76:	6030      	str	r0, [r6, #0]
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	d1f1      	bne.n	8003e60 <__sfp+0x20>
 8003e7c:	230c      	movs	r3, #12
 8003e7e:	603b      	str	r3, [r7, #0]
 8003e80:	4604      	mov	r4, r0
 8003e82:	4620      	mov	r0, r4
 8003e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e86:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <__sfp+0x74>)
 8003e88:	6665      	str	r5, [r4, #100]	; 0x64
 8003e8a:	e9c4 5500 	strd	r5, r5, [r4]
 8003e8e:	60a5      	str	r5, [r4, #8]
 8003e90:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8003e94:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8003e98:	2208      	movs	r2, #8
 8003e9a:	4629      	mov	r1, r5
 8003e9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003ea0:	f7fe fbf2 	bl	8002688 <memset>
 8003ea4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003ea8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003eac:	e7e9      	b.n	8003e82 <__sfp+0x42>
 8003eae:	bf00      	nop
 8003eb0:	08004ae4 	.word	0x08004ae4
 8003eb4:	ffff0001 	.word	0xffff0001

08003eb8 <_fwalk_reent>:
 8003eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ebc:	4680      	mov	r8, r0
 8003ebe:	4689      	mov	r9, r1
 8003ec0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003ec4:	2600      	movs	r6, #0
 8003ec6:	b914      	cbnz	r4, 8003ece <_fwalk_reent+0x16>
 8003ec8:	4630      	mov	r0, r6
 8003eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ece:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8003ed2:	3f01      	subs	r7, #1
 8003ed4:	d501      	bpl.n	8003eda <_fwalk_reent+0x22>
 8003ed6:	6824      	ldr	r4, [r4, #0]
 8003ed8:	e7f5      	b.n	8003ec6 <_fwalk_reent+0xe>
 8003eda:	89ab      	ldrh	r3, [r5, #12]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d907      	bls.n	8003ef0 <_fwalk_reent+0x38>
 8003ee0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	d003      	beq.n	8003ef0 <_fwalk_reent+0x38>
 8003ee8:	4629      	mov	r1, r5
 8003eea:	4640      	mov	r0, r8
 8003eec:	47c8      	blx	r9
 8003eee:	4306      	orrs	r6, r0
 8003ef0:	3568      	adds	r5, #104	; 0x68
 8003ef2:	e7ee      	b.n	8003ed2 <_fwalk_reent+0x1a>

08003ef4 <_localeconv_r>:
 8003ef4:	4b04      	ldr	r3, [pc, #16]	; (8003f08 <_localeconv_r+0x14>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	6a18      	ldr	r0, [r3, #32]
 8003efa:	4b04      	ldr	r3, [pc, #16]	; (8003f0c <_localeconv_r+0x18>)
 8003efc:	2800      	cmp	r0, #0
 8003efe:	bf08      	it	eq
 8003f00:	4618      	moveq	r0, r3
 8003f02:	30f0      	adds	r0, #240	; 0xf0
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	20000040 	.word	0x20000040
 8003f0c:	200000a4 	.word	0x200000a4

08003f10 <__swhatbuf_r>:
 8003f10:	b570      	push	{r4, r5, r6, lr}
 8003f12:	460e      	mov	r6, r1
 8003f14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f18:	2900      	cmp	r1, #0
 8003f1a:	b096      	sub	sp, #88	; 0x58
 8003f1c:	4614      	mov	r4, r2
 8003f1e:	461d      	mov	r5, r3
 8003f20:	da07      	bge.n	8003f32 <__swhatbuf_r+0x22>
 8003f22:	2300      	movs	r3, #0
 8003f24:	602b      	str	r3, [r5, #0]
 8003f26:	89b3      	ldrh	r3, [r6, #12]
 8003f28:	061a      	lsls	r2, r3, #24
 8003f2a:	d410      	bmi.n	8003f4e <__swhatbuf_r+0x3e>
 8003f2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f30:	e00e      	b.n	8003f50 <__swhatbuf_r+0x40>
 8003f32:	466a      	mov	r2, sp
 8003f34:	f000 fc6a 	bl	800480c <_fstat_r>
 8003f38:	2800      	cmp	r0, #0
 8003f3a:	dbf2      	blt.n	8003f22 <__swhatbuf_r+0x12>
 8003f3c:	9a01      	ldr	r2, [sp, #4]
 8003f3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003f42:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003f46:	425a      	negs	r2, r3
 8003f48:	415a      	adcs	r2, r3
 8003f4a:	602a      	str	r2, [r5, #0]
 8003f4c:	e7ee      	b.n	8003f2c <__swhatbuf_r+0x1c>
 8003f4e:	2340      	movs	r3, #64	; 0x40
 8003f50:	2000      	movs	r0, #0
 8003f52:	6023      	str	r3, [r4, #0]
 8003f54:	b016      	add	sp, #88	; 0x58
 8003f56:	bd70      	pop	{r4, r5, r6, pc}

08003f58 <__smakebuf_r>:
 8003f58:	898b      	ldrh	r3, [r1, #12]
 8003f5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003f5c:	079d      	lsls	r5, r3, #30
 8003f5e:	4606      	mov	r6, r0
 8003f60:	460c      	mov	r4, r1
 8003f62:	d507      	bpl.n	8003f74 <__smakebuf_r+0x1c>
 8003f64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003f68:	6023      	str	r3, [r4, #0]
 8003f6a:	6123      	str	r3, [r4, #16]
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	6163      	str	r3, [r4, #20]
 8003f70:	b002      	add	sp, #8
 8003f72:	bd70      	pop	{r4, r5, r6, pc}
 8003f74:	ab01      	add	r3, sp, #4
 8003f76:	466a      	mov	r2, sp
 8003f78:	f7ff ffca 	bl	8003f10 <__swhatbuf_r>
 8003f7c:	9900      	ldr	r1, [sp, #0]
 8003f7e:	4605      	mov	r5, r0
 8003f80:	4630      	mov	r0, r6
 8003f82:	f000 fb73 	bl	800466c <_malloc_r>
 8003f86:	b948      	cbnz	r0, 8003f9c <__smakebuf_r+0x44>
 8003f88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f8c:	059a      	lsls	r2, r3, #22
 8003f8e:	d4ef      	bmi.n	8003f70 <__smakebuf_r+0x18>
 8003f90:	f023 0303 	bic.w	r3, r3, #3
 8003f94:	f043 0302 	orr.w	r3, r3, #2
 8003f98:	81a3      	strh	r3, [r4, #12]
 8003f9a:	e7e3      	b.n	8003f64 <__smakebuf_r+0xc>
 8003f9c:	4b0d      	ldr	r3, [pc, #52]	; (8003fd4 <__smakebuf_r+0x7c>)
 8003f9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003fa0:	89a3      	ldrh	r3, [r4, #12]
 8003fa2:	6020      	str	r0, [r4, #0]
 8003fa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fa8:	81a3      	strh	r3, [r4, #12]
 8003faa:	9b00      	ldr	r3, [sp, #0]
 8003fac:	6163      	str	r3, [r4, #20]
 8003fae:	9b01      	ldr	r3, [sp, #4]
 8003fb0:	6120      	str	r0, [r4, #16]
 8003fb2:	b15b      	cbz	r3, 8003fcc <__smakebuf_r+0x74>
 8003fb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003fb8:	4630      	mov	r0, r6
 8003fba:	f000 fc39 	bl	8004830 <_isatty_r>
 8003fbe:	b128      	cbz	r0, 8003fcc <__smakebuf_r+0x74>
 8003fc0:	89a3      	ldrh	r3, [r4, #12]
 8003fc2:	f023 0303 	bic.w	r3, r3, #3
 8003fc6:	f043 0301 	orr.w	r3, r3, #1
 8003fca:	81a3      	strh	r3, [r4, #12]
 8003fcc:	89a3      	ldrh	r3, [r4, #12]
 8003fce:	431d      	orrs	r5, r3
 8003fd0:	81a5      	strh	r5, [r4, #12]
 8003fd2:	e7cd      	b.n	8003f70 <__smakebuf_r+0x18>
 8003fd4:	08003da9 	.word	0x08003da9

08003fd8 <malloc>:
 8003fd8:	4b02      	ldr	r3, [pc, #8]	; (8003fe4 <malloc+0xc>)
 8003fda:	4601      	mov	r1, r0
 8003fdc:	6818      	ldr	r0, [r3, #0]
 8003fde:	f000 bb45 	b.w	800466c <_malloc_r>
 8003fe2:	bf00      	nop
 8003fe4:	20000040 	.word	0x20000040

08003fe8 <memcpy>:
 8003fe8:	b510      	push	{r4, lr}
 8003fea:	1e43      	subs	r3, r0, #1
 8003fec:	440a      	add	r2, r1
 8003fee:	4291      	cmp	r1, r2
 8003ff0:	d100      	bne.n	8003ff4 <memcpy+0xc>
 8003ff2:	bd10      	pop	{r4, pc}
 8003ff4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ff8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ffc:	e7f7      	b.n	8003fee <memcpy+0x6>

08003ffe <_Balloc>:
 8003ffe:	b570      	push	{r4, r5, r6, lr}
 8004000:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004002:	4604      	mov	r4, r0
 8004004:	460e      	mov	r6, r1
 8004006:	b93d      	cbnz	r5, 8004018 <_Balloc+0x1a>
 8004008:	2010      	movs	r0, #16
 800400a:	f7ff ffe5 	bl	8003fd8 <malloc>
 800400e:	6260      	str	r0, [r4, #36]	; 0x24
 8004010:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004014:	6005      	str	r5, [r0, #0]
 8004016:	60c5      	str	r5, [r0, #12]
 8004018:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800401a:	68eb      	ldr	r3, [r5, #12]
 800401c:	b183      	cbz	r3, 8004040 <_Balloc+0x42>
 800401e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004026:	b9b8      	cbnz	r0, 8004058 <_Balloc+0x5a>
 8004028:	2101      	movs	r1, #1
 800402a:	fa01 f506 	lsl.w	r5, r1, r6
 800402e:	1d6a      	adds	r2, r5, #5
 8004030:	0092      	lsls	r2, r2, #2
 8004032:	4620      	mov	r0, r4
 8004034:	f000 fabe 	bl	80045b4 <_calloc_r>
 8004038:	b160      	cbz	r0, 8004054 <_Balloc+0x56>
 800403a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800403e:	e00e      	b.n	800405e <_Balloc+0x60>
 8004040:	2221      	movs	r2, #33	; 0x21
 8004042:	2104      	movs	r1, #4
 8004044:	4620      	mov	r0, r4
 8004046:	f000 fab5 	bl	80045b4 <_calloc_r>
 800404a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800404c:	60e8      	str	r0, [r5, #12]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1e4      	bne.n	800401e <_Balloc+0x20>
 8004054:	2000      	movs	r0, #0
 8004056:	bd70      	pop	{r4, r5, r6, pc}
 8004058:	6802      	ldr	r2, [r0, #0]
 800405a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800405e:	2300      	movs	r3, #0
 8004060:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004064:	e7f7      	b.n	8004056 <_Balloc+0x58>

08004066 <_Bfree>:
 8004066:	b570      	push	{r4, r5, r6, lr}
 8004068:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800406a:	4606      	mov	r6, r0
 800406c:	460d      	mov	r5, r1
 800406e:	b93c      	cbnz	r4, 8004080 <_Bfree+0x1a>
 8004070:	2010      	movs	r0, #16
 8004072:	f7ff ffb1 	bl	8003fd8 <malloc>
 8004076:	6270      	str	r0, [r6, #36]	; 0x24
 8004078:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800407c:	6004      	str	r4, [r0, #0]
 800407e:	60c4      	str	r4, [r0, #12]
 8004080:	b13d      	cbz	r5, 8004092 <_Bfree+0x2c>
 8004082:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004084:	686a      	ldr	r2, [r5, #4]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800408c:	6029      	str	r1, [r5, #0]
 800408e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004092:	bd70      	pop	{r4, r5, r6, pc}

08004094 <__multadd>:
 8004094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004098:	690d      	ldr	r5, [r1, #16]
 800409a:	461f      	mov	r7, r3
 800409c:	4606      	mov	r6, r0
 800409e:	460c      	mov	r4, r1
 80040a0:	f101 0c14 	add.w	ip, r1, #20
 80040a4:	2300      	movs	r3, #0
 80040a6:	f8dc 0000 	ldr.w	r0, [ip]
 80040aa:	b281      	uxth	r1, r0
 80040ac:	fb02 7101 	mla	r1, r2, r1, r7
 80040b0:	0c0f      	lsrs	r7, r1, #16
 80040b2:	0c00      	lsrs	r0, r0, #16
 80040b4:	fb02 7000 	mla	r0, r2, r0, r7
 80040b8:	b289      	uxth	r1, r1
 80040ba:	3301      	adds	r3, #1
 80040bc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80040c0:	429d      	cmp	r5, r3
 80040c2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80040c6:	f84c 1b04 	str.w	r1, [ip], #4
 80040ca:	dcec      	bgt.n	80040a6 <__multadd+0x12>
 80040cc:	b1d7      	cbz	r7, 8004104 <__multadd+0x70>
 80040ce:	68a3      	ldr	r3, [r4, #8]
 80040d0:	42ab      	cmp	r3, r5
 80040d2:	dc12      	bgt.n	80040fa <__multadd+0x66>
 80040d4:	6861      	ldr	r1, [r4, #4]
 80040d6:	4630      	mov	r0, r6
 80040d8:	3101      	adds	r1, #1
 80040da:	f7ff ff90 	bl	8003ffe <_Balloc>
 80040de:	6922      	ldr	r2, [r4, #16]
 80040e0:	3202      	adds	r2, #2
 80040e2:	f104 010c 	add.w	r1, r4, #12
 80040e6:	4680      	mov	r8, r0
 80040e8:	0092      	lsls	r2, r2, #2
 80040ea:	300c      	adds	r0, #12
 80040ec:	f7ff ff7c 	bl	8003fe8 <memcpy>
 80040f0:	4621      	mov	r1, r4
 80040f2:	4630      	mov	r0, r6
 80040f4:	f7ff ffb7 	bl	8004066 <_Bfree>
 80040f8:	4644      	mov	r4, r8
 80040fa:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80040fe:	3501      	adds	r5, #1
 8004100:	615f      	str	r7, [r3, #20]
 8004102:	6125      	str	r5, [r4, #16]
 8004104:	4620      	mov	r0, r4
 8004106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800410a <__hi0bits>:
 800410a:	0c02      	lsrs	r2, r0, #16
 800410c:	0412      	lsls	r2, r2, #16
 800410e:	4603      	mov	r3, r0
 8004110:	b9b2      	cbnz	r2, 8004140 <__hi0bits+0x36>
 8004112:	0403      	lsls	r3, r0, #16
 8004114:	2010      	movs	r0, #16
 8004116:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800411a:	bf04      	itt	eq
 800411c:	021b      	lsleq	r3, r3, #8
 800411e:	3008      	addeq	r0, #8
 8004120:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004124:	bf04      	itt	eq
 8004126:	011b      	lsleq	r3, r3, #4
 8004128:	3004      	addeq	r0, #4
 800412a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800412e:	bf04      	itt	eq
 8004130:	009b      	lsleq	r3, r3, #2
 8004132:	3002      	addeq	r0, #2
 8004134:	2b00      	cmp	r3, #0
 8004136:	db06      	blt.n	8004146 <__hi0bits+0x3c>
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	d503      	bpl.n	8004144 <__hi0bits+0x3a>
 800413c:	3001      	adds	r0, #1
 800413e:	4770      	bx	lr
 8004140:	2000      	movs	r0, #0
 8004142:	e7e8      	b.n	8004116 <__hi0bits+0xc>
 8004144:	2020      	movs	r0, #32
 8004146:	4770      	bx	lr

08004148 <__lo0bits>:
 8004148:	6803      	ldr	r3, [r0, #0]
 800414a:	f013 0207 	ands.w	r2, r3, #7
 800414e:	4601      	mov	r1, r0
 8004150:	d00b      	beq.n	800416a <__lo0bits+0x22>
 8004152:	07da      	lsls	r2, r3, #31
 8004154:	d423      	bmi.n	800419e <__lo0bits+0x56>
 8004156:	0798      	lsls	r0, r3, #30
 8004158:	bf49      	itett	mi
 800415a:	085b      	lsrmi	r3, r3, #1
 800415c:	089b      	lsrpl	r3, r3, #2
 800415e:	2001      	movmi	r0, #1
 8004160:	600b      	strmi	r3, [r1, #0]
 8004162:	bf5c      	itt	pl
 8004164:	600b      	strpl	r3, [r1, #0]
 8004166:	2002      	movpl	r0, #2
 8004168:	4770      	bx	lr
 800416a:	b298      	uxth	r0, r3
 800416c:	b9a8      	cbnz	r0, 800419a <__lo0bits+0x52>
 800416e:	0c1b      	lsrs	r3, r3, #16
 8004170:	2010      	movs	r0, #16
 8004172:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004176:	bf04      	itt	eq
 8004178:	0a1b      	lsreq	r3, r3, #8
 800417a:	3008      	addeq	r0, #8
 800417c:	071a      	lsls	r2, r3, #28
 800417e:	bf04      	itt	eq
 8004180:	091b      	lsreq	r3, r3, #4
 8004182:	3004      	addeq	r0, #4
 8004184:	079a      	lsls	r2, r3, #30
 8004186:	bf04      	itt	eq
 8004188:	089b      	lsreq	r3, r3, #2
 800418a:	3002      	addeq	r0, #2
 800418c:	07da      	lsls	r2, r3, #31
 800418e:	d402      	bmi.n	8004196 <__lo0bits+0x4e>
 8004190:	085b      	lsrs	r3, r3, #1
 8004192:	d006      	beq.n	80041a2 <__lo0bits+0x5a>
 8004194:	3001      	adds	r0, #1
 8004196:	600b      	str	r3, [r1, #0]
 8004198:	4770      	bx	lr
 800419a:	4610      	mov	r0, r2
 800419c:	e7e9      	b.n	8004172 <__lo0bits+0x2a>
 800419e:	2000      	movs	r0, #0
 80041a0:	4770      	bx	lr
 80041a2:	2020      	movs	r0, #32
 80041a4:	4770      	bx	lr

080041a6 <__i2b>:
 80041a6:	b510      	push	{r4, lr}
 80041a8:	460c      	mov	r4, r1
 80041aa:	2101      	movs	r1, #1
 80041ac:	f7ff ff27 	bl	8003ffe <_Balloc>
 80041b0:	2201      	movs	r2, #1
 80041b2:	6144      	str	r4, [r0, #20]
 80041b4:	6102      	str	r2, [r0, #16]
 80041b6:	bd10      	pop	{r4, pc}

080041b8 <__multiply>:
 80041b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041bc:	4614      	mov	r4, r2
 80041be:	690a      	ldr	r2, [r1, #16]
 80041c0:	6923      	ldr	r3, [r4, #16]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	bfb8      	it	lt
 80041c6:	460b      	movlt	r3, r1
 80041c8:	4688      	mov	r8, r1
 80041ca:	bfbc      	itt	lt
 80041cc:	46a0      	movlt	r8, r4
 80041ce:	461c      	movlt	r4, r3
 80041d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80041d4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80041d8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80041dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80041e0:	eb07 0609 	add.w	r6, r7, r9
 80041e4:	42b3      	cmp	r3, r6
 80041e6:	bfb8      	it	lt
 80041e8:	3101      	addlt	r1, #1
 80041ea:	f7ff ff08 	bl	8003ffe <_Balloc>
 80041ee:	f100 0514 	add.w	r5, r0, #20
 80041f2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80041f6:	462b      	mov	r3, r5
 80041f8:	2200      	movs	r2, #0
 80041fa:	4573      	cmp	r3, lr
 80041fc:	d316      	bcc.n	800422c <__multiply+0x74>
 80041fe:	f104 0214 	add.w	r2, r4, #20
 8004202:	f108 0114 	add.w	r1, r8, #20
 8004206:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800420a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800420e:	9300      	str	r3, [sp, #0]
 8004210:	9b00      	ldr	r3, [sp, #0]
 8004212:	9201      	str	r2, [sp, #4]
 8004214:	4293      	cmp	r3, r2
 8004216:	d80c      	bhi.n	8004232 <__multiply+0x7a>
 8004218:	2e00      	cmp	r6, #0
 800421a:	dd03      	ble.n	8004224 <__multiply+0x6c>
 800421c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004220:	2b00      	cmp	r3, #0
 8004222:	d05d      	beq.n	80042e0 <__multiply+0x128>
 8004224:	6106      	str	r6, [r0, #16]
 8004226:	b003      	add	sp, #12
 8004228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800422c:	f843 2b04 	str.w	r2, [r3], #4
 8004230:	e7e3      	b.n	80041fa <__multiply+0x42>
 8004232:	f8b2 b000 	ldrh.w	fp, [r2]
 8004236:	f1bb 0f00 	cmp.w	fp, #0
 800423a:	d023      	beq.n	8004284 <__multiply+0xcc>
 800423c:	4689      	mov	r9, r1
 800423e:	46ac      	mov	ip, r5
 8004240:	f04f 0800 	mov.w	r8, #0
 8004244:	f859 4b04 	ldr.w	r4, [r9], #4
 8004248:	f8dc a000 	ldr.w	sl, [ip]
 800424c:	b2a3      	uxth	r3, r4
 800424e:	fa1f fa8a 	uxth.w	sl, sl
 8004252:	fb0b a303 	mla	r3, fp, r3, sl
 8004256:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800425a:	f8dc 4000 	ldr.w	r4, [ip]
 800425e:	4443      	add	r3, r8
 8004260:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004264:	fb0b 840a 	mla	r4, fp, sl, r8
 8004268:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800426c:	46e2      	mov	sl, ip
 800426e:	b29b      	uxth	r3, r3
 8004270:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004274:	454f      	cmp	r7, r9
 8004276:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800427a:	f84a 3b04 	str.w	r3, [sl], #4
 800427e:	d82b      	bhi.n	80042d8 <__multiply+0x120>
 8004280:	f8cc 8004 	str.w	r8, [ip, #4]
 8004284:	9b01      	ldr	r3, [sp, #4]
 8004286:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800428a:	3204      	adds	r2, #4
 800428c:	f1ba 0f00 	cmp.w	sl, #0
 8004290:	d020      	beq.n	80042d4 <__multiply+0x11c>
 8004292:	682b      	ldr	r3, [r5, #0]
 8004294:	4689      	mov	r9, r1
 8004296:	46a8      	mov	r8, r5
 8004298:	f04f 0b00 	mov.w	fp, #0
 800429c:	f8b9 c000 	ldrh.w	ip, [r9]
 80042a0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80042a4:	fb0a 440c 	mla	r4, sl, ip, r4
 80042a8:	445c      	add	r4, fp
 80042aa:	46c4      	mov	ip, r8
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80042b2:	f84c 3b04 	str.w	r3, [ip], #4
 80042b6:	f859 3b04 	ldr.w	r3, [r9], #4
 80042ba:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80042be:	0c1b      	lsrs	r3, r3, #16
 80042c0:	fb0a b303 	mla	r3, sl, r3, fp
 80042c4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80042c8:	454f      	cmp	r7, r9
 80042ca:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80042ce:	d805      	bhi.n	80042dc <__multiply+0x124>
 80042d0:	f8c8 3004 	str.w	r3, [r8, #4]
 80042d4:	3504      	adds	r5, #4
 80042d6:	e79b      	b.n	8004210 <__multiply+0x58>
 80042d8:	46d4      	mov	ip, sl
 80042da:	e7b3      	b.n	8004244 <__multiply+0x8c>
 80042dc:	46e0      	mov	r8, ip
 80042de:	e7dd      	b.n	800429c <__multiply+0xe4>
 80042e0:	3e01      	subs	r6, #1
 80042e2:	e799      	b.n	8004218 <__multiply+0x60>

080042e4 <__pow5mult>:
 80042e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042e8:	4615      	mov	r5, r2
 80042ea:	f012 0203 	ands.w	r2, r2, #3
 80042ee:	4606      	mov	r6, r0
 80042f0:	460f      	mov	r7, r1
 80042f2:	d007      	beq.n	8004304 <__pow5mult+0x20>
 80042f4:	3a01      	subs	r2, #1
 80042f6:	4c21      	ldr	r4, [pc, #132]	; (800437c <__pow5mult+0x98>)
 80042f8:	2300      	movs	r3, #0
 80042fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80042fe:	f7ff fec9 	bl	8004094 <__multadd>
 8004302:	4607      	mov	r7, r0
 8004304:	10ad      	asrs	r5, r5, #2
 8004306:	d035      	beq.n	8004374 <__pow5mult+0x90>
 8004308:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800430a:	b93c      	cbnz	r4, 800431c <__pow5mult+0x38>
 800430c:	2010      	movs	r0, #16
 800430e:	f7ff fe63 	bl	8003fd8 <malloc>
 8004312:	6270      	str	r0, [r6, #36]	; 0x24
 8004314:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004318:	6004      	str	r4, [r0, #0]
 800431a:	60c4      	str	r4, [r0, #12]
 800431c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004320:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004324:	b94c      	cbnz	r4, 800433a <__pow5mult+0x56>
 8004326:	f240 2171 	movw	r1, #625	; 0x271
 800432a:	4630      	mov	r0, r6
 800432c:	f7ff ff3b 	bl	80041a6 <__i2b>
 8004330:	2300      	movs	r3, #0
 8004332:	f8c8 0008 	str.w	r0, [r8, #8]
 8004336:	4604      	mov	r4, r0
 8004338:	6003      	str	r3, [r0, #0]
 800433a:	f04f 0800 	mov.w	r8, #0
 800433e:	07eb      	lsls	r3, r5, #31
 8004340:	d50a      	bpl.n	8004358 <__pow5mult+0x74>
 8004342:	4639      	mov	r1, r7
 8004344:	4622      	mov	r2, r4
 8004346:	4630      	mov	r0, r6
 8004348:	f7ff ff36 	bl	80041b8 <__multiply>
 800434c:	4639      	mov	r1, r7
 800434e:	4681      	mov	r9, r0
 8004350:	4630      	mov	r0, r6
 8004352:	f7ff fe88 	bl	8004066 <_Bfree>
 8004356:	464f      	mov	r7, r9
 8004358:	106d      	asrs	r5, r5, #1
 800435a:	d00b      	beq.n	8004374 <__pow5mult+0x90>
 800435c:	6820      	ldr	r0, [r4, #0]
 800435e:	b938      	cbnz	r0, 8004370 <__pow5mult+0x8c>
 8004360:	4622      	mov	r2, r4
 8004362:	4621      	mov	r1, r4
 8004364:	4630      	mov	r0, r6
 8004366:	f7ff ff27 	bl	80041b8 <__multiply>
 800436a:	6020      	str	r0, [r4, #0]
 800436c:	f8c0 8000 	str.w	r8, [r0]
 8004370:	4604      	mov	r4, r0
 8004372:	e7e4      	b.n	800433e <__pow5mult+0x5a>
 8004374:	4638      	mov	r0, r7
 8004376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800437a:	bf00      	nop
 800437c:	08004c58 	.word	0x08004c58

08004380 <__lshift>:
 8004380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004384:	460c      	mov	r4, r1
 8004386:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800438a:	6923      	ldr	r3, [r4, #16]
 800438c:	6849      	ldr	r1, [r1, #4]
 800438e:	eb0a 0903 	add.w	r9, sl, r3
 8004392:	68a3      	ldr	r3, [r4, #8]
 8004394:	4607      	mov	r7, r0
 8004396:	4616      	mov	r6, r2
 8004398:	f109 0501 	add.w	r5, r9, #1
 800439c:	42ab      	cmp	r3, r5
 800439e:	db32      	blt.n	8004406 <__lshift+0x86>
 80043a0:	4638      	mov	r0, r7
 80043a2:	f7ff fe2c 	bl	8003ffe <_Balloc>
 80043a6:	2300      	movs	r3, #0
 80043a8:	4680      	mov	r8, r0
 80043aa:	f100 0114 	add.w	r1, r0, #20
 80043ae:	461a      	mov	r2, r3
 80043b0:	4553      	cmp	r3, sl
 80043b2:	db2b      	blt.n	800440c <__lshift+0x8c>
 80043b4:	6920      	ldr	r0, [r4, #16]
 80043b6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80043ba:	f104 0314 	add.w	r3, r4, #20
 80043be:	f016 021f 	ands.w	r2, r6, #31
 80043c2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80043c6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80043ca:	d025      	beq.n	8004418 <__lshift+0x98>
 80043cc:	f1c2 0e20 	rsb	lr, r2, #32
 80043d0:	2000      	movs	r0, #0
 80043d2:	681e      	ldr	r6, [r3, #0]
 80043d4:	468a      	mov	sl, r1
 80043d6:	4096      	lsls	r6, r2
 80043d8:	4330      	orrs	r0, r6
 80043da:	f84a 0b04 	str.w	r0, [sl], #4
 80043de:	f853 0b04 	ldr.w	r0, [r3], #4
 80043e2:	459c      	cmp	ip, r3
 80043e4:	fa20 f00e 	lsr.w	r0, r0, lr
 80043e8:	d814      	bhi.n	8004414 <__lshift+0x94>
 80043ea:	6048      	str	r0, [r1, #4]
 80043ec:	b108      	cbz	r0, 80043f2 <__lshift+0x72>
 80043ee:	f109 0502 	add.w	r5, r9, #2
 80043f2:	3d01      	subs	r5, #1
 80043f4:	4638      	mov	r0, r7
 80043f6:	f8c8 5010 	str.w	r5, [r8, #16]
 80043fa:	4621      	mov	r1, r4
 80043fc:	f7ff fe33 	bl	8004066 <_Bfree>
 8004400:	4640      	mov	r0, r8
 8004402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004406:	3101      	adds	r1, #1
 8004408:	005b      	lsls	r3, r3, #1
 800440a:	e7c7      	b.n	800439c <__lshift+0x1c>
 800440c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004410:	3301      	adds	r3, #1
 8004412:	e7cd      	b.n	80043b0 <__lshift+0x30>
 8004414:	4651      	mov	r1, sl
 8004416:	e7dc      	b.n	80043d2 <__lshift+0x52>
 8004418:	3904      	subs	r1, #4
 800441a:	f853 2b04 	ldr.w	r2, [r3], #4
 800441e:	f841 2f04 	str.w	r2, [r1, #4]!
 8004422:	459c      	cmp	ip, r3
 8004424:	d8f9      	bhi.n	800441a <__lshift+0x9a>
 8004426:	e7e4      	b.n	80043f2 <__lshift+0x72>

08004428 <__mcmp>:
 8004428:	6903      	ldr	r3, [r0, #16]
 800442a:	690a      	ldr	r2, [r1, #16]
 800442c:	1a9b      	subs	r3, r3, r2
 800442e:	b530      	push	{r4, r5, lr}
 8004430:	d10c      	bne.n	800444c <__mcmp+0x24>
 8004432:	0092      	lsls	r2, r2, #2
 8004434:	3014      	adds	r0, #20
 8004436:	3114      	adds	r1, #20
 8004438:	1884      	adds	r4, r0, r2
 800443a:	4411      	add	r1, r2
 800443c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004440:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004444:	4295      	cmp	r5, r2
 8004446:	d003      	beq.n	8004450 <__mcmp+0x28>
 8004448:	d305      	bcc.n	8004456 <__mcmp+0x2e>
 800444a:	2301      	movs	r3, #1
 800444c:	4618      	mov	r0, r3
 800444e:	bd30      	pop	{r4, r5, pc}
 8004450:	42a0      	cmp	r0, r4
 8004452:	d3f3      	bcc.n	800443c <__mcmp+0x14>
 8004454:	e7fa      	b.n	800444c <__mcmp+0x24>
 8004456:	f04f 33ff 	mov.w	r3, #4294967295
 800445a:	e7f7      	b.n	800444c <__mcmp+0x24>

0800445c <__mdiff>:
 800445c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004460:	460d      	mov	r5, r1
 8004462:	4607      	mov	r7, r0
 8004464:	4611      	mov	r1, r2
 8004466:	4628      	mov	r0, r5
 8004468:	4614      	mov	r4, r2
 800446a:	f7ff ffdd 	bl	8004428 <__mcmp>
 800446e:	1e06      	subs	r6, r0, #0
 8004470:	d108      	bne.n	8004484 <__mdiff+0x28>
 8004472:	4631      	mov	r1, r6
 8004474:	4638      	mov	r0, r7
 8004476:	f7ff fdc2 	bl	8003ffe <_Balloc>
 800447a:	2301      	movs	r3, #1
 800447c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004484:	bfa4      	itt	ge
 8004486:	4623      	movge	r3, r4
 8004488:	462c      	movge	r4, r5
 800448a:	4638      	mov	r0, r7
 800448c:	6861      	ldr	r1, [r4, #4]
 800448e:	bfa6      	itte	ge
 8004490:	461d      	movge	r5, r3
 8004492:	2600      	movge	r6, #0
 8004494:	2601      	movlt	r6, #1
 8004496:	f7ff fdb2 	bl	8003ffe <_Balloc>
 800449a:	692b      	ldr	r3, [r5, #16]
 800449c:	60c6      	str	r6, [r0, #12]
 800449e:	6926      	ldr	r6, [r4, #16]
 80044a0:	f105 0914 	add.w	r9, r5, #20
 80044a4:	f104 0214 	add.w	r2, r4, #20
 80044a8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80044ac:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80044b0:	f100 0514 	add.w	r5, r0, #20
 80044b4:	f04f 0e00 	mov.w	lr, #0
 80044b8:	f852 ab04 	ldr.w	sl, [r2], #4
 80044bc:	f859 4b04 	ldr.w	r4, [r9], #4
 80044c0:	fa1e f18a 	uxtah	r1, lr, sl
 80044c4:	b2a3      	uxth	r3, r4
 80044c6:	1ac9      	subs	r1, r1, r3
 80044c8:	0c23      	lsrs	r3, r4, #16
 80044ca:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80044ce:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80044d2:	b289      	uxth	r1, r1
 80044d4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80044d8:	45c8      	cmp	r8, r9
 80044da:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80044de:	4694      	mov	ip, r2
 80044e0:	f845 3b04 	str.w	r3, [r5], #4
 80044e4:	d8e8      	bhi.n	80044b8 <__mdiff+0x5c>
 80044e6:	45bc      	cmp	ip, r7
 80044e8:	d304      	bcc.n	80044f4 <__mdiff+0x98>
 80044ea:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80044ee:	b183      	cbz	r3, 8004512 <__mdiff+0xb6>
 80044f0:	6106      	str	r6, [r0, #16]
 80044f2:	e7c5      	b.n	8004480 <__mdiff+0x24>
 80044f4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80044f8:	fa1e f381 	uxtah	r3, lr, r1
 80044fc:	141a      	asrs	r2, r3, #16
 80044fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004502:	b29b      	uxth	r3, r3
 8004504:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004508:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800450c:	f845 3b04 	str.w	r3, [r5], #4
 8004510:	e7e9      	b.n	80044e6 <__mdiff+0x8a>
 8004512:	3e01      	subs	r6, #1
 8004514:	e7e9      	b.n	80044ea <__mdiff+0x8e>

08004516 <__d2b>:
 8004516:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800451a:	460e      	mov	r6, r1
 800451c:	2101      	movs	r1, #1
 800451e:	ec59 8b10 	vmov	r8, r9, d0
 8004522:	4615      	mov	r5, r2
 8004524:	f7ff fd6b 	bl	8003ffe <_Balloc>
 8004528:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800452c:	4607      	mov	r7, r0
 800452e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004532:	bb34      	cbnz	r4, 8004582 <__d2b+0x6c>
 8004534:	9301      	str	r3, [sp, #4]
 8004536:	f1b8 0300 	subs.w	r3, r8, #0
 800453a:	d027      	beq.n	800458c <__d2b+0x76>
 800453c:	a802      	add	r0, sp, #8
 800453e:	f840 3d08 	str.w	r3, [r0, #-8]!
 8004542:	f7ff fe01 	bl	8004148 <__lo0bits>
 8004546:	9900      	ldr	r1, [sp, #0]
 8004548:	b1f0      	cbz	r0, 8004588 <__d2b+0x72>
 800454a:	9a01      	ldr	r2, [sp, #4]
 800454c:	f1c0 0320 	rsb	r3, r0, #32
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	430b      	orrs	r3, r1
 8004556:	40c2      	lsrs	r2, r0
 8004558:	617b      	str	r3, [r7, #20]
 800455a:	9201      	str	r2, [sp, #4]
 800455c:	9b01      	ldr	r3, [sp, #4]
 800455e:	61bb      	str	r3, [r7, #24]
 8004560:	2b00      	cmp	r3, #0
 8004562:	bf14      	ite	ne
 8004564:	2102      	movne	r1, #2
 8004566:	2101      	moveq	r1, #1
 8004568:	6139      	str	r1, [r7, #16]
 800456a:	b1c4      	cbz	r4, 800459e <__d2b+0x88>
 800456c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004570:	4404      	add	r4, r0
 8004572:	6034      	str	r4, [r6, #0]
 8004574:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004578:	6028      	str	r0, [r5, #0]
 800457a:	4638      	mov	r0, r7
 800457c:	b003      	add	sp, #12
 800457e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004582:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004586:	e7d5      	b.n	8004534 <__d2b+0x1e>
 8004588:	6179      	str	r1, [r7, #20]
 800458a:	e7e7      	b.n	800455c <__d2b+0x46>
 800458c:	a801      	add	r0, sp, #4
 800458e:	f7ff fddb 	bl	8004148 <__lo0bits>
 8004592:	9b01      	ldr	r3, [sp, #4]
 8004594:	617b      	str	r3, [r7, #20]
 8004596:	2101      	movs	r1, #1
 8004598:	6139      	str	r1, [r7, #16]
 800459a:	3020      	adds	r0, #32
 800459c:	e7e5      	b.n	800456a <__d2b+0x54>
 800459e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80045a2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80045a6:	6030      	str	r0, [r6, #0]
 80045a8:	6918      	ldr	r0, [r3, #16]
 80045aa:	f7ff fdae 	bl	800410a <__hi0bits>
 80045ae:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80045b2:	e7e1      	b.n	8004578 <__d2b+0x62>

080045b4 <_calloc_r>:
 80045b4:	b538      	push	{r3, r4, r5, lr}
 80045b6:	fb02 f401 	mul.w	r4, r2, r1
 80045ba:	4621      	mov	r1, r4
 80045bc:	f000 f856 	bl	800466c <_malloc_r>
 80045c0:	4605      	mov	r5, r0
 80045c2:	b118      	cbz	r0, 80045cc <_calloc_r+0x18>
 80045c4:	4622      	mov	r2, r4
 80045c6:	2100      	movs	r1, #0
 80045c8:	f7fe f85e 	bl	8002688 <memset>
 80045cc:	4628      	mov	r0, r5
 80045ce:	bd38      	pop	{r3, r4, r5, pc}

080045d0 <_free_r>:
 80045d0:	b538      	push	{r3, r4, r5, lr}
 80045d2:	4605      	mov	r5, r0
 80045d4:	2900      	cmp	r1, #0
 80045d6:	d045      	beq.n	8004664 <_free_r+0x94>
 80045d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045dc:	1f0c      	subs	r4, r1, #4
 80045de:	2b00      	cmp	r3, #0
 80045e0:	bfb8      	it	lt
 80045e2:	18e4      	addlt	r4, r4, r3
 80045e4:	f000 f958 	bl	8004898 <__malloc_lock>
 80045e8:	4a1f      	ldr	r2, [pc, #124]	; (8004668 <_free_r+0x98>)
 80045ea:	6813      	ldr	r3, [r2, #0]
 80045ec:	4610      	mov	r0, r2
 80045ee:	b933      	cbnz	r3, 80045fe <_free_r+0x2e>
 80045f0:	6063      	str	r3, [r4, #4]
 80045f2:	6014      	str	r4, [r2, #0]
 80045f4:	4628      	mov	r0, r5
 80045f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045fa:	f000 b94e 	b.w	800489a <__malloc_unlock>
 80045fe:	42a3      	cmp	r3, r4
 8004600:	d90c      	bls.n	800461c <_free_r+0x4c>
 8004602:	6821      	ldr	r1, [r4, #0]
 8004604:	1862      	adds	r2, r4, r1
 8004606:	4293      	cmp	r3, r2
 8004608:	bf04      	itt	eq
 800460a:	681a      	ldreq	r2, [r3, #0]
 800460c:	685b      	ldreq	r3, [r3, #4]
 800460e:	6063      	str	r3, [r4, #4]
 8004610:	bf04      	itt	eq
 8004612:	1852      	addeq	r2, r2, r1
 8004614:	6022      	streq	r2, [r4, #0]
 8004616:	6004      	str	r4, [r0, #0]
 8004618:	e7ec      	b.n	80045f4 <_free_r+0x24>
 800461a:	4613      	mov	r3, r2
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	b10a      	cbz	r2, 8004624 <_free_r+0x54>
 8004620:	42a2      	cmp	r2, r4
 8004622:	d9fa      	bls.n	800461a <_free_r+0x4a>
 8004624:	6819      	ldr	r1, [r3, #0]
 8004626:	1858      	adds	r0, r3, r1
 8004628:	42a0      	cmp	r0, r4
 800462a:	d10b      	bne.n	8004644 <_free_r+0x74>
 800462c:	6820      	ldr	r0, [r4, #0]
 800462e:	4401      	add	r1, r0
 8004630:	1858      	adds	r0, r3, r1
 8004632:	4282      	cmp	r2, r0
 8004634:	6019      	str	r1, [r3, #0]
 8004636:	d1dd      	bne.n	80045f4 <_free_r+0x24>
 8004638:	6810      	ldr	r0, [r2, #0]
 800463a:	6852      	ldr	r2, [r2, #4]
 800463c:	605a      	str	r2, [r3, #4]
 800463e:	4401      	add	r1, r0
 8004640:	6019      	str	r1, [r3, #0]
 8004642:	e7d7      	b.n	80045f4 <_free_r+0x24>
 8004644:	d902      	bls.n	800464c <_free_r+0x7c>
 8004646:	230c      	movs	r3, #12
 8004648:	602b      	str	r3, [r5, #0]
 800464a:	e7d3      	b.n	80045f4 <_free_r+0x24>
 800464c:	6820      	ldr	r0, [r4, #0]
 800464e:	1821      	adds	r1, r4, r0
 8004650:	428a      	cmp	r2, r1
 8004652:	bf04      	itt	eq
 8004654:	6811      	ldreq	r1, [r2, #0]
 8004656:	6852      	ldreq	r2, [r2, #4]
 8004658:	6062      	str	r2, [r4, #4]
 800465a:	bf04      	itt	eq
 800465c:	1809      	addeq	r1, r1, r0
 800465e:	6021      	streq	r1, [r4, #0]
 8004660:	605c      	str	r4, [r3, #4]
 8004662:	e7c7      	b.n	80045f4 <_free_r+0x24>
 8004664:	bd38      	pop	{r3, r4, r5, pc}
 8004666:	bf00      	nop
 8004668:	20000234 	.word	0x20000234

0800466c <_malloc_r>:
 800466c:	b570      	push	{r4, r5, r6, lr}
 800466e:	1ccd      	adds	r5, r1, #3
 8004670:	f025 0503 	bic.w	r5, r5, #3
 8004674:	3508      	adds	r5, #8
 8004676:	2d0c      	cmp	r5, #12
 8004678:	bf38      	it	cc
 800467a:	250c      	movcc	r5, #12
 800467c:	2d00      	cmp	r5, #0
 800467e:	4606      	mov	r6, r0
 8004680:	db01      	blt.n	8004686 <_malloc_r+0x1a>
 8004682:	42a9      	cmp	r1, r5
 8004684:	d903      	bls.n	800468e <_malloc_r+0x22>
 8004686:	230c      	movs	r3, #12
 8004688:	6033      	str	r3, [r6, #0]
 800468a:	2000      	movs	r0, #0
 800468c:	bd70      	pop	{r4, r5, r6, pc}
 800468e:	f000 f903 	bl	8004898 <__malloc_lock>
 8004692:	4a21      	ldr	r2, [pc, #132]	; (8004718 <_malloc_r+0xac>)
 8004694:	6814      	ldr	r4, [r2, #0]
 8004696:	4621      	mov	r1, r4
 8004698:	b991      	cbnz	r1, 80046c0 <_malloc_r+0x54>
 800469a:	4c20      	ldr	r4, [pc, #128]	; (800471c <_malloc_r+0xb0>)
 800469c:	6823      	ldr	r3, [r4, #0]
 800469e:	b91b      	cbnz	r3, 80046a8 <_malloc_r+0x3c>
 80046a0:	4630      	mov	r0, r6
 80046a2:	f000 f83d 	bl	8004720 <_sbrk_r>
 80046a6:	6020      	str	r0, [r4, #0]
 80046a8:	4629      	mov	r1, r5
 80046aa:	4630      	mov	r0, r6
 80046ac:	f000 f838 	bl	8004720 <_sbrk_r>
 80046b0:	1c43      	adds	r3, r0, #1
 80046b2:	d124      	bne.n	80046fe <_malloc_r+0x92>
 80046b4:	230c      	movs	r3, #12
 80046b6:	6033      	str	r3, [r6, #0]
 80046b8:	4630      	mov	r0, r6
 80046ba:	f000 f8ee 	bl	800489a <__malloc_unlock>
 80046be:	e7e4      	b.n	800468a <_malloc_r+0x1e>
 80046c0:	680b      	ldr	r3, [r1, #0]
 80046c2:	1b5b      	subs	r3, r3, r5
 80046c4:	d418      	bmi.n	80046f8 <_malloc_r+0x8c>
 80046c6:	2b0b      	cmp	r3, #11
 80046c8:	d90f      	bls.n	80046ea <_malloc_r+0x7e>
 80046ca:	600b      	str	r3, [r1, #0]
 80046cc:	50cd      	str	r5, [r1, r3]
 80046ce:	18cc      	adds	r4, r1, r3
 80046d0:	4630      	mov	r0, r6
 80046d2:	f000 f8e2 	bl	800489a <__malloc_unlock>
 80046d6:	f104 000b 	add.w	r0, r4, #11
 80046da:	1d23      	adds	r3, r4, #4
 80046dc:	f020 0007 	bic.w	r0, r0, #7
 80046e0:	1ac3      	subs	r3, r0, r3
 80046e2:	d0d3      	beq.n	800468c <_malloc_r+0x20>
 80046e4:	425a      	negs	r2, r3
 80046e6:	50e2      	str	r2, [r4, r3]
 80046e8:	e7d0      	b.n	800468c <_malloc_r+0x20>
 80046ea:	428c      	cmp	r4, r1
 80046ec:	684b      	ldr	r3, [r1, #4]
 80046ee:	bf16      	itet	ne
 80046f0:	6063      	strne	r3, [r4, #4]
 80046f2:	6013      	streq	r3, [r2, #0]
 80046f4:	460c      	movne	r4, r1
 80046f6:	e7eb      	b.n	80046d0 <_malloc_r+0x64>
 80046f8:	460c      	mov	r4, r1
 80046fa:	6849      	ldr	r1, [r1, #4]
 80046fc:	e7cc      	b.n	8004698 <_malloc_r+0x2c>
 80046fe:	1cc4      	adds	r4, r0, #3
 8004700:	f024 0403 	bic.w	r4, r4, #3
 8004704:	42a0      	cmp	r0, r4
 8004706:	d005      	beq.n	8004714 <_malloc_r+0xa8>
 8004708:	1a21      	subs	r1, r4, r0
 800470a:	4630      	mov	r0, r6
 800470c:	f000 f808 	bl	8004720 <_sbrk_r>
 8004710:	3001      	adds	r0, #1
 8004712:	d0cf      	beq.n	80046b4 <_malloc_r+0x48>
 8004714:	6025      	str	r5, [r4, #0]
 8004716:	e7db      	b.n	80046d0 <_malloc_r+0x64>
 8004718:	20000234 	.word	0x20000234
 800471c:	20000238 	.word	0x20000238

08004720 <_sbrk_r>:
 8004720:	b538      	push	{r3, r4, r5, lr}
 8004722:	4c06      	ldr	r4, [pc, #24]	; (800473c <_sbrk_r+0x1c>)
 8004724:	2300      	movs	r3, #0
 8004726:	4605      	mov	r5, r0
 8004728:	4608      	mov	r0, r1
 800472a:	6023      	str	r3, [r4, #0]
 800472c:	f7fd fe16 	bl	800235c <_sbrk>
 8004730:	1c43      	adds	r3, r0, #1
 8004732:	d102      	bne.n	800473a <_sbrk_r+0x1a>
 8004734:	6823      	ldr	r3, [r4, #0]
 8004736:	b103      	cbz	r3, 800473a <_sbrk_r+0x1a>
 8004738:	602b      	str	r3, [r5, #0]
 800473a:	bd38      	pop	{r3, r4, r5, pc}
 800473c:	2000030c 	.word	0x2000030c

08004740 <__sread>:
 8004740:	b510      	push	{r4, lr}
 8004742:	460c      	mov	r4, r1
 8004744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004748:	f000 f8a8 	bl	800489c <_read_r>
 800474c:	2800      	cmp	r0, #0
 800474e:	bfab      	itete	ge
 8004750:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004752:	89a3      	ldrhlt	r3, [r4, #12]
 8004754:	181b      	addge	r3, r3, r0
 8004756:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800475a:	bfac      	ite	ge
 800475c:	6563      	strge	r3, [r4, #84]	; 0x54
 800475e:	81a3      	strhlt	r3, [r4, #12]
 8004760:	bd10      	pop	{r4, pc}

08004762 <__swrite>:
 8004762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004766:	461f      	mov	r7, r3
 8004768:	898b      	ldrh	r3, [r1, #12]
 800476a:	05db      	lsls	r3, r3, #23
 800476c:	4605      	mov	r5, r0
 800476e:	460c      	mov	r4, r1
 8004770:	4616      	mov	r6, r2
 8004772:	d505      	bpl.n	8004780 <__swrite+0x1e>
 8004774:	2302      	movs	r3, #2
 8004776:	2200      	movs	r2, #0
 8004778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800477c:	f000 f868 	bl	8004850 <_lseek_r>
 8004780:	89a3      	ldrh	r3, [r4, #12]
 8004782:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004786:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800478a:	81a3      	strh	r3, [r4, #12]
 800478c:	4632      	mov	r2, r6
 800478e:	463b      	mov	r3, r7
 8004790:	4628      	mov	r0, r5
 8004792:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004796:	f000 b817 	b.w	80047c8 <_write_r>

0800479a <__sseek>:
 800479a:	b510      	push	{r4, lr}
 800479c:	460c      	mov	r4, r1
 800479e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047a2:	f000 f855 	bl	8004850 <_lseek_r>
 80047a6:	1c43      	adds	r3, r0, #1
 80047a8:	89a3      	ldrh	r3, [r4, #12]
 80047aa:	bf15      	itete	ne
 80047ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80047ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80047b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80047b6:	81a3      	strheq	r3, [r4, #12]
 80047b8:	bf18      	it	ne
 80047ba:	81a3      	strhne	r3, [r4, #12]
 80047bc:	bd10      	pop	{r4, pc}

080047be <__sclose>:
 80047be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047c2:	f000 b813 	b.w	80047ec <_close_r>
	...

080047c8 <_write_r>:
 80047c8:	b538      	push	{r3, r4, r5, lr}
 80047ca:	4c07      	ldr	r4, [pc, #28]	; (80047e8 <_write_r+0x20>)
 80047cc:	4605      	mov	r5, r0
 80047ce:	4608      	mov	r0, r1
 80047d0:	4611      	mov	r1, r2
 80047d2:	2200      	movs	r2, #0
 80047d4:	6022      	str	r2, [r4, #0]
 80047d6:	461a      	mov	r2, r3
 80047d8:	f7fd fdb2 	bl	8002340 <_write>
 80047dc:	1c43      	adds	r3, r0, #1
 80047de:	d102      	bne.n	80047e6 <_write_r+0x1e>
 80047e0:	6823      	ldr	r3, [r4, #0]
 80047e2:	b103      	cbz	r3, 80047e6 <_write_r+0x1e>
 80047e4:	602b      	str	r3, [r5, #0]
 80047e6:	bd38      	pop	{r3, r4, r5, pc}
 80047e8:	2000030c 	.word	0x2000030c

080047ec <_close_r>:
 80047ec:	b538      	push	{r3, r4, r5, lr}
 80047ee:	4c06      	ldr	r4, [pc, #24]	; (8004808 <_close_r+0x1c>)
 80047f0:	2300      	movs	r3, #0
 80047f2:	4605      	mov	r5, r0
 80047f4:	4608      	mov	r0, r1
 80047f6:	6023      	str	r3, [r4, #0]
 80047f8:	f7fd fdca 	bl	8002390 <_close>
 80047fc:	1c43      	adds	r3, r0, #1
 80047fe:	d102      	bne.n	8004806 <_close_r+0x1a>
 8004800:	6823      	ldr	r3, [r4, #0]
 8004802:	b103      	cbz	r3, 8004806 <_close_r+0x1a>
 8004804:	602b      	str	r3, [r5, #0]
 8004806:	bd38      	pop	{r3, r4, r5, pc}
 8004808:	2000030c 	.word	0x2000030c

0800480c <_fstat_r>:
 800480c:	b538      	push	{r3, r4, r5, lr}
 800480e:	4c07      	ldr	r4, [pc, #28]	; (800482c <_fstat_r+0x20>)
 8004810:	2300      	movs	r3, #0
 8004812:	4605      	mov	r5, r0
 8004814:	4608      	mov	r0, r1
 8004816:	4611      	mov	r1, r2
 8004818:	6023      	str	r3, [r4, #0]
 800481a:	f7fd fdbc 	bl	8002396 <_fstat>
 800481e:	1c43      	adds	r3, r0, #1
 8004820:	d102      	bne.n	8004828 <_fstat_r+0x1c>
 8004822:	6823      	ldr	r3, [r4, #0]
 8004824:	b103      	cbz	r3, 8004828 <_fstat_r+0x1c>
 8004826:	602b      	str	r3, [r5, #0]
 8004828:	bd38      	pop	{r3, r4, r5, pc}
 800482a:	bf00      	nop
 800482c:	2000030c 	.word	0x2000030c

08004830 <_isatty_r>:
 8004830:	b538      	push	{r3, r4, r5, lr}
 8004832:	4c06      	ldr	r4, [pc, #24]	; (800484c <_isatty_r+0x1c>)
 8004834:	2300      	movs	r3, #0
 8004836:	4605      	mov	r5, r0
 8004838:	4608      	mov	r0, r1
 800483a:	6023      	str	r3, [r4, #0]
 800483c:	f7fd fdb0 	bl	80023a0 <_isatty>
 8004840:	1c43      	adds	r3, r0, #1
 8004842:	d102      	bne.n	800484a <_isatty_r+0x1a>
 8004844:	6823      	ldr	r3, [r4, #0]
 8004846:	b103      	cbz	r3, 800484a <_isatty_r+0x1a>
 8004848:	602b      	str	r3, [r5, #0]
 800484a:	bd38      	pop	{r3, r4, r5, pc}
 800484c:	2000030c 	.word	0x2000030c

08004850 <_lseek_r>:
 8004850:	b538      	push	{r3, r4, r5, lr}
 8004852:	4c07      	ldr	r4, [pc, #28]	; (8004870 <_lseek_r+0x20>)
 8004854:	4605      	mov	r5, r0
 8004856:	4608      	mov	r0, r1
 8004858:	4611      	mov	r1, r2
 800485a:	2200      	movs	r2, #0
 800485c:	6022      	str	r2, [r4, #0]
 800485e:	461a      	mov	r2, r3
 8004860:	f7fd fda0 	bl	80023a4 <_lseek>
 8004864:	1c43      	adds	r3, r0, #1
 8004866:	d102      	bne.n	800486e <_lseek_r+0x1e>
 8004868:	6823      	ldr	r3, [r4, #0]
 800486a:	b103      	cbz	r3, 800486e <_lseek_r+0x1e>
 800486c:	602b      	str	r3, [r5, #0]
 800486e:	bd38      	pop	{r3, r4, r5, pc}
 8004870:	2000030c 	.word	0x2000030c

08004874 <__ascii_mbtowc>:
 8004874:	b082      	sub	sp, #8
 8004876:	b901      	cbnz	r1, 800487a <__ascii_mbtowc+0x6>
 8004878:	a901      	add	r1, sp, #4
 800487a:	b142      	cbz	r2, 800488e <__ascii_mbtowc+0x1a>
 800487c:	b14b      	cbz	r3, 8004892 <__ascii_mbtowc+0x1e>
 800487e:	7813      	ldrb	r3, [r2, #0]
 8004880:	600b      	str	r3, [r1, #0]
 8004882:	7812      	ldrb	r2, [r2, #0]
 8004884:	1c10      	adds	r0, r2, #0
 8004886:	bf18      	it	ne
 8004888:	2001      	movne	r0, #1
 800488a:	b002      	add	sp, #8
 800488c:	4770      	bx	lr
 800488e:	4610      	mov	r0, r2
 8004890:	e7fb      	b.n	800488a <__ascii_mbtowc+0x16>
 8004892:	f06f 0001 	mvn.w	r0, #1
 8004896:	e7f8      	b.n	800488a <__ascii_mbtowc+0x16>

08004898 <__malloc_lock>:
 8004898:	4770      	bx	lr

0800489a <__malloc_unlock>:
 800489a:	4770      	bx	lr

0800489c <_read_r>:
 800489c:	b538      	push	{r3, r4, r5, lr}
 800489e:	4c07      	ldr	r4, [pc, #28]	; (80048bc <_read_r+0x20>)
 80048a0:	4605      	mov	r5, r0
 80048a2:	4608      	mov	r0, r1
 80048a4:	4611      	mov	r1, r2
 80048a6:	2200      	movs	r2, #0
 80048a8:	6022      	str	r2, [r4, #0]
 80048aa:	461a      	mov	r2, r3
 80048ac:	f7fd fd41 	bl	8002332 <_read>
 80048b0:	1c43      	adds	r3, r0, #1
 80048b2:	d102      	bne.n	80048ba <_read_r+0x1e>
 80048b4:	6823      	ldr	r3, [r4, #0]
 80048b6:	b103      	cbz	r3, 80048ba <_read_r+0x1e>
 80048b8:	602b      	str	r3, [r5, #0]
 80048ba:	bd38      	pop	{r3, r4, r5, pc}
 80048bc:	2000030c 	.word	0x2000030c

080048c0 <__ascii_wctomb>:
 80048c0:	b149      	cbz	r1, 80048d6 <__ascii_wctomb+0x16>
 80048c2:	2aff      	cmp	r2, #255	; 0xff
 80048c4:	bf85      	ittet	hi
 80048c6:	238a      	movhi	r3, #138	; 0x8a
 80048c8:	6003      	strhi	r3, [r0, #0]
 80048ca:	700a      	strbls	r2, [r1, #0]
 80048cc:	f04f 30ff 	movhi.w	r0, #4294967295
 80048d0:	bf98      	it	ls
 80048d2:	2001      	movls	r0, #1
 80048d4:	4770      	bx	lr
 80048d6:	4608      	mov	r0, r1
 80048d8:	4770      	bx	lr
	...

080048dc <_init>:
 80048dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048de:	bf00      	nop
 80048e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048e2:	bc08      	pop	{r3}
 80048e4:	469e      	mov	lr, r3
 80048e6:	4770      	bx	lr

080048e8 <_fini>:
 80048e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ea:	bf00      	nop
 80048ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ee:	bc08      	pop	{r3}
 80048f0:	469e      	mov	lr, r3
 80048f2:	4770      	bx	lr
 80048f4:	0000      	movs	r0, r0
	...
