Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 21 08:40:19 2019
| Host         : DESKTOP-5DO16DV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   225 |
| Unused register locations in slices containing registers |   336 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           35 |
|      2 |            2 |
|      3 |            2 |
|      4 |            6 |
|      5 |            3 |
|      8 |           38 |
|      9 |            2 |
|     10 |            2 |
|     11 |            1 |
|     12 |            1 |
|    16+ |          133 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           57 |
| No           | No                    | Yes                    |              38 |           24 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |             345 |          159 |
| Yes          | No                    | Yes                    |              49 |           23 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------+-------------------------------------+------------------+----------------+
|               Clock Signal              |                 Enable Signal                 |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-----------------------------------------+-----------------------------------------------+-------------------------------------+------------------+----------------+
|  genblk1[0].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  genblk1[1].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  genblk1[9].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  genblk1[3].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  genblk1[2].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  genblk1[4].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  genblk1[10].fdiv/clkDiv                |                                               |                                     |                1 |              1 |
|  genblk1[6].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  genblk1[7].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  genblk1[8].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  genblk1[5].fdiv/clkDiv_reg_0           |                                               |                                     |                1 |              1 |
|  fpga_reset_reg_i_1_n_0                 |                                               | cpu/fpga_reset                      |                1 |              1 |
|  mem/player2Action_reg[1]/G0            |                                               |                                     |                1 |              1 |
|  mem/uut/E[0]                           |                                               | mem/uut/keycode_reg[5]_1[0]         |                1 |              1 |
|  mem/uut/keycode_reg[10]_0[0]           |                                               | mem/uut/AR[0]                       |                1 |              1 |
|  mem/player1Action_reg[1]/G0            |                                               |                                     |                1 |              1 |
|  mem/genblk1[0].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
|  mem/genblk1[11].fdiv/clkDiv_reg_0      |                                               |                                     |                1 |              1 |
|  mem/genblk1[14].fdiv/clkDiv_reg_0      |                                               |                                     |                1 |              1 |
|  mem/genblk1[13].fdiv/clkDiv_reg_0      |                                               |                                     |                1 |              1 |
|  mem/genblk1[12].fdiv/clkDiv_reg_0      |                                               |                                     |                1 |              1 |
|  mem/genblk1[10].fdiv/clkDiv_reg_0      |                                               |                                     |                1 |              1 |
|  mem/genblk1[15].fdiv/clkDiv_reg_0      |                                               |                                     |                1 |              1 |
|  mem/genblk1[2].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
|  mem/genblk1[1].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
|  mem/genblk1[4].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
|  mem/genblk1[17].fdiv/clkDiv_reg_0      |                                               |                                     |                1 |              1 |
|  mem/genblk1[5].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
|  mem/genblk1[3].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
|  mem/genblk1[16].fdiv/clkDiv_reg_0      |                                               |                                     |                1 |              1 |
|  mem/genblk1[8].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
|  mem/genblk1[7].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
|  mem/genblk1[6].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
|  mem/genblk1[9].fdiv/clkDiv_reg_0       |                                               |                                     |                1 |              1 |
| ~fpga_reset_reg_i_1_n_0                 |                                               | cpu/fpga_reset                      |                1 |              1 |
|  mem/fdivTarget/CLK                     |                                               |                                     |                1 |              2 |
|  mem/vga_sync_unit/E[0]                 |                                               |                                     |                1 |              2 |
| ~fpga_reset_reg_i_1_n_0                 |                                               |                                     |                1 |              3 |
|  mem/vga_sync_unit/left_score_reg[3][0] |                                               |                                     |                1 |              3 |
| ~fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/SYNTHESIZED_WIRE_20            | cpu/execute_/ctl_alu_op1_sel_zero   |                2 |              4 |
| ~mem/uut/db_clk/O_reg_0                 | mem/uut/cnt                                   | mem/uut/cnt[3]_i_1_n_0              |                1 |              4 |
|  clk_IBUF_BUFG                          |                                               | reset_IBUF                          |                3 |              4 |
| ~fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/opcode_reg[3]_2[0]             |                                     |                3 |              4 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[7]_2[0] |                                     |                3 |              4 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[6]_2[0] |                                     |                3 |              4 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/ena_M                          | cpu/resets_/SYNTHESIZED_WIRE_12     |                3 |              5 |
|  CLK50MHZ                               | mem/uut/db_data/count[4]_i_2__0_n_0           | mem/uut/db_data/count[4]_i_1__0_n_0 |                1 |              5 |
|  fpga_reset_reg_i_1_n_0                 | cpu/execute_/ctl_alu_op_low                   |                                     |                3 |              5 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/DFFE_T5_ff_reg_9[0]            |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/DFFE_inst4_reg[0]              |                                     |                5 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/DFFE_inst4_reg_1[0]            |                                     |                2 |              8 |
|  clk_IBUF_BUFG                          |                                               |                                     |                6 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/E[0]                           |                                     |                5 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/DFFE_T5_ff_reg_10[0]           |                                     |                2 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/bank_exx_reg_0[0]              |                                     |                2 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/bank_exx_reg[0]                |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/bank_af_reg_1[0]               |                                     |                2 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/bank_exx_reg_1[0]              |                                     |                4 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/bank_exx_reg_2[0]              |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/bank_af_reg_0[0]               |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/latch[7]_i_3__0_0[0]           |                                     |                2 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/latch[7]_i_3__0_4[0]           |                                     |                4 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/latch[7]_i_3__0_2[0]           |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/opcode_reg[4][0]               |                                     |                2 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/opcode_reg[4]_0[0]             |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/ir_/E[0]                                  |                                     |                5 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/ir_/bank_hl_de1_reg_2[0]                  |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/ir_/bank_exx_reg_0[0]                     |                                     |                2 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/ir_/bank_hl_de1_reg[0]                    |                                     |                2 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/ir_/bank_exx_reg_1[0]                     |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/ir_/bank_hl_de1_reg_1[0]                  |                                     |                2 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/ir_/bank_hl_de1_reg_0[0]                  |                                     |                2 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/ir_/bank_exx_reg[0]                       |                                     |                3 |              8 |
| ~fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/DFFE_T3_ff_reg_2[0]            |                                     |                4 |              8 |
| ~fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/opcode_reg[3]_1[0]             |                                     |                6 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/bank_af_reg[0]                 |                                     |                4 |              8 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[6]_0    |                                     |                2 |              8 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[1]_1[0] |                                     |                6 |              8 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[5]_1[0] |                                     |                7 |              8 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[4]_1[0] |                                     |                5 |              8 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/E[0]                        |                                     |                8 |              8 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[7]_1[0] |                                     |                6 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/execute_/DFFE_T1_ff_reg_0[0]              | cpu/resets_/SYNTHESIZED_WIRE_12     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/DFFE_T5_ff_reg_8[0]            |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/DFFE_inst4_reg_0[0]            |                                     |                3 |              8 |
|  fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/DFFE_inst4_reg_2[0]            |                                     |                2 |              8 |
| ~mem/uut/db_clk/O_reg_0                 |                                               |                                     |                3 |              9 |
| ~fpga_reset_reg_i_1_n_0                 |                                               | cpu/resets_/SYNTHESIZED_WIRE_12     |                5 |              9 |
|  clk_IBUF_BUFG                          | mem/vga_sync_unit/v_count_reg0                | reset_IBUF                          |                4 |             10 |
|  clk_IBUF_BUFG                          | mem/vga_sync_unit/h_count_reg[9]_i_1_n_0      | reset_IBUF                          |                5 |             10 |
|  CLK50MHZ                               |                                               |                                     |                5 |             11 |
|  fpga_reset_reg_i_1_n_0                 |                                               |                                     |                8 |             12 |
|  CLK50MHZ                               | mem/uut/keycode[15]_i_1_n_0                   |                                     |                4 |             16 |
|  clk_IBUF_BUFG                          | mem/uut/keycodev_reg[13][0]                   |                                     |                7 |             16 |
|  fpga_reset_reg_i_1_n_0                 | cpu/execute_/E[0]                             | cpu/resets_/SYNTHESIZED_WIRE_12     |                8 |             16 |
| ~fpga_reset_reg_i_1_n_0                 | cpu/sequencer_/DFFE_M1_ff_reg_0[0]            |                                     |               12 |             16 |
|  fpga_reset_reg_i_1_n_0                 |                                               | cpu/resets_/SYNTHESIZED_WIRE_12     |               14 |             23 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_16  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_20  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[13]_1   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_1   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_11  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_28  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_29  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_30  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_32  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_0   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_34  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[12]_3   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[13]_5   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_15  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_36  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_37  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_2   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_23  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[13]_2   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_27  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_3   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[14]_0   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_4   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_41  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_40  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[12]_4   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[13]_3   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[13]_6   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_14  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[13]_7   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_22  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_25  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_31  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_33  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_35  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_17  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_38  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_12  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_39  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_42  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_43  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_18  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[13]_4   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_13  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_3    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_4    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_6    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_9    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_62  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_8   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_52  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_53  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_5   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_6   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_9   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_15  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_5   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_11  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[12]_2   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_16  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_10  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_12  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_17  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_18  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_2   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_8   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_9   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_1   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_3   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_7   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[12]_1   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_5    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_14  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_4   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[14]_1   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_13  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_57  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_56  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_49  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_11   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_45  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_7   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_48  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_19  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[8]_7    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_21  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_5   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_10  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_60  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[8]_6    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_6   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_46  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_61  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[8]_1    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[8]_2    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[8]_5    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[8]_8    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_47  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_1    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_55  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_12   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_7    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_8    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_50  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_51  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_63  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[8]_4    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_2    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[9]_10   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_59  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_7   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_8   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_10  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_3   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_2   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_4   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_13  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_11  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[8]_3    |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_9   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_24  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_58  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_12  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_26  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[10]_1   |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_54  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[15]_44  |                                     |                8 |             32 |
|  clk_IBUF_BUFG                          | cpu/address_pins_/DFFE_apin_latch_reg[11]_6   |                                     |                8 |             32 |
+-----------------------------------------+-----------------------------------------------+-------------------------------------+------------------+----------------+


