Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:42:41 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : sv_chip1_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.138ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_17/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.751%)  route 0.101ns (50.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X73Y247        net (fo=11405, unset)        0.533     1.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_17/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y247        FDRE (Prop_fdre_C_Q)         0.100     1.687    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_17/dout_1_reg[5]/Q
    SLICE_X73Y251        net (fo=22, unset)           0.101     1.788    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/I37[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X73Y251        net (fo=11405, unset)        0.840     2.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.886    
    SLICE_X73Y251        FDRE (Hold_fdre_C_D)         0.040     1.926    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.137ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.153%)  route 0.104ns (46.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X12Y249        net (fo=11405, unset)        0.573     1.627    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y249        FDRE (Prop_fdre_C_Q)         0.118     1.745    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[1]/Q
    SLICE_X12Y251        net (fo=1, unset)            0.104     1.849    wrapper_norm_corr_20_inst_n/norm_inst_left/d_l_2[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X12Y251        net (fo=11405, unset)        0.881     2.175    wrapper_norm_corr_20_inst_n/norm_inst_left/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.927    
    SLICE_X12Y251        FDRE (Hold_fdre_C_D)         0.059     1.986    wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.135ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.505%)  route 0.102ns (50.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y249         net (fo=11405, unset)        0.604     1.658    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y249         FDRE (Prop_fdre_C_Q)         0.100     1.758    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[11]/Q
    SLICE_X6Y250         net (fo=1, unset)            0.102     1.860    wrapper_norm_corr_20_inst_n/norm_inst_left/d_l_2[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y250         net (fo=11405, unset)        0.912     2.206    wrapper_norm_corr_20_inst_n/norm_inst_left/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.958    
    SLICE_X6Y250         FDRE (Hold_fdre_C_D)         0.037     1.995    wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                 -0.135    

Slack (VIOLATED) :        -0.134ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.860%)  route 0.128ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X71Y249        net (fo=11405, unset)        0.533     1.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y249        FDRE (Prop_fdre_C_Q)         0.100     1.687    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[2]/Q
    SLICE_X74Y252        net (fo=17, unset)           0.128     1.815    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I33[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X74Y252        net (fo=11405, unset)        0.840     2.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.886    
    SLICE_X74Y252        FDRE (Hold_fdre_C_D)         0.063     1.949    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.125ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.948%)  route 0.113ns (53.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X23Y249        net (fo=11405, unset)        0.571     1.625    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y249        FDRE (Prop_fdre_C_Q)         0.100     1.725    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_tmp_reg[9]/Q
    SLICE_X25Y250        net (fo=1, unset)            0.113     1.838    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/n_0_corr_out_tmp_reg[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X25Y250        net (fo=11405, unset)        0.876     2.170    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.922    
    SLICE_X25Y250        FDRE (Hold_fdre_C_D)         0.041     1.963    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.123ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.118ns (56.459%)  route 0.091ns (43.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X20Y249        net (fo=11405, unset)        0.572     1.626    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y249        FDRE (Prop_fdre_C_Q)         0.118     1.744    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[14]/Q
    SLICE_X20Y251        net (fo=1, unset)            0.091     1.835    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X20Y251        net (fo=11405, unset)        0.880     2.174    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.926    
    SLICE_X20Y251        FDRE (Hold_fdre_C_D)         0.032     1.958    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.153%)  route 0.104ns (46.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X20Y249        net (fo=11405, unset)        0.572     1.626    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y249        FDRE (Prop_fdre_C_Q)         0.118     1.744    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[12]/Q
    SLICE_X21Y251        net (fo=1, unset)            0.104     1.848    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X21Y251        net (fo=11405, unset)        0.880     2.174    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.926    
    SLICE_X21Y251        FDRE (Hold_fdre_C_D)         0.038     1.964    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/lrexrre_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.175ns (63.177%)  route 0.102ns (36.823%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X19Y249        net (fo=11405, unset)        0.573     1.627    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y249        FDRE (Prop_fdre_C_Q)         0.100     1.727    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/lrexrre_reg_reg[9]/Q
    SLICE_X22Y250        net (fo=2, unset)            0.102     1.829    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/n_0_lrexrre_reg_reg[9]
    SLICE_X22Y250        LUT2 (Prop_lut2_I0_O)        0.028     1.857    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp[11]_i_4/O
    SLICE_X22Y250        net (fo=1, routed)           0.000     1.857    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/n_0_corr_out_tmp[11]_i_4
    SLICE_X22Y250        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.904    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[11]_i_1/O[1]
    SLICE_X22Y250        net (fo=1, routed)           0.000     1.904    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/n_6_corr_out_tmp_reg[11]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X22Y250        net (fo=11405, unset)        0.879     2.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.925    
    SLICE_X22Y250        FDRE (Hold_fdre_C_D)         0.092     2.017    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_tmp2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/DataA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.406%)  route 0.121ns (48.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X9Y249         net (fo=11405, unset)        0.574     1.628    wrapper_norm_corr_20_inst_n/norm_inst_left/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y249         FDRE (Prop_fdre_C_Q)         0.100     1.728    wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_tmp2_reg[12]/Q
    SLICE_X9Y250         net (fo=1, unset)            0.121     1.849    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/I1[12]
    SLICE_X9Y250         LUT4 (Prop_lut4_I0_O)        0.028     1.877    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/DataA[12]_i_1__0/O
    SLICE_X9Y250         net (fo=1, routed)           0.000     1.877    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/n_0_DataA[12]_i_1__0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X9Y250         net (fo=11405, unset)        0.882     2.176    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.928    
    SLICE_X9Y250         FDRE (Hold_fdre_C_D)         0.060     1.988    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/DataA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.110ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/norm_inst_left/add_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/RegB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.209%)  route 0.149ns (53.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X9Y249         net (fo=11405, unset)        0.574     1.628    wrapper_norm_corr_20_inst_n/norm_inst_left/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y249         FDRE (Prop_fdre_C_Q)         0.100     1.728    wrapper_norm_corr_20_inst_n/norm_inst_left/add_out_reg[0]/Q
    SLICE_X8Y250         net (fo=2, unset)            0.149     1.877    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/add_out[0]
    SLICE_X8Y250         LUT4 (Prop_lut4_I0_O)        0.028     1.905    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/RegB[0]_i_1__0/O
    SLICE_X8Y250         net (fo=1, routed)           0.000     1.905    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/n_0_RegB[0]_i_1__0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y250         net (fo=11405, unset)        0.882     2.176    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.928    
    SLICE_X8Y250         FDRE (Hold_fdre_C_D)         0.087     2.015    wrapper_norm_corr_20_inst_n/norm_inst_left/my_div_inst_2/my_divider_inst/RegB_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.108ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.179ns (67.803%)  route 0.085ns (32.197%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X28Y249        net (fo=11405, unset)        0.567     1.621    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_fdre_C_Q)         0.100     1.721    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[6]/Q
    SLICE_X27Y250        net (fo=2, unset)            0.085     1.806    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_lrexrre_reg_reg[6]
    SLICE_X27Y250        LUT2 (Prop_lut2_I0_O)        0.028     1.834    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp[7]_i_3/O
    SLICE_X27Y250        net (fo=1, routed)           0.000     1.834    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_corr_out_tmp[7]_i_3
    SLICE_X27Y250        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.885    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[7]_i_1/O[2]
    SLICE_X27Y250        net (fo=1, routed)           0.000     1.885    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_5_corr_out_tmp_reg[7]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X27Y250        net (fo=11405, unset)        0.876     2.170    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.922    
    SLICE_X27Y250        FDRE (Hold_fdre_C_D)         0.071     1.993    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.183ns (68.797%)  route 0.083ns (31.203%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X28Y249        net (fo=11405, unset)        0.567     1.621    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_fdre_C_Q)         0.100     1.721    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[4]/Q
    SLICE_X27Y250        net (fo=2, unset)            0.083     1.804    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_lrexrre_reg_reg[4]
    SLICE_X27Y250        LUT2 (Prop_lut2_I0_O)        0.028     1.832    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp[7]_i_5/O
    SLICE_X27Y250        net (fo=1, routed)           0.000     1.832    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_corr_out_tmp[7]_i_5
    SLICE_X27Y250        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.887    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[7]_i_1/O[0]
    SLICE_X27Y250        net (fo=1, routed)           0.000     1.887    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_7_corr_out_tmp_reg[7]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X27Y250        net (fo=11405, unset)        0.876     2.170    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.922    
    SLICE_X27Y250        FDRE (Hold_fdre_C_D)         0.071     1.993    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_13/dout_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/dout_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.860%)  route 0.128ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y249        net (fo=11405, unset)        0.531     1.585    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_13/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y249        FDRE (Prop_fdre_C_Q)         0.100     1.685    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_13/dout_1_reg[4]/Q
    SLICE_X70Y250        net (fo=19, unset)           0.128     1.813    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/I39[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X70Y250        net (fo=11405, unset)        0.840     2.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.886    
    SLICE_X70Y250        FDRE (Hold_fdre_C_D)         0.032     1.918    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/dout_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.104ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.177ns (66.045%)  route 0.091ns (33.955%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X28Y249        net (fo=11405, unset)        0.567     1.621    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_fdre_C_Q)         0.100     1.721    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[5]/Q
    SLICE_X27Y250        net (fo=2, unset)            0.091     1.812    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_lrexrre_reg_reg[5]
    SLICE_X27Y250        LUT2 (Prop_lut2_I0_O)        0.028     1.840    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp[7]_i_4/O
    SLICE_X27Y250        net (fo=1, routed)           0.000     1.840    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_corr_out_tmp[7]_i_4
    SLICE_X27Y250        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.889    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[7]_i_1/O[1]
    SLICE_X27Y250        net (fo=1, routed)           0.000     1.889    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_6_corr_out_tmp_reg[7]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X27Y250        net (fo=11405, unset)        0.876     2.170    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.922    
    SLICE_X27Y250        FDRE (Hold_fdre_C_D)         0.071     1.993    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.104ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_2/dout_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.841%)  route 0.139ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X27Y248        net (fo=11405, unset)        0.568     1.622    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y248        FDRE (Prop_fdre_C_Q)         0.100     1.722    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[1]/Q
    SLICE_X21Y250        net (fo=21, unset)           0.139     1.861    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_2/I47[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X21Y250        net (fo=11405, unset)        0.880     2.174    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.926    
    SLICE_X21Y250        FDRE (Hold_fdre_C_D)         0.039     1.965    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_2/dout_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.103ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/lrexrre_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/corr_out_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.193ns (67.014%)  route 0.095ns (32.986%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X70Y248        net (fo=11405, unset)        0.533     1.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y248        FDRE (Prop_fdre_C_Q)         0.118     1.705    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/lrexrre_reg_reg[2]/Q
    SLICE_X72Y250        net (fo=2, unset)            0.095     1.800    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/n_0_lrexrre_reg_reg[2]
    SLICE_X72Y250        LUT2 (Prop_lut2_I0_O)        0.028     1.828    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/corr_out_tmp[3]_i_3/O
    SLICE_X72Y250        net (fo=1, routed)           0.000     1.828    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/n_0_corr_out_tmp[3]_i_3
    SLICE_X72Y250        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.875    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/corr_out_tmp_reg[3]_i_1/O[2]
    SLICE_X72Y250        net (fo=1, routed)           0.000     1.875    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/n_5_corr_out_tmp_reg[3]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X72Y250        net (fo=11405, unset)        0.840     2.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.886    
    SLICE_X72Y250        FDRE (Hold_fdre_C_D)         0.092     1.978    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_16/corr_out_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.102ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_13/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/dout_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.879%)  route 0.164ns (62.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X65Y248        net (fo=11405, unset)        0.527     1.581    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_13/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y248        FDRE (Prop_fdre_C_Q)         0.100     1.681    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_13/dout_1_reg[0]/Q
    SLICE_X66Y250        net (fo=14, unset)           0.164     1.845    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/I39[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X66Y250        net (fo=11405, unset)        0.838     2.132    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.884    
    SLICE_X66Y250        FDRE (Hold_fdre_C_D)         0.063     1.947    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/dout_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.100ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.963%)  route 0.123ns (51.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X22Y248        net (fo=11405, unset)        0.571     1.625    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y248        FDRE (Prop_fdre_C_Q)         0.118     1.743    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[1]/Q
    SLICE_X20Y250        net (fo=1, unset)            0.123     1.866    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/n_0_corr_out_tmp_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X20Y250        net (fo=11405, unset)        0.880     2.174    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.926    
    SLICE_X20Y250        FDRE (Hold_fdre_C_D)         0.040     1.966    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.099ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.179ns (65.809%)  route 0.093ns (34.191%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X27Y248        net (fo=11405, unset)        0.568     1.622    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y248        FDRE (Prop_fdre_C_Q)         0.100     1.722    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[1]/Q
    SLICE_X24Y250        net (fo=21, unset)           0.093     1.815    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I46[1]
    SLICE_X24Y250        LUT6 (Prop_lut6_I5_O)        0.028     1.843    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_7__21/O
    SLICE_X24Y250        net (fo=1, routed)           0.000     1.843    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_7__21
    SLICE_X24Y250        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.894    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__21/O[2]
    SLICE_X24Y250        net (fo=1, routed)           0.000     1.894    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/I6[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y250        net (fo=11405, unset)        0.876     2.170    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.922    
    SLICE_X24Y250        FDRE (Hold_fdre_C_D)         0.071     1.993    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.098ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.177ns (64.835%)  route 0.096ns (35.165%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X25Y247        net (fo=11405, unset)        0.568     1.622    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y247        FDRE (Prop_fdre_C_Q)         0.100     1.722    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[2]/Q
    SLICE_X24Y250        net (fo=17, unset)           0.096     1.818    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I46[2]
    SLICE_X24Y250        LUT6 (Prop_lut6_I2_O)        0.028     1.846    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__21/O
    SLICE_X24Y250        net (fo=1, routed)           0.000     1.846    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__21
    SLICE_X24Y250        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.895    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__21/O[3]
    SLICE_X24Y250        net (fo=1, routed)           0.000     1.895    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/I6[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y250        net (fo=11405, unset)        0.876     2.170    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.922    
    SLICE_X24Y250        FDRE (Hold_fdre_C_D)         0.071     1.993    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.364%)  route 0.098ns (35.636%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X27Y247        net (fo=11405, unset)        0.568     1.622    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y247        FDRE (Prop_fdre_C_Q)         0.100     1.722    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[0]/Q
    SLICE_X24Y250        net (fo=14, unset)           0.098     1.820    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I46[0]
    SLICE_X24Y250        LUT5 (Prop_lut5_I1_O)        0.028     1.848    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__21/O
    SLICE_X24Y250        net (fo=1, routed)           0.000     1.848    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_8__21
    SLICE_X24Y250        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.897    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__21/O[1]
    SLICE_X24Y250        net (fo=1, routed)           0.000     1.897    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/I6[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y250        net (fo=11405, unset)        0.876     2.170    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.922    
    SLICE_X24Y250        FDRE (Hold_fdre_C_D)         0.071     1.993    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_5/dout_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.152%)  route 0.143ns (58.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y249        net (fo=11405, unset)        0.566     1.620    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y249        FDRE (Prop_fdre_C_Q)         0.100     1.720    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_4/dout_1_reg[0]/Q
    SLICE_X32Y252        net (fo=14, unset)           0.143     1.863    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_5/I47[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X32Y252        net (fo=11405, unset)        0.873     2.167    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_5/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.919    
    SLICE_X32Y252        FDRE (Hold_fdre_C_D)         0.040     1.959    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_5/dout_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.130%)  route 0.099ns (35.870%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y248        net (fo=11405, unset)        0.568     1.622    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y248        FDRE (Prop_fdre_C_Q)         0.100     1.722    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[4]/Q
    SLICE_X24Y251        net (fo=19, unset)           0.099     1.821    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I46[4]
    SLICE_X24Y251        LUT6 (Prop_lut6_I4_O)        0.028     1.849    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_8__21/O
    SLICE_X24Y251        net (fo=1, routed)           0.000     1.849    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[14]_i_8__21
    SLICE_X24Y251        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.898    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__21/O[1]
    SLICE_X24Y251        net (fo=1, routed)           0.000     1.898    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/I6[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y251        net (fo=11405, unset)        0.876     2.170    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.922    
    SLICE_X24Y251        FDRE (Hold_fdre_C_D)         0.071     1.993    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.065%)  route 0.094ns (33.935%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X27Y248        net (fo=11405, unset)        0.568     1.622    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y248        FDRE (Prop_fdre_C_Q)         0.100     1.722    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_1_reg[1]/Q
    SLICE_X24Y250        net (fo=21, unset)           0.094     1.816    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/O25[1]
    SLICE_X24Y250        LUT5 (Prop_lut5_I4_O)        0.028     1.844    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/lrexrre_reg[10]_i_9__21/O
    SLICE_X24Y250        net (fo=1, routed)           0.000     1.844    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I457[0]
    SLICE_X24Y250        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.899    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__21/O[0]
    SLICE_X24Y250        net (fo=1, routed)           0.000     1.899    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/I6[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X24Y250        net (fo=11405, unset)        0.876     2.170    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.922    
    SLICE_X24Y250        FDRE (Hold_fdre_C_D)         0.071     1.993    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/lrexrre_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_15/dout_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.194%)  route 0.137ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X71Y248        net (fo=11405, unset)        0.533     1.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_fdre_C_Q)         0.100     1.687    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_14/dout_1_reg[5]/Q
    SLICE_X78Y250        net (fo=22, unset)           0.137     1.824    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_15/I29[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X78Y250        net (fo=11405, unset)        0.840     2.134    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_15/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.886    
    SLICE_X78Y250        FDRE (Hold_fdre_C_D)         0.032     1.918    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_15/dout_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.773%)  route 0.129ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X74Y249        net (fo=11405, unset)        0.533     1.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y249        FDRE (Prop_fdre_C_Q)         0.118     1.705    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[1]/Q
    SLICE_X75Y253        net (fo=21, unset)           0.129     1.834    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I33[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X75Y253        net (fo=11405, unset)        0.839     2.133    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.885    
    SLICE_X75Y253        FDRE (Hold_fdre_C_D)         0.043     1.928    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_3/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.212ns (76.259%)  route 0.066ns (23.741%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X29Y249        net (fo=11405, unset)        0.567     1.621    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y249        FDRE (Prop_fdre_C_Q)         0.091     1.712    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_3/dout_1_reg[5]/Q
    SLICE_X28Y251        net (fo=20, unset)           0.066     1.778    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I50[5]
    SLICE_X28Y251        LUT5 (Prop_lut5_I2_O)        0.066     1.844    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_9__23/O
    SLICE_X28Y251        net (fo=1, routed)           0.000     1.844    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[14]_i_9__23
    SLICE_X28Y251        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.899    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__23/O[0]
    SLICE_X28Y251        net (fo=1, routed)           0.000     1.899    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/I6[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X28Y251        net (fo=11405, unset)        0.875     2.169    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.921    
    SLICE_X28Y251        FDRE (Hold_fdre_C_D)         0.071     1.992    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 port_bus_1to0_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_1to0_inst/counter_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.581%)  route 0.130ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X16Y246        net (fo=11405, unset)        0.572     1.626    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y246        FDRE (Prop_fdre_C_Q)         0.118     1.744    port_bus_1to0_inst/counter_reg[1]/Q
    SLICE_X17Y251        net (fo=101, unset)          0.130     1.874    port_bus_1to0_inst/counter[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X17Y251        net (fo=11405, unset)        0.881     2.175    port_bus_1to0_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.927    
    SLICE_X17Y251        FDRE (Hold_fdre_C_D)         0.040     1.967    port_bus_1to0_inst/counter_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.118ns (48.560%)  route 0.125ns (51.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X76Y249        net (fo=11405, unset)        0.533     1.587    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y249        FDRE (Prop_fdre_C_Q)         0.118     1.705    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[0]/Q
    SLICE_X77Y253        net (fo=14, unset)           0.125     1.830    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I33[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X77Y253        net (fo=11405, unset)        0.839     2.133    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.885    
    SLICE_X77Y253        FDRE (Hold_fdre_C_D)         0.038     1.923    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/lrexrre_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.175ns (58.725%)  route 0.123ns (41.275%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X19Y249        net (fo=11405, unset)        0.573     1.627    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y249        FDRE (Prop_fdre_C_Q)         0.100     1.727    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/lrexrre_reg_reg[10]/Q
    SLICE_X22Y250        net (fo=2, unset)            0.123     1.850    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/n_0_lrexrre_reg_reg[10]
    SLICE_X22Y250        LUT2 (Prop_lut2_I0_O)        0.028     1.878    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp[11]_i_3/O
    SLICE_X22Y250        net (fo=1, routed)           0.000     1.878    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/n_0_corr_out_tmp[11]_i_3
    SLICE_X22Y250        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.925    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[11]_i_1/O[2]
    SLICE_X22Y250        net (fo=1, routed)           0.000     1.925    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/n_5_corr_out_tmp_reg[11]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X22Y250        net (fo=11405, unset)        0.879     2.173    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.247     1.925    
    SLICE_X22Y250        FDRE (Hold_fdre_C_D)         0.092     2.017    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                 -0.092    




