# Samsung-PD-Training-
## Day-0-Installation
<details>
 <summary> Summary </summary>
	
I installed the needed tools and attached the required screenshots:

</details>	
	
 <details>
 <summary> Yosys </summary>
Yosys is an open-source framework for Verilog RTL synthesis. RTL stands for Register Transfer Level, which is a high-level abstraction used to describe digital circuits at the level of registers and their interactions. Yosys is primarily used in the digital design and electronic design automation (EDA) community to convert RTL descriptions of digital circuits, written in languages like Verilog or SystemVerilog, into a netlist representation that can be further optimized, analyzed, and eventually implemented in hardware.

I installed Yosys using the following commands and Below is the screenshot showing sucessful launch:

<img width="1085" alt="yosys" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/15cd9fc2d5f7e147dbf66f4e86b6aa86651db3cd/PD%23day0/Yosys.png">
</details>
--------------------------------

 <details>
 <summary> GTK Wave </summary>

GTKWave is an open-source waveform viewer and analyzer primarily used in digital design and electronic design automation (EDA) workflows. It allows users to visualize and analyze the waveforms generated by digital simulations, making it a valuable tool for debugging and verifying digital designs.

I installed GTKwave using the following commands and Below is the screenshot showing sucessful launch:

<img width="1085" alt="GTKwave" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/012a981015cee8c90ff3835ed3e9e20acd1debe9/PD%23day0/gtkwave.png">
</details>
--------------------------------

 <details>
 <summary> ICC2 </summary>

It appears that "icc2 compiler" might refer to an abbreviation of "Intel C++ Compiler 2," which would be the second version of Intel's C++ compiler. Intel's C++ Compiler is a tool used to compile C and C++ programs, optimizing them for Intel processors and architectures. It offers features like advanced vectorization, parallelization, and optimization techniques to enhance the performance of code on Intel-based systems.

I installed ICC2 using the following commands and Below is the screenshot showing sucessful launch:

<img width="1085" alt="ICC2" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b7aea8ac24074b02355ba3408d84098f825ac56a/PD%23day0/icc2.png">
</details>
------------------------------

<details>
 <summary> lc_shell </summary>

LC_shell, also known as Design Compiler Graphical, is a part of the Synopsys suite of Electronic Design Automation (EDA) tools. It's used in the digital design flow for logic synthesis and optimization. Design Compiler Graphical is an advanced version of the original Design Compiler tool, providing additional features and a more user-friendly graphical interface.
I invoked lc_shell using the following commands and Below is the screenshot showing sucessful launch:

<img width="1085" alt="lc_shell" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/f9c32b3af96086cb1823ea7b5a1d96ad524c6907/PD%23day0/lc_shell.png">
</details>
-------------------------------

<details>
 <summary> dc_shell </summary>

Design Compiler is a widely used electronic design automation (EDA) tool developed by Synopsys. It's primarily used for logic synthesis in digital integrated circuit design. Logic synthesis involves transforming a high-level description of a digital circuit (usually written in hardware description languages like Verilog or VHDL) into a lower-level representation made up of gates, flip-flops, and other basic digital components.
I invoked dc_shell using the following commands and Below is the screenshot showing sucessful launch:

<img width="1085" alt="dc_shell" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/c1c917d6ea2259e11eb35c8210a5ba5d033efc98/PD%23day0/lc_shell1.png">
</details>
------------------------------

<details>
 <summary> pt_shell </summary>

"PrimeTime" is a widely used Electronic Design Automation (EDA) tool developed by Synopsys. It is used for static timing analysis, which is a crucial step in the digital design flow to ensure that the design meets its timing requirements. The "PrimeTime Shell" is the user interface through which engineers interact with the PrimeTime tool to perform timing analysis and optimization.
I invoked pt_shell using the following commands and Below is the screenshot showing sucessful launch:

<img width="1085" alt="pt_shell" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/a698767d9372140b08254434b15860f0db8169e2/PD%23day0/pt_shell.png">
</details>



## Day-1-Introduction to Verilog RTL Design and Synthesis
<details>
 <summary> Introduction to RTL-Design, Test-bench, Simulators </summary>
-RTL Design : The RTL Design stands for Register Transfer Language. It sits between the high-level system specification and the lower-level gate-level implementation. This is a design abstraction which models the flow of digital signals between hardware registers, and the logical operations performed on those signals. RTL is preferred because it is easy to understand and implement compared to structural and behavioral models.

-HDL : A hardware description language (HDL) enables a precise, formal description of an electronic circuit that allows for the automated analysis and simulation of an electronic circuit.

-Simulator : Simulator is the tool used for checking adherence to the specification by simulating the design. iverilog is the tool used for RTL simulation. A simulator looks for change in the input signals and when no change in input, the output also doesn't change. It produces an output in the form of a .vcd file.

-Design : Design is the actual verilog code or set of Verilog codeswhich has the intended functionality to meet the required specifications. Design may have one or more primary inputs or primary outputs.  RTL design is the behavioral representation of the required specification.


<details>
<summary> Labs on examples of iverilog and gtkwave </summary>
We made a directory namely VLSI and inside that directory we cloned vsdflow and sky130RTLDesignAndSynthesisWorkshop repository. This repository consists of the required .lib files and verilog codes and its testbenches for practice.
Below is the output wave form in gtkwave generated by performing a simulation of good_mux using iverilog.
The syntax of the code is: iverilog <RTL_code> <Its_Testbench>
<img width="1085" alt="lc_shell" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/35b6b9038bf5a6c855c534a868c02bdfc149bfa3/PD%23Day1/gtk_wave_mux.PNG">
RTL code and testbench for good_2:1_mux
<img width="1085" alt="lc_shell" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/35b6b9038bf5a6c855c534a868c02bdfc149bfa3/PD%23Day1/rtl_code.PNG">
</details>
</details>

<details>
 <summary> Introduction to Yosys </summary>
-Synthesis: Synthesis in VLSI is the process of converting your code (program) into a circuit. In terms of logic gates, synthesis is the process of translating an abstract design into a properly implemented chip. It is a process of converting a RTL code into a gate level netlist. The tool used for this purpose is called synthesizer.

-Yosys : Yosys is a framework for RTL synthesis and more. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains. Yosys is the core component of most our implementation and verification flows.

-Verification of synthesized design : In order to make sure that there are no errors in netlist we need to verify the netlist generated by synthesizer. This can be done by giving netlist and testbench to a simulator which in turn produces a .vcd file , then verifying the vcd file gtkwave. The output produced by this vcd file should be same as the one generated by the RTL design code.

-Faster Cells Vs Slower Cells :Load in digital circuit is of Capacitence. Faster the charging or dicharging of capacitance, lesser is the celll delay. However, for a quick charge/ discharge of capacitor, we need transistors capable of sourcing more current i.e, we need WIDE TRANSISTORS.

Transistors with higher W/L have lesser delay but consume more area and power while Transistors with less W/L has more delay and less area. Faster cells come with a cost of area and power.

Selection of the Cells: Based on timing constraints we need select the cell. Setup supports faster cells in datapath while hold supports slower. We need to select suitable which can satisfy both constraints.
<details>
 <summary> Lab work on Yosys </summary>
We were given the overview of this tool and the basic files required to perform the experiment on 2:1 MUX.
Procedure : First we need to read the liberty file (.lib) using the code: read_liberty -lib <path of the .lib>


Read the RTL code:

read_verilog <RTL_Design_file>

For synthesis:

synth -top <instance_name>

For Generating netlist:

abc -liberty <.lib path>  --------<present_on_lib_folder>
This Netlist can be viewed in the synthesized circuit form which uses std. cell present in .lib using the show command :
<img width="1085" alt="lc_shell" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/19c8df9a79de2fb33db16e1d9e3e8b95a55a64b8/PD%23Day1/Yosys_netlist.PNG">
</details>
</details>



## Day-2-Introduction to Timing libraries, Hierarchical vs flat synthesis, and flip flop coding

<details>
 <summary> Introduction to Timing Library File (.Lib) </summary>
Liberty File(.lib) contains important info about the electrical behavior  of std cells used in IC design. Also, Liberty File(.lib) consists of ASCII representations of Timing, Area, and Power associated with the Standard cell. The Naming convention in the timing file follows technology node and PVT format (Process, Voltage, Temperature). For example, the standard library used in our case was sky130_fd_sc_hd_tt_025C_1v8, this name suggests that we are using 130 nm technology and the process is typical(tt), temperature is 25C, and 1v8 represents the 1.8V.
Screenshot of a standard library file shown below: 
<img width="1085" alt="lib" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/6e256528c8de9193640fb445f589071e23beeee5/PD%23Day2/lib_part1.PNG">
	
The Liberty File also consists of the technology used for standard cells as in the above example it is CMOS, it also specifies the delay model, unit of time, unit of voltage, unit of resistance, and many other units.
All the data i.e std cells delays, leakage power, capacitance is stored in form of LUTs. For each gate cell based on the number of inputs(N), there will be 2^N combinations, and for each combination leakage power, area, delay, and all related parameters are mentioned. For example, consider the below screenshot the gate mentioned in the screenshot consists of 4 inputs so there will be 16 combinations, and for all the combinations power, delay, value, and all the features are mentioned below.
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/6e256528c8de9193640fb445f589071e23beeee5/PD%23Day2/lib_part2.PNG">
	
The timing file consists of many different variations of the same gate cells. As we move toward faster cell (cell with higher drive strength) the area and power increases. In liberty file area, power, timing values are given for same cell of different drive strength and it also consist if the inform about leakage power of all the possible logic of different configration shown below.
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/a69147a2bedd2c78636125b3b35b7996fa55659e/PD%23Day2/lib_part3.PNG">
</details>

<details>
 <summary> Hierarchical vs Flat synthesis in Yosys </summary>
Hierarchical synthesis : The basic flow of hierarchical design is Dividing a design into multiple blocks (i.e. sub-chips, sub-blocks, modules, hierarchical blocks, etc.) which can also be user defined. Hierarchial design has blocks, subblocks in an hierarchy.
In Yosys we have done synthesis of a multimodule combinational circuit which consists of two sub_modules one that of ** AND ** gate and other of ** OR ** gate. Below is the RTL Design code of multimodules is gvien below:
	Synthesis Simulation Mismatch
```
module sub_module2 (input a, input b, output y);
        assign y = a | b;
endmodule

module sub_module1 (input a, input b, output y);
        assign y = a&b;
endmodule
```

module multiple_modules (input a, input b, input c , output y);
        wire net1;
        sub_module1 u1(.a(a),.b(b),.y(net1));  //net1 = a&b
        sub_module2 u2(.a(net1),.b(c),.y(y));  //y = net1|c ,ie y = a&b + c;
endmodule
```
We do synthesis in yosys it generates the following gate level netlist :

<img width="1085" alt="lib" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/7d2732dc1300198990edfb77ed38ef0cff0db911/PD%23Day2/hire_synth.PNG">

The yosys considers the module hierarchy and does mapping according to the instantiation i.e by using sub blocks.The netlist code for hierarchical implementation of the multiple_modules.
```
module multiple_modules(a, b, c, y);
	  input a;
	 input b;
	 input c;
	  wire net1;
	 output y;
  sub_module1 u1 (.a(a),.b(b),.y(net1) );
  sub_module2 u2 (.a(net1),.b(c),.y(y));
endmodule

module sub_module1(a, b, y);
 wire _0_;
 wire _1_;
 wire _2_;
 input a;
 input b;
 output y;
 sky130_fd_sc_hd__and2_0 _3_ (.A(_1_),.B(_0_),.X(_2_));
 assign _1_ = b;
 assign _0_ = a;
 assign y = _2_;
endmodule

module sub_module2(a, b, y);
wire _0_;
 wire _1_;
 wire _2_;
input a;
input b;
 output y;
 sky130_fd_sc_hd__lpflow_inputiso1p_1 _3_ (.A(_1_),.SLEEP(_0_),.X(_2_) );
 assign _1_ = b;
 assign _0_ = a;
 assign y = _2_;
endmodule
```
In the netlist it can observed that separate modules namely sub_module1 sub_module2 are created  i.e submodules are getting instanstiated not the std cells present in library.

Flat synthesis : In Flat synthesis the hierarchies the flattened out and every submodule is created using std cells. We apply flat synthesis on the same design mentioned above. The command used to perform Flat synthesis from yosys are as follows :

--- read_liberty -lib <path of the .lib>

--- read_verilog <RTL_file>

--- synth -top <instance_name>

--- abc -liberty <.lib_path>

--- flatten

--- write_verilog -noattr <.v_File_name>
The synthesized circuit for a flattened netlist is shown in the below: 

<img width="1085" alt="lib" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/227e10459da8569b3bc7ac52f8bc2d389068a278/PD%23Day2/flatten_synth.PNG">
</details>

<details>
 <summary> Flip-flop Coding Styles </summary>

 Flip-flops :A flip-flop is a sequential digital electronic circuit having two stable states that can be used to store one bit of binary data. Flip-flops are the fundamental building blocks of all memory devices.

 The complexity of cobinational circuit increases the chance of glitch, hence FFs are used to avoid it and it stable output.

 Asynchronous Reset D Flop: 
 
 Here the output signal goes low when the reset signal is high , irrespective of the clock's edge(+ve,-ve or dual edge ).
 RTL Design code of positive edge trigerred asynchronous reset D FF:
 ```
module dff_asyncres ( input clk ,  input async_reset , input d , output reg q );
	always @ (posedge clk , posedge async_reset)
	begin
		if(async_reset)
			q <= 1'b0;
		else	
			q <= d;
	end
endmodule
```
Its gtkwave :<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/7b832441e73dd5c5bc078425a1f34ee4dea508fd/PD%23Day2/asyn_dff_gtk.png">

Its Yosys synthesised netlist:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/7b832441e73dd5c5bc078425a1f34ee4dea508fd/PD%23Day2/asyn_rst_synth.png">

Asynchronous set D Flop:

Here the output signal goes high when the reset signal is high , irrespective of the clock's edge(+ve,-ve or dual edge ).
 RTL Design code of positive edge trigerred asynchronous set D FF:
 ```
module dff_async_set ( input clk ,  input async_set , input d , output reg q );
	always @ (posedge clk , posedge async_set)
	begin
		if(async_set)
			q <= 1'b1;
		else
			q <= d;
	end
endmodule
```

Its GTKwave :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/7e6fa6fc208da635a0ef187a306d8c35f51fa7b8/PD%23Day2/asyn_set_gtk.png">

Its Yosys synthesised netlist:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/7e6fa6fc208da635a0ef187a306d8c35f51fa7b8/PD%23Day2/async_sett_synth.png">

Synchronous reset D Flop :

The reset depend on the clock edge. Here the output signal goes low whenever the reset signal is high and at the clock edge(positive or negative)
RTL Design code of positive edge trigerred synchronous reset D FF:
```
module dff_syncres ( input clk , input async_reset , input sync_reset , input d , output reg q );
	always @ (posedge clk )
	begin
		if (sync_reset)
			q <= 1'b0;
		else	
			q <= d;
	end
endmodule
```

Its GTKwave :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1710b01447acaaf9d5dd46085c2de830b13d0052/PD%23Day2/sync_rst_gtk.png">

Its Yosys synthesised netlist:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1710b01447acaaf9d5dd46085c2de830b13d0052/PD%23Day2/sync_rst_synth.png">
</details>


<details>
 <summary> Optimization Techniques </summary>
 The Optimization involves the reducing hardware in the design to improve area, power and speed. Two example where given:
 1. a*2
Consider a case where 3 bit number is multiplied by 2 in this case we dont need any additional hardware and only needs connecting bits to the output and grounding the LSB bit,same is realized by yosys. When binary number is multiplied by 2^n then result will gave same number by appending zero in LSB by n times.
RTL code:
	
```
	module mul2 (input [2:0] a, output [3:0] y);
	assign y = a * 2; // assign y={a,1'b0}
	endmodule
```

Yosys Synthesis result : 
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/323e37b40a9b040ec9f029d9378732b9acbb65b0/PD%23Day2/mult2_synth.png">

 2. a*9
Multiplying a 3 bit number by 9, gives results as concatination of same number twice {a,a}.
a*[8+1]= {a,0,0,0} + a(3bit)={a,a}

RTL code:

```
module mul8 (input [2:0] a, output [5:0] y);
	assign y = a * 9; // assign y={a,a}
endmodule
```

Yosys Synthesis result : 
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/323e37b40a9b040ec9f029d9378732b9acbb65b0/PD%23Day2/mult8_synth.png">
</details>


## Day-3- Combinational and sequential optmizations

<details>
 <summary> Combinational Optimization </summary>
Optimising the combinational logic circuit is squeezing the logic to get the most optimized digital design so that the circuit finally is area and power efficient. This is achieved by the synthesis tool using various techniques and gives us the most optimized circuit.
Command to optimize the circuit by yosys is yosys> opt_clean -purge
We have done synthesis using yosys for few examples:

*Example 1*
```
module opt_check (input a , input b , output y);
	assign y = a?b:0;
endmodule
```
yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d9c6f5e15302e6dc799ad643bcc537094b6c5da/PD%23Day3/opt_check_synth.png">
In this verilog code represents the mux but as one of the input 0 , it infers an AND gate as shown in synthesis.


*Example 2*
```
module opt_check2 (input a , input b , output y);
	assign y = a?1:b;
endmodule
```
yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d9c6f5e15302e6dc799ad643bcc537094b6c5da/PD%23Day3/opt_check2_synth.png">
In this verilog code represents the mux but as one of the input 1, it infers an AND gate as shown in synthesis.

*Example 3*
```
module opt_check3 (input a , input b, input c , output y);
	assign y = a?(c?b:0):0;
endmodule
```
yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d9c6f5e15302e6dc799ad643bcc537094b6c5da/PD%23Day3/opt_check3_synth.png">   
In this verilog code represents the 2 mux but as two of the input 0, it infers an 3 i/p AND gate as shown in synthesis.


*Example 4*
```
module opt_check4 (input a , input b , input c , output y);
	assign y = a?(b?(a & c ):c):(!c);
endmodule
```
yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d9c6f5e15302e6dc799ad643bcc537094b6c5da/PD%23Day3/opt_check4_synth.png">   
In yosys we can see b is never changed follows xnor of a and c inputs.

Generated nelist:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d9c6f5e15302e6dc799ad643bcc537094b6c5da/PD%23Day3/opt_check4_netlist.png">   
So, here input b is passed through buffer and a and c inputs is xnored followed by buffers in inputs and output.

*Example 5*
Here there is multiple modules present so we will try to check whether those module are being used or not and we use flatten for submudules
read_liberty -lib <library_path>

read_verilog <verilog_file>

synth -top <module_name>

opt_clean -purge

abc -liberty <library_path>

flatten
```
module sub_module1(input a , input b , output y);
	 assign y = a & b;
	endmodule

	module sub_module2(input a , input b , output y);
	 assign y = a^b;
	endmodule

	module multiple_module_opt(input a , input b , input c , input d , output y);
	wire n1,n2,n3;
	sub_module1 U1 (.a(a) , .b(1'b1) , .y(n1));
	sub_module2 U2 (.a(n1), .b(1'b0) , .y(n2));
	sub_module2 U3 (.a(b), .b(d) , .y(n3));

	assign y = c | (b & n1); 
	endmodule
```
yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d9c6f5e15302e6dc799ad643bcc537094b6c5da/PD%23Day3/multi_module_opt.png">   

Generated nelist:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d9c6f5e15302e6dc799ad643bcc537094b6c5da/PD%23Day3/multi_module_opt_netlist.png">  

*Example 6*

```
module sub_module(input a , input b , output y);
	assign y = a & b;
endmodule

module multiple_module_opt2(input a , input b , input c , input d , output y);
	wire n1,n2,n3;
	sub_module U1 (.a(a) , .b(1'b0) , .y(n1));
	sub_module U2 (.a(b), .b(c) , .y(n2));
	sub_module U3 (.a(n2), .b(d) , .y(n3));
	sub_module U4 (.a(n3), .b(n1) , .y(y));
endmodule
```
yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d9c6f5e15302e6dc799ad643bcc537094b6c5da/PD%23Day3/multi_module_opt2_synth.png">   

Generated nelist:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d9c6f5e15302e6dc799ad643bcc537094b6c5da/PD%23Day3/multi_module_opt2_netlist.png">  
</details>

<details>
 <summary> Sequential Optimization </summary>
There are various techniques for Sequential Logic Optimization

    - Sequentialal constant propagation

    - Advanced

        - State Optimization

        - Retiming

        - Sequential Logic cloning

 Sequential Constant Propogation

Consider a case where asynchronous reset D Flip-flop is fed with d = 0(i.e GND) always so the output will always be 0 irrespective of the timing or circuit.

 Advanced

State Optimisation: This is optimisation of unused state. Using this technique we can come up with most optimised state machine.

Cloning : It is an optimization technique that duplicates a cell to reduce the load on heavily loaded cell. This technique is usually preffered while performing PHYSICAL AWARE SYNTHESIS. Lets consider a flop A which is connected to flop B and flop C through a combination logic. If B and C are placed far from A in the flooerplan, there is a routing path delay. To avoid this, we connect A to two intermediate flops and then from these flops the output is sent to B and C thereby decreasing the delay. This process is called cloning since we are generating two new flops with same functionality as A.

Retiming : Sequential circuits can be optimised by retiming. The combinational section of the circuitry is unaffected as it only rearranges the registers in the circuit. It is a powerful sequential optimization technique used to move registers across the combinational logic or to optimize the number of registers to improve performance via power-delay trade-off, without changing the input-output behavior of the circuit.

Sequential Constant Propogation

Consider a case where asynchronous reset D Flip-flop is fed with d = 0(i.e GND) always so the output will always be 0 irrespective of the timing or circuit.
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8af801e512e9a291e7cd6dd36255eddba1c168d0/PD%23Day3/image.jpg">   


*Example 1*
```
module dff_const1(input clk, input reset, output reg q);
	always @(posedge clk, posedge reset)
	begin
		if(reset)
			q <= 1'b0;
		else
			q <= 1'b1;
	end
endmodule
```
GTK Wave:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/bc0648ea65f00f921b633d7c79e1c442241a9c28/PD%23Day3/dff_const1_gtk.png">   



Yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/bc0648ea65f00f921b633d7c79e1c442241a9c28/PD%23Day3/dff_const1_synth.png">   

*Example 2*
```
module dff_const2(input clk, input reset, output reg q);
	always @(posedge clk, posedge reset)
	begin
		if(reset)
			q <= 1'b1;
		else
			q <= 1'b1;
	end
endmodule
```

Yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/bc0648ea65f00f921b633d7c79e1c442241a9c28/PD%23Day3/dff_const2_synth.png">
Irrespective of clock edge , output will always is 1. So buffer is  inffered.

*Example 3*
```
module dff_const3(input clk, input reset, output reg q);
	reg q1;

	always @(posedge clk, posedge reset)
	begin
		if(reset)
		begin
			q <= 1'b1;
			q1 <= 1'b0;
		end
		else
		begin
			q1 <= 1'b1;
			q <= q1;
		end
	end
	endmodule
```

GTK Wave:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/bc0648ea65f00f921b633d7c79e1c442241a9c28/PD%23Day3/dff_const3_gtk.png">   



Yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/bc0648ea65f00f921b633d7c79e1c442241a9c28/PD%23Day3/dff_const3_synth.png">   

*Example 4*
```
module dff_const4(input clk, input reset, output reg q);
	reg q1;

	always @(posedge clk, posedge reset)
	begin
		if(reset)
		begin
			q <= 1'b1;
			q1 <= 1'b1;
		end
	else
		begin
			q1 <= 1'b1;
			q <= q1;
		end
	end
	endmodule
```

GTK Wave:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/bc0648ea65f00f921b633d7c79e1c442241a9c28/PD%23Day3/dff_const4_gtk.png">   



Yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/bc0648ea65f00f921b633d7c79e1c442241a9c28/PD%23Day3/dff_const4_synth.png">   

*Example 5*
```
module dff_const5(input clk, input reset, output reg q);
	reg q1;
	always @(posedge clk, posedge reset)
		begin
			if(reset)
			begin
				q <= 1'b0;
				q1 <= 1'b0;
			end
		else
			begin
				q1 <= 1'b1;
				q <= q1;
			end
		end
	endmodule
```
GTK Wave:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/26c2ba861dfaf28ca7e75d2913c070226c8a5285/PD%23Day3/dff_const5_gtk.png">   



Yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/26c2ba861dfaf28ca7e75d2913c070226c8a5285/PD%23Day3/dff_const5_synth.png"> 
</details>


<details>
 <summary> Optimization Examples </summary>
	
*Example 1*
```
   module counter_opt (input clk , input reset , output q);
   reg [2:0] count;
   assign q = count[0];
   always @(posedge clk ,posedge reset)
   begin
   	if(reset)
   		count <= 3'b000;
   	else
   		count <= count + 1;
   end
   endmodule
   ```
   
Yosys generated gui:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/26c2ba861dfaf28ca7e75d2913c070226c8a5285/PD%23Day3/counter_opt_synth.png">
</details>

<details>
 <summary> Summary </summary>

 In Day 3 , It started with optimizing methodology, which involves the cost function. Cost funtion consist of following parts: 
 - Max delay Cost 
 - Min delay Cost 
 - Max Power Cost
 - Max area Cost

In optimization we seen few examples of sequential and combinational circuits based on different algorithms. 
</details>



## Day-4- GLS,blocking vs non-blocking and Synthesis-Simulation mismatch

<details>
<summary> GLS Concepts And Flow Using Iverilog </summary>

-- What is GLS- Gate Level Simulation?:
GLS is generating the simulation output by running test bench with netlist file generated from synthesis as design under test. Netlist is logically same as RTL code, therefore, same test bench can be used for it.

-- Why GLS?:
We perform this to verify logical correctness of the design after synthesizing it. Also ensuring the timing of the design is met.

Below picture gives an insight of the procedure. Here while using iverilog, we also include gate level verilog models to generate GLS simulation.

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/d17cd858582bb157db097c5bdab07548794e008d/PD%23Day4/IMG_6766.png">
Example :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8d9343b03653b5480cb54ca9d97e32782986ba8c/PD%23Day4/IMG_6768.jpeg">

*Synthesis Simulation Mismatch* 
There are three main reasons for Synthesis Simulation Mismatch:

   -- Missing sensitivity list in always block
   -- Blocking vs Non-Blocking Assignments
   -- Non standard Verilog coding
Missing sensitivity list in always block:
Lets take example of mux having inputs as i0,i1 and sel and output as y.
```
always @(sel)                  always @(*)
//It will infer a latch        // It will infer a mux.
```
If i0 and i1 changes will not be reflected in always block.
To avoid the synthesis and simulation mismatch. It is very important to check the behaviour of the circuit first and then match it with the expected output seen in simulation and make sure there are no synthesis and simulation mismatches. This is why we use GLS.

Blocking vs Non-Blocking Assignments:
Blocking statements execute the statemetns in the order they are written inside the always block. Non-Blocking statements execute all the assignment parallelly inside a always block.
This will give mismatch as sometimes, improper use of blocking statements can create latches. 
Example
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8d9343b03653b5480cb54ca9d97e32782986ba8c/PD%23Day4/IMG_6769.jpeg">
</details>

<details>
<summary> LABs </summary>
	
*Example 1*
In this example there is no mismatch between the RTL Design simulated wave and Netlist simulated wave.
```
module ternary_operator_mux (input i0 , input i1 , input sel , output y);
   assign y = sel?i1:i0;
endmodule
```
Gtkwave:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8ec9152185e79565ae1d1439d3b644e20bdb8cbd/PD%23Day4/ternary_gtk.png">

Yosys result: 
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8ec9152185e79565ae1d1439d3b644e20bdb8cbd/PD%23Day4/ternary_synth.png">

GLS Simulation:
I used the below commands to carry out GLS of ternary_operator_mux.v:
```
iverilog <path to verilog model: ../mylib/verilog_model/primitives.v> <path to sky130_fd_sc_hd__tt_025C_1v80.lib: ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib> <name netlist: ternary_operator_mux_net.v> <name testbench: tb_ternary_operator_mux.v>
./a.out
gtkwave tb_ternary_operator_mux.vdc
```

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8ec9152185e79565ae1d1439d3b644e20bdb8cbd/PD%23Day4/ternary_result_gtk.png">

*Example 2*
```
module bad_mux (input i0 , input i1 , input sel , output reg y);
	always @ (sel)
	begin
		if(sel)
			y <= i1;
		else 
			y <= i0;
	end
endmodule
```
Gtkwave:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/90b875b162a2b4374c14537fc8a9b21f6d598dee/PD%23Day4/bad_mux_gtk.png">

Yosys result: 
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8ec9152185e79565ae1d1439d3b644e20bdb8cbd/PD%23Day4/ternary_synth.png">

GLS Simulation:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/90b875b162a2b4374c14537fc8a9b21f6d598dee/PD%23Day4/bad_mux_result_gtk.png">

Summary :Here first pic shows the netlist simulation which corrects the bad_mux design which was only changing waveform when sel was triggered while for a mux to work properly it should be sensitivity to all the input signals.

*Example 3*
```
module blocking_caveat (input a , input b , input  c, output reg d); 
reg x;
always @ (*)
	begin
	d = x & c;
	x = a | b;
end
endmodule
```
Hardware of Verilog code :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/0a9b38a6aeaf932958f3f06b6435298cc0f233d8/PD%23Day4/IMG_6767.png">
Gtkwave:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/90b875b162a2b4374c14537fc8a9b21f6d598dee/PD%23Day4/blocking_gtk.png">

Yosys result: 
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/90b875b162a2b4374c14537fc8a9b21f6d598dee/PD%23Day4/blocking_synth.png">

GLS Simulation:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/90b875b162a2b4374c14537fc8a9b21f6d598dee/PD%23Day4/blocking_result_gtk.png">

Summary : Here this how the circuit should behave but this correct waveform is only obtained while doing netlist simulation. Here first pic show the netlist simulation which shows the proper working of the dut while the last pic shows the improper working of dut as we have used blocking statement here which causes synthesis simulation mismatch which is sorted out by GLS while providing netlist simulation.
</details>

## Day-5-Design For Testabilty(DFT)

<details>
<summary> Introduction to DFT </summary>
	
**What is Design for Testability, and why we need it?**

Today, semiconductors lie at the heart of ongoing advances across the electronics industry. The introduction of new technologies, has allowed the semiconductor industry to keep pace with increased performance-capacity demands from consumers. This has brightened the prospects for future industry growth.
However, new technologies come with new challenges. Smaller die sizes increase the probability of some errors. Errors in ICs are highly undesirable. 
In simple words, Design for testability is a design technique that makes testing a chip possible and cost-effective by adding additional circuitry to the chip.
Alternatively, Design-for-testability techniques improve the controllability and observability of internal nodes, so that embedded functions can be tested.

Now, Question arrises what is controllability and observability in design.
*Controllability*: Ability to establish aspecific signal value at each node in a circuit from setting values at the circuits inputs.
*Observability*: Ability to determine the signal value at any node in circuit by controlling the circuits input and observing its output.

**Role of DFT**
Testing of Sequential Circuits :
DFT offers a solution to the issue of testing sequential circuits. It’s kind of hard to test sequential circuits. Since there are clocks involved along with the flip-flops.
Unlike combinational circuits, we can’t determine the output of sequential circuits by merely looking into the inputs. Sequential circuits consist of finite states. The output also depends upon the state of the machine. It is difficult to control and observe the internal flip-flops externally.
Hence, the state machines cannot be tested unless they are initialized to a known value. And to initialize them, we need a specific set of features in addition to the typical circuitry. DFT enables us to add this functionality to a sequential circuit and thus allows us to test it.


**Can DFT permanently eliminate faults?**

No, faults can arise even after the chip is in consumer’s hands. A chip may misbehave anytime if it is exposed to a very high temperature or humid environment or due to aging.
You can even generate a fault on your own. A chip can’t ever be made resistant to faults; they are always bound to occur. So, what are we trying to achieve? Testing a device increases our confidence. By testing a chip, vendors try to minimize the possibility of future errors and failures.
To ensure the highest quality of chips, there is also an auxiliary process involved in the chip-design process called Verification.



**Some Terminologies**

Here are a few terminologies which we will often use in this free Design for Testability course. Don’t fret if you can’t completely understand them yet, we will be covering them in-depth in this course.

Testing: An experiment in which the system is put to work and its resulting response is analyzed to ascertain whether it behaved correctly.

Diagnosis: Process for locating the cause of misbehavior in the circuit if it happened.

Defect: Refers to a flaw in the actual hardware or electronic system.

Fault: It is a model or representation of defect for analyzing in a computer program.

Error: It is caused by a defect and happens when a fault in hardware causes line/ gate output to have a wrong value.

Failure: This occurs when a defect causes misbehavior in the circuit or functionality of a system and cannot be reversed or recovered.

Fault Coverage: Percentage of the total number of logical faults that can be tested using a given test set T.

Defect Level: Refers to the fraction of shipped parts that are defective. Or, the proportion of the faulty chip in which fault isn’t detected and has been classified as good.
where Y is the yield, means the fraction of the chips fabricated that are good.
</details>


## Day-6-Introduction to logic synthesis in DC

<details>
<summary> Introduction </summary>

*Synthesis*
-RTL to Gate level translation.

-The design is converted inta gate and connections are made betn the gates.

-INPUT to Synthesis :     1. RTL      2. .lib

*Contents of .lib*
A typical Liberty file contains detailed information about the behaviour of standard cells, including :
    -Timing Information : This includes delay, transition and capacitance values associated with the standard cells. Timing information specifies how the cells behave under different input conditions.
    -Power Information : Liberty file also provides data on power consumption , including static power and dynamic power characteristics. This information is crucial for optimizing the power consumption in IC.
    -Functional Behaviour : Descriptions of the logical functionality of standard cells, such as input and output pins and logical equations and any additional attributesthat define their operation.
    -Operating Conditions : Liberty files may include information about different operating condition in terms of process , voltage and temperature under which all cells are characterized.
    

*Need of Liberty files*:

Timing Analysis : EDA tools use Liberty files to perform static timing analysis, ensuring that the IC design meets specified timing constraints. This is critical for achieving desired performance targets.

Power Optimization : Power consumption is a significant concern in modern IC design. Liberty files provide power data that allows designers to optimize power usage and meet energy efficiency goals.

Design Closure : During the design process, designers use Liberty files to guide the synthesis, placement, and routing of standard cells. The data in these files helps achieve design closure by ensuring that the design meets performance, power, and area targets.

Variability Handling : Variability in manufacturing processes can impact the behavior of standard cells. Liberty files may include data for different process corners to account for manufacturing variations.



*Constraints*
Constraints are the instructions that the designer apply during various step in VLSI chip implementation, such as logic synthesis, clock tree synthesis, Place and Route, and Static Timing Analysis. They define what the tools can or cannot do with the design or how the tool behaves. In VLSI design, constraints are essential parameters and limitations that guide the development process to ensure that the resulting integrated circuits (ICs) meet specific performance, timing, and functionality requirements. These constraints play a crucial role in achieving a successful VLSI design.

</details>

<details>
<summary> DC Complier </summary>

Design Compiler ,  is a high-level synthesis tool developed by Synopsys, a leading provider of EDA solutions. It plays a pivotal role in the process of designing complex integrated circuits (ICs) and is an integral part of modern VLSI design flows.

Important terms used

- Synopsys Design Constraints(SDC) : These are the design constraints which are supplied to DC to enable appropriate optimization suitable for achieving the best implementation.
- .lib : Design Library which contains the Standard cells.
- .db : Same as .lib but in a different format. DC understands libraries in .db format
- .ddc : Synopsys propreitary format for storing the design information. DC can write out and read in DDC.
- Design : RTL files which has the behavioral model of the design.

```
                Read STD Cell/tech.lib
			 ↓
		Read Design (Verilog and Design.lib)
			 ↓
		Read SDC
			 ↓
		Link the Design
			 ↓
		Synthesize
			 ↓
		Generate Report and analyse QoR
			 ↓
		Write out the Netlist
```

The DC compiler does not understand .lib , so the .lib is converted to .db format. lib format is for user reference.

</details>


<details>
<summary> Labs on DC Complier </summary>

 Invoking dc_shell. Then we echo target library and link_library which returns an imaginary pointer library namely your library, which needs to be set.
```
 echo $target_library
 echo $link_library
```
 
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/f49dcd5024e5b30f51e644034e3152296993c1da/day5/dc_shell1.png">

The RTL design code is 
```
module lab1_flop_with_en ( input res , input clk , input d , input en , output reg q);
always @ (posedge clk , posedge res)
begin
	if(res)
		q <= 1'b0;
	else if(en)
		q <= d;	
end
endmodule
```
Synthesis of this design code can be done using the following commands
```
read_verilog <path of design file>
read_db <path of .db>
write -f verilog -out <net_filename>
```
Below is the screenshot of the output window after compile This generates the netlist file but it consists of some seqgen library as shown in the figure and not the .db file even though we have read the .db file, This is beacuse we didn't set link and target library,
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b387b6d96107fc8d9f1917bbabf3c21c0007a378/day5/dc_shell2.png">

To set the link_library and target_library we use the following commands:
```
set target_library <path of .db>
set link_library { * path of the .db }
link
compile
write -f verilog -out <net_filename>
```
The generated netlist
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b387b6d96107fc8d9f1917bbabf3c21c0007a378/day5/dc_shell3.png">

*Labs on Design Vision*
To launch Design Vision we need to enable c shell and then give design Vision:
```
csh
design_vision
```
After launching the design_vison first we need to the net to .ddc which is read by Design_vision tool which can be done by using the below command
```
write -f ddc -out <filename_name>
```
Then we can start GUI and then read the .ddc file generated above. This ddc file contains all the information of the tool memory of that particular session. ddc is synopys proprietary format i.e it can be read only br synopsys tools.When the .db is read it automatically reads the linked .db file.
If we have an RTL design that we want to synthesize and we have the Verilog code available, we would typically use read_verilog to start the synthesis process. However, if we have a DDC-formatted design from a previous run or from another tool in the Synopsys toolchain, we would use read_ddc to work with that design in Design Compiler's GUI or command-line environment.
When we click lab1 and then schematic we get the schematic view of the Design show below:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b387b6d96107fc8d9f1917bbabf3c21c0007a378/day5/dc_shell_L2_1.png">

*Lab on DC Setup*
The .synopys_dc.setup file for the above example of mux and d flip flop is as follows :

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b387b6d96107fc8d9f1917bbabf3c21c0007a378/day5/dc_shell_L3_2_target_lib_setting.png">

```
set target_library /home/a.chinchani/DC_WORKSHOP/lib/sky130_fd_sc_hd_tt_025c_1v80.db
set link_library {* $target_library }
```
</details>


<details>
<summary> Labs on TCL </summary>
Tcl (Tool Command Language) is a scripting language used for automating tasks. In EDA, it's used to automate design processes. Here are loops in Tcl:
	
1. While Loop:
while is used for repeating a block of code as long as a condition is true.

Example:

```
set i 0
while {$i < 5} {
    puts "Iteration $i"
    incr i
	}
```

2. For Loop:
for is used for iterating over a range or a list.

Example:
```
for {set i 0} {$i < 5} {incr i} {
    puts "Iteration $i"
}
```

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b387b6d96107fc8d9f1917bbabf3c21c0007a378/day5/tcl_1.png">

*Example*
These codes can be written in tickle file
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b387b6d96107fc8d9f1917bbabf3c21c0007a378/day5/tcl_example_1.png">

Result

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b387b6d96107fc8d9f1917bbabf3c21c0007a378/day5/tcl_example_1_result.png">

</details>


## Day-7-Basic of STA

<details>
<summary> Introduction to STA </summary>

STA breaks down the design into time pathways before doing timing analysis. The following factors make up each time path:

Startpoint: The beginning of a timing route in which data is launched by a clock edge or must be ready at a certain moment. Every startpoint must be a register clock pin or an input port.

Combinational logic network: It includes elements with no internal state or memory. AND, OR, XOR, and inverter elements are allowed in combinational logic, but flip-flops, latches, registers, and RAM are not.

Endpoint: When data is caught by a clock edge or when it needs to be provided at a specified moment, this is the end of a timing path. A register data input pin or an output port must be present at each endpoint.

Static timing analysis calculates a maximum delay using the longest way and a minimum delay using the shortest path.

A Setup time (Max Delay Constraint) refers to a design specification or requirement that imposes an upper limit on the delay a signal can experience while propagating through a specific path or circuit within an integrated circuit. Consider a example of 2 D flip flop connected with a combinational logic in between them.

Tck >= Tcq + Tcomb + Tsu

Hold time (Min Delay constraint) refers to a design specification or requirement that sets a minimum allowable delay for a signal to propagate through a specific path or circuit within an integrated circuit. This constraint is used to ensure that certain signals within the circuit do not propagate too quickly, which can lead to timing violations and potential operational issues.

Thold < Tcq + Tcomb

*Timing Arc*
 A timing arc defines the propagation of signals through logic gates/nets and defines a timing relationship between two related pins. Timing arc is one of the components of a timing path. Static timing analysis works on the concept of timing paths. Each path starts from either primary input or a register and ends at a primary output or a register. In-between, the path traverses through what are known as timing arcs. We can define a timing arc as an indivisible path/constraint from one pin to another that tells EDA tool to consider the path/relationship between the pins. For instance, AND, NAND, NOT, full adder cell etc. gates have arcs from each input pin to each output pin.

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/4c967a1c4855c5b1a5a974bb47f6345591ae6ac3/PD%23Day7/download.png">
 Consider a case of 2:1 Mux this has 3 timing arcs

A -> Z

B -> Z

sel -> Z

this implies that Z ooutput can change from either A,B or sel

Sequential Cells Timing arcs

For D flip flop it is Clock to Q delay timing arc and setup , hold time arcs.

For Latches it is clock to Q delay timing arc , D to Q timing arcs ,setup hold time arcs.

Timing paths in VLSI design are specific routes or signal paths within a digital circuit where the timing characteristics, including signal propagation delays, setup times, hold times, and clock-to-q delays, are analyzed to ensure the circuit's correct and reliable operation. These paths are crucial for timing analysis and play a central role in achieving the desired performance and functionality of the integrated circuit. Timing paths typically include a starting point (often a flip-flop or input pin), a set of logic gates and interconnections, and an ending point (another flip-flop or output pin).

Start points of timing path

Input ports
Clock pins of regs
End point of timing path

Output ports
D pin of D flip flop / D Latch
Always the timing path start at one of the start point and ends at one of the end point

Clock -> D (Reg 2 Reg)

Clock -> Output port (I/O timing path)

input port -> D (I/O timing path)

input port -> Output port (These should not be present)
Consider the circuit
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/d4a75e99e5bcd37ea0a6bf4b47a92e336f231700/PD%23Day7/exa.png">
In this Reg 2 Reg is constrained by clock , Reg to out is constrained by Output external delay and clock period , In 2 Reg is constrained by input external delay and clock period.

In addition to this Input transition delaya are also constrained as signal transition are not ideal , As delay are function of input transition delay and load capacitance they both need to be constrain.
</details>

<details>
<summary> Labs </summary>
Timing File (.lib) consists of ASCII representations of Timing, Area, and Power associated with the Standard cell. The Naming convention in the timing file follows PVT format (Process, Voltage, Temperature). For example, the standard library used in our case was sky130_fd_sc_hd_tt_025C_1v8, this name suggests that we are using 130 nm technology and the process is typical, temperature is 25C, and 1.8 V represents the voltage.
The common part of Lib file contains
- Library name and technology name
- Units (of time, power, voltage, current, resistance and capacitance)
- Value of operating condition ( process, voltage and temperature) – Max, Min and Typical 

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8204f51893df840de7100d1c433293e9edb1e96c/PD%23Day7/opening_lib.png">

Based on operating conditions there are three different lib files for Max, Min and Typical corners. In the second part of Lib file, it contains cell-specific information for each cell. 

Cell-specific information in Lib file is mainly
- Cell name
- Pin name
- Area of cell
- Leakage power in respect of input pins logic state.

Also It contains Pins details like
- Pin name
- Pin direction
- Internal power
- Capacitance
- Raise capacitance
- Fall Capacitance
- Fanout load
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8204f51893df840de7100d1c433293e9edb1e96c/PD%23Day7/opening_lib.png">

A Look-Up Table (LUT) in a Liberty file is a component that defines the logical behavior and timing characteristics of a combinational logic cell within a digital library. Liberty files are used in the electronic design automation (EDA) industry to represent libraries of standard cells that can be used in VLSI (Very Large Scale Integration) design.

index1 represents input transition , index2 represeents output load capacitance

example of and2_1 gate index table
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8204f51893df840de7100d1c433293e9edb1e96c/PD%23Day7/and2_index.png">

*Unateness*
A function is said to be unate if the rise transition on the positive unate input variable causes the ouput to rise or no change and vice versa.

Negative unateness means cell output logic is inverted version of input logic. eg. In inverter having input A and output Y, Y is -ve unate w.r.t A. Positive unate means cell output logic is same as that of input.
These +ve ad -ve unateness are constraints defined in library file and are defined for output pin w.r.t some input pin.

A clock signal is positive unate if a rising edge at the clock source can only cause a rising edge at the register clock pin, and a falling edge at the clock source can only cause a falling edge at the register clock pin.

A clock signal is negative unate if a rising edge at the clock source can only cause a falling edge at the register clock pin, and a falling edge at the clock source can only cause a rising edge at the register clock pin. In other words, the clock signal is inverted.

A clock signal is not unate if the clock sense is ambiguous as a result of non-unate timing arcs in the clock path.

And gate is an example of positive Unateness:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/8204f51893df840de7100d1c433293e9edb1e96c/PD%23Day7/and2_1_unnate.png">

Comparing 2 differnt flavour of and gates namely and2_0 and and2_1 , we see that area of and2_1 > and2_0
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/f0cf73c96d30c52fd66281f4d82e1003696ea95b/PD%23Day7/Capture.PNG">

Sequential flops have clock pin as true

```
area : 38.787200000;
        cell_footprint : "sky130_fd_sc_hd__sdfbbn";
        cell_leakage_power : 0.0153947700;
        driver_waveform_fall : "ramp";
        driver_waveform_rise : "ramp";
        ff ("IQ","IQ_N") {
            clear : "!RESET_B";
            clear_preset_var1 : "H";
            clear_preset_var2 : "L";
            clocked_on : "!CLK_N";
            next_state : "(D&!SCE) | (SCD&SCE)";
            preset : "!SET_B";
        }
        pg_pin ("VGND") {
            pg_type : "primary_ground";
            related_bias_pin : "VPB";
            voltage_name : "VGND";
        }
        pg_pin ("VNB") {
            pg_type : "nwell";
            physical_connection : "device_layer";
            voltage_name : "VNB";
        }
        pg_pin ("VPB") {
            pg_type : "pwell";
            physical_connection : "device_layer";
            voltage_name : "VPB";
        }
        pg_pin ("VPWR") {
            pg_type : "primary_power";
            related_bias_pin : "VNB";
            voltage_name : "VPWR";
        }
        pin ("CLK_N") {
            capacitance : 0.0017800000;
            ** clock : "true";  ** -------------> Clock is true
            direction : "input";
            fall_capacitance : 0.0016980000;
         
```


Unnateness of D flip flop positive edge triggered
```
                related_pin : "CLK_N";
                rise_transition ("del_1_7_7") {
                    index_1("0.0100000000, 0.0230506000, 0.0531329000, 0.1224740000, 0.2823110000, 0.6507430000, 1.5000000000");
                    index_2("0.0005000000, 0.0013189500, 0.0034792400, 0.0091778800, 0.0242103000, 0.0638642000, 0.1684670000");
                    values("0.0232978000, 0.0295765000, 0.0465064000, 0.0946410000, 0.2265447000, 0.5754117000, 1.5026856000", \
                        "0.0234848000, 0.0296225000, 0.0464747000, 0.0944869000, 0.2264113000, 0.5750624000, 1.5045718000", \
                        "0.0233643000, 0.0295607000, 0.0464747000, 0.0945168000, 0.2263061000, 0.5753233000, 1.5028371000", \
                        "0.0235687000, 0.0297767000, 0.0466145000, 0.0944561000, 0.2259604000, 0.5746931000, 1.5046934000", \
                        "0.0235661000, 0.0295917000, 0.0466156000, 0.0945248000, 0.2261588000, 0.5747037000, 1.5006447000", \
                        "0.0236305000, 0.0297841000, 0.0466114000, 0.0943436000, 0.2264104000, 0.5749078000, 1.5007792000", \
                        "0.0234834000, 0.0296178000, 0.0466203000, 0.0946091000, 0.2266867000, 0.5748321000, 1.5022009000");
                }
                timing_sense : "non_unate";
                timing_type : "falling_edge";
            }
```


Unateness of D latch positive edge triggered
```
                related_pin : "GATE_N";
                rise_transition ("del_1_7_7") {
                    index_1("0.0100000000, 0.0230506000, 0.0531329000, 0.1224740000, 0.2823110000, 0.6507430000, 1.5000000000");
                    index_2("0.0005000000, 0.0013104500, 0.0034345500, 0.0090016200, 0.0235923000, 0.0618331000, 0.1620580000");
                    values("0.0290359000, 0.0360989000, 0.0537774000, 0.1023029000, 0.2327008000, 0.5800371000, 1.4992581000", \
                        "0.0290669000, 0.0360541000, 0.0537217000, 0.1023566000, 0.2325888000, 0.5812102000, 1.5037938000", \
                        "0.0289580000, 0.0359722000, 0.0537431000, 0.1023093000, 0.2327867000, 0.5797032000, 1.5054989000", \
                        "0.0289144000, 0.0360224000, 0.0538419000, 0.1022993000, 0.2324767000, 0.5806629000, 1.5049062000", \
                        "0.0289832000, 0.0360823000, 0.0537268000, 0.1023169000, 0.2327650000, 0.5794586000, 1.5054222000", \
                        "0.0290149000, 0.0360945000, 0.0537585000, 0.1023309000, 0.2324873000, 0.5810031000, 1.4970503000", \
                        "0.0289586000, 0.0360057000, 0.0538139000, 0.1022934000, 0.2326491000, 0.5787922000, 1.5045210000");
                }
                timing_sense : "non_unate";
                timing_type : "falling_edge";
            }
```



**lab on .lib in dc_compiler**

Ex 1 : To print all the sequential gates
```
dc_shell> echo $target_library 
DC_WORKSHOP/lib/sky130_fd_sc_hd__tt_025C_1v80.db
dc_shell> get_lib_cells */* -filter "is_sequential == true"
{sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtn_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxtp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtn_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_1 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_2 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_4}
```

Ex 2 : To Prints the library linked
```
dc_shell> list_lib
Logical Libraries:
-------------------------------------------------------------------------
Library		File			Path
-------		----			----
  sky130_fd_sc_hd__tt_025C_1v80 sky130_fd_sc_hd__tt_025C_1v80.db /home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/lib
1
```

Ex 3 : the list of cells from the collection
```
dc_shell> foreach_in_collection my_lib_cell [get_lib_cells */*and*] {                                                                                                                                                                      set my_lib_cell_name [get_object_name $my_lib_cell];                                                                                                                                                               echo $my_lib_cell_name;                                                                                                                                                                                            }
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_0
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2b_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2b_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and2b_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3b_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3b_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and3b_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4b_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4b_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4b_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4bb_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4bb_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__and4bb_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_8
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_2
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_4
```


Ex 4: Prints the functionality of a particular cell
```
dc_shell> foreach_in_collection my_pins [get_lib_pins sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/*] {
set my_pin_name [get_object_name $my_pins];
set pin_dir [get_lib_attribute $my_pin_name direction];
echo $my_pin_name $pin_dir;
}
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/A'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/A 1
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/B'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/B 1
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/C'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/C 1
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/D'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/D 1
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/Y 2
dc_shell> get_lib_attribute sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/Y function
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/Y'. 
(!A) | (!B) | (!C) | (!D)
```
Ex 5: To find the output pin name and its functionality for multiple cells

First make vim file by name my_script.tcl , then inside gvim file write :
```
set my_list [list sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4 \
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1 ]



#For each cell in  the list, find the output pin name and its functionality


foreach my_cell $my_list {
foreach_in_collection my_lib_pin [get_lib_pins ${my_cell}/*] {
set my_lib_pin_name [get_object_name $my_lib_pin];
set a [get_lib_attribute $my_lib_pin_name direction];
if {$a > 1} {
set fn [get_lib_attribute $my_lib_pin_name function];
echo $my_lib_pin_name $a $fn;
}
}

}
```
Then Source the file 

dc_shell> source my_script.tcl

```
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1/A'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1/Y 2 (!A) | (!B) | (!C)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2/A'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2/Y 2 (!A) | (!B) | (!C)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4/A'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4/Y 2 (!A) | (!B) | (!C)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1/A_N'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_1/Y 2 (A_N) | (!B) | (!C)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2/A_N'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_2/Y 2 (A_N) | (!B) | (!C)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4/A_N'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3b_4/Y 2 (A_N) | (!B) | (!C)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1/A'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1/D'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_1/Y 2 (!A) | (!B) | (!C) | (!D)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/A'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/D'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_2/Y 2 (!A) | (!B) | (!C) | (!D)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4/A'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4/D'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4_4/Y 2 (!A) | (!B) | (!C) | (!D)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1/A_N'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1/D'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_1/Y 2 (A_N) | (!B) | (!C) | (!D)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2/A_N'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2/D'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_2/Y 2 (A_N) | (!B) | (!C) | (!D)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4/A_N'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4/B'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4/D'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4b_4/Y 2 (A_N) | (!B) | (!C) | (!D)
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1/A_N'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1/B_N'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1/C'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1/D'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1/Y'. 
Performing get_lib_attribute on library object 'sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1/Y'. 
sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand4bb_1/Y 2 (A_N) | (B_N) | (!C) | (!D)
```
Everywhere its showing its pin name and functionality.
Similarly , We can do for other attributes like area, capacitance, clock etc.
 To find the attributs :

dc_shell> list_attributes -app > a

dc_shell> sh gvim a &
</details>




## Day-8-Advanced Constraints

<details>
<summary> Clock Terminology </summary>


We know that when the when the clock is constrained , Actually clock period gets constrained , which in turn limits the combinational delay i.e

Tclk >= Tcq + Tcomb + Tst

Tcomb <= Tclk - (Tcq + Tst)



Clock Generator are a critical component of VLSI (Very Large Scale Integration) circuits, playing a fundamental role in synchronizing various components of an integrated circuit (IC). They provide clock signals that control the timing of digital operations within the IC. Clock generators are designed to produce clock signals with specific characteristics, such as frequency, duty cycle, and phase, to meet the requirements of the overall system.

*Types of clock generators*

    - Oscillators: These are widely used as clock generators. They generate continuous periodic signals without an external input. Common types include RC oscillators, LC oscillators, and crystal oscillators.

    - Phase-Locked Loops (PLLs): PLLs are versatile clock generators that can generate clock signals with adjustable frequency and phase. They are often used for clock synchronization and multiplication.

    - Delay-Locked Loops (DLLs): DLLs are used to align the phase of a clock signal with respect to another reference clock signal.

    - Ring Oscillators: These are simple but effective oscillators often used for generating clock signals with relatively low frequencies.

    - Crystal Oscillators: They are highly stable and accurate oscillators that use piezoelectric crystals to generate clock signals.


Consider the above circuit in this the clock arrives at flop B at 100 ps and at flop A at 100 ps. From this it clear that clock doesnot arrive at same time for all flops. This difference in arrival of clock is called skew.

    - Deterministic Clock Skew: Deterministic clock skew is predictable and results from known factors such as wire delays, signal routing, and clock distribution. It is typically caused by the physical characteristics of the circuit and can be analyzed and compensated for during the design phase. Techniques like clock tree synthesis and buffer insertion are used to mitigate deterministic skew.

    - Random Clock Skew: Random clock skew, also known as process-induced skew, is caused by manufacturing process variations that affect the timing of signals. These variations can lead to slightly different propagation delays for clock signals across different parts of a chip. Random skew is not easily predictable and can vary from chip to chip, even within the same manufacturing batch. To address random skew, designers often use techniques like over-design and guard-banding to ensure that the circuit operates reliably under worst-case conditions.

    - Global Clock Skew: Global clock skew refers to the difference in arrival times of a clock signal at various points across the entire chip. It affects all elements of the chip and can lead to synchronization issues between different clock domains. Managing global clock skew is a critical aspect of clock distribution in large and complex integrated circuits. Global skew can be reduced by careful clock tree synthesis and by minimizing the length of critical paths in the design.

    - Local Clock Skew: Local clock skew is specific to a particular region or block within the chip. It can result from variations in the lengths of wires or traces that carry the clock signal to different parts of a block. Local skew is often easier to manage than global skew because it affects a smaller portion of the chip. Techniques like buffer insertion and clock gating can be used to mitigate local clock skew.

Positive and Negative Skew: Clock skew can be further categorized into positive skew and negative skew based on whether clock signals arrive later or earlier than the ideal clock edge, respectively.

        - Positive Skew: Positive skew occurs when clock signals arrive at different destinations later than the ideal clock edge. It can lead to setup time violations.
        - Negative Skew: Negative skew occurs when clock signals arrive earlier than the ideal clock edge at different destinations. Negative skew can result in hold time violations.

Clock Jitter is a timing variation or uncertainty in the period or phase of a clock signal. It represents the deviation of the actual clock signal edges from their ideal, regularly spaced positions. Clock jitter can occur due to various factors and can have significant implications for the performance and reliability of digital systems.

Clock latency refers to the time delay or propagation delay that a clock signal experiences as it travels from its source to various points within an integrated circuit (IC) or digital system. It represents the time it takes for the clock signal to propagate through various components, interconnects, and buffers before reaching its destination.

Source latency: The source latency of a clock, also known as clock source latency, refers to the delay or latency introduced by the clock generation circuitry at its source before the clock signal is distributed to other parts of the integrated circuit (IC) or digital system.

Network latency : Network latency in the context of a clock typically refers to the delay or time delay introduced when transmitting a clock signal across a network or communication medium.

Clock Modelling

We should model the clock for:

    Period
    Source latency
    Clock skew
    Clock Network
    Clock Network latency
</details>


<details>
<summary> Labs on Advanced Constrains </summary>

**1. Checking the target and link Library**
```
dc_shell> echo $target_library 
DC_WORKSHOP/lib/sky130_fd_sc_hd__tt_025C_1v80.db

dc_shell> echo $link_library 
*$target_library
```
**2. Reading and linking verilog file**
```
dc_shell> read_verilog verilog_files/lab8_circuit.v
Loading db file '/home/synopsys/DC/syn_vT-2022.03-SP5-1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/DC/syn_vT-2022.03-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading verilog file '/home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/lab8_circuit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file '*$target_library'. (UID-3)
Compiling source file /home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/lab8_circuit.v

Inferred memory devices in process
	in routine lab8_circuit line 4 in file
		'/home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/lab8_circuit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      REGA_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      REGC_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      REGB_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/lab8_circuit.db:lab8_circuit'
Loaded 1 design.
Current design is 'lab8_circuit'.
lab8_circuit


dc_shell> link

  Linking design 'lab8_circuit'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  lab8_circuit                /home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/lab8_circuit.db
  sky130_fd_sc_hd__tt_025C_1v80 (library) /home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/lib/sky130_fd_sc_hd__tt_025C_1v80.db

1


dc_shell> compile_ultra 
Loading db file '/home/synopsys/DC/syn_vT-2022.03-SP5-1/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/lib/sky130_fd_sc_hd__tt_025C_1v80.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.4 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.4 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 8                                      |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 3                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
```

**3. Listing ports in design**

```
dc_shell> get_ports 
{rst clk IN_A IN_B OUT_Y out_clk}
# returns all the ports present in the design


dc_shell> foreach_in_collection my_port [get_ports *] {
set my_port_name [get_object_name $my_port];
echo $my_port_name;
}
rst
clk
IN_A
IN_Blmstat -c 27020@srilc01 -f Design-Compiler

OUT_Y
out_clk

#Listing port with direction

dc_shell> foreach_in_collection my_port [get_ports *] {                                                                                                                                                                                                                    set my_port_name [get_object_name $my_port];
                 set dir [get_attribute [get_ports $my_port_name] direction];
                 echo $my_port_name $dir;
                 }                                                                                                                                                                                               
rst in
clk in
IN_A in
IN_B in
OUT_Y out
out_clk out
```
**4. Listing Cells in design**

```
dc_shell> get_cells *
 {REGA_reg REGB_reg REGC_reg U9 U10 U11 U12 U13 U14}

By default system gives hierarchical cells:
dc_shell> get_cells * -hier -filter "is_hierarchical == false"
{REGA_reg REGB_reg REGC_reg U9 U10 U11 U12 U13 U14}


For listing Reference cells :

dc_shell> foreach_in_collection my_cell [get_cells * -hier] {
 set my_cell_name [get_object_name $my_cell];
 set rname [get_attribute [get_cells $my_cell_name] ref_name];
echo $my_cell_name $rname;
}

REGA_reg sky130_fd_sc_hd__dfrtp_1
REGB_reg sky130_fd_sc_hd__dfrtp_1
REGC_reg sky130_fd_sc_hd__dfrtp_1
U9 sky130_fd_sc_hd__clkinv_1
U10 sky130_fd_sc_hd__clkinv_1
U11 sky130_fd_sc_hd__nor2_1
U12 sky130_fd_sc_hd__a21oi_1
U13 sky130_fd_sc_hd__clkinv_1
U14 sky130_fd_sc_hd__nand2_1

```
Now we convert our design into ddc

dc_shell> write -f ddc -out verilog_files/lab8_circuit.ddc

Then open design_vision gui in another tab read ddc file of lab8.
The schematic of lab8_circuit.ddc as gvien below:

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/cf5b0991e603accfcdcd5af37e353c6526456714/PD%23day8/lab8_schematic.png">

```
design_vision> foreach_in_collection my_pin [all_connected n5] {
set pin_name [get_object_name $my_pin];
set dir [get_attribute [get_pins $pin_name] direction];
echo $pin_name $dir;
}
U11/Y out
U13/A in
U12/B1 in
```
**4. Getting Pin of Design**

```
dc_shell> get_pin *
{REGA_reg/D REGA_reg/CLK REGA_reg/RESET_B REGA_reg/Q REGB_reg/D REGB_reg/CLK REGB_reg/RESET_B REGB_reg/Q REGC_reg/D REGC_reg/CLK REGC_reg/RESET_B REGC_reg/Q U9/A U9/Y U10/A U10/Y U11/A U11/B U11/Y U12/A1 U12/A2 U12/B1 U12/Y U13/A U13/Y U14/A U14/B U14/Y}

Listing it vertically:
dc_shell> foreach_in_collection my_pin [get_pins *] {
set pin_name [get_object_name $my_pin];
echo $pin_name;
}
REGA_reg/D
REGA_reg/CLK
REGA_reg/RESET_B
REGA_reg/Q
REGB_reg/D
REGB_reg/CLK
REGB_reg/RESET_B
REGB_reg/Q
REGC_reg/D
REGC_reg/CLK
REGC_reg/RESET_B
REGC_reg/Q
U9/A
U9/Y
U10/A
U10/Y
U11/A
U11/B
U11/Y
U12/A1
U12/A2
U12/B1
U12/Y
U13/A
U13/Y
U14/A
U14/B
U14/Y
```
If pin is input pin  the list it:

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/860ccf555961c8b9e9918c7606f4e155da4ba6b3/PD%23day8/querry_tcl.png">

After Sourcing tcl file we get this result:
```
dc_shell> source  querry.tcl 
REGA_reg/CLK
REGB_reg/CLK
REGC_reg/CLK
```
**5. Creating Clock**

```
dc_shell> create_clock -name MYCLK -per 10 [get_ports clk]
1
dc_shell> get_clocks *
{MYCLK}

## Reporting Clock
dc_shell> report_clock *
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 15:12:44 2023
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
MYCLK           10.00   {0 5}                         {clk}
--------------------------------------------------------------------------------
1

dc_shell> get_attribute [get_ports out_Optimizationsclk] clocks --------> It tells what are clocks reaching the pin.
{MYCLK}                       
dc_shell> get_attribute [get_ports out_clk] clock ---------> It tells is the pin meant to be a clock pin or not.
Warning: Attribute 'clock' does not exist on port 'out_clk'. (UID-101)
```
Creating different types of clock :
```
dc_shell> create_clock -name MYCLK -per 10 [get_ports clk] -wave {5 10} -----> Clock with rising edge at 5 and falling edge at 10. 50% duty cucle.
dc_shell> create_clock -name MYCLK -per 10 [get_ports clk] -wave {0 2.5} -----> Clock with rising edge at 0 and falling edge at 2.5. 25% duty cycle.
dc_shell> create_clock -name MYCLK -per 10 [get_ports clk] -wave {15 20} ----> rising edge at 15, before 15ns no clock.
```
To remove clock :

dc_shell> remove_clock <clock_name>


**6. Report_timing**

In report timing it says (Path is unconstrained) because clock is not present.
So, we create a clock first...
```
dc_shell> create_clock -name MYCLK -per 10 [get_ports clk]
1


dc_shell> report_timing -to REGC_reg/D
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 15:54:55 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: REGB_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Endpoint: REGC_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGB_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00       0.00 r
  REGB_reg/Q (sky130_fd_sc_hd__dfrtp_1)                   0.29       0.29 r
  U14/Y (sky130_fd_sc_hd__nand2_1)                        0.04       0.34 f
  REGC_reg/D (sky130_fd_sc_hd__dfrtp_1)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock MYCLK (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  REGC_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00      10.00 r
  library setup time                                     -0.12       9.88
  data required time                                                 9.88
  --------------------------------------------------------------------------
  data required time                                                 9.88
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        9.55
```
This report timing will show the arival time and required time with slack. It will not show uncertanity , input and output external delay, latency because we have not modeled it yet.

```
dc_shell> set_clock_latency -source 2 [get_clocks MYCLK]
1
dc_shell> set_clock_latency 1 [get_clocks MYCLK]
1
dc_shell> set_clock_uncertainty -setup 0.5 [get_clocks MYCLK]
1
dc_shell> set_clock_uncertainty -hold 0.5 [get_clocks MYCLK]
1
```

FOR  SETUP :
```
dc_shell> report_timing -to REGC_reg/D 
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 16:02:40 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: REGB_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Endpoint: REGC_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00            ------------> changed from 0 to 3 clock network latency =source latency + nwetwork latency = 2 + 1=3
  REGB_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00       3.00 r
  REGB_reg/Q (sky130_fd_sc_hd__dfrtp_1)                   0.29       3.29 r
  U14/Y (sky130_fd_sc_hd__nand2_1)                        0.04       3.34 f
  REGC_reg/D (sky130_fd_sc_hd__dfrtp_1)                   0.00       3.34 f
  data arrival time                                                  3.34

  clock MYCLK (rise edge)                                10.00      10.00
  clock network delay (ideal)                             3.00      13.00            -----------> changed from 0 to 3 clock network latency =source latency + nwetwork latency = 2 + 1=3
  clock uncertainty                                      -0.50      12.50            -----------> Uncertanity is subtracted
  REGC_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00      12.50 r
  library setup time                                     -0.12      12.38
  data required time                                                12.38
  --------------------------------------------------------------------------
  data required time                                                12.38
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                        9.05        --------------------> slack went down from 9.55 to 9.05
```


FOR HOLD 

```
dc_shell> report_timing -to REGC_reg/D -delay_type min
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 16:09:25 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: REGA_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Endpoint: REGC_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00
  REGA_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00       3.00 r
  REGA_reg/Q (sky130_fd_sc_hd__dfrtp_1)                   0.29       3.29 r
  U14/Y (sky130_fd_sc_hd__nand2_1)                        0.04       3.33 f
  REGC_reg/D (sky130_fd_sc_hd__dfrtp_1)                   0.00       3.33 f
  data arrival time                                                  3.33

  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00
  clock uncertainty                                       0.50       3.50     ---------> Uncertainity is added
  REGC_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00       3.50 r
  library hold time                                      -0.05       3.45
  data required time                                                 3.45
  --------------------------------------------------------------------------
  data required time                                                 3.45
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12
```
**8. Modeling IO delays**


When we do *report_timing -from IN_A* we get path is unconstrained. We set IO Constrains :
```
dc_shell> set_input_delay -max 5 -clock [get_clocks MYCLK] [get_ports IN_A]
1
dc_shell> set_input_delay -max 5 -clock [get_clocks MYCLK] [get_ports IN_B]
1
dc_shell> set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports IN_B]
1
dc_shell> set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports IN_A]
1
dc_shell> set_input_transition -max 0.3 [get_ports IN_A]
1
dc_shell> set_input_transition -max 0.3 [get_ports IN_B]
1
dc_shell> set_input_transition -min 0.1 [get_ports IN_B]
1
dc_shell> set_input_transition -min 0.1 [get_ports IN_A]
1
```

We get report_timing as :

FOR SETUP :

```
dc_shell> report_timing -from IN_A -trans -net -cap -nosplit 
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 16:20:38 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: IN_A (input port clocked by MYCLK)
  Endpoint: REGA_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock MYCLK (rise edge)                                                     0.00       0.00
  clock network delay (ideal)                                                 3.00       3.00
  input external delay                                                        5.00       8.00 f
  IN_A (in)                                                         0.30      0.00       8.00 f
  IN_A (net)                                    2         0.00                0.00       8.00 f
  U11/Y (sky130_fd_sc_hd__nor2_1)                                   0.16      0.22       8.22 r
  n5 (net)                                      2         0.01                0.00       8.22 r
  U13/Y (sky130_fd_sc_hd__clkinv_1)                                 0.05      0.07       8.29 f
  N0 (net)                                      1         0.00                0.00       8.29 f
  REGA_reg/D (sky130_fd_sc_hd__dfrtp_1)                             0.05      0.00       8.29 f
  data arrival time                                                                      8.29

  clock MYCLK (rise edge)                                                    10.00      10.00
  clock network delay (ideal)                                                 3.00      13.00
  clock uncertainty                                                          -0.50      12.50
  REGA_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                                     0.00      12.50 r
  library setup time                                                         -0.13      12.37
  data required time                                                                    12.37
  ----------------------------------------------------------------------------------------------
  data required time                                                                    12.37
  data arrival time                                                                     -8.29
  ----------------------------------------------------------------------------------------------
                                                                                         4.08   ----------------> Setup slack is reduced due input trans.

```

FOR HOLD : 
```
dc_shell> report_timing -from IN_A -trans -net -cap -nosplit -delay_type min
 
****************************************
Report : timing
        -path full
        -delay min
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 16:25:15 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: IN_A (input port clocked by MYCLK)
  Endpoint: REGB_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: min

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock MYCLK (rise edge)                                                     0.00       0.00
  clock network delay (ideal)                                                 3.00       3.00
  input external delay                                                        1.00       4.00 r
  IN_A (in)                                                         0.10      0.00       4.00 r
  IN_A (net)                                    2         0.00                0.00       4.00 r
  U12/Y (sky130_fd_sc_hd__a21oi_1)                                  0.04      0.07       4.07 f
  N1 (net)                                      1         0.00                0.00       4.07 f
  REGB_reg/D (sky130_fd_sc_hd__dfrtp_1)                             0.04      0.00       4.07 f
  data arrival time                                                                      4.07

  clock MYCLK (rise edge)                                                     0.00       0.00
  clock network delay (ideal)                                                 3.00       3.00
  clock uncertainty                                                           0.50       3.50
  REGB_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                                     0.00       3.50 r
  library hold time                                                          -0.05       3.45
  data required time                                                                     3.45
  ----------------------------------------------------------------------------------------------
  data required time                                                                     3.45
  data arrival time                                                                     -4.07
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.62

```
Setting Output Delay 

```
dc_shell> set_output_delay -max 5 -clock [get_clock MYCLK] [get_ports OUT_Y]
1
dc_shell> set_output_delay -min 1 -clock [get_clock MYCLK] [get_ports OUT_Y]
1
```
Report timing :

```
dc_shell> report_timing -to OUT_Y -cap -trans -nosplit
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 16:30:24 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: REGC_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Endpoint: OUT_Y (output port clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock MYCLK (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       3.00       3.00
  REGC_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00      0.00       3.00 r
  REGC_reg/Q (sky130_fd_sc_hd__dfrtp_1)         0.00      0.04      0.34       3.34 f
  U10/Y (sky130_fd_sc_hd__clkinv_1)             0.00      0.01      0.03       3.36 r
  OUT_Y (out)                                             0.01      0.00       3.36 r
  data arrival time                                                            3.36

  clock MYCLK (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       3.00      13.00
  clock uncertainty                                                -0.50      12.50
  output external delay                                            -5.00       7.50
  data required time                                                           7.50
  ------------------------------------------------------------------------------------
  data required time                                                           7.50
  data arrival time                                                           -3.36
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  4.14
```

After setting load
```
dc_shell> set_load -max 0.4 [get_ports OUT_Y]
1
dc_shell> set_load -min 0.1 [get_ports OUT_Y]
1
```

Report Timing

```
dc_shell> report_timing -to OUT_Y -cap -trans -nosplit
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 16:33:26 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: REGC_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Endpoint: OUT_Y (output port clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock MYCLK (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       3.00       3.00
  REGC_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00      0.00       3.00 r
  REGC_reg/Q (sky130_fd_sc_hd__dfrtp_1)         0.00      0.05      0.30       3.30 r
  U10/Y (sky130_fd_sc_hd__clkinv_1)             0.40      3.07      2.32       5.62 f
  OUT_Y (out)                                             3.07      0.00       5.62 f
  data arrival time                                                            5.62

  clock MYCLK (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       3.00      13.00
  clock uncertainty                                                -0.50      12.50
  output external delay                                            -5.00       7.50
  data required time                                                           7.50
  ------------------------------------------------------------------------------------
  data required time                                                           7.50
  data arrival time                                                           -5.62
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  1.88

```

Due to increase in load from 0 to 0.4 the transition time icreased, due to which we have more delay. Slack is also reduced. 


**9. Creating Generated Clock**
```
dc_shell> create_generated_clock -name MYGEN_CLK -master MYCLK -source [get_ports clk] -div 1 [get_ports out_clk]
1

dc_shell> report_clocks *
 
****************************************
Report : clocks
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 16:47:01 2023
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
MYCLK           10.00   {0 5}                         {clk}
MYGEN_CLK       10.00   {0 5}               G         {out_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
MYGEN_CLK     clk            {out_clk}      MYCLK          divide_by(1)
--------------------------------------------------------------------------------
```
As you can see my generated clock is created.

Now , if we do report_timing -to OUT_Y , it will show timing wrt MYCLK. But, we want report MYGEN_CLK.
```
dc_shell> set_clock_latency -max 5 [get_clocks MYGEN_CLK]
1
dc_shell> set_clock_latency -max 1 [get_clocks MYGEN_CLK]
1
dc_shell> set_output_delay -max 5 [get_ports OUT_Y] -clock [get_clocks MYGEN_CLK]
1
dc_shell> set_output_delay -min 1 [get_ports OUT_Y] -clock [get_clocks MYGEN_CLK]
1
```
Report Timing :
```
dc_shell> report_timing -to OUT_Y
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 12 17:03:59 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: REGC_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Endpoint: OUT_Y (output port clocked by MYGEN_CLK)
  Path Group: MYGEN_CLK                        -----------------------> Generated Clock is used
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00
  REGC_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00       3.00 r
  REGC_reg/Q (sky130_fd_sc_hd__dfrtp_1)                   0.30       3.30 r
  U10/Y (sky130_fd_sc_hd__clkinv_1)                       2.32       5.62 f
  OUT_Y (out)                                             0.00       5.62 f
  data arrival time                                                  5.62

  clock MYGEN_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             1.00      11.00
  output external delay                                  -5.00       6.00
  data required time                                                 6.00
  --------------------------------------------------------------------------
  data required time                                                 6.00
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


```



Example: lab8_circuit_modified

```ruby
module lab8 circuit (input rst, input clk , input IN_A , input IN_B , output OUT_Y , output out_clk output reg out_div_clk)
reg REGA, REGB , REGC ;
always @ (posedge clk , posedge rst )
begin
	if(rst)
	begin
		REGA <= 1'b0 ;
		REGB <= 1'b0 ;
		REGC <= 1'b0 ;
		out_div_clk <= 1'b0 ;
	end
	else
	begin
		REGA= IN_A | IN_B;
		REGB<- IN_A ^ IN_B;
		REGC <= !(REGA & REGB) ;
		out_div_clk <= ~out_div_clk
	end
end

assign OUT_Y = ~REGC ;

assign out_clk = clk;

endmodule
```

Loading the new design and Instead of writting constraints everytime we can create a .tcl program and then source it:

```
create_clock -name MYCLK -per 10 [get_ports clk];
set_clock_latency -source 2 [get_clocks MYCLK];
set_clock_latency 1 [get_clocks MYCLK];
set_clock_uncertainty -setup 0.5 [get_clocks MYCLK];
set_clock_uncertainty -hold 0.1 [get_clocks MYCLK];
set_input_delay -max 4 -clock [get_clocks MYCLK] [get_ports IN_A];
set_input_delay -max 4 -clock [get_clocks MYCLK] [get_ports IN_B];
set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports IN_A];
set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports IN_B];
set_input_transition -max 0.4 [get_ports IN_A];
set_input_transition -max 0.4 [get_ports IN_B];
set_input_transition -min 0.1 [get_ports IN_A];
set_input_transition -min 0.1 [get_ports IN_B];
create_generated_clock -name MYGEN_CLK -master MYCLK -source [get_ports clk] -div 1 [get_ports out_clk];
create_generated_clock -name MYGEN_DIV_CLK -master MYCLK -source [get_ports clk] -div 2 [get_ports out_div_clk]; 
set_output_delay -max 4 -clock [get_clocks MYGEN_CLK] [get_ports OUT_Y];
set_output_delay -min 1 -clock [get_clocks MYGEN_CLK] [get_ports OUT_Y];
set_load -max 0.4 [get_ports OUT_Y];
set_load -min 0.1 [get_ports OUT_Y];
```

When we give 
- set_input_delay -max 3 -clock <clock_name> [<definition_point>]

Here -max 3 implies that the data arrives 3 ns late compared to clock

- set_input_delay -max -3 -clock <clock_name> [<definition_point>]

Here the data is arriving 3 ns before the rising edge which helps in setup time

so negative max relaxes the path in case of setup

Positive max tightens the path in case of setup

In case of hold it is the opposite case negative min tightens the path and positive min relaxes the path.

- Now consider the case where two inputs In_C and In_D are given to combinational logic and it should be constraint , This design is independent of the original design.

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/5c1edee411118736dbf4a546d4d22ba9228f9b2b/PD%23day8/266766737-a595756f-21f0-4518-85bb-351eb3959551.png">

This can be done by using max_latency or using the virtual lab:
set_max_latency -from [<source_port_name>] -to [<destination_port_name>]

**10. Creating Virtual Clock 

create_clock -name <virtual_clock_name> -period

set_input_delay -max -clock <clock_name> -clock_fall -add [<destination_point>]

Here the -add is signify that we are appending this to already constrained path.

In cases where there are multiple load attached to a net , Transition delay can get further delayed depending on loading strain.

In such cases set_driving_cell is more recommanded.

NOTE

set_input_transition => It is used mainly for top level primary Input/output .
set_driving_cell => It is used for intrernal path.
Command for set_driving_cell is

set_driving_cell -lib_cell <lib_cell_ref_name> [all_inputs]

Labs on set_max_latency virtual_clocks
When we do report_timing -to OUT_Z , we get unconstrained path.

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/44610624eb8cde3640d1149e987b3da763773c56/PD%23day8/lab7_unconstrained.png">

Again when we compile the design is optimized and timing is met

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/dcdb2830c74f21a06eecb67b3da1c14e0d7bd75a/PD%23day8/Capture.PNG">

Viewing the design in Design_vision:

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1d926069f6fa03e8c15215a19e20a05c8173374e/PD%23day8/schematic.PNG">

*Lab on virtual clock*
Virtual CLock is a clock created without a definition point.

Creating virtual clock and constraining it.
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/7439f41278c95901be375d47a7bc8db6f2b6aaae/PD%23day8/lab8_commandvirt.png">

when we give report_timing -to OUT_Z -sig 4 , we get the path is violated.

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/f2ab4084911082033a768d6d40d0687e57972dc7/PD%23day8/lab8_violated.png">

When we again compile the design is optimized and slack is met :

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/1006f838a8df15ce08bdbcd8a678c7b60a3d05a5/PD%23day8/lab8_met.png">

</details>

## Day-9-Optimizations

<details>
<summary> Introduction to Combinational and Sequential Optimization </summary>

Optimization in VLSI design is a crucial aspect of creating efficient and high-performance integrated circuits (ICs). VLSI optimization involves improving various aspects of IC design, such as power consumption, area utilization, timing, and manufacturability.

The goals of optimization :

- Cost based Optimization
     Optimization till cost is met
     Over optimization of one goal can harm other goals.


- Performance Optimization:

    Speed: Improve the operational speed of the IC by minimizing delays, optimizing critical paths, and ensuring that the design meets specified timing requirements.
    Throughput: Enhance the overall system throughput by optimizing data flow and minimizing bottlenecks in the circuit.

- Power Optimization:

    Dynamic Power: Minimize dynamic power consumption to extend battery life in portable devices and reduce power dissipation in data centers.
    Static Power: Reduce static power (leakage power) to lower overall power consumption when the IC is in standby or idle mode.

- Goals for Synthesis

    > Meet Timing
    > Meet Area
    > Meet power
    > Meet Quality

    
*Combination logic Optimisation*

Combinational Logic Optimization squeeze the logic to get most optimized design in terms of area and power. There are various techniques for optimizing the circuit

    constant propagation(Direct propagation)
    Boolean Logic Optimization(K-Means ,QUine Mckluskey)

*Sequential Optimization*

Basic Sequential Optimization

    Sequential Constant propagation
    Retiming
    Unused Flop Removal
    Clock Gating

Advanced

    State Optimization
    Sequential logic cloning

*Optimization of Unloaded Outputs*

Optimizing unloaded outputs typically involves reduction of power consumption , area, delay for unused or idle pins . It refers to flip-flops whose outputs are not connected to any subsequent logic gates or do not affect the functionality of the overall circuit. so these flip flops can be removed thus retaining the function and reducing the area , power of the design.

*Controlling sequential optimization*

    compile_seqmap_propagate_constants ----> If this variable is not set to true, the sequential constant propagating circuits are retained in circuit and not optimized.
    compile_delete_unloaded_sequential_cells ----> If the variable is not set to true, it doesn't remove the counter cells as discussed, it retains all counters in the circuit.
    compile_register_replication ----> If the variable is set to true, this replicates the registers in cloning optimization so that timing is met.
</details>



<details>
<summary> Labs on Combinational and Sequential Optimization </summary>
	
**EX 1: opt_check**

The RTL code of the opt_check is as follows:

```ruby
module opt_check (input a , input b , input c , output y1, output y2);
wire a1;
assign y1 = a?b:0;
assign y2 = ~((a1 & b) | c);
assign a1 = 1'b0;
endmodule
```
The report after linking the compiling the above design is as follows:
```
dc_shell> read_verilog verilog_files/opt_check.v
dc_shell> link
dc_shell> compile
dc_shell> write -f ddc -out verilog_files/opt_check.ddc

open design_vision
design_vision> read_ddc verilog_files/opt_check.ddc
```
The schematic in design vision:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/51c8857814ba1688bf1c1368a1190ddf49b33dca/PD%23day9/opt_check_schematic.png">

**EX 2: opt_check2**

The RTL code of the opt_check is as follows:

```ruby
module opt_check2 (input a , input b , output y);
assign y = a?1:b;
endmodule
```
The report after linking the compiling the above design is as follows:
```
dc_shell> read_verilog verilog_files/opt_check2.v
dc_shell> link
dc_shell> compile
dc_shell> write -f ddc -out verilog_files/opt_check2.ddc

open design_vision
design_vision> read_ddc verilog_files/opt_check2.ddc
```
The schematic in design vision:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/f2cc84d716bbbfbe49819f72b603867954595e63/PD%23day9/opt_check2_schematic.png">


**EX 3: opt_check3**

The RTL code of the opt_check is as follows:

```ruby
module opt_check3 (input a , input b, input c , output y);
assign y = a?(c?b:0):0;
endmodule
```
The report after linking the compiling the above design is as follows:
```
dc_shell> read_verilog verilog_files/opt_check3.v
dc_shell> link
dc_shell> compile
dc_shell> write -f ddc -out verilog_files/opt_check3.ddc

open design_vision
design_vision> read_ddc verilog_files/opt_check3.ddc
```
The schematic in design vision:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/f2cc84d716bbbfbe49819f72b603867954595e63/PD%23day9/opt_check3.png">

**EX 4: opt_check4**

The RTL code of the opt_check is as follows:

```ruby
module opt_check4 (input a , input b , input c , output y);
assign y = a?(b?(a & c ):c):(!c);
endmodule
```
The report after linking the compiling the above design is as follows:
```
dc_shell> read_verilog verilog_files/opt_check4.v
dc_shell> link
dc_shell> compile
dc_shell> write -f ddc -out verilog_files/opt_check4.ddc

open design_vision
design_vision> read_ddc verilog_files/opt_check4.ddc
```
The schematic in design vision:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/f2cc84d716bbbfbe49819f72b603867954595e63/PD%23day9/opt_check4_schem.png">

Then set_max_delay as 0.06 and do report_timing:
```
design_vision> set_max_delay 0.06 -from [all_inputs] -to [get_ports y]
1


design_vision> report_timing -sig 4
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : opt_check4
Version: T-2022.03-SP5-1
Date   : Thu Sep 14 12:14:43 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: a (input port)
  Endpoint: y (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                   0.0000     0.0000 f
  a (in)                                 0.0000     0.0000 f
  U2/Y (sky130_fd_sc_hd__xnor2_1)        0.0830     0.0830 f
  y (out)                                0.0000     0.0830 f
  data arrival time                                 0.0830

  max_delay                              0.0600     0.0600
  output external delay                  0.0000     0.0600
  data required time                                0.0600
  -----------------------------------------------------------
  data required time                                0.0600
  data arrival time                                -0.0830
  -----------------------------------------------------------
  slack (VIOLATED)                                 -0.0230

```
Then we do compile ulta to optimize the timing specs:

```
design_vision> compile_ultra

design_vision> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : opt_check4
Version: T-2022.03-SP5-1
Date   : Thu Sep 14 12:18:00 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: a (input port)
  Endpoint: y (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a (in)                                   0.00       0.00 f
  U3/Y (sky130_fd_sc_hd__xnor2_1)          0.08       0.08 f
  y (out)                                  0.00       0.08 f
  data arrival time                                   0.08

  max_delay                                0.06       0.06
  output external delay                    0.00       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02

```
After report timing it gives same result, Hence further optimization not possbile.



**EX 5: Resource_sharing_mult_check**

RTL code:
```ruby
module resource_sharing_mult_check (input [3:0] a , input [3:0] b, input [3:0] c , input [3:0] d, output [7:0] y  , input sel);
	assign y = sel ? (a*b) : (c*d);

endmodule
```
Commands:

```
design_vision> read_verilog verilog_files/resource_sharing_mult_check.v 
design_vision> design_vision> link
design_vision> compile_ultra 
```
Report Area:
```
design_vision> report_area 
 
****************************************
Report : area
Design : resource_sharing_mult_check
Version: T-2022.03-SP5-1
Date   : Thu Sep 14 12:25:46 2023
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    sky130_fd_sc_hd__tt_025C_1v80 (File: /home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/lib/sky130_fd_sc_hd__tt_025C_1v80.db)

Number of ports:                           25
Number of nets:                            66
Number of cells:                           37
Number of combinational cells:             37
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       5

Combinational area:                334.070391
Buf/Inv area:                        3.753600
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   334.070391
Total area:                 undefined
1
```
Report Timing :
```
design_vision> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : resource_sharing_mult_check
Version: T-2022.03-SP5-1
Date   : Thu Sep 14 12:30:53 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: sel (input port)
  Endpoint: y[6] (output port)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  sel (in)                                                0.00       0.00 r
  U2/Y (sky130_fd_sc_hd__clkinv_1)                        0.12       0.12 f
  U22/Y (sky130_fd_sc_hd__a22oi_1)                        0.29       0.40 r
  U24/Y (sky130_fd_sc_hd__nor2_1)                         0.09       0.49 f
  DP_OP_9J2_122_9283/U13/SUM (sky130_fd_sc_hd__ha_1)      0.30       0.80 f
  DP_OP_9J2_122_9283/U6/COUT (sky130_fd_sc_hd__fa_1)      0.38       1.18 f
  DP_OP_9J2_122_9283/U5/COUT (sky130_fd_sc_hd__fa_1)      0.41       1.59 f
  DP_OP_9J2_122_9283/U4/COUT (sky130_fd_sc_hd__fa_1)      0.38       1.97 f
  DP_OP_9J2_122_9283/U3/COUT (sky130_fd_sc_hd__fa_1)      0.38       2.35 f
  U27/SUM (sky130_fd_sc_hd__fa_1)                         0.46       2.81 r
  y[6] (out)                                              0.00       2.81 r
  data arrival time                                                  2.81

  max_delay                                               2.50       2.50
  output external delay                                   0.00       2.50
  data required time                                                 2.50
  --------------------------------------------------------------------------
  data required time                                                 2.50
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31
```
Then we do compile ultra then slack is changed to 0.08.
Again we set max delay to 0.1
```
design_vision> set_max_delay -from sel -to [all_outputs] 0.1
1
```
Again slack changed to -2.32.
We do compile ultra then check for area:
```
design_vision> report_area
 
****************************************
Report : area
Design : resource_sharing_mult_check
Version: T-2022.03-SP5-1
Date   : Thu Sep 14 12:37:53 2023
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    sky130_fd_sc_hd__tt_025C_1v80 (File: /home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/lib/sky130_fd_sc_hd__tt_025C_1v80.db)

Number of ports:                           25
Number of nets:                           206
Number of cells:                          189
Number of combinational cells:            189
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         35
Number of references:                      16

Combinational area:                962.172781
Buf/Inv area:                      133.878396
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   962.172781
Total area:                 undefined
1
```
Area increaseas tried to constrain timing.

Now, we try contrain both area and timing:

```
design_vision> set_max_area 800
design_vision> compile_ultra
```
Report Timing:
```
design_vision> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : resource_sharing_mult_check
Version: T-2022.03-SP5-1
Date   : Thu Sep 14 12:42:44 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: sel (input port)
  Endpoint: y[0] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  sel (in)                                 0.00       0.00 f
  U202/Y (sky130_fd_sc_hd__nand2_1)        0.04       0.04 r
  U203/Y (sky130_fd_sc_hd__o21ai_1)        0.04       0.07 f
  y[0] (out)                               0.00       0.07 f
  data arrival time                                   0.07

  max_delay                                0.10       0.10
  output external delay                    0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.03

```

Area Report:

```
design_vision> report_area
 
****************************************
Report : area
Design : resource_sharing_mult_check
Version: T-2022.03-SP5-1
Date   : Thu Sep 14 12:44:16 2023
****************************************

Library(s) Used:

    sky130_fd_sc_hd__tt_025C_1v80 (File: /home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/lib/sky130_fd_sc_hd__tt_025C_1v80.db)

Number of ports:                           25
Number of nets:                           168
Number of cells:                          150
Number of combinational cells:            150
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         18
Number of references:                      23

Combinational area:                783.251184
Buf/Inv area:                       67.564798
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   783.251184
Total area:                 undefined
1
```
Now,area also confined within 800.

Tie cells

Tie cells also known as tie-high and tie-low cells, are components used in vlsi design to ensure that specific signal are held at a predetermined logic value regardless of input condition. These cells are particularlly useful in preventing floating or undefined states in digital circuit.

**EX 6: dff_const1**

RTL:
```ruby
module dff_const1(input clk, input reset, output reg q);
  always @(posedge clk, posedge reset)
  begin
  	if(reset)
  		q <= 1'b0;
  	else
  		q <= 1'b1;
  end

endmodule
```
Commands:
```
dc_shell> read_verilog verilog_files/dff_const1.v
dc_shell> link
dc_shell> compile
```
The schematic in design vision:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b33c6d638fe239f64297bba4889dd1ee2eba1768/PD%23day9/dff_const1.png">

**EX 7: dff_const2**
RTL:
```ruby
module dff_const2(input clk, input reset, output reg q);
always @(posedge clk, posedge reset)
begin
	if(reset)
		q <= 1'b1;
	else
		q <= 1'b1;
end

endmodule
```
Commands:
```
dc_shell> read_verilog verilog_files/dff_const2.v
dc_shell> link
dc_shell> compile
```

The schematic in design vision:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b33c6d638fe239f64297bba4889dd1ee2eba1768/PD%23day9/dff_const2.png">

**EX 8: dff_const3**
RTL:
```ruby
module dff_const3(input clk, input reset, output reg q);
reg q1;

always @(posedge clk, posedge reset)
begin
	if(reset)
	begin
		q <= 1'b1;
		q1 <= 1'b0;
	end
	else
	begin
		q1 <= 1'b1;
		q <= q1;
	end
end

endmodule
```
Commands:
```
dc_shell> read_verilog verilog_files/dff_const3.v
dc_shell> link
dc_shell> compile
dc_shell> set compile_seqmap_propagate_constant f
```

The schematic in design vision:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b33c6d638fe239f64297bba4889dd1ee2eba1768/PD%23day9/dff_const3.png">

**EX 9: dff_const4**
RTL:
```ruby
module dff_const4(input clk, input reset, output reg q);
reg q1;

always @(posedge clk, posedge reset)
begin
	if(reset)
	begin
		q <= 1'b1;
		q1 <= 1'b1;
	end
	else
	begin
		q1 <= 1'b1;
		q <= q1;
	end
end

endmodule
```
Commands:
```
dc_shell> read_verilog verilog_files/dff_const4.v
dc_shell> link
dc_shell> compile
dc_shell> set compile_seqmap_propagate_constant f
```

The schematic in design vision:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b33c6d638fe239f64297bba4889dd1ee2eba1768/PD%23day9/dff_const4.png">

**EX 10: dff_const5**
RTL:
```ruby
module dff_const5(input clk, input reset, output reg q);
reg q1;

always @(posedge clk, posedge reset)
begin
	if(reset)
	begin
		q <= 1'b0;
		q1 <= 1'b0;
	end
	else
	begin
		q1 <= 1'b1;
		q <= q1;
	end
end

endmodule
```
Commands:
```
dc_shell> read_verilog verilog_files/dff_const5.v
dc_shell> link
dc_shell> compile
dc_shell> set compile_seqmap_propagate_constant f
```

The schematic in design vision:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b33c6d638fe239f64297bba4889dd1ee2eba1768/PD%23day9/dff_const5.png">

**Boundary Optimization**

"Boundary optimization" in VLSI (Very Large Scale Integration) design generally refers to the optimization of boundaries or interfaces between different components or modules within an integrated circuit (IC) or system-on-chip (SoC).

RTL Design code:
```ruby
module check_boundary (input clk , input res , input [3:0] val_in , output reg [3:0] val_out);
wire en;
internal_module u_im (.clk(clk) , .res(res) , .cnt_roll(en));

always @ (posedge clk , posedge res)
begin
	if(res)
		val_out <= 4'b0;
	else if(en)
		val_out <= val_in;	
end
endmodule


module internal_module (input clk , input res , output cnt_roll);
reg [2:0] cnt;

always @(posedge clk , posedge res)
begin
	if(res)
		cnt <= 3'b0;
	else
		cnt <= cnt + 1;
end

assign cnt_roll = (cnt == 3'b111);

endmodule
```
No boundary , Entire design is optimized
Without :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/7e60f34abdd02ce1730651d9970396fcadfdd620/PD%23day9/check_boundry_before.png">

If we don't want boundary optimization then we need to use the below command

set_boundary_optimization <name_pin> false

example : set_boundary_optimization u_im false


With:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/7e60f34abdd02ce1730651d9970396fcadfdd620/PD%23day9/boundry_check_after.png">


**Register Retiming**

Register retiming is a technique used in Very Large Scale Integration (VLSI) design to optimize the performance of digital circuits by rearranging the registers in the circuit without changing its functionality. The primary goal of register retiming is to minimize the critical path delay, which is the longest path in the circuit from an input to an output.

```ruby
module check_reg_retime (input clk , input [3:0] a, input [3:0] b , output [7:0] c , input reset);

wire [7:0] mult;
assign mult = a * b;
reg [7:0] q1;
reg [7:0] q2;
reg [7:0] q3;




always @ (posedge clk , posedge reset)
begin
	if(reset)
	begin
		q1 <= 8'b0;
		q2 <= 8'b0;
		q3 <= 8'b0;
	end
	else
	begin
		q1 <= mult;
		q2 <= q1;
		q3 <= q2;
	end
end
assign c = q3;

endmodule
```
In order to rectify this we retime it using following command

compile_ultra -retime

GUI view before optimization:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/a93a9270ab984bebc7ad48bd7e3363f0b9626659/PD%23day9/check_reg_retime_bc.png">

Timing before the optimization:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/95713055d2b47d7a443f3925f01f94f472ecf082/PD%23Day9/IMG_7053.jpeg">

GUI view after optimization:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/a93a9270ab984bebc7ad48bd7e3363f0b9626659/PD%23day9/check_reg_retime_bc.png">

Timing after the optimization:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/a93a9270ab984bebc7ad48bd7e3363f0b9626659/PD%23day9/timing_retime.png">

Timing for all paths from al input:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/a93a9270ab984bebc7ad48bd7e3363f0b9626659/PD%23day9/timing_retime_all_input.png">

**Isolating output ports**

In VLSI (Very Large Scale Integration) design, isolating output ports often refers to ensuring that the output signals of a circuit or module are properly isolated and do not interfere with each other or with other parts of the system. This isolation is crucial for maintaining signal integrity, reducing noise, and preventing unintended interactions.

Isolating Output Ports:

- Purpose: The primary goal of isolating output ports is to decouple the internal logic paths of a digital circuit from the variability in the output load, which can affect the cell delay and potentially lead to the failing of internal paths.

- Cell Delay and Output Load: In digital design, the delay of a logic cell is often a function of the output load it drives. When the output load varies, it can result in changes in cell delay, impacting the operation of internal logic elements.

- Solution: To mitigate this problem, designers use isolation techniques. Isolating output ports typically involves inserting buffers between the output ports and external loads, which effectively decouples the internal logic paths from the output paths.

RTL Design code:
```ruby
module check_boundary (input clk , input res , input [3:0] val_in , output reg [3:0] val_out);
wire en;
internal_module u_im (.clk(clk) , .res(res) , .cnt_roll(en));

always @ (posedge clk , posedge res)
begin
	if(res)
		val_out <= 4'b0;
	else if(en)
		val_out <= val_in;	
end
endmodule


module internal_module (input clk , input res , output cnt_roll);
reg [2:0] cnt;

always @(posedge clk , posedge res)
begin
	if(res)
		cnt <= 3'b0;
	else
		cnt <= cnt + 1;
end

assign cnt_roll = (cnt == 3'b111);

endmodule
```

The Design before isolating the ports:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b5bc6f6b6f27fde0c83252cc25bd1a783e447d51/PD%23day9/before_isolate.png">

The timing report before isolating ports
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/6ae4a420490f131a0002e332d251bb69dffb4cd6/PD%23Day9/IMG_7054.jpeg">

REG2REG Timing report before isolation:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b5bc6f6b6f27fde0c83252cc25bd1a783e447d51/PD%23day9/timing_before_isolate_regtoreg.png">

The command set_isolate_ports –type buffer [all_outputs] instructs the tool to isolate the output ports by inserting buffer elements. Buffers drive the external load, which effectively separates the internal paths from the output paths.
The command for isolating ports

set_isolate_ports -type buffer [all_outputs]

The Design after isolating the ports:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b5bc6f6b6f27fde0c83252cc25bd1a783e447d51/PD%23day9/after_isolate.png">

The timing report after isolating ports
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b5bc6f6b6f27fde0c83252cc25bd1a783e447d51/PD%23day9/timing_after_isolate.png">

REG2REG Timing report after isolation:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/b5bc6f6b6f27fde0c83252cc25bd1a783e447d51/PD%23day9/timing_after_isolate_regtoreg.png">

**Multicycle path**

A multicycle path in VLSI (Very Large Scale Integration) design refers to a timing path within a digital circuit where a signal takes multiple clock cycles to propagate from a source register (or flip-flop) to a destination register. This is in contrast to a single-cycle path where the signal must propagate and settle within a single clock cycle.

Multicycle paths are typically encountered in digital designs when specific timing constraints or requirements allow for signals to have longer propagation delays. These paths are often used for various purposes, including achieving certain functionalities, optimizing critical paths, or accommodating variations in clocking schemes.

For a single cycle path, the setup check is done at the consecutive edge of the flop and hold is done at the same edge of the flop. Hold is always checked edge before setup. For a half cycle path, the setup check is done at the subsequent fall edge of the flop and hold is done at the previous falling edge of the flop. In a half cycle path, setup is very stringent and hold is relaxed. Fir a multicycle path, the -setup switch specifies the number of cycles after the launch edge, it needs to check setup and the -hold switch specifies the number of cycles the launch edge moves to check with capture.

RTL:
```ruby
module mcp_check (input clk , input res  , input [7:0] a , input [7:0] b, input en , output reg [15:0] prod);

reg valid; 

always @ (posedge clk , posedge res)
begin
	if(res)
		valid <= 1'b0;
	else 
		valid <= en;
end



always @ (posedge clk , posedge res)
begin
	if(res)
		prod <= 16'b0;
	else if (valid)
		prod <= a * b;
end

endmodule
```

Timing after performing optimization for setup time:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/d8260286e5a9141c8df4fdaba5b7f2377c8e1b4a/PD%23Day9/IMG_7055.jpeg">

Optimization for the minimum time:
before optimizing:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/d8260286e5a9141c8df4fdaba5b7f2377c8e1b4a/PD%23Day9/IMG_7056.jpeg">
after optimizing:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/d8260286e5a9141c8df4fdaba5b7f2377c8e1b4a/PD%23Day9/IMG_7057.jpeg">

Multicycle Path timing after performing isolation:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/d8260286e5a9141c8df4fdaba5b7f2377c8e1b4a/PD%23Day9/IMG_7058.jpeg">

</details>


## Day-10-Quality Checks

<details>
 <summary> Introduction </summary>

**Sanity checks:**

To ensure that the input received from the library team and synthesis team is correct or not. If we are not doing these checks then it creates problems in later stages of design.
Basically, we are checking following input files: and make sure that these files are complete and not erroneous.
1.      Design/netlist checks
2.      SDC checks
3.      Library checks
Design checks:
Check if current design is consistent or not
It checks the quality of netlist and identifies:
1.       Floating pins
2.       Multidriven nets 
3.       Undriven input ports
4.       Unloaded outputs
5.       Unconstrained pins 
6.       Pin mismatch counts between an instance and its reference
7.       Tristate buses with non-tristate drivers
8.       Wire loops across hierarchies
*command: check_design*:
Checks for multi driven nets, floating nets/pins, empty modules.
Pins mismatch, cells or instances without I/O pins/ports etc. 

SDC Checks:
1.      If any unconstrained paths exist in the design then PNR tool will not optimize that path, so these checks are used to report unconstrained paths 
2.      Checks whether the clock is reaching to all the clock pin of the flip-flop.
3.      Check if multiple clock are driving same registers
4.      Check unconstrained endpoints 
5.      Port missing input/output delay.
6.      Port missing slew/load constraints.
*command: check_timing*

Library checks:
It validate the library i.e. it checks the consistency between logical and physical libraries.
It checks the qualities of both libraries.
*check_library*: This command shows the name of the library, library type & its version, units of time, capacitance, leakage power, and current. It shows the number of cells missing, the number of metal or pins missing in the physical and logical library.


**Propagation Delay :**
Propagation delay, in the context of digital electronics and integrated circuits, refers to the time it takes for an electrical signal to travel from the input of a digital logic gate or circuit to its output. It is a critical parameter in digital design because it affects the speed and performance of the circuit. Propagation delay is typically measured in time units, such as nanoseconds (ns) or picoseconds (ps), and it depends on various factors, including the specific technology used, the length of interconnecting wires, and the complexity of the circuit.

Rising Edge Propagation Delay (tpdr): This is the time it takes for the output signal to transition from a low (0) to a high (50% of Vdd crossing) level after the input signal has made a similar transition.

Falling Edge Propagation Delay (tpdf): This is the time it takes for the output signal to transition from a high (50% of Vdd crossing) to a low (0) level after the input signal has made a similar transition.

**report_timing**

The report_timing is used to analyse the report of a timing path that gives information such as cell delays, transition, capacitance, the slack etc.. The report_timing command gives the setup delay of a timing path with two significant digits by default. The following are the different ways to use report_timing command as follows:
```
    report_timing -from DFF_A/clk
    report_timing -from DFF_A/clk -to DFF_C/D
    report_timing -fall_from DFF_A/clk
    report_timing -rise_from DFF_B/clk
    report_timing -delay_type min -to DFF_C/D
    report_timing -delay_type min -through INV/a
    report_timing -delay_type max -through AND/b
    report_timing -rise_from DFF_B/clk -delay_type max -nets -cap -trans -sig 4
```
</details>

<details>
 <summary> LABs </summary>

**Ex: lab8_circuit_modified**

RTL from previous labs :
```ruby
module lab8 circuit (input rst, input clk , input IN_A , input IN_B , output OUT_Y , output out_clk output reg out_div_clk)
reg REGA, REGB , REGC ;
always @ (posedge clk , posedge rst )
begin
	if(rst)
	begin
		REGA <= 1'b0 ;
		REGB <= 1'b0 ;
		REGC <= 1'b0 ;
		out_div_clk <= 1'b0 ;
	end
	else
	begin
		REGA= IN_A | IN_B;
		REGB<- IN_A ^ IN_B;
		REGC <= !(REGA & REGB) ;
		out_div_clk <= ~out_div_clk
	end
end

assign OUT_Y = ~REGC ;

assign out_clk = clk;

endmodule
```
We are also created a.tcl file which sets the constrains on this design:
```
create_clock -name MYCLK -per 10 [get_ports clk];
set_clock_latency -source 2 [get_clocks MYCLK];
set_clock_latency 1 [get_clocks MYCLK];
set_clock_uncertainty -setup 0.5 [get_clocks MYCLK];
set_clock_uncertainty -hold 0.1 [get_clocks MYCLK];
set_input_delay -max 4 -clock [get_clocks MYCLK] [get_ports IN_A];
set_input_delay -max 4 -clock [get_clocks MYCLK] [get_ports IN_B];
set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports IN_A];
set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports IN_B];
set_input_transition -max 0.4 [get_ports IN_A];
set_input_transition -max 0.4 [get_ports IN_B];
set_input_transition -min 0.1 [get_ports IN_A];
set_input_transition -min 0.1 [get_ports IN_B];
create_generated_clock -name MYGEN_CLK -master MYCLK -source [get_ports clk] -div 1 [get_ports out_clk];
create_generated_clock -name MYGEN_DIV_CLK -master MYCLK -source [get_ports clk] -div 2 [get_ports out_div_clk]; 
set_output_delay -max 4 -clock [get_clocks MYGEN_CLK] [get_ports OUT_Y];
set_output_delay -min 1 -clock [get_clocks MYGEN_CLK] [get_ports OUT_Y];
set_load -max 0.4 [get_ports OUT_Y];
set_load -min 0.1 [get_ports OUT_Y];
```

Reading and compiling the design:
```
dc_shell> read_verilog verilog_files/lab8_circuit_modified.v 
dc_shell> link
dc_shell> compile_ultra
```
report_timing :
```


 dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 12:53:14 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: IN_A (input port clocked by MYCLK)
  Endpoint: REGA_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00
  input external delay                                    4.00       7.00 f
  IN_A (in)                                               0.00       7.00 f
  U21/Y (sky130_fd_sc_hd__nor2_1)                         0.25       7.25 r
  U19/Y (sky130_fd_sc_hd__clkinv_1)                       0.08       7.32 f
  REGA_reg/D (sky130_fd_sc_hd__dfrtp_1)                   0.00       7.32 f
  data arrival time                                                  7.32

  clock MYCLK (rise edge)                                10.00      10.00
  clock network delay (ideal)                             3.00      13.00
  clock uncertainty                                      -0.50      12.50
  REGA_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00      12.50 r
  library setup time                                     -0.13      12.37
  data required time                                                12.37
  --------------------------------------------------------------------------
  data required time                                                12.37
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                        5.05
```

Falling:fall_from IN_A

```
dc_shell> report_timing -fall_from IN_A -net -capacitance -transition_time  -sig 4
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 12:58:16 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: IN_A (input port clocked by MYCLK)
  Endpoint: REGA_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock MYCLK (rise edge)                                                   0.0000     0.0000
  clock network delay (ideal)                                               3.0000     3.0000
  input external delay                                                      4.0000     7.0000 f
  IN_A (in)                                                       0.4000    0.0000     7.0000 f
  IN_A (net)                                    2       0.0045              0.0000     7.0000 f
  U21/Y (sky130_fd_sc_hd__nor2_1)                                 0.1763    0.2481     7.2481 r
  n12 (net)                                     2       0.0057              0.0000     7.2481 r
  U19/Y (sky130_fd_sc_hd__clkinv_1)                               0.0495    0.0761     7.3242 f
  n11 (net)                                     1       0.0019              0.0000     7.3242 f
  REGA_reg/D (sky130_fd_sc_hd__dfrtp_1)                           0.0495    0.0000     7.3242 f
  data arrival time                                                                    7.3242

  clock MYCLK (rise edge)                                                  10.0000    10.0000
  clock network delay (ideal)                                               3.0000    13.0000
  clock uncertainty                                                        -0.5000    12.5000
  REGA_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                                   0.0000    12.5000 r
  library setup time                                                       -0.1266    12.3734
  data required time                                                                  12.3734
  ----------------------------------------------------------------------------------------------
  data required time                                                                  12.3734
  data arrival time                                                                   -7.3242
  ----------------------------------------------------------------------------------------------
  5.0492
```
Rising:rise_from IN_A
```
dc_shell> report_timing -rise_from IN_A -net -capacitance -transition_time  -sig 4
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 13:00:56 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: IN_A (input port clocked by MYCLK)
  Endpoint: REGB_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock MYCLK (rise edge)                                                   0.0000     0.0000
  clock network delay (ideal)                                               3.0000     3.0000
  input external delay                                                      4.0000     7.0000 r
  IN_A (in)                                                       0.4000    0.0000     7.0000 r
  IN_A (net)                                    2       0.0049              0.0000     7.0000 r
  U21/Y (sky130_fd_sc_hd__nor2_1)                                 0.0938    0.1136     7.1136 f
  n12 (net)                                     2       0.0051              0.0000     7.1136 f
  U22/Y (sky130_fd_sc_hd__a21oi_1)                                0.1185    0.1163     7.2299 r
  N1 (net)                                      1       0.0020              0.0000     7.2299 r
  REGB_reg/D (sky130_fd_sc_hd__dfrtp_1)                           0.1185    0.0000     7.2299 r
  data arrival time                                                                    7.2299

  clock MYCLK (rise edge)                                                  10.0000    10.0000
  clock network delay (ideal)                                               3.0000    13.0000
  clock uncertainty                                                        -0.5000    12.5000
  REGB_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                                   0.0000    12.5000 r
  library setup time                                                       -0.0837    12.4163
  data required time                                                                  12.4163
  ----------------------------------------------------------------------------------------------
  data required time                                                                  12.4163
  data arrival time                                                                   -7.2299
  ----------------------------------------------------------------------------------------------
  5.1864
```
Delay_type min:
```
dc_shell> report_timing -rise_from IN_A -net -capacitance -transition_time  -sig 4 -delay_type min
 
****************************************
Report : timing
        -path full
        -delay min
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 13:10:10 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: IN_A (input port clocked by MYCLK)
  Endpoint: REGB_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: min

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock MYCLK (rise edge)                                                   0.0000     0.0000
  clock network delay (ideal)                                               3.0000     3.0000
  input external delay                                                      1.0000     4.0000 r
  IN_A (in)                                                       0.1000    0.0000     4.0000 r
  IN_A (net)                                    2       0.0049              0.0000     4.0000 r
  U22/Y (sky130_fd_sc_hd__a21oi_1)                                0.0397    0.0692     4.0692 f
  N1 (net)                                      1       0.0019              0.0000     4.0692 f
  REGB_reg/D (sky130_fd_sc_hd__dfrtp_1)                           0.0397    0.0000     4.0692 f
  data arrival time                                                                    4.0692

  clock MYCLK (rise edge)                                                   0.0000     0.0000
  clock network delay (ideal)                                               3.0000     3.0000
  clock uncertainty                                                         0.1000     3.1000
  REGB_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                                   0.0000     3.1000 r
  library hold time                                                        -0.0539     3.0461
  data required time                                                                   3.0461
  ----------------------------------------------------------------------------------------------
  data required time                                                                   3.0461
  data arrival time                                                                   -4.0692
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0231
```

Observation from report_timing for both rise and fall:

The r indicates rise and f indicates fall delay being considered. The U21 cell has a less delay for rise to fall arc(93.8ps) than the fall to rise arc (176ps) as the gate is an inverter (negative unateness). The library setup time is different for a rise transition and fall transition. The delay varies between rise_from and fall_from of a timing path. Min path defines library hold time. The launch edge and capture edge are calculated at same instant. 

*Report_timing -through <>*

MAX:
```
dc_shell> report_timing -thr U21/Y
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 13:16:06 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: IN_A (input port clocked by MYCLK)
  Endpoint: REGA_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00
  input external delay                                    4.00       7.00 f
  IN_A (in)                                               0.00       7.00 f
  U21/Y (sky130_fd_sc_hd__nor2_1) <-                      0.25       7.25 r
  U19/Y (sky130_fd_sc_hd__clkinv_1)                       0.08       7.32 f
  REGA_reg/D (sky130_fd_sc_hd__dfrtp_1)                   0.00       7.32 f
  data arrival time                                                  7.32

  clock MYCLK (rise edge)                                10.00      10.00
  clock network delay (ideal)                             3.00      13.00
  clock uncertainty                                      -0.50      12.50
  REGA_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00      12.50 r
  library setup time                                     -0.13      12.37
  data required time                                                12.37
  --------------------------------------------------------------------------
  data required time                                                12.37
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                        5.05
```
MIN:
```
dc_shell> report_timing -thr U21/Y -delay_type min
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 13:18:22 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: IN_B (input port clocked by MYCLK)
  Endpoint: REGA_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00
  input external delay                                    1.00       4.00 r
  IN_B (in)                                               0.00       4.00 r
  U21/Y (sky130_fd_sc_hd__nor2_1) <-                      0.06       4.06 f
  U19/Y (sky130_fd_sc_hd__clkinv_1)                       0.04       4.10 r
  REGA_reg/D (sky130_fd_sc_hd__dfrtp_1)                   0.00       4.10 r
  data arrival time                                                  4.10

  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00
  clock uncertainty                                       0.10       3.10
  REGA_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00       3.10 r
  library hold time                                      -0.04       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03

```
Checking whether the deign is loaded correctly or is there any Human error

**check_design**

The check_timing shows whether the design is properly constrained or not. The constraints shows MET and unconstrained endpoints are listed as the constraints are not defined yet. 
Reading the design , after linking
```
dc_shell> read_verilog verilog_files/lab8_circuit_modified.v 
dc_shell> link
dc_shell> check_timing
dc_shell> compile_ultra
```
check_design:
```
dc_shell> check_timing
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
OUT_Y
REGA_reg/next_state
REGB_reg/next_state
REGC_reg/next_state
out_clk
out_div_clk
out_div_clk_reg/next_state

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
```
check_timing this showed all the paths were unconstrained. So, we report the constrains

**report_constraints**
```
dc_shell> report_constraints
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 13:28:02 2023
****************************************

    Constraint                                     Slack
    ----------------------------------------------------
    max_leakage_power                              -0.06  (VIOLATED)


    Constraint                                       Cost
    -----------------------------------------------------
    max_transition                                   0.00 (MET)
    max_capacitance                                  0.00 (MET)
    max_leakage_power                                0.06 (VIOLATED)

```
After defining the constraints, the check_timing shows some of endpoints are defined. So, only the clock ports are not defined. 
```
dc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
out_clk
out_div_clk

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
```
Again Report timing:
```
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 13:35:22 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: IN_A (input port clocked by MYCLK)
  Endpoint: REGA_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Path Group: MYCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00
  input external delay                                    4.00       7.00 f
  IN_A (in)                                               0.00       7.00 f
  U13/Y (sky130_fd_sc_hd__nor2_1)                         0.25       7.25 r
  U10/Y (sky130_fd_sc_hd__clkinv_1)                       0.08       7.32 f
  REGA_reg/D (sky130_fd_sc_hd__dfrtp_1)                   0.00       7.32 f
  data arrival time                                                  7.32

  clock MYCLK (rise edge)                                10.00      10.00
  clock network delay (ideal)                             3.00      13.00
  clock uncertainty                                      -0.50      12.50
  REGA_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00      12.50 r
  library setup time                                     -0.13      12.37
  data required time                                                12.37
  --------------------------------------------------------------------------
  data required time                                                12.37
  data arrival time                                                 -7.32
  --------------------------------------------------------------------------
  slack (MET)                                                        5.05


  Startpoint: REGC_reg (rising edge-triggered flip-flop clocked by MYCLK)
  Endpoint: OUT_Y (output port clocked by MYGEN_CLK)
  Path Group: MYGEN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MYCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             3.00       3.00
  REGC_reg/CLK (sky130_fd_sc_hd__dfrtp_1)                 0.00       3.00 r
  REGC_reg/Q (sky130_fd_sc_hd__dfrtp_1)                   0.30       3.30 r
  U11/Y (sky130_fd_sc_hd__clkinv_1)                       2.32       5.62 f
  OUT_Y (out)                                             0.00       5.62 f
  data arrival time                                                  5.62

  clock MYGEN_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  output external delay                                  -4.00       6.00
  data required time                                                 6.00
  --------------------------------------------------------------------------
  data required time                                                 6.00
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38
```
Again report_constrains:
The following shows the report_constraints that there is no negative slack. So, the constraints are MET
```
dc_shell> report_constraints
 
****************************************
Report : constraint
Design : lab8_circuit
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 13:36:32 2023
****************************************


                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    MYCLK                        0.00      1.00      0.00
    MYGEN_CLK                    0.00      1.00      0.00
    MYGEN_DIV_CLK                0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                              Total Neg  Critical
    Group (critical_range)      Slack    Endpoints   Cost
    -----------------------------------------------------
    MYCLK                        0.00         0      0.00
    MYGEN_CLK                    0.00         0      0.00
    MYGEN_DIV_CLK                0.00         0      0.00
    default                      0.00         0      0.00
    -----------------------------------------------------
    critical_range                                   0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    MYCLK (no fix_hold)          0.00      1.00      0.00
    MYGEN_CLK (no fix_hold)      0.00      1.00      0.00
    MYGEN_DIV_CLK                0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00
    Constraint                                     Slack
    ----------------------------------------------------
    max_leakage_power                              -0.06  (VIOLATED)


    Constraint                                       Cost
    -----------------------------------------------------
    max_transition                                   1.58 (VIOLATED)
    max_capacitance                                  0.21 (VIOLATED)
    max_delay/setup                                  0.00 (MET)
    sequential_clock_pulse_width                     0.00 (MET)
    critical_range                                   0.00 (MET)
    max_leakage_power                                0.06 (VIOLATED)

```

**EX 2: mux_generate_128.v**

RTL:

```
module mux_generate ( input [127:0] in, input [6:0] sel, output reg y);
integer k;
always @ (*)
begin
for(k = 0; k < 128; k=k+1) begin
	if(k == sel)
		y = in[k];
end
end
endmodule
```
Commands:
```
dc_shell> read_verilog verilog_files/mux_generate_128.v
Loading verilog file '/home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/mux_generate_128.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/mux_generate_128.v
Warning:  /home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/mux_generate_128.v:7: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mux_generate line 4 in file
		'/home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/mux_generate_128.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|        y_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/mux_generate.db:mux_generate'
Loaded 1 design.
Current design is 'mux_generate'.
mux_generate

//Latch is infered

dc_shell> write -f verilog -out verilog_files/mux_generate_128_net.v
Writing verilog file '/home/prakhar.g2/Samsung-PD-Training-/sky130RTLDesignAndSynthesisWorkshop/DC_WORKSHOP/verilog_files/mux_generate_128_net.v'.
1
dc_shell> sh gvim verilog_files/mux_generate_128_net.v

```
The latch is inferred because always statement is used and y is assigned in for loop.

The following image shows the generated list is a pure combinational logic design:

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/001959e3c6ef7590067ced6b4d7c875cac493b6b/PD%23day10/mux_128_net.png">
Then we do report_timing, The report_timing shows it has so many fanouts such as 15, 18. The fanout can increase the capacitance as it shows the net with fanout of 18 has a capacitance of 40fF
Now we set the max delay :

dc_shell> set_max_delay -from [all_inputs] -to [all_outputs] 3.5

Then we do report_timing:

```
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mux_generate
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 14:10:32 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: sel[2] (input port)
  Endpoint: y (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  sel[2] (in)                              0.00       0.00 r
  U485/Y (sky130_fd_sc_hd__clkinv_1)       0.21       0.21 f
  U486/Y (sky130_fd_sc_hd__nor2_1)         0.68       0.89 r
  U477/Y (sky130_fd_sc_hd__clkinv_1)       0.35       1.24 f
  U561/Y (sky130_fd_sc_hd__o22ai_1)        0.19       1.42 r
  U562/Y (sky130_fd_sc_hd__a31oi_1)        0.05       1.48 f
  U563/Y (sky130_fd_sc_hd__a21oi_1)        0.14       1.62 r
  U564/Y (sky130_fd_sc_hd__a31oi_1)        0.05       1.67 f
  U566/Y (sky130_fd_sc_hd__o21ai_1)        0.16       1.82 r
  U567/Y (sky130_fd_sc_hd__a21oi_1)        0.05       1.87 f
  U568/Y (sky130_fd_sc_hd__a21oi_1)        0.11       1.98 r
  U569/Y (sky130_fd_sc_hd__o21ai_1)        0.07       2.05 f
  U570/Y (sky130_fd_sc_hd__o21ai_1)        0.06       2.11 r
  U571/Y (sky130_fd_sc_hd__a21oi_1)        0.05       2.16 f
  U573/Y (sky130_fd_sc_hd__o22ai_1)        0.11       2.28 r
  U576/Y (sky130_fd_sc_hd__a22oi_1)        0.08       2.35 f
  U578/X (sky130_fd_sc_hd__a22o_1)         0.19       2.54 f
  U581/Y (sky130_fd_sc_hd__a222oi_1)       0.29       2.83 r
  U582/Y (sky130_fd_sc_hd__a31oi_1)        0.06       2.90 f
  U584/X (sky130_fd_sc_hd__a22o_1)         0.19       3.09 f
  U587/Y (sky130_fd_sc_hd__a222oi_1)       0.29       3.38 r
  U588/Y (sky130_fd_sc_hd__a31oi_1)        0.06       3.44 f
  U590/Y (sky130_fd_sc_hd__o21ai_1)        0.15       3.59 r
  U591/Y (sky130_fd_sc_hd__a21oi_1)        0.05       3.64 f
  U592/Y (sky130_fd_sc_hd__a21oi_1)        0.11       3.75 r
  U593/Y (sky130_fd_sc_hd__o21ai_1)        0.07       3.81 f
  U594/Y (sky130_fd_sc_hd__o21ai_1)        0.06       3.88 r
  U595/Y (sky130_fd_sc_hd__a21oi_1)        0.05       3.93 f
  U597/Y (sky130_fd_sc_hd__o22ai_1)        0.11       4.04 r
  U600/Y (sky130_fd_sc_hd__a22oi_1)        0.08       4.12 f
  U602/X (sky130_fd_sc_hd__a22o_1)         0.19       4.31 f
  U605/Y (sky130_fd_sc_hd__a222oi_1)       0.29       4.60 r
  U606/Y (sky130_fd_sc_hd__a31oi_1)        0.06       4.66 f
  U608/X (sky130_fd_sc_hd__a22o_1)         0.19       4.85 f
  U611/Y (sky130_fd_sc_hd__a222oi_1)       0.29       5.14 r
  U612/Y (sky130_fd_sc_hd__a31oi_1)        0.06       5.20 f
  U614/Y (sky130_fd_sc_hd__o21ai_1)        0.15       5.36 r
  U615/Y (sky130_fd_sc_hd__a21oi_1)        0.05       5.40 f
  U617/Y (sky130_fd_sc_hd__a21oi_1)        0.14       5.54 r
  U618/Y (sky130_fd_sc_hd__a211oi_1)       0.05       5.59 f
  U620/Y (sky130_fd_sc_hd__o22ai_1)        0.11       5.71 r
  U623/Y (sky130_fd_sc_hd__nand2_1)        0.06       5.77 f
  U624/X (sky130_fd_sc_hd__a22o_1)         0.20       5.97 f
  U627/Y (sky130_fd_sc_hd__a222oi_1)       0.29       6.26 r
  U628/Y (sky130_fd_sc_hd__a31oi_1)        0.06       6.32 f
  U629/X (sky130_fd_sc_hd__a22o_1)         0.19       6.51 f
  U632/Y (sky130_fd_sc_hd__a222oi_1)       0.29       6.80 r
  U633/Y (sky130_fd_sc_hd__a31oi_1)        0.06       6.86 f
  U635/Y (sky130_fd_sc_hd__a21oi_1)        0.15       7.01 r
  U636/Y (sky130_fd_sc_hd__a211oi_1)       0.06       7.07 f
  U637/Y (sky130_fd_sc_hd__a22oi_1)        0.18       7.25 r
  U640/Y (sky130_fd_sc_hd__nor2_1)         0.06       7.31 f
  U644/Y (sky130_fd_sc_hd__o22ai_1)        0.15       7.46 r
  U645/Y (sky130_fd_sc_hd__nor2b_1)        0.06       7.52 f
  U648/Y (sky130_fd_sc_hd__o22ai_1)        0.15       7.66 r
  U649/Y (sky130_fd_sc_hd__a21oi_1)        0.05       7.72 f
  U651/Y (sky130_fd_sc_hd__o22ai_1)        0.13       7.84 r
  U654/Y (sky130_fd_sc_hd__a22oi_1)        0.07       7.92 f
  U655/Y (sky130_fd_sc_hd__a21oi_1)        0.11       8.03 r
  U656/Y (sky130_fd_sc_hd__a21oi_1)        0.05       8.07 f
  U659/Y (sky130_fd_sc_hd__o22ai_1)        0.15       8.22 r
  U660/Y (sky130_fd_sc_hd__a21oi_1)        0.05       8.28 f
  U663/Y (sky130_fd_sc_hd__o22ai_1)        0.13       8.40 r
  U666/Y (sky130_fd_sc_hd__a22oi_1)        0.07       8.48 f
  U667/Y (sky130_fd_sc_hd__a31oi_1)        0.13       8.61 r
  U668/Y (sky130_fd_sc_hd__a21oi_1)        0.05       8.66 f
  U671/Y (sky130_fd_sc_hd__o22ai_1)        0.15       8.81 r
  U672/Y (sky130_fd_sc_hd__a21oi_1)        0.05       8.86 f
  U677/Y (sky130_fd_sc_hd__o22ai_1)        0.16       9.02 r
  U682/Y (sky130_fd_sc_hd__a21oi_1)        0.08       9.10 f
  U685/Y (sky130_fd_sc_hd__o22ai_1)        0.15       9.25 r
  U686/Y (sky130_fd_sc_hd__a21oi_1)        0.05       9.30 f
  U687/Y (sky130_fd_sc_hd__a21oi_1)        0.12       9.42 r
  U688/Y (sky130_fd_sc_hd__a21oi_1)        0.05       9.47 f
  U691/Y (sky130_fd_sc_hd__o21ai_1)        0.08       9.55 r
  y (out)                                  0.00       9.55 r
  data arrival time                                   9.55

  max_delay                                3.50       3.50
  output external delay                    0.00       3.50
  data required time                                  3.50
  -----------------------------------------------------------
  data required time                                  3.50
  data arrival time                                  -9.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -6.05
```

We set the max capacitance and report the constraints:

set_max_capacitance 0.025 [current_design]
```
dc_shell> set_max_capacitance 0.025 [current_design]
Current design is 'mux_generate'.
1


dc_shell> report_constraint -all_violators 
 
****************************************
Report : constraint
        -all_violators
Design : mux_generate
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 14:16:32 2023
****************************************


   max_delay/setup ('default' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   y                            3.50           9.55 r        -6.05  (VIOLATED)


   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   n567                         0.03           0.05          -0.02  (VIOLATED)
   sel[3]                       0.03           0.05          -0.02  (VIOLATED)
   n591                         0.03           0.04          -0.02  (VIOLATED)
   n671                         0.03           0.04          -0.01  (VIOLATED)
   n670                         0.03           0.04          -0.01  (VIOLATED)
   n602                         0.03           0.04          -0.01  (VIOLATED)
   n669                         0.03           0.04          -0.01  (VIOLATED)
   n684                         0.03           0.04          -0.01  (VIOLATED)
   sel[2]                       0.03           0.03           0.00  (VIOLATED: increase significant digits)
   sel[4]                       0.03           0.03           0.00  (VIOLATED: increase significant digits)
   sel[5]                       0.03           0.03           0.00  (VIOLATED: increase significant digits)
   sel[1]                       0.03           0.03           0.00  (VIOLATED: increase significant digits)

   -----------------------------------------------------------------
   Total                      12                 -0.13  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   mux_generate                 0.00           0.36          -0.36  (VIOLATED)

```

Now, after compile_ultra, there is no unconstrained endpoint due to set_max_delay command.
The report_constraint shows that all constraints MET as the set_max_capacitance is defined. The set_max_capacitance is used for buffering the high fanout net :
```

dc_shell> report_constraints
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
Design : mux_generate
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 14:18:55 2023
****************************************


                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                              Total Neg  Critical
    Group (critical_range)      Slack    Endpoints   Cost
    -----------------------------------------------------
    default                      0.00         0      0.00
    -----------------------------------------------------
    critical_range                                   0.00
    Constraint                                     Slack
    ----------------------------------------------------
    max_leakage_power                              -0.43  (VIOLATED)


    Constraint                                       Cost
    -----------------------------------------------------
    max_transition                                   0.00 (MET)
    max_capacitance                                  0.00 (MET)
    max_delay/setup                                  0.00 (MET)
    critical_range                                   0.00 (MET)
    max_leakage_power                                0.43 (VIOLATED)

```
Report_timing is met :

```
dc_shell> report_timing -net -cap -sig 4
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -capacitance
Design : mux_generate
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 14:21:54 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: sel[3] (input port)
  Endpoint: y (output port)
  Path Group: default
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  input external delay                             0.0000     0.0000 f
  sel[3] (in)                                      0.0000     0.0000 f
  sel[3] (net)                   6       0.0141    0.0000     0.0000 f
  U724/Y (sky130_fd_sc_hd__clkinv_1)               0.1010     0.1010 r
  n903 (net)                     9       0.0235    0.0000     0.1010 r
  U683/Y (sky130_fd_sc_hd__clkinv_1)               0.1590     0.2600 f
  n904 (net)                     7       0.0155    0.0000     0.2600 f
  U775/Y (sky130_fd_sc_hd__nand2_1)                0.2200     0.4800 r
  n1092 (net)                    9       0.0232    0.0000     0.4800 r
  U709/Y (sky130_fd_sc_hd__clkinv_1)               0.1631     0.6431 f
  n1052 (net)                    5       0.0111    0.0000     0.6431 f
  U838/Y (sky130_fd_sc_hd__nand2_1)                0.1044     0.7475 r
  n1004 (net)                    2       0.0058    0.0000     0.7475 r
  U697/Y (sky130_fd_sc_hd__clkinv_1)               0.0686     0.8162 f
  n1074 (net)                    2       0.0043    0.0000     0.8162 f
  U840/Y (sky130_fd_sc_hd__a31oi_1)                0.1188     0.9349 r
  n994 (net)                     1       0.0025    0.0000     0.9349 r
  U841/Y (sky130_fd_sc_hd__a21oi_1)                0.0454     0.9803 f
  n1007 (net)                    1       0.0015    0.0000     0.9803 f
  U848/X (sky130_fd_sc_hd__or3_1)                  0.3297     1.3101 f
  n1008 (net)                    1       0.0022    0.0000     1.3101 f
  U849/Y (sky130_fd_sc_hd__a21oi_1)                0.1126     1.4226 r
  n1012 (net)                    1       0.0026    0.0000     1.4226 r
  U852/Y (sky130_fd_sc_hd__o21ai_1)                0.0633     1.4860 f
  n1014 (net)                    1       0.0023    0.0000     1.4860 f
  U853/Y (sky130_fd_sc_hd__o211ai_1)               0.0731     1.5591 r
  n1040 (net)                    1       0.0024    0.0000     1.5591 r
  U871/Y (sky130_fd_sc_hd__a31oi_1)                0.0875     1.6466 f
  n1041 (net)                    1       0.0022    0.0000     1.6466 f
  U872/Y (sky130_fd_sc_hd__nor3_1)                 0.1240     1.7706 r
  n1044 (net)                    1       0.0025    0.0000     1.7706 r
  U873/Y (sky130_fd_sc_hd__a21oi_1)                0.0522     1.8228 f
  n1046 (net)                    1       0.0022    0.0000     1.8228 f
  U874/Y (sky130_fd_sc_hd__nor2_1)                 0.0775     1.9004 r
  n1048 (net)                    1       0.0025    0.0000     1.9004 r
  U875/Y (sky130_fd_sc_hd__o22ai_1)                0.0621     1.9625 f
  n1056 (net)                    1       0.0023    0.0000     1.9625 f
  U880/Y (sky130_fd_sc_hd__a21oi_1)                0.1205     2.0830 r
  n1057 (net)                    1       0.0025    0.0000     2.0830 r
  U881/Y (sky130_fd_sc_hd__o22ai_1)                0.0709     2.1539 f
  n1064 (net)                    1       0.0023    0.0000     2.1539 f
  U883/Y (sky130_fd_sc_hd__a2bb2oi_1)              0.1212     2.2752 r
  n1066 (net)                    1       0.0025    0.0000     2.2752 r
  U884/Y (sky130_fd_sc_hd__o22ai_1)                0.0725     2.3476 f
  n1077 (net)                    1       0.0021    0.0000     2.3476 f
  U889/Y (sky130_fd_sc_hd__a222oi_1)               0.3021     2.6497 r
  n1078 (net)                    1       0.0025    0.0000     2.6497 r
  U890/Y (sky130_fd_sc_hd__o22ai_1)                0.0979     2.7476 f
  n1086 (net)                    1       0.0023    0.0000     2.7476 f
  U893/Y (sky130_fd_sc_hd__a21oi_1)                0.1232     2.8708 r
  n1087 (net)                    1       0.0025    0.0000     2.8708 r
  U894/Y (sky130_fd_sc_hd__o22ai_1)                0.0704     2.9412 f
  n1099 (net)                    1       0.0023    0.0000     2.9412 f
  U898/Y (sky130_fd_sc_hd__a21oi_1)                0.1255     3.0668 r
  n1100 (net)                    1       0.0025    0.0000     3.0668 r
  U899/Y (sky130_fd_sc_hd__a21oi_1)                0.0460     3.1128 f
  n1102 (net)                    1       0.0022    0.0000     3.1128 f
  U900/Y (sky130_fd_sc_hd__a21oi_1)                0.1046     3.2174 r
  n1105 (net)                    1       0.0024    0.0000     3.2174 r
  U901/Y (sky130_fd_sc_hd__a31oi_1)                0.0471     3.2645 f
  n1112 (net)                    1       0.0023    0.0000     3.2645 f
  U904/Y (sky130_fd_sc_hd__o21ai_1)                0.1111     3.3755 r
  n1131 (net)                    1       0.0024    0.0000     3.3755 r
  U914/Y (sky130_fd_sc_hd__a21oi_1)                0.0503     3.4258 f
  y (net)                        1       0.0000    0.0000     3.4258 f
  y (out)                                          0.0000     3.4258 f
  data arrival time                                           3.4258

  max_delay                                        3.5000     3.5000
  output external delay                            0.0000     3.5000
  data required time                                          3.5000
  ---------------------------------------------------------------------
  data required time                                          3.5000
  data arrival time                                          -3.4258
  ---------------------------------------------------------------------
  slack (MET)                                                 0.0742

```
Number of inputs increase, the fanout of selectline increases. A high fan-out corresponds to a very high capacitance load,can high transition time.


**EX 3: 128 bit enable**

RTL:
```ruby
module en_128 (input [127:0] x , output [127:0] y , input en);
	assign y[127:0] = en ?x[127:0]:128'b0;
endmodule
```
 Commands:
 
```
dc_shell> read_verilog verilog_files/en_128.v 
dc_shell> link
dc_shell> compile_ultra
dc_shell> report_timing -net -cap -inp -from en
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -capacitance
Design : en_128
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 16:24:49 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: en (input port)
  Endpoint: y[127] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  en (in)                                            0.00       0.00 f
  en (net)                     128         0.20      0.00       0.00 f
  U257/A (sky130_fd_sc_hd__and2_0)                   0.00       0.00 f
  U257/X (sky130_fd_sc_hd__and2_0)                   0.09       0.09 f
  y[127] (net)                   1         0.00      0.00       0.09 f
  y[127] (out)                                       0.00       0.09 f
  data arrival time                                             0.09
  ---------------------------------------------------------------------
  (Path is unconstrained)
```
The report_timing shows the unconstrained path. It has a fanout of 128 which results a high capacitance of 0.2pF.

Constraint the capacitance to 30fF on current design:

dc_shell> set_max_capacitance 0.03 [current_design]

report_constraints:
```
dc_shell> report_constraints
 
****************************************
Report : constraint
Design : en_128
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 16:28:31 2023
****************************************

    Constraint                                     Slack
    ----------------------------------------------------
    max_leakage_power                              -0.29  (VIOLATED)


    Constraint                                       Cost
    -----------------------------------------------------
    max_transition                                   0.00 (MET)
    max_capacitance                                  0.17 (VIOLATED)
    max_leakage_power                                0.29 (VIOLATED)


```

Now after compile_ultra, the capacitance is now limited to 0.03 pF and fanout is reduced to 17 :
report_timing:
```
dc_shell> report_timing -net -cap -inp -from en
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -capacitance
Design : en_128
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 16:31:15 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: en (input port)
  Endpoint: y[116] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  en (in)                                            0.00       0.00 r
  en (net)                      17         0.03      0.00       0.00 r
  U271/A (sky130_fd_sc_hd__clkbuf_1)                 0.00       0.00 r
  U271/X (sky130_fd_sc_hd__clkbuf_1)                 0.28       0.28 r
  n1 (net)                      19         0.03      0.00       0.28 r
  U272/A (sky130_fd_sc_hd__and2_1)                   0.00       0.28 r
  U272/X (sky130_fd_sc_hd__and2_1)                   0.16       0.44 r
  y[116] (net)                   1         0.00      0.00       0.44 r
  y[116] (out)                                       0.00       0.44 r
  data arrival time                                             0.44
  ---------------------------------------------------------------------
  (Path is unconstrained)
```
Then we write design ddc.

dc_shell> write -f ddc -out verilog_files/en_128.ddc

design_vision> read_ddc verilog_files/en_128.ddc

<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/001959e3c6ef7590067ced6b4d7c875cac493b6b/PD%23day10/en_128_sch1.png">
En is Zoomed:
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/001959e3c6ef7590067ced6b4d7c875cac493b6b/PD%23day10/en_128_sch2.png">

Then we constrain max trans:

dc_shell> set_max_transition 0.150 [current_design]

The we report constraints:
```
dc_shell> report_constraints -all_violators 
 
****************************************
Report : constraint
        -all_violators
Design : en_128
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 16:45:07 2023
****************************************


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   n1                           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U332/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U339/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U348/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U357/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U366/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U372/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U272/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U273/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U274/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U275/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U276/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U277/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U278/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U279/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U280/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U281/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U282/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U283/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U284/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U271/X           0.15           0.36          -0.21  (VIOLATED)
   n2                           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U333/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U340/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U349/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U358/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U373/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U378/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U286/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U287/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U288/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U289/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U290/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U291/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U292/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U293/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U294/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U295/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U296/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U297/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U298/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U285/X           0.15           0.36          -0.21  (VIOLATED)
   n4                           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U331/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U338/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U343/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U351/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U360/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U375/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U314/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U315/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U316/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U317/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U318/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U319/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U320/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U321/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U322/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U323/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U324/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U325/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U326/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U313/X           0.15           0.36          -0.21  (VIOLATED)
   n6                           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U335/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U346/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U352/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U355/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U362/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U364/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U370/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U259/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U380/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U381/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U382/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U383/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U384/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U385/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U386/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U387/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U388/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U389/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U390/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U391/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U258/X           0.15           0.36          -0.21  (VIOLATED)
   n3                           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U330/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U337/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U342/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U350/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U359/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U374/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U376/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U300/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U301/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U302/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U303/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U304/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U305/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U306/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U307/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U308/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U309/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U310/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U311/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U312/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U299/X           0.15           0.36          -0.21  (VIOLATED)
   n5                           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U336/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U347/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U356/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U361/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U365/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U367/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U368/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U371/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U377/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U261/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U262/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U263/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U264/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U265/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U266/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U267/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U268/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U269/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U270/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U328/A           0.15           0.36          -0.21  (VIOLATED)
       PIN :   U260/X           0.15           0.36          -0.21  (VIOLATED)

   -----------------------------------------------------------------
   Total                      6                  -1.28  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   en_128                       0.00           0.32          -0.32  (VIOLATED)
```

Check_timing: 
The check_timing shows only the unconstrained endpoints. 

```
dc_shell> check_timing 

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
y[0]
y[1]
y[2]
y[3]
y[4]
y[5]
y[6]
y[7]
y[8]
y[9]
y[10]
y[11]
y[12]
y[13]
y[14]
y[15]
y[16]
y[17]
y[18]
y[19]
y[20]
y[21]
y[22]
y[23]
y[24]
y[25]
y[26]
y[27]
y[28]
y[29]
y[30]
y[31]
y[32]
y[33]
y[34]
y[35]
y[36]
y[37]
y[38]
y[39]
y[40]
y[41]
y[42]
y[43]
y[44]
y[45]
y[46]
y[47]
y[48]
y[49]
y[50]
y[51]
y[52]
y[53]
y[54]
y[55]
y[56]
y[57]
y[58]
y[59]
y[60]
y[61]
y[62]
y[63]
y[64]
y[65]
y[66]
y[67]
y[68]
y[69]
y[70]
y[71]
y[72]
y[73]
y[74]
y[75]
y[76]
y[77]
y[78]
y[79]
y[80]
y[81]
y[82]
y[83]
y[84]
y[85]
y[86]
y[87]
y[88]
y[89]
y[90]
y[91]
y[92]
y[93]
y[94]
y[95]
y[96]
y[97]
y[98]
y[99]
y[100]
y[101]
y[102]
y[103]
y[104]
y[105]
y[106]
y[107]
y[108]
y[109]
y[110]
y[111]
y[112]
y[113]
y[114]
y[115]
y[116]
y[117]
y[118]
y[119]
y[120]
y[121]
y[122]
y[123]
y[124]
y[125]
y[126]he check_timing shows only the unconstrained endpoints 
y[127]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
```

report_timing:
```
dc_shell> report_timing -inp -nets -cap -trans -sig 4 -nosplit
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : en_128
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 16:49:37 2023
****************************************

Operating Conditions: tt_025C_1v80   Library: sky130_fd_sc_hd__tt_025C_1v80
Wire Load Model Mode: top

  Startpoint: en (input port)
  Endpoint: y[116] (output port)
  Path Group: (none)
  Path Type: max

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  input external delay                                       0.0000     0.0000 r
  en (in)                                          0.0000    0.0000     0.0000 r
  en (net)                      17       0.0308              0.0000     0.0000 r
  U271/A (sky130_fd_sc_hd__clkbuf_1)               0.0000    0.0000     0.0000 r
  U271/X (sky130_fd_sc_hd__clkbuf_1)               0.3636    0.2849     0.2849 r
  n1 (net)                      19       0.0307              0.0000     0.2849 r
  U272/A (sky130_fd_sc_hd__and2_1)                 0.3636    0.0000     0.2849 r
  U272/X (sky130_fd_sc_hd__and2_1)                 0.0302    0.1576     0.4425 r
  y[116] (net)                   1       0.0000              0.0000     0.4425 r
  y[116] (out)                                     0.0302    0.0000     0.4425 r
  data arrival time                                                     0.4425
  -------------------------------------------------------------------------------
  (Path is unconstrained)
```

Now, the transition is limited to 150ps in the timing report:
```
dc_shell> set_max_transition 0.150 [current_design]

dc_shell> report_constraints
 
****************************************
Report : constraint
Design : en_128
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 16:53:12 2023
****************************************

    Constraint                                     Slack
    ----------------------------------------------------
    max_leakage_power                              -0.32  (VIOLATED)


    Constraint                                       Cost
    -----------------------------------------------------
    max_transition                                   1.28 (VIOLATED)
    max_capacitance                                  0.00 (MET)
    max_leakage_power                                0.32 (VIOLATED)

```

The max_cap and max_trans should be constrained because the tool takes the values from lib if not defined. check_design ensures the quality of design is proper or not. check_timing ensures all constraints are implemented. report_constraints shows constraints violated if any.

**Report_QOR**
This reports the quality of design, which includes reports of timing path group and cell count details, along with current design statistics such as cobinational, non combinational and total area. This also reports the static power, design rule violation and compile time details.

```
dc_shell> report_qor
 
****************************************
Report : qor
Design : en_128
Version: T-2022.03-SP5-1
Date   : Tue Sep 19 17:13:54 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.44
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                134
  Buf/Inv Cell Count:               6
  Buf Cell Count:                   6
  Inv Cell Count:                   0
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       134
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      823.289605
  Noncombinational Area:     0.000000
  Buf/Inv Area:             22.521599
  Total Buffer Area:            22.52
  Total Inverter Area:           0.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               823.289605
  Design Area:             823.289605


  Design Rules
  -----------------------------------
  Total Number of Nets:           263
  Nets With Violations:             6
  Max Trans Violations:             6
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.04
  Mapping Optimization:                0.26
  -----------------------------------------
  Overall Compile Time:                2.08
  Overall Compile Wall Clock Time:     2.35

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------

```
    
</details>

## Day-11-About My processor

<details>
<summary> EXYNOS 2100 </summary>

Exynos 2100 was one of Samsung's flagship system-on-chip (SoC) designs. It was used in some of Samsung's high-end smartphones and other devices.

Architecture

CPU Cores :

    The Exynos 2100 featured a tri-cluster CPU architecture.
    One prime Cortex-X1 core: This high-performance core was designed for demanding tasks and offered a significant boost in single-threaded performance.
    Three Cortex-A78 cores: These were high-performance cores intended for multi-threaded tasks, providing a balance between performance and efficiency.
    Four Cortex-A55 cores: These were energy-efficient cores used for less demanding tasks to save power.

GPU :

    The Exynos 2100 was equipped with the Mali-G78 GPU, which was designed to deliver excellent graphics and gaming performance.
    It featured multiple execution cores and supported the latest graphics APIs.

AI and Machine Learning :

    The SoC incorporated dedicated AI (Artificial Intelligence) and machine learning accelerators to enhance AI-related tasks such as image recognition, voice processing, and more.
    Samsung's proprietary NPU (Neural Processing Unit) or AI Engine likely played a role in this.

Memory:

    The Exynos 2100 supported LPDDR5 (Low Power DDR5) RAM for fast and efficient memory access. This enabled smooth multitasking and app performance.

Connectivity :

    The chip likely included a 5G modem to support high-speed mobile data connectivity.
    It would have featured various connectivity options, including Wi-Fi, Bluetooth, and GPS.

Multimedia :
Exynos 2100 was one of Samsung's flagship system-on-chip (SoC) designs. It was used in some of Samsung's high-end smartphones and other devices.

Architecture

CPU Cores :

    The Exynos 2100 featured a tri-cluster CPU architecture.
    One prime Cortex-X1 core: This high-performance core was designed for demanding tasks and offered a significant boost in single-threaded performance.
    Three Cortex-A78 cores: These were high-performance cores intended for multi-threaded tasks, providing a balance between performance and efficiency.
    Four Cortex-A55 cores: These were energy-efficient cores used for less demanding tasks to save power.

GPU :

    The Exynos 2100 was equipped with the Mali-G78 GPU, which was designed to deliver excellent graphics and gaming performance.
    It featured multiple execution cores and supported the latest graphics APIs.

AI and Machine Learning :

    The SoC incorporated dedicated AI (Artificial Intelligence) and machine learning accelerators to enhance AI-related tasks such as image recognition, voice processing, and more.
    Samsung's proprietary NPU (Neural Processing Unit) or AI Engine likely played a role in this.

Memory:

    The Exynos 2100 supported LPDDR5 (Low Power DDR5) RAM for fast and efficient memory access. This enabled smooth multitasking and app performance.

Connectivity :

    The chip likely included a 5G modem to support high-speed mobile data connectivity.
    It would have featured various connectivity options, including Wi-Fi, Bluetooth, and GPS.

Multimedia :

    The Exynos 2100 supported advanced multimedia features, including high-resolution camera sensors, 8K video recording, and hardware-based codecs for efficient video playback and encoding.

Security :

    Samsung typically includes a range of security features in its flagship SoCs. This may include hardware-based encryption, secure boot processes, and trusted execution environments for enhanced device security.

Power Efficiency :

    The 5nm manufacturing process, combined with the heterogeneous CPU architecture, was aimed at providing a good balance between performance and power efficiency.

    The Exynos 2100 supported advanced multimedia features, including high-resolution camera sensors, 8K video recording, and hardware-based codecs for efficient video playback and encoding.

Security :

    Samsung typically includes a range of security features in its flagship SoCs. This may include hardware-based encryption, secure boot processes, and trusted execution environments for enhanced device security.

Power Efficiency :

    The 5nm manufacturing process, combined with the heterogeneous CPU architecture, was aimed at providing a good balance between performance and power efficiency.
    
</details>

## Day-11-Modeling BabySoC

<details>
<summary> Example of 4 bit Adder </summary>

RTL:
```ruby
module fulladd (  input [3:0] a,
                  input [3:0] b,
                  input c_in,
                  output c_out,
                  output  [3:0] sum);
							
assign   {c_out, sum} = a + b + c_in;   
  
endmodule

```

Testbench:
```ruby
module tb_fulladd;
    // 1. Declare testbench variables
   reg [3:0] a;
   reg [3:0] b;
   reg c_in;
   wire [3:0] sum;
   integer i;
​
    // 2. Instantiate the design and connect to testbench variables
   fulladd  fa0 ( .a (a),
                  .b (b),
                  .c_in (c_in),
                  .c_out (c_out),
                  .sum (sum));
​
    // 3. Provide stimulus to test the design
   initial begin
      a <= 0;
      b <= 0;
      c_in <= 0;
      
      $monitor ("a=0x%0h b=0x%0h c_in=0x%0h c_out=0x%0h sum=0x%0h", a, b, c_in, c_out, sum);
​
        // Use a for loop to apply random values to the input
      for (i = 0; i < 5; i = i+1) begin
         #10 a <= $random;
             b <= $random;
                 c_in <= $random;
      end
   end
  tb_adder4.v
   initial begin
     $dumpvars;
     $dumpfile("dump.vcd");
   end
endmodule
```
Commands to run:
```
[prakhar.g2@ssirlab03 rvmyth]$ iverilog adder4.v tb_adder4.v
[prakhar.g2@ssirlab03 rvmyth]$ ./a.out
VCD info: dumpfile dump.vcd opened for output.
VCD warning: tb_adder4.v:34: $dumpfile called after $dumpvars started,
                             using existing file (dump.vcd).
a=0x0 b=0x0 c_in=0x0 c_out=0x0 sum=0x0
a=0x4 b=0x1 c_in=0x1 c_out=0x0 sum=0x6
a=0x3 b=0xd c_in=0x1 c_out=0x1 sum=0x1
a=0x5 b=0x2 c_in=0x1 c_out=0x0 sum=0x8
a=0xd b=0x6 c_in=0x1 c_out=0x1 sum=0x4
a=0xd b=0xc c_in=0x1 c_out=0x1 sum=0xa
[prakhar.g2@ssirlab03 rvmyth]$ gtkwave dump.vcd
```
GTKwave :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/9cafb50830d10b483a8e157aba0eff851f4af6b3/PD%23day11/adder_gtk.png">

</details>


<details>
<summary> VSD BabySoC </summary>

**Individual Simulation of modules**

1. Modelling RVMYTH


Commands:
```
[prakhar.g2@ssirlab03 rvmyth]$ iverilog mythcore_test.v tb_mythcore_test.v 
[prakhar.g2@ssirlab03 rvmyth]$ ./a.out
VCD info: dumpfile tb_mythcore_test.vcd opened for output.
[prakhar.g2@ssirlab03 rvmyth]$ gtkwave tb_mythcore_test.vcd
```
GTKwave :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/626895be01a6481920ef64febf8083e8f45da514/PD%23day11/mythcore_gtk.png">
10-bit digital codes observed at the output of rvmyth. It works as RISC V prcessor which 5 cycle fetch , decode , read , execute and write. 
Working : Adds 1 to 1000 as 10 bit binary and 11th bit kept for sign flag as it becomes high it starts counting down.

2. Modelling DAC
Commands:
```
[prakhar.g2@ssirlab03 Pre-synthesis]$ iverilog avsddac.v avsddac_tb_test.v
[prakhar.g2@ssirlab03 Pre-synthesis]$ ./a.out
VCD info: dumpfile avsddac_tb_test.vcd opened for output.
[prakhar.g2@ssirlab03 Pre-synthesis]$ gtkwave avsddac_tb_test.vcd
```
GTKwave :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/d9160236b2007b77070a241561aeccb424396814/PD%23day11/dac_gtk.png">

Working : It is DAC whose Vref High is 3.3v and Vef Low = 0v. At coverts the equivalent 10 bit sign to its respective output.
EX: D[9:0] = 111111010 = equivalent to 1019
Out = Vref * (1019/1024) =3.283886 Which is matched with gtkwave.

3. Modeling PLL

Commands:
```
[prakhar.g2@ssirlab03 module]$ iverilog rvmyth_pll.v rvmyth_pll_tb.v
[prakhar.g2@ssirlab03 module]$ gvim pll_tb.v
[prakhar.g2@ssirlab03 module]$ gvim pll_tb.v
[prakhar.g2@ssirlab03 module]$ iverilog avsd_pll_1v8.v pll_tb.v
[prakhar.g2@ssirlab03 module]$ ./a.out
VCD info: dumpfile test.vcd opened for output.
[prakhar.g2@ssirlab03 module]$ gtkwave test.vcd
```
GTKwave :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/e3cc764fc0d8217764765028d000fdabe30ee66d/PD%23day11/pll_gtk.png">

**Interfacing all the modules**

Commands:
```
[prakhar.g2@ssirlab03 module]$ iverilog vsdbabysoc.v testbench.v avsdpll.v avsddac.v mythcore_test.v
[prakhar.g2@ssirlab03 module]$ ./a.out
VCD info: dumpfile dump.vcd opened for output.
[prakhar.g2@ssirlab03 module]$ gtkwave dump.vcd
```
GTKwave :
<img width="1085" alt="lib1" src="https://github.com/Luffy-7744/Samsung-PD-Training-/blob/e3cc764fc0d8217764765028d000fdabe30ee66d/PD%23day11/combined_gtk.png">

