-DesignTarget: RAM

-CacheAccessMode: Normal
-Associativity (for cache only): 16

-ProcessNode: 7

-Capacity (MB): 512MB
-WordWidth (bit): 512

-DeviceRoadmap: LOP

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedOpt
-GlobalWireUseLowSwing: No

-Routing: H-tree

-InternalSensing: true

-MemoryCellInputFile: BENCH/baseline_Benchmarker/cells/SRAM_cell_7nm.cell

-Temperature (K): 350

-EnablePruning: Yes

-BufferDesignOptimization: latency

-StackedDieCount: 1
-PartitionGranularity: 0
-LocalTSVProjection: 0
-GlobalTSVProjection: 0
-TSVRedundancy: 1.0
