{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570873922764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570873922772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 17:52:02 2019 " "Processing started: Sat Oct 12 17:52:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570873922772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1570873922772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios2_SG_DMA_test -c nios2_SG_DMA_test " "Command: quartus_sta nios2_SG_DMA_test -c nios2_SG_DMA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1570873922772 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1570873922969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1570873925369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873925443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873925443 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1hm1 " "Entity dcfifo_1hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570873926255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570873926255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570873926255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hm1 " "Entity dcfifo_3hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570873926255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570873926255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570873926255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570873926255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570873926255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570873926255 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1570873926255 ""}
{ "Info" "ISTA_SDC_FOUND" "src/nios2_SG_DMA_test.sdc " "Reading SDC File: 'src/nios2_SG_DMA_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1570873926355 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk " "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570873926365 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570873926365 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570873926365 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570873926365 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570873926365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1570873926365 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|altsyncram_cv61:fifo_ram\|ram_block11a0~porta_we_reg s_clk_16d " "Register fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|altsyncram_cv61:fifo_ram\|ram_block11a0~porta_we_reg is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570873926432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570873926432 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[2\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[2\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570873926432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570873926432 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570873926433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570873926433 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570873926499 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1570873926513 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570873926557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 36.300 " "Worst-case setup slack is 36.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.300               0.000 altera_reserved_tck  " "   36.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  148.268               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  148.268               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2496.829               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2496.829               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39993.034               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "39993.034               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873926788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.407 " "Worst-case hold slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.407               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.454               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873926824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.355 " "Worst-case recovery slack is 95.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.355               0.000 altera_reserved_tck  " "   95.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4996.998               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4996.998               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873926848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.131 " "Worst-case removal slack is 1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131               0.000 altera_reserved_tck  " "    1.131               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.874               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.874               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873926864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.691 " "Worst-case minimum pulse width slack is 20.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.691               0.000 i_sys_clk  " "   20.691               0.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.489               0.000 altera_reserved_tck  " "   49.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.809               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.809               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.645               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.645               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "19999.368               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "19999.368               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873926878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873926878 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 71 synchronizer chains. " "Report Metastability: Found 71 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873927287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 71 " "Number of Synchronizer Chains Found: 71" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873927287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873927287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.465 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.465" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873927287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 305.647 ns " "Worst Case Available Settling Time: 305.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873927287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873927287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873927287 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873927287 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570873927287 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570873927313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570873927376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570873928923 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|altsyncram_cv61:fifo_ram\|ram_block11a0~porta_we_reg s_clk_16d " "Register fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|altsyncram_cv61:fifo_ram\|ram_block11a0~porta_we_reg is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570873929566 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570873929566 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[2\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[2\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570873929566 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570873929566 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570873929566 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570873929566 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570873929576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 36.978 " "Worst-case setup slack is 36.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.978               0.000 altera_reserved_tck  " "   36.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  148.765               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  148.765               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2497.042               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2497.042               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39993.332               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "39993.332               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873929697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.391               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873929747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.691 " "Worst-case recovery slack is 95.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.691               0.000 altera_reserved_tck  " "   95.691               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4997.168               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4997.168               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873929766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.035 " "Worst-case removal slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 altera_reserved_tck  " "    1.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.675               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873929789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.688 " "Worst-case minimum pulse width slack is 20.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.688               0.000 i_sys_clk  " "   20.688               0.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.341               0.000 altera_reserved_tck  " "   49.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.811               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.811               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.648               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.648               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "19999.372               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "19999.372               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873929810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873929810 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 71 synchronizer chains. " "Report Metastability: Found 71 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873930274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 71 " "Number of Synchronizer Chains Found: 71" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873930274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873930274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.465 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.465" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873930274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 306.034 ns " "Worst Case Available Settling Time: 306.034 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873930274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873930274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873930274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873930274 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570873930274 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570873930304 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|altsyncram_cv61:fifo_ram\|ram_block11a0~porta_we_reg s_clk_16d " "Register fifo_rx:fifo_rx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1hm1:auto_generated\|altsyncram_cv61:fifo_ram\|ram_block11a0~porta_we_reg is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570873930766 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570873930766 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[2\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[2\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570873930766 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570873930766 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570873930766 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570873930766 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570873930777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.984 " "Worst-case setup slack is 43.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.984               0.000 altera_reserved_tck  " "   43.984               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  152.771               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  152.771               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2498.682               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2498.682               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39996.534               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "39996.534               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873930827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.137               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873930865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.898 " "Worst-case recovery slack is 97.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.898               0.000 altera_reserved_tck  " "   97.898               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4998.576               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 4998.576               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873930889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.799               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873930914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.250 " "Worst-case minimum pulse width slack is 20.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.250               0.000 i_sys_clk  " "   20.250               0.000 i_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465               0.000 altera_reserved_tck  " "   49.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.874               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.874               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.732               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.732               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "19999.461               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "19999.461               0.000 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570873930933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570873930933 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 71 synchronizer chains. " "Report Metastability: Found 71 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873931460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 71 " "Number of Synchronizer Chains Found: 71" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873931460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873931460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.465 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.465" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873931460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 309.551 ns " "Worst Case Available Settling Time: 309.551 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873931460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873931460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873931460 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570873931460 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570873931460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570873932103 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570873932104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570873932463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 17:52:12 2019 " "Processing ended: Sat Oct 12 17:52:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570873932463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570873932463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570873932463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570873932463 ""}
