Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TESTUART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TESTUART.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TESTUART"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : TESTUART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Digital_Filter.vf" into library work
Parsing module <FJKC_MXILINX_Digital_Filter>.
Parsing module <Digital_Filter>.
Analyzing Verilog file "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Sync_Transmitter_Baud.v" into library work
Parsing module <Sync_Transmitter_Baud>.
Analyzing Verilog file "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Sync_Reciver.v" into library work
Parsing module <Sync_Reciver>.
Analyzing Verilog file "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\TESTUART.vf" into library work
Parsing module <TESTUART>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TESTUART>.

Elaborating module <Sync_Reciver>.

Elaborating module <Digital_Filter>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <INV>.

Elaborating module <AND4>.

Elaborating module <FJKC_MXILINX_Digital_Filter(INIT=1'b0)>.

Elaborating module <FDC>.

Elaborating module <AND3B2>.

Elaborating module <AND3B1>.

Elaborating module <OR3>.

Elaborating module <AND2B1>.

Elaborating module <GND>.
WARNING:HDLCompiler:413 - "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Sync_Reciver.v" Line 76: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <Sync_Transmitter_Baud>.
WARNING:HDLCompiler:413 - "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Sync_Transmitter_Baud.v" Line 58: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Sync_Transmitter_Baud.v" Line 93: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Sync_Transmitter_Baud.v" Line 72: Assignment to Parity_Bit ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\TESTUART.vf" Line 48: Input port RST is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TESTUART>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\TESTUART.vf".
WARNING:Xst:2898 - Port 'RST', unconnected in block instance 'XLXI_2', is tied to GND.
INFO:Xst:3210 - "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\TESTUART.vf" line 41: Output port <Data_Ready> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\TESTUART.vf" line 41: Output port <Parity_ERR> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TESTUART> synthesized.

Synthesizing Unit <Sync_Reciver>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Sync_Reciver.v".
    Found 1-bit register for signal <Baud_CLK_O>.
    Found 1-bit register for signal <status>.
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <Parity_Bit>.
    Found 8-bit register for signal <Data_Reg>.
    Found 1-bit register for signal <Data_Ready_R>.
    Found 1-bit register for signal <Serial_IN_O>.
    Found 4-bit adder for signal <counter[3]_GND_2_o_add_10_OUT> created at line 76.
    Found 4-bit comparator greater for signal <counter[3]_PWR_2_o_LessThan_10_o> created at line 65
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Sync_Reciver> synthesized.

Synthesizing Unit <Digital_Filter>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Digital_Filter.vf".
    Set property "HU_SET = XLXI_11_0" for instance <XLXI_11>.
    Summary:
	no macro.
Unit <Digital_Filter> synthesized.

Synthesizing Unit <FJKC_MXILINX_Digital_Filter>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Digital_Filter.vf".
        INIT = 1'b0
    Set property "RLOC = X0Y0" for instance <I_36_32>.
    Summary:
	no macro.
Unit <FJKC_MXILINX_Digital_Filter> synthesized.

Synthesizing Unit <Sync_Transmitter_Baud>.
    Related source file is "C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\Sync_Transmitter_Baud.v".
    Found 1-bit register for signal <CLR_Flag>.
    Found 1-bit register for signal <CLR_Flag_O>.
    Found 1-bit register for signal <CLK_Baud>.
    Found 11-bit register for signal <Count_Baud>.
    Found 1-bit register for signal <State>.
    Found 4-bit register for signal <counter>.
    Found 8-bit register for signal <Data_Reg>.
    Found 1-bit register for signal <OUT_ser_reg>.
    Found 1-bit register for signal <CLK_Baud_O>.
    Found 11-bit adder for signal <Count_Baud[10]_GND_14_o_add_5_OUT> created at line 58.
    Found 4-bit adder for signal <counter[3]_GND_14_o_add_21_OUT> created at line 93.
    Found 4-bit comparator lessequal for signal <counter[3]_PWR_14_o_LessThan_21_o> created at line 91
    WARNING:Xst:2404 -  FFs/Latches <RST_O<0:0>> (without init value) have a constant value of 0 in block <Sync_Transmitter_Baud>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Sync_Transmitter_Baud> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 16
 1-bit register                                        : 11
 11-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Sync_Reciver>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Sync_Reciver> synthesized (advanced).

Synthesizing (advanced) Unit <Sync_Transmitter_Baud>.
The following registers are absorbed into counter <Count_Baud>: 1 register on signal <Count_Baud>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Sync_Transmitter_Baud> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 11-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TESTUART> ...

Optimizing unit <Digital_Filter> ...

Optimizing unit <FJKC_MXILINX_Digital_Filter> ...

Optimizing unit <Sync_Transmitter_Baud> ...

Optimizing unit <Sync_Reciver> ...
WARNING:Xst:2677 - Node <XLXI_1/Data_Ready_R> of sequential type is unconnected in block <TESTUART>.
INFO:Xst:2261 - The FF/Latch <XLXI_2/CLK_Baud_O> in Unit <TESTUART> is equivalent to the following FF/Latch, which will be removed : <XLXI_1/Baud_CLK_O> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TESTUART, actual ratio is 1.

Final Macro Processing ...

Processing Unit <TESTUART> :
	Found 2-bit shift register for signal <XLXI_1/Data_Reg_7>.
Unit <TESTUART> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TESTUART.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 82
#      AND2B1                      : 1
#      AND3B1                      : 1
#      AND3B2                      : 1
#      AND4                        : 2
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 10
#      LUT2                        : 4
#      LUT3                        : 3
#      LUT4                        : 11
#      LUT5                        : 4
#      LUT6                        : 14
#      MUXCY                       : 10
#      OR3                         : 1
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 48
#      FD                          : 10
#      FDC                         : 1
#      FDE                         : 16
#      FDR                         : 11
#      FDRE                        : 6
#      FDS                         : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 11
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  11440     0%  
 Number of Slice LUTs:                   54  out of   5720     0%  
    Number used as Logic:                53  out of   5720     0%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     66
   Number with an unused Flip Flop:      18  out of     66    27%  
   Number with an unused LUT:            12  out of     66    18%  
   Number of fully used LUT-FF pairs:    36  out of     66    54%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    200    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 49    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.858ns (Maximum Frequency: 170.705MHz)
   Minimum input arrival time before clock: 4.363ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.858ns (frequency: 170.705MHz)
  Total number of paths / destination ports: 583 / 91
-------------------------------------------------------------------------
Delay:               5.858ns (Levels of Logic = 5)
  Source:            XLXI_1/UUT/XLXI_1 (FF)
  Destination:       XLXI_1/UUT/XLXI_11/I_36_32 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_1/UUT/XLXI_1 to XLXI_1/UUT/XLXI_11/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  XLXI_1/UUT/XLXI_1 (XLXI_1/UUT/XLXN_18)
     INV:I->O              1   0.568   0.944  XLXI_1/UUT/XLXI_5 (XLXI_1/UUT/XLXN_14)
     AND4:I0->O            3   0.203   0.995  XLXI_1/UUT/XLXI_10 (XLXI_1/UUT/XLXN_27)
     begin scope: 'XLXI_1/UUT/XLXI_11:K'
     AND3B2:I1->O          1   0.223   0.827  I_36_37 (A0)
     OR3:I2->O             1   0.320   0.579  I_36_41 (AD)
     FDC:D                     0.102          I_36_32
    ----------------------------------------
    Total                      5.858ns (1.863ns logic, 3.995ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 35 / 28
-------------------------------------------------------------------------
Offset:              4.363ns (Levels of Logic = 3)
  Source:            CLR_Rx (PAD)
  Destination:       XLXI_1/counter_0 (FF)
  Destination Clock: CLK rising

  Data Path: CLR_Rx to XLXI_1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  CLR_Rx_IBUF (CLR_Rx_IBUF)
     LUT4:I3->O            1   0.205   0.827  XLXI_1/_n0106_inv_SW0 (N4)
     LUT6:I2->O           13   0.203   0.932  XLXI_1/_n0106_inv (XLXI_1/_n0106_inv)
     FDE:CE                    0.322          XLXI_1/Data_Reg_0
    ----------------------------------------
    Total                      4.363ns (1.952ns logic, 2.411ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            XLXI_1/Data_Reg_7 (FF)
  Destination:       Data_Rx<7> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_1/Data_Reg_7 to Data_Rx<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  XLXI_1/Data_Reg_7 (XLXI_1/Data_Reg_7)
     OBUF:I->O                 2.571          Data_Rx_7_OBUF (Data_Rx<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.858|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.34 secs
 
--> 

Total memory usage is 275072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

