begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2013 Thomas Skibo  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_comment
comment|/*  * Zynq-700 SLCR driver.  Provides hooks for cpu_reset and PL control stuff.  * In the future, maybe MIO control, clock control, etc. could go here.  *  * Reference: Zynq-7000 All Programmable SoC Technical Reference Manual.  * (v1.4) November 16, 2012.  Xilinx doc UG585.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/resource.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/resource.h>
end_include

begin_include
include|#
directive|include
file|<machine/stdarg.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<arm/xilinx/zy7_slcr.h>
end_include

begin_struct
struct|struct
name|zy7_slcr_softc
block|{
name|device_t
name|dev
decl_stmt|;
name|struct
name|mtx
name|sc_mtx
decl_stmt|;
name|struct
name|resource
modifier|*
name|mem_res
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|zy7_slcr_softc
modifier|*
name|zy7_slcr_softc_p
decl_stmt|;
end_decl_stmt

begin_extern
extern|extern void (*zynq7_cpu_reset
end_extern

begin_empty_stmt
unit|)
empty_stmt|;
end_empty_stmt

begin_define
define|#
directive|define
name|ZSLCR_LOCK
parameter_list|(
name|sc
parameter_list|)
value|mtx_lock(&(sc)->sc_mtx)
end_define

begin_define
define|#
directive|define
name|ZSLCR_UNLOCK
parameter_list|(
name|sc
parameter_list|)
value|mtx_unlock(&(sc)->sc_mtx)
end_define

begin_define
define|#
directive|define
name|ZSLCR_LOCK_INIT
parameter_list|(
name|sc
parameter_list|)
define|\
value|mtx_init(&(sc)->sc_mtx, device_get_nameunit((sc)->dev),	\ 	    "zy7_slcr", MTX_DEF)
end_define

begin_define
define|#
directive|define
name|ZSLCR_LOCK_DESTROY
parameter_list|(
name|_sc
parameter_list|)
value|mtx_destroy(&_sc->sc_mtx);
end_define

begin_define
define|#
directive|define
name|RD4
parameter_list|(
name|sc
parameter_list|,
name|off
parameter_list|)
value|(bus_read_4((sc)->mem_res, (off)))
end_define

begin_define
define|#
directive|define
name|WR4
parameter_list|(
name|sc
parameter_list|,
name|off
parameter_list|,
name|val
parameter_list|)
value|(bus_write_4((sc)->mem_res, (off), (val)))
end_define

begin_define
define|#
directive|define
name|ZYNQ_DEFAULT_PS_CLK_FREQUENCY
value|33333333
end_define

begin_comment
comment|/* 33.3 Mhz */
end_comment

begin_expr_stmt
name|SYSCTL_NODE
argument_list|(
name|_hw
argument_list|,
name|OID_AUTO
argument_list|,
name|zynq
argument_list|,
name|CTLFLAG_RD
argument_list|,
literal|0
argument_list|,
literal|"Xilinx Zynq-7000"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|char
name|zynq_bootmode
index|[
literal|64
index|]
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_STRING
argument_list|(
name|_hw_zynq
argument_list|,
name|OID_AUTO
argument_list|,
name|bootmode
argument_list|,
name|CTLFLAG_RD
argument_list|,
name|zynq_bootmode
argument_list|,
literal|0
argument_list|,
literal|"Zynq boot mode"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|char
name|zynq_pssid
index|[
literal|100
index|]
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_STRING
argument_list|(
name|_hw_zynq
argument_list|,
name|OID_AUTO
argument_list|,
name|pssid
argument_list|,
name|CTLFLAG_RD
argument_list|,
name|zynq_pssid
argument_list|,
literal|0
argument_list|,
literal|"Zynq PSS IDCODE"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|uint32_t
name|zynq_reboot_status
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_zynq
argument_list|,
name|OID_AUTO
argument_list|,
name|reboot_status
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|&
name|zynq_reboot_status
argument_list|,
literal|0
argument_list|,
literal|"Zynq REBOOT_STATUS register"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|int
name|ps_clk_frequency
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_zynq
argument_list|,
name|OID_AUTO
argument_list|,
name|ps_clk_frequency
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|&
name|ps_clk_frequency
argument_list|,
literal|0
argument_list|,
literal|"Zynq PS_CLK Frequency"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|int
name|io_pll_frequency
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_zynq
argument_list|,
name|OID_AUTO
argument_list|,
name|io_pll_frequency
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|&
name|io_pll_frequency
argument_list|,
literal|0
argument_list|,
literal|"Zynq IO PLL Frequency"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|int
name|arm_pll_frequency
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_zynq
argument_list|,
name|OID_AUTO
argument_list|,
name|arm_pll_frequency
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|&
name|arm_pll_frequency
argument_list|,
literal|0
argument_list|,
literal|"Zynq ARM PLL Frequency"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|int
name|ddr_pll_frequency
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_zynq
argument_list|,
name|OID_AUTO
argument_list|,
name|ddr_pll_frequency
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|&
name|ddr_pll_frequency
argument_list|,
literal|0
argument_list|,
literal|"Zynq DDR PLL Frequency"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
specifier|static
name|void
name|zy7_slcr_unlock
parameter_list|(
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
parameter_list|)
block|{
comment|/* Unlock SLCR with magic number. */
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_UNLOCK
argument_list|,
name|ZY7_SLCR_UNLOCK_MAGIC
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|zy7_slcr_lock
parameter_list|(
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
parameter_list|)
block|{
comment|/* Lock SLCR with magic number. */
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_LOCK
argument_list|,
name|ZY7_SLCR_LOCK_MAGIC
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|zy7_slcr_cpu_reset
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
comment|/* Unlock SLCR registers. */
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* This has something to do with a work-around so the fsbl will load 	 * the bitstream after soft-reboot.  It's very important. 	 */
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_REBOOT_STAT
argument_list|,
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_REBOOT_STAT
argument_list|)
operator|&
literal|0xf0ffffff
argument_list|)
expr_stmt|;
comment|/* Soft reset */
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_PSS_RST_CTRL
argument_list|,
name|ZY7_SLCR_PSS_RST_CTRL_SOFT_RESET
argument_list|)
expr_stmt|;
for|for
control|(
init|;
condition|;
control|)
empty_stmt|;
block|}
end_function

begin_comment
comment|/* Assert PL resets and disable level shifters in preparation of programming  * the PL (FPGA) section.  Called from zy7_devcfg.c.  */
end_comment

begin_function
name|void
name|zy7_slcr_preload_pl
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Unlock SLCR registers. */
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Assert top level output resets. */
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_RST_CTRL
argument_list|,
name|ZY7_SLCR_FPGA_RST_CTRL_RST_ALL
argument_list|)
expr_stmt|;
comment|/* Disable all level shifters. */
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_LVL_SHFTR_EN
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Lock SLCR registers. */
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* After PL configuration, enable level shifters and deassert top-level  * PL resets.  Called from zy7_devcfg.c.  Optionally, the level shifters  * can be left disabled but that's rare of an FPGA application. That option  * is controlled by a sysctl in the devcfg driver.  */
end_comment

begin_function
name|void
name|zy7_slcr_postload_pl
parameter_list|(
name|int
name|en_level_shifters
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Unlock SLCR registers. */
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|en_level_shifters
condition|)
comment|/* Enable level shifters. */
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_LVL_SHFTR_EN
argument_list|,
name|ZY7_SLCR_LVL_SHFTR_EN_ALL
argument_list|)
expr_stmt|;
comment|/* Deassert top level output resets. */
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_RST_CTRL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Lock SLCR registers. */
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Override cgem_set_refclk() in gigabit ethernet driver  * (sys/dev/cadence/if_cgem.c).  This function is called to  * request a change in the gem's reference clock speed.  */
end_comment

begin_function
name|int
name|cgem_set_ref_clk
parameter_list|(
name|int
name|unit
parameter_list|,
name|int
name|frequency
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
name|int
name|div0
decl_stmt|,
name|div1
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
comment|/* Find suitable divisor pairs.  Round result to nearest khz 	 * to test for match. 	 */
for|for
control|(
name|div1
operator|=
literal|1
init|;
name|div1
operator|<=
name|ZY7_SLCR_GEM_CLK_CTRL_DIVISOR1_MAX
condition|;
name|div1
operator|++
control|)
block|{
name|div0
operator|=
operator|(
name|io_pll_frequency
operator|+
name|div1
operator|*
name|frequency
operator|/
literal|2
operator|)
operator|/
name|div1
operator|/
name|frequency
expr_stmt|;
if|if
condition|(
name|div0
operator|>
literal|0
operator|&&
name|div0
operator|<=
name|ZY7_SLCR_GEM_CLK_CTRL_DIVISOR_MAX
operator|&&
operator|(
operator|(
name|io_pll_frequency
operator|/
name|div0
operator|/
name|div1
operator|)
operator|+
literal|500
operator|)
operator|/
literal|1000
operator|==
operator|(
name|frequency
operator|+
literal|500
operator|)
operator|/
literal|1000
condition|)
break|break;
block|}
if|if
condition|(
name|div1
operator|>
name|ZY7_SLCR_GEM_CLK_CTRL_DIVISOR1_MAX
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Unlock SLCR registers. */
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Modify GEM reference clock. */
name|WR4
argument_list|(
name|sc
argument_list|,
name|unit
condition|?
name|ZY7_SLCR_GEM1_CLK_CTRL
else|:
name|ZY7_SLCR_GEM0_CLK_CTRL
argument_list|,
operator|(
name|div1
operator|<<
name|ZY7_SLCR_GEM_CLK_CTRL_DIVISOR1_SHIFT
operator|)
operator||
operator|(
name|div0
operator|<<
name|ZY7_SLCR_GEM_CLK_CTRL_DIVISOR_SHIFT
operator|)
operator||
name|ZY7_SLCR_GEM_CLK_CTRL_SRCSEL_IO_PLL
operator||
name|ZY7_SLCR_GEM_CLK_CTRL_CLKACT
argument_list|)
expr_stmt|;
comment|/* Lock SLCR registers. */
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/*   * PL clocks management function  */
end_comment

begin_function
name|int
name|zy7_pl_fclk_set_source
parameter_list|(
name|int
name|unit
parameter_list|,
name|int
name|source
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Unlock SLCR registers. */
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Modify FPGAx source. */
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_CLK_CTRL
argument_list|(
name|unit
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|ZY7_SLCR_FPGA_CLK_CTRL_SRCSEL_MASK
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|source
operator|<<
name|ZY7_SLCR_FPGA_CLK_CTRL_SRCSEL_SHIFT
operator|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_CLK_CTRL
argument_list|(
name|unit
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Lock SLCR registers. */
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|zy7_pl_fclk_get_source
parameter_list|(
name|int
name|unit
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|int
name|source
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Modify GEM reference clock. */
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_CLK_CTRL
argument_list|(
name|unit
argument_list|)
argument_list|)
expr_stmt|;
name|source
operator|=
operator|(
name|reg
operator|&
name|ZY7_SLCR_FPGA_CLK_CTRL_SRCSEL_MASK
operator|)
operator|>>
name|ZY7_SLCR_FPGA_CLK_CTRL_SRCSEL_SHIFT
expr_stmt|;
comment|/* ZY7_PL_FCLK_SRC_IO is actually b0x */
if|if
condition|(
operator|(
name|source
operator|&
literal|2
operator|)
operator|==
literal|0
condition|)
name|source
operator|=
name|ZY7_PL_FCLK_SRC_IO
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|source
operator|)
return|;
block|}
end_function

begin_function
name|int
name|zy7_pl_fclk_set_freq
parameter_list|(
name|int
name|unit
parameter_list|,
name|int
name|frequency
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
name|int
name|div0
decl_stmt|,
name|div1
decl_stmt|;
name|int
name|base_frequency
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|int
name|source
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|source
operator|=
name|zy7_pl_fclk_get_source
argument_list|(
name|unit
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|source
condition|)
block|{
case|case
name|ZY7_PL_FCLK_SRC_IO
case|:
name|base_frequency
operator|=
name|io_pll_frequency
expr_stmt|;
break|break;
case|case
name|ZY7_PL_FCLK_SRC_ARM
case|:
name|base_frequency
operator|=
name|arm_pll_frequency
expr_stmt|;
break|break;
case|case
name|ZY7_PL_FCLK_SRC_DDR
case|:
name|base_frequency
operator|=
name|ddr_pll_frequency
expr_stmt|;
break|break;
default|default:
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
comment|/* Find suitable divisor pairs.  Round result to nearest khz 	 * to test for match. 	 */
for|for
control|(
name|div1
operator|=
literal|1
init|;
name|div1
operator|<=
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR_MAX
condition|;
name|div1
operator|++
control|)
block|{
name|div0
operator|=
operator|(
name|base_frequency
operator|+
name|div1
operator|*
name|frequency
operator|/
literal|2
operator|)
operator|/
name|div1
operator|/
name|frequency
expr_stmt|;
if|if
condition|(
name|div0
operator|>
literal|0
operator|&&
name|div0
operator|<=
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR_MAX
operator|&&
operator|(
operator|(
name|base_frequency
operator|/
name|div0
operator|/
name|div1
operator|)
operator|+
literal|500
operator|)
operator|/
literal|1000
operator|==
operator|(
name|frequency
operator|+
literal|500
operator|)
operator|/
literal|1000
condition|)
break|break;
block|}
if|if
condition|(
name|div1
operator|>
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR_MAX
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Unlock SLCR registers. */
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Modify FPGAx reference clock. */
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_CLK_CTRL
argument_list|(
name|unit
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_MASK
operator||
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_MASK
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|div1
operator|<<
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_SHIFT
operator|)
operator||
operator|(
name|div0
operator|<<
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_SHIFT
operator|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_CLK_CTRL
argument_list|(
name|unit
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Lock SLCR registers. */
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|base_frequency
operator|/
name|div0
operator|/
name|div1
operator|)
return|;
block|}
end_function

begin_function
name|int
name|zy7_pl_fclk_get_freq
parameter_list|(
name|int
name|unit
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
name|int
name|div0
decl_stmt|,
name|div1
decl_stmt|;
name|int
name|base_frequency
decl_stmt|;
name|int
name|frequency
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|int
name|source
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|source
operator|=
name|zy7_pl_fclk_get_source
argument_list|(
name|unit
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|source
condition|)
block|{
case|case
name|ZY7_PL_FCLK_SRC_IO
case|:
name|base_frequency
operator|=
name|io_pll_frequency
expr_stmt|;
break|break;
case|case
name|ZY7_PL_FCLK_SRC_ARM
case|:
name|base_frequency
operator|=
name|arm_pll_frequency
expr_stmt|;
break|break;
case|case
name|ZY7_PL_FCLK_SRC_DDR
case|:
name|base_frequency
operator|=
name|ddr_pll_frequency
expr_stmt|;
break|break;
default|default:
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Modify FPGAx reference clock. */
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_CLK_CTRL
argument_list|(
name|unit
argument_list|)
argument_list|)
expr_stmt|;
name|div1
operator|=
operator|(
name|reg
operator|&
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_MASK
operator|)
operator|>>
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_SHIFT
expr_stmt|;
name|div0
operator|=
operator|(
name|reg
operator|&
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_MASK
operator|)
operator|>>
name|ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_SHIFT
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|div0
operator|==
literal|0
condition|)
name|div0
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|div1
operator|==
literal|0
condition|)
name|div1
operator|=
literal|1
expr_stmt|;
name|frequency
operator|=
operator|(
name|base_frequency
operator|/
name|div0
operator|/
name|div1
operator|)
expr_stmt|;
comment|/* Round to KHz */
name|frequency
operator|=
operator|(
name|frequency
operator|+
literal|500
operator|)
operator|/
literal|1000
expr_stmt|;
name|frequency
operator|=
name|frequency
operator|*
literal|1000
expr_stmt|;
return|return
operator|(
name|frequency
operator|)
return|;
block|}
end_function

begin_function
name|int
name|zy7_pl_fclk_enable
parameter_list|(
name|int
name|unit
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Unlock SLCR registers. */
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_THR_CTRL
argument_list|(
name|unit
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_THR_CNT
argument_list|(
name|unit
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Lock SLCR registers. */
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|zy7_pl_fclk_disable
parameter_list|(
name|int
name|unit
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Unlock SLCR registers. */
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_THR_CTRL
argument_list|(
name|unit
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_THR_CNT
argument_list|(
name|unit
argument_list|)
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Lock SLCR registers. */
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|zy7_pl_fclk_enabled
parameter_list|(
name|int
name|unit
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_FPGA_THR_CNT
argument_list|(
name|unit
argument_list|)
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|!
operator|(
name|reg
operator|&
literal|1
operator|)
return|;
block|}
end_function

begin_function
name|int
name|zy7_pl_level_shifters_enabled
parameter_list|()
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|reg
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_LVL_SHFTR_EN
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|reg
operator|==
name|ZY7_SLCR_LVL_SHFTR_EN_ALL
operator|)
return|;
block|}
end_function

begin_function
name|void
name|zy7_pl_level_shifters_enable
parameter_list|()
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_LVL_SHFTR_EN
argument_list|,
name|ZY7_SLCR_LVL_SHFTR_EN_ALL
argument_list|)
expr_stmt|;
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|zy7_pl_level_shifters_disable
parameter_list|()
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|zy7_slcr_softc_p
decl_stmt|;
if|if
condition|(
operator|!
name|sc
condition|)
return|return;
name|ZSLCR_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|zy7_slcr_unlock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_LVL_SHFTR_EN
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|ZSLCR_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|zy7_slcr_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"xlnx,zy7_slcr"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Zynq-7000 slcr block"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|zy7_slcr_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|int
name|rid
decl_stmt|;
name|phandle_t
name|node
decl_stmt|;
name|pcell_t
name|cell
decl_stmt|;
name|uint32_t
name|bootmode
decl_stmt|;
name|uint32_t
name|pss_idcode
decl_stmt|;
name|uint32_t
name|arm_pll_ctrl
decl_stmt|;
name|uint32_t
name|ddr_pll_ctrl
decl_stmt|;
name|uint32_t
name|io_pll_ctrl
decl_stmt|;
specifier|static
name|char
modifier|*
name|bootdev_names
index|[]
init|=
block|{
literal|"JTAG"
block|,
literal|"Quad-SPI"
block|,
literal|"NOR"
block|,
literal|"(3?)"
block|,
literal|"NAND"
block|,
literal|"SD Card"
block|,
literal|"(6?)"
block|,
literal|"(7?)"
block|}
decl_stmt|;
comment|/* Allow only one attach. */
if|if
condition|(
name|zy7_slcr_softc_p
operator|!=
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|sc
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
name|ZSLCR_LOCK_INIT
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Get memory resource. */
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|mem_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|mem_res
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not allocate memory resources.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENOMEM
operator|)
return|;
block|}
comment|/* Hook up cpu_reset. */
name|zy7_slcr_softc_p
operator|=
name|sc
expr_stmt|;
name|zynq7_cpu_reset
operator|=
name|zy7_slcr_cpu_reset
expr_stmt|;
comment|/* Read info and set sysctls. */
name|bootmode
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_BOOT_MODE
argument_list|)
expr_stmt|;
name|snprintf
argument_list|(
name|zynq_bootmode
argument_list|,
sizeof|sizeof
argument_list|(
name|zynq_bootmode
argument_list|)
argument_list|,
literal|"0x%x: boot device: %s"
argument_list|,
name|bootmode
argument_list|,
name|bootdev_names
index|[
name|bootmode
operator|&
name|ZY7_SLCR_BOOT_MODE_BOOTDEV_MASK
index|]
argument_list|)
expr_stmt|;
name|pss_idcode
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_PSS_IDCODE
argument_list|)
expr_stmt|;
name|snprintf
argument_list|(
name|zynq_pssid
argument_list|,
sizeof|sizeof
argument_list|(
name|zynq_pssid
argument_list|)
argument_list|,
literal|"0x%x: manufacturer: 0x%x device: 0x%x "
literal|"family: 0x%x sub-family: 0x%x rev: 0x%x"
argument_list|,
name|pss_idcode
argument_list|,
operator|(
name|pss_idcode
operator|&
name|ZY7_SLCR_PSS_IDCODE_MNFR_ID_MASK
operator|)
operator|>>
name|ZY7_SLCR_PSS_IDCODE_MNFR_ID_SHIFT
argument_list|,
operator|(
name|pss_idcode
operator|&
name|ZY7_SLCR_PSS_IDCODE_DEVICE_MASK
operator|)
operator|>>
name|ZY7_SLCR_PSS_IDCODE_DEVICE_SHIFT
argument_list|,
operator|(
name|pss_idcode
operator|&
name|ZY7_SLCR_PSS_IDCODE_FAMILY_MASK
operator|)
operator|>>
name|ZY7_SLCR_PSS_IDCODE_FAMILY_SHIFT
argument_list|,
operator|(
name|pss_idcode
operator|&
name|ZY7_SLCR_PSS_IDCODE_SUB_FAMILY_MASK
operator|)
operator|>>
name|ZY7_SLCR_PSS_IDCODE_SUB_FAMILY_SHIFT
argument_list|,
operator|(
name|pss_idcode
operator|&
name|ZY7_SLCR_PSS_IDCODE_REVISION_MASK
operator|)
operator|>>
name|ZY7_SLCR_PSS_IDCODE_REVISION_SHIFT
argument_list|)
expr_stmt|;
name|zynq_reboot_status
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_REBOOT_STAT
argument_list|)
expr_stmt|;
comment|/* Derive PLL frequencies from PS_CLK. */
name|node
operator|=
name|ofw_bus_get_node
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|OF_getencprop
argument_list|(
name|node
argument_list|,
literal|"clock-frequency"
argument_list|,
operator|&
name|cell
argument_list|,
sizeof|sizeof
argument_list|(
name|cell
argument_list|)
argument_list|)
operator|>
literal|0
condition|)
name|ps_clk_frequency
operator|=
name|cell
expr_stmt|;
else|else
name|ps_clk_frequency
operator|=
name|ZYNQ_DEFAULT_PS_CLK_FREQUENCY
expr_stmt|;
name|arm_pll_ctrl
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_ARM_PLL_CTRL
argument_list|)
expr_stmt|;
name|ddr_pll_ctrl
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_DDR_PLL_CTRL
argument_list|)
expr_stmt|;
name|io_pll_ctrl
operator|=
name|RD4
argument_list|(
name|sc
argument_list|,
name|ZY7_SLCR_IO_PLL_CTRL
argument_list|)
expr_stmt|;
comment|/* Determine ARM PLL frequency. */
if|if
condition|(
operator|(
operator|(
name|arm_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_BYPASS_QUAL
operator|)
operator|==
literal|0
operator|&&
operator|(
name|arm_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_BYPASS_FORCE
operator|)
operator|!=
literal|0
operator|)
operator|||
operator|(
operator|(
name|arm_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_BYPASS_QUAL
operator|)
operator|!=
literal|0
operator|&&
operator|(
name|bootmode
operator|&
name|ZY7_SLCR_BOOT_MODE_PLL_BYPASS
operator|)
operator|!=
literal|0
operator|)
condition|)
comment|/* PLL is bypassed. */
name|arm_pll_frequency
operator|=
name|ps_clk_frequency
expr_stmt|;
else|else
name|arm_pll_frequency
operator|=
name|ps_clk_frequency
operator|*
operator|(
operator|(
name|arm_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_FDIV_MASK
operator|)
operator|>>
name|ZY7_SLCR_PLL_CTRL_FDIV_SHIFT
operator|)
expr_stmt|;
comment|/* Determine DDR PLL frequency. */
if|if
condition|(
operator|(
operator|(
name|ddr_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_BYPASS_QUAL
operator|)
operator|==
literal|0
operator|&&
operator|(
name|ddr_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_BYPASS_FORCE
operator|)
operator|!=
literal|0
operator|)
operator|||
operator|(
operator|(
name|ddr_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_BYPASS_QUAL
operator|)
operator|!=
literal|0
operator|&&
operator|(
name|bootmode
operator|&
name|ZY7_SLCR_BOOT_MODE_PLL_BYPASS
operator|)
operator|!=
literal|0
operator|)
condition|)
comment|/* PLL is bypassed. */
name|ddr_pll_frequency
operator|=
name|ps_clk_frequency
expr_stmt|;
else|else
name|ddr_pll_frequency
operator|=
name|ps_clk_frequency
operator|*
operator|(
operator|(
name|ddr_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_FDIV_MASK
operator|)
operator|>>
name|ZY7_SLCR_PLL_CTRL_FDIV_SHIFT
operator|)
expr_stmt|;
comment|/* Determine IO PLL frequency. */
if|if
condition|(
operator|(
operator|(
name|io_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_BYPASS_QUAL
operator|)
operator|==
literal|0
operator|&&
operator|(
name|io_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_BYPASS_FORCE
operator|)
operator|!=
literal|0
operator|)
operator|||
operator|(
operator|(
name|io_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_BYPASS_QUAL
operator|)
operator|!=
literal|0
operator|&&
operator|(
name|bootmode
operator|&
name|ZY7_SLCR_BOOT_MODE_PLL_BYPASS
operator|)
operator|!=
literal|0
operator|)
condition|)
comment|/* PLL is bypassed. */
name|io_pll_frequency
operator|=
name|ps_clk_frequency
expr_stmt|;
else|else
name|io_pll_frequency
operator|=
name|ps_clk_frequency
operator|*
operator|(
operator|(
name|io_pll_ctrl
operator|&
name|ZY7_SLCR_PLL_CTRL_FDIV_MASK
operator|)
operator|>>
name|ZY7_SLCR_PLL_CTRL_FDIV_SHIFT
operator|)
expr_stmt|;
comment|/* Lock SLCR registers. */
name|zy7_slcr_lock
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|zy7_slcr_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|zy7_slcr_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|bus_generic_detach
argument_list|(
name|dev
argument_list|)
expr_stmt|;
comment|/* Release memory resource. */
if|if
condition|(
name|sc
operator|->
name|mem_res
operator|!=
name|NULL
condition|)
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|rman_get_rid
argument_list|(
name|sc
operator|->
name|mem_res
argument_list|)
argument_list|,
name|sc
operator|->
name|mem_res
argument_list|)
expr_stmt|;
name|zy7_slcr_softc_p
operator|=
name|NULL
expr_stmt|;
name|zynq7_cpu_reset
operator|=
name|NULL
expr_stmt|;
name|ZSLCR_LOCK_DESTROY
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|zy7_slcr_methods
index|[]
init|=
block|{
comment|/* device_if */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|zy7_slcr_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|zy7_slcr_attach
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_detach
argument_list|,
name|zy7_slcr_detach
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|zy7_slcr_driver
init|=
block|{
literal|"zy7_slcr"
block|,
name|zy7_slcr_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|zy7_slcr_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|zy7_slcr_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|zy7_slcr
argument_list|,
name|simplebus
argument_list|,
name|zy7_slcr_driver
argument_list|,
name|zy7_slcr_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|MODULE_VERSION
argument_list|(
name|zy7_slcr
argument_list|,
literal|1
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

