<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Fri Mar 28 20:44:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk" 80.000000 MHz (0 errors)</A></LI>            2000 items scored, 0 timing errors detected.
Report:   97.714MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk" 80.000000 MHz ;
            2000 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.254ns  (33.4% logic, 66.6% route), 7 logic levels.

 Constraint Details:

     10.254ns physical path delay SLICE_13 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.266ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C15A.CLK to     R15C15A.Q0 SLICE_13 (from clk_c)
ROUTE         3     1.746     R15C15A.Q0 to     R17C15A.B1 delay_counter[7]
CTOF_DEL    ---     0.495     R17C15A.B1 to     R17C15A.F1 SLICE_58
ROUTE         1     0.693     R17C15A.F1 to     R17C15A.B0 next_state_1_sqmuxa_8_i_a2_0_5
CTOF_DEL    ---     0.495     R17C15A.B0 to     R17C15A.F0 SLICE_58
ROUTE         5     0.998     R17C15A.F0 to     R16C13A.D1 N_617
CTOF_DEL    ---     0.495     R16C13A.D1 to     R16C13A.F1 SLICE_43
ROUTE         5     0.667     R16C13A.F1 to     R16C14B.D1 N_618
CTOF_DEL    ---     0.495     R16C14B.D1 to     R16C14B.F1 SLICE_20
ROUTE         6     0.996     R16C14B.F1 to     R16C12C.D1 N_170_1
CTOF_DEL    ---     0.495     R16C12C.D1 to     R16C12C.F1 SLICE_46
ROUTE         1     0.436     R16C12C.F1 to     R16C12C.C0 next_command_i_0[3]
CTOF_DEL    ---     0.495     R16C12C.C0 to     R16C12C.F0 SLICE_46
ROUTE         1     1.296     R16C12C.F0 to  IOL_B12B.OPOS N_156_i (to clk_c)
                  --------
                   10.254   (33.4% logic, 66.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C15A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B12B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.485ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.035ns  (34.1% logic, 65.9% route), 7 logic levels.

 Constraint Details:

     10.035ns physical path delay SLICE_15 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.485ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C14C.CLK to     R15C14C.Q0 SLICE_15 (from clk_c)
ROUTE         3     1.594     R15C14C.Q0 to     R17C15B.C0 delay_counter[3]
CTOF_DEL    ---     0.495     R17C15B.C0 to     R17C15B.F0 SLICE_78
ROUTE         1     0.626     R17C15B.F0 to     R17C15A.D0 next_state_1_sqmuxa_8_i_a2_0_4
CTOF_DEL    ---     0.495     R17C15A.D0 to     R17C15A.F0 SLICE_58
ROUTE         5     0.998     R17C15A.F0 to     R16C13A.D1 N_617
CTOF_DEL    ---     0.495     R16C13A.D1 to     R16C13A.F1 SLICE_43
ROUTE         5     0.667     R16C13A.F1 to     R16C14B.D1 N_618
CTOF_DEL    ---     0.495     R16C14B.D1 to     R16C14B.F1 SLICE_20
ROUTE         6     0.996     R16C14B.F1 to     R16C12C.D1 N_170_1
CTOF_DEL    ---     0.495     R16C12C.D1 to     R16C12C.F1 SLICE_46
ROUTE         1     0.436     R16C12C.F1 to     R16C12C.C0 next_command_i_0[3]
CTOF_DEL    ---     0.495     R16C12C.C0 to     R16C12C.F0 SLICE_46
ROUTE         1     1.296     R16C12C.F0 to  IOL_B12B.OPOS N_156_i (to clk_c)
                  --------
                   10.035   (34.1% logic, 65.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C14C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B12B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.905ns  (34.5% logic, 65.5% route), 7 logic levels.

 Constraint Details:

      9.905ns physical path delay SLICE_12 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.615ns

 Physical Path Details:

      Data path SLICE_12 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C15B.CLK to     R15C15B.Q1 SLICE_12 (from clk_c)
ROUTE         3     1.397     R15C15B.Q1 to     R17C15A.A1 delay_counter[10]
CTOF_DEL    ---     0.495     R17C15A.A1 to     R17C15A.F1 SLICE_58
ROUTE         1     0.693     R17C15A.F1 to     R17C15A.B0 next_state_1_sqmuxa_8_i_a2_0_5
CTOF_DEL    ---     0.495     R17C15A.B0 to     R17C15A.F0 SLICE_58
ROUTE         5     0.998     R17C15A.F0 to     R16C13A.D1 N_617
CTOF_DEL    ---     0.495     R16C13A.D1 to     R16C13A.F1 SLICE_43
ROUTE         5     0.667     R16C13A.F1 to     R16C14B.D1 N_618
CTOF_DEL    ---     0.495     R16C14B.D1 to     R16C14B.F1 SLICE_20
ROUTE         6     0.996     R16C14B.F1 to     R16C12C.D1 N_170_1
CTOF_DEL    ---     0.495     R16C12C.D1 to     R16C12C.F1 SLICE_46
ROUTE         1     0.436     R16C12C.F1 to     R16C12C.C0 next_command_i_0[3]
CTOF_DEL    ---     0.495     R16C12C.C0 to     R16C12C.F0 SLICE_46
ROUTE         1     1.296     R16C12C.F0 to  IOL_B12B.OPOS N_156_i (to clk_c)
                  --------
                    9.905   (34.5% logic, 65.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B12B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.708ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        present_state[0]  (to clk_c +)

   Delay:               9.626ns  (35.5% logic, 64.5% route), 7 logic levels.

 Constraint Details:

      9.626ns physical path delay SLICE_13 to SLICE_21 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 2.708ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C15A.CLK to     R15C15A.Q0 SLICE_13 (from clk_c)
ROUTE         3     1.746     R15C15A.Q0 to     R17C15A.B1 delay_counter[7]
CTOF_DEL    ---     0.495     R17C15A.B1 to     R17C15A.F1 SLICE_58
ROUTE         1     0.693     R17C15A.F1 to     R17C15A.B0 next_state_1_sqmuxa_8_i_a2_0_5
CTOF_DEL    ---     0.495     R17C15A.B0 to     R17C15A.F0 SLICE_58
ROUTE         5     0.998     R17C15A.F0 to     R16C13A.D1 N_617
CTOF_DEL    ---     0.495     R16C13A.D1 to     R16C13A.F1 SLICE_43
ROUTE         5     0.710     R16C13A.F1 to     R16C13A.B0 N_618
CTOF_DEL    ---     0.495     R16C13A.B0 to     R16C13A.F0 SLICE_43
ROUTE         2     1.313     R16C13A.F0 to     R18C12B.A0 N_623
CTOF_DEL    ---     0.495     R18C12B.A0 to     R18C12B.F0 SLICE_73
ROUTE         1     0.744     R18C12B.F0 to     R17C12D.C0 N_599
CTOF_DEL    ---     0.495     R17C12D.C0 to     R17C12D.F0 SLICE_21
ROUTE         1     0.000     R17C12D.F0 to    R17C12D.DI0 present_state_nss[0] (to clk_c)
                  --------
                    9.626   (35.5% logic, 64.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C15A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R17C12D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.759ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)
                   FF                        delay_counter[13]

   Delay:               9.467ns  (33.3% logic, 66.7% route), 6 logic levels.

 Constraint Details:

      9.467ns physical path delay SLICE_21 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 12.226ns) by 2.759ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12D.CLK to     R17C12D.Q0 SLICE_21 (from clk_c)
ROUTE         8     1.198     R17C12D.Q0 to     R17C13D.C1 present_state[0]
CTOF_DEL    ---     0.495     R17C13D.C1 to     R17C13D.F1 SLICE_76
ROUTE         2     1.079     R17C13D.F1 to     R18C12D.D1 N_640
CTOF_DEL    ---     0.495     R18C12D.D1 to     R18C12D.F1 SLICE_54
ROUTE         2     0.445     R18C12D.F1 to     R18C12D.C0 N_564_1
CTOF_DEL    ---     0.495     R18C12D.C0 to     R18C12D.F0 SLICE_54
ROUTE         3     1.192     R18C12D.F0 to     R18C13D.C0 N_564
CTOOFX_DEL  ---     0.721     R18C13D.C0 to   R18C13D.OFX0 reset_delay_counter.delay_counter7_RNO/SLICE_35
ROUTE         1     0.958   R18C13D.OFX0 to     R16C14A.D1 reset_delay_counter.N_10
CTOF_DEL    ---     0.495     R16C14A.D1 to     R16C14A.F1 SLICE_72
ROUTE         8     1.442     R16C14A.F1 to    R15C15D.LSR delay_counter7 (to clk_c)
                  --------
                    9.467   (33.3% logic, 66.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R17C12D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C15D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.759ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)
                   FF                        delay_counter[11]

   Delay:               9.467ns  (33.3% logic, 66.7% route), 6 logic levels.

 Constraint Details:

      9.467ns physical path delay SLICE_21 to SLICE_11 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 12.226ns) by 2.759ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12D.CLK to     R17C12D.Q0 SLICE_21 (from clk_c)
ROUTE         8     1.198     R17C12D.Q0 to     R17C13D.C1 present_state[0]
CTOF_DEL    ---     0.495     R17C13D.C1 to     R17C13D.F1 SLICE_76
ROUTE         2     1.079     R17C13D.F1 to     R18C12D.D1 N_640
CTOF_DEL    ---     0.495     R18C12D.D1 to     R18C12D.F1 SLICE_54
ROUTE         2     0.445     R18C12D.F1 to     R18C12D.C0 N_564_1
CTOF_DEL    ---     0.495     R18C12D.C0 to     R18C12D.F0 SLICE_54
ROUTE         3     1.192     R18C12D.F0 to     R18C13D.C0 N_564
CTOOFX_DEL  ---     0.721     R18C13D.C0 to   R18C13D.OFX0 reset_delay_counter.delay_counter7_RNO/SLICE_35
ROUTE         1     0.958   R18C13D.OFX0 to     R16C14A.D1 reset_delay_counter.N_10
CTOF_DEL    ---     0.495     R16C14A.D1 to     R16C14A.F1 SLICE_72
ROUTE         8     1.442     R16C14A.F1 to    R15C15C.LSR delay_counter7 (to clk_c)
                  --------
                    9.467   (33.3% logic, 66.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R17C12D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.759ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)
                   FF                        delay_counter[9]

   Delay:               9.467ns  (33.3% logic, 66.7% route), 6 logic levels.

 Constraint Details:

      9.467ns physical path delay SLICE_21 to SLICE_12 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 12.226ns) by 2.759ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12D.CLK to     R17C12D.Q0 SLICE_21 (from clk_c)
ROUTE         8     1.198     R17C12D.Q0 to     R17C13D.C1 present_state[0]
CTOF_DEL    ---     0.495     R17C13D.C1 to     R17C13D.F1 SLICE_76
ROUTE         2     1.079     R17C13D.F1 to     R18C12D.D1 N_640
CTOF_DEL    ---     0.495     R18C12D.D1 to     R18C12D.F1 SLICE_54
ROUTE         2     0.445     R18C12D.F1 to     R18C12D.C0 N_564_1
CTOF_DEL    ---     0.495     R18C12D.C0 to     R18C12D.F0 SLICE_54
ROUTE         3     1.192     R18C12D.F0 to     R18C13D.C0 N_564
CTOOFX_DEL  ---     0.721     R18C13D.C0 to   R18C13D.OFX0 reset_delay_counter.delay_counter7_RNO/SLICE_35
ROUTE         1     0.958   R18C13D.OFX0 to     R16C14A.D1 reset_delay_counter.N_10
CTOF_DEL    ---     0.495     R16C14A.D1 to     R16C14A.F1 SLICE_72
ROUTE         8     1.442     R16C14A.F1 to    R15C15B.LSR delay_counter7 (to clk_c)
                  --------
                    9.467   (33.3% logic, 66.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R17C12D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.759ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[8]  (to clk_c +)
                   FF                        delay_counter[7]

   Delay:               9.467ns  (33.3% logic, 66.7% route), 6 logic levels.

 Constraint Details:

      9.467ns physical path delay SLICE_21 to SLICE_13 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 12.226ns) by 2.759ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12D.CLK to     R17C12D.Q0 SLICE_21 (from clk_c)
ROUTE         8     1.198     R17C12D.Q0 to     R17C13D.C1 present_state[0]
CTOF_DEL    ---     0.495     R17C13D.C1 to     R17C13D.F1 SLICE_76
ROUTE         2     1.079     R17C13D.F1 to     R18C12D.D1 N_640
CTOF_DEL    ---     0.495     R18C12D.D1 to     R18C12D.F1 SLICE_54
ROUTE         2     0.445     R18C12D.F1 to     R18C12D.C0 N_564_1
CTOF_DEL    ---     0.495     R18C12D.C0 to     R18C12D.F0 SLICE_54
ROUTE         3     1.192     R18C12D.F0 to     R18C13D.C0 N_564
CTOOFX_DEL  ---     0.721     R18C13D.C0 to   R18C13D.OFX0 reset_delay_counter.delay_counter7_RNO/SLICE_35
ROUTE         1     0.958   R18C13D.OFX0 to     R16C14A.D1 reset_delay_counter.N_10
CTOF_DEL    ---     0.495     R16C14A.D1 to     R16C14A.F1 SLICE_72
ROUTE         8     1.442     R16C14A.F1 to    R15C15A.LSR delay_counter7 (to clk_c)
                  --------
                    9.467   (33.3% logic, 66.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R17C12D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C15A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.760ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)
                   FF                        delay_counter[13]

   Delay:               9.466ns  (33.3% logic, 66.7% route), 6 logic levels.

 Constraint Details:

      9.466ns physical path delay SLICE_21 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 12.226ns) by 2.760ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12D.CLK to     R17C12D.Q0 SLICE_21 (from clk_c)
ROUTE         8     1.198     R17C12D.Q0 to     R17C13D.C1 present_state[0]
CTOF_DEL    ---     0.495     R17C13D.C1 to     R17C13D.F1 SLICE_76
ROUTE         2     1.079     R17C13D.F1 to     R18C12C.D0 N_640
CTOF_DEL    ---     0.495     R18C12C.D0 to     R18C12C.F0 SLICE_62
ROUTE         1     0.986     R18C12C.F0 to     R18C13A.A1 reset_delay_counter.un36_a3_3[2]
CTOF_DEL    ---     0.495     R18C13A.A1 to     R18C13A.F1 SLICE_57
ROUTE         3     0.650     R18C13A.F1 to     R18C13D.D0 reset_delay_counter.N_1_i
CTOOFX_DEL  ---     0.721     R18C13D.D0 to   R18C13D.OFX0 reset_delay_counter.delay_counter7_RNO/SLICE_35
ROUTE         1     0.958   R18C13D.OFX0 to     R16C14A.D1 reset_delay_counter.N_10
CTOF_DEL    ---     0.495     R16C14A.D1 to     R16C14A.F1 SLICE_72
ROUTE         8     1.442     R16C14A.F1 to    R15C15D.LSR delay_counter7 (to clk_c)
                  --------
                    9.466   (33.3% logic, 66.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R17C12D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C15D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.760ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)
                   FF                        delay_counter[13]

   Delay:               9.466ns  (33.3% logic, 66.7% route), 6 logic levels.

 Constraint Details:

      9.466ns physical path delay SLICE_21 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 12.226ns) by 2.760ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12D.CLK to     R17C12D.Q0 SLICE_21 (from clk_c)
ROUTE         8     1.198     R17C12D.Q0 to     R17C13D.C1 present_state[0]
CTOF_DEL    ---     0.495     R17C13D.C1 to     R17C13D.F1 SLICE_76
ROUTE         2     1.079     R17C13D.F1 to     R18C12C.D0 N_640
CTOF_DEL    ---     0.495     R18C12C.D0 to     R18C12C.F0 SLICE_62
ROUTE         1     0.986     R18C12C.F0 to     R18C13A.A1 reset_delay_counter.un36_a3_3[2]
CTOF_DEL    ---     0.495     R18C13A.A1 to     R18C13A.F1 SLICE_57
ROUTE         3     0.650     R18C13A.F1 to     R18C13D.D1 reset_delay_counter.N_1_i
CTOOFX_DEL  ---     0.721     R18C13D.D1 to   R18C13D.OFX0 reset_delay_counter.delay_counter7_RNO/SLICE_35
ROUTE         1     0.958   R18C13D.OFX0 to     R16C14A.D1 reset_delay_counter.N_10
CTOF_DEL    ---     0.495     R16C14A.D1 to     R16C14A.F1 SLICE_72
ROUTE         8     1.442     R16C14A.F1 to    R15C15D.LSR delay_counter7 (to clk_c)
                  --------
                    9.466   (33.3% logic, 66.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R17C12D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C15D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Report:   97.714MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 80.000000 MHz ;    |   80.000 MHz|   97.714 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 80.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2000 paths, 1 nets, and 553 connections (56.43% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Fri Mar 28 20:44:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk" 80.000000 MHz (0 errors)</A></LI>            2000 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk" 80.000000 MHz ;
            2000 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[15]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[15]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12A.CLK to     R14C12A.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132     R14C12A.Q0 to     R14C12A.A0 refresh_counter[15]
CTOF_DEL    ---     0.101     R14C12A.A0 to     R14C12A.F0 SLICE_1
ROUTE         1     0.000     R14C12A.F0 to    R14C12A.DI0 un2_refresh_counter[15] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C12A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R14C12A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15D.CLK to     R15C15D.Q1 SLICE_10 (from clk_c)
ROUTE         3     0.132     R15C15D.Q1 to     R15C15D.A1 delay_counter[14]
CTOF_DEL    ---     0.101     R15C15D.A1 to     R15C15D.F1 SLICE_10
ROUTE         1     0.000     R15C15D.F1 to    R15C15D.DI1 un2_delay_counter_1[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15D.CLK to     R15C15D.Q0 SLICE_10 (from clk_c)
ROUTE         3     0.132     R15C15D.Q0 to     R15C15D.A0 delay_counter[13]
CTOF_DEL    ---     0.101     R15C15D.A0 to     R15C15D.F0 SLICE_10
ROUTE         1     0.000     R15C15D.F0 to    R15C15D.DI0 un2_delay_counter_1[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[11]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15C.CLK to     R15C15C.Q0 SLICE_11 (from clk_c)
ROUTE         3     0.132     R15C15C.Q0 to     R15C15C.A0 delay_counter[11]
CTOF_DEL    ---     0.101     R15C15C.A0 to     R15C15C.F0 SLICE_11
ROUTE         1     0.000     R15C15C.F0 to    R15C15C.DI0 un2_delay_counter_1[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15B.CLK to     R15C15B.Q0 SLICE_12 (from clk_c)
ROUTE         3     0.132     R15C15B.Q0 to     R15C15B.A0 delay_counter[9]
CTOF_DEL    ---     0.101     R15C15B.A0 to     R15C15B.F0 SLICE_12
ROUTE         1     0.000     R15C15B.F0 to    R15C15B.DI0 un2_delay_counter_1[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15B.CLK to     R15C15B.Q1 SLICE_12 (from clk_c)
ROUTE         3     0.132     R15C15B.Q1 to     R15C15B.A1 delay_counter[10]
CTOF_DEL    ---     0.101     R15C15B.A1 to     R15C15B.F1 SLICE_12
ROUTE         1     0.000     R15C15B.F1 to    R15C15B.DI1 un2_delay_counter_1[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15A.CLK to     R15C15A.Q1 SLICE_13 (from clk_c)
ROUTE         3     0.132     R15C15A.Q1 to     R15C15A.A1 delay_counter[8]
CTOF_DEL    ---     0.101     R15C15A.A1 to     R15C15A.F1 SLICE_13
ROUTE         1     0.000     R15C15A.F1 to    R15C15A.DI1 un2_delay_counter_1[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C15A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14D.CLK to     R15C14D.Q1 SLICE_14 (from clk_c)
ROUTE         3     0.132     R15C14D.Q1 to     R15C14D.A1 delay_counter[6]
CTOF_DEL    ---     0.101     R15C14D.A1 to     R15C14D.F1 SLICE_14
ROUTE         1     0.000     R15C14D.F1 to    R15C14D.DI1 un2_delay_counter_1[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14D.CLK to     R15C14D.Q0 SLICE_14 (from clk_c)
ROUTE         3     0.132     R15C14D.Q0 to     R15C14D.A0 delay_counter[5]
CTOF_DEL    ---     0.101     R15C14D.A0 to     R15C14D.F0 SLICE_14
ROUTE         1     0.000     R15C14D.F0 to    R15C14D.DI0 un2_delay_counter_1[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[4]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14C.CLK to     R15C14C.Q1 SLICE_15 (from clk_c)
ROUTE         3     0.132     R15C14C.Q1 to     R15C14C.A1 delay_counter[4]
CTOF_DEL    ---     0.101     R15C14C.A1 to     R15C14C.F1 SLICE_15
ROUTE         1     0.000     R15C14C.F1 to    R15C14C.DI1 un2_delay_counter_1[4] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 80.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 80.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2000 paths, 1 nets, and 553 connections (56.43% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
