<?xml version='1.0'?>
<island simulinkPath='duc_model/DUT/ChanFilt_DUC' topLevelEntity='duc_model_DUT_ChanFilt_DUC'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='bus_clk' dir='in' role='clock'/>
    <port name='bus_areset' dir='in' clock='bus_clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='bus_clk' reset='bus_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='bus_clk' reset='bus_areset' width='14' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='bus_clk' reset='bus_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='in_1_v_1_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_v_1_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter_Reconfig_ChannelIn_cunroll_x.stm' highLevelName='v_1' highLevelIndex='0' vector='0' complex='0'/>
    <port name='in_2_c_1_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_c_1_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter_Reconfig_ChannelIn_cunroll_x.stm' highLevelName='c_1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_3_imag_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_imag_d_1_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter_Reconfig_ChannelIn_cunroll_x.stm' highLevelName='d_1' highLevelIndex='2' vector='0' complex='1'/>
    <port name='in_3_real_d_1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_real_d_1_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter_Reconfig_ChannelIn_cunroll_x.stm' highLevelName='d_1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_0_sync_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_0_sync_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_Complex_NCO_xIn.stm' highLevelName='sync' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_4_1_sync_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_1_sync_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_Complex_NCO_xIn.stm' highLevelName='sync' highLevelIndex='5' vector='1' complex='0'/>
    <port name='in_4_2_sync_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_2_sync_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_Complex_NCO_xIn.stm' highLevelName='sync' highLevelIndex='6' vector='2' complex='0'/>
    <port name='in_4_3_sync_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_3_sync_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_Complex_NCO_xIn.stm' highLevelName='sync' highLevelIndex='7' vector='3' complex='0'/>
    <port name='in_5_BWconfig_1_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_5_BWconfig_1_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Filter_Reconfig_ChannelIn_cunroll_x.stm' highLevelName='BWconfig_1' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_1_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_1_cout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='cout' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_2_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='vout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_3_0_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_0_imag_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='dout' highLevelIndex='2' vector='0' complex='1'/>
    <port name='out_3_0_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_0_real_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='dout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_3_1_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_1_imag_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='dout' highLevelIndex='4' vector='1' complex='1'/>
    <port name='out_3_1_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_1_real_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='dout' highLevelIndex='5' vector='1' complex='0'/>
    <port name='out_3_2_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_2_imag_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='dout' highLevelIndex='6' vector='2' complex='1'/>
    <port name='out_3_2_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_2_real_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='dout' highLevelIndex='7' vector='2' complex='0'/>
    <port name='out_3_3_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_3_imag_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='dout' highLevelIndex='8' vector='3' complex='1'/>
    <port name='out_3_3_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_3_real_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_COMPLEX_MIXER1_ComplexMixer_Scale1_qOut.stm' highLevelName='dout' highLevelIndex='9' vector='3' complex='0'/>
    <port name='out_4_0_imag_duc_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_0_imag_duc_l1_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_im_qOut.stm' highLevelName='duc_l1_dout' highLevelIndex='10' vector='0' complex='1'/>
    <port name='out_4_0_real_duc_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_0_real_duc_l1_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_re_qOut.stm' highLevelName='duc_l1_dout' highLevelIndex='11' vector='0' complex='0'/>
    <port name='out_4_1_imag_duc_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_1_imag_duc_l1_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_im_qOut.stm' highLevelName='duc_l1_dout' highLevelIndex='12' vector='1' complex='1'/>
    <port name='out_4_1_real_duc_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_1_real_duc_l1_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_re_qOut.stm' highLevelName='duc_l1_dout' highLevelIndex='13' vector='1' complex='0'/>
    <port name='out_4_2_imag_duc_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_2_imag_duc_l1_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_im_qOut.stm' highLevelName='duc_l1_dout' highLevelIndex='14' vector='2' complex='1'/>
    <port name='out_4_2_real_duc_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_2_real_duc_l1_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_re_qOut.stm' highLevelName='duc_l1_dout' highLevelIndex='15' vector='2' complex='0'/>
    <port name='out_4_3_imag_duc_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_3_imag_duc_l1_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_im_qOut.stm' highLevelName='duc_l1_dout' highLevelIndex='16' vector='3' complex='1'/>
    <port name='out_4_3_real_duc_l1_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_3_real_duc_l1_dout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_re_qOut.stm' highLevelName='duc_l1_dout' highLevelIndex='17' vector='3' complex='0'/>
    <port name='out_5_duc_l1_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_5_duc_l1_vout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_re_qOut.stm' highLevelName='duc_l1_vout' highLevelIndex='18' vector='0' complex='0'/>
    <port name='out_6_duc_l1_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_6_duc_l1_cout_tpl' stm='duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB2_scale_HB2_re_qOut.stm' highLevelName='duc_l1_cout' highLevelIndex='19' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
