{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741730038467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741730038468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 15:53:58 2025 " "Processing started: Tue Mar 11 15:53:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741730038468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741730038468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parte2 -c Parte2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parte2 -c Parte2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741730038468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741730038947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741730038947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_4_tb-behavior " "Found design unit 1: sum_4_tb-behavior" {  } { { "sum_4_tb.vhd" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/sum_4_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741730047712 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_4_tb " "Found entity 1: sum_4_tb" {  } { { "sum_4_tb.vhd" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/sum_4_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741730047712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741730047712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_4-concurrent " "Found design unit 1: sum_4-concurrent" {  } { { "sum_4.vhd" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/sum_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741730047713 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_4 " "Found entity 1: sum_4" {  } { { "sum_4.vhd" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/sum_4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741730047713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741730047713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_4-behavioral " "Found design unit 1: bcd_4-behavioral" {  } { { "bcd_4.vhd" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/bcd_4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741730047715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_4 " "Found entity 1: bcd_4" {  } { { "bcd_4.vhd" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/bcd_4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741730047715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741730047715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file problema_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 problema_2-behavioral " "Found design unit 1: problema_2-behavioral" {  } { { "problema_2.vhd" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/problema_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741730047717 ""} { "Info" "ISGN_ENTITY_NAME" "1 problema_2 " "Found entity 1: problema_2" {  } { { "problema_2.vhd" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/problema_2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741730047717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741730047717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problema_2 " "Elaborating entity \"problema_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741730047752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_4 sum_4:parte_sum " "Elaborating entity \"sum_4\" for hierarchy \"sum_4:parte_sum\"" {  } { { "problema_2.vhd" "parte_sum" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/problema_2.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741730047764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_4 bcd_4:parte_bcd " "Elaborating entity \"bcd_4\" for hierarchy \"bcd_4:parte_bcd\"" {  } { { "problema_2.vhd" "parte_bcd" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/problema_2.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741730047768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741730047924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 15:54:07 2025 " "Processing ended: Tue Mar 11 15:54:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741730047924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741730047924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741730047924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741730047924 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741730048590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741730049301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741730049301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 15:54:08 2025 " "Processing started: Tue Mar 11 15:54:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741730049301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1741730049301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Parte2 Parte2 " "Command: quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Parte2 Parte2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1741730049301 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Parte2 Parte2 " "Quartus(args): --rtl_sim Parte2 Parte2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1741730049301 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1741730049561 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1741730049684 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1741730049686 ""}
{ "Warning" "0" "" "Warning: File Parte2_run_msim_rtl_vhdl.do already exists - backing up current file as Parte2_run_msim_rtl_vhdl.do.bak" {  } {  } 0 0 "Warning: File Parte2_run_msim_rtl_vhdl.do already exists - backing up current file as Parte2_run_msim_rtl_vhdl.do.bak" 0 0 "Shell" 0 0 1741730049820 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/simulation/questa/Parte2_run_msim_rtl_vhdl.do" {  } { { "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/simulation/questa/Parte2_run_msim_rtl_vhdl.do" "0" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/simulation/questa/Parte2_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/simulation/questa/Parte2_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1741730049832 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1741730049833 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1741730049837 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1741730049838 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/Parte2_nativelink_simulation.rpt" {  } { { "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/Parte2_nativelink_simulation.rpt" "0" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/Parte2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/ProyectoTDD_1/Parte2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1741730049838 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1741730049838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741730049839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 15:54:09 2025 " "Processing ended: Tue Mar 11 15:54:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741730049839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741730049839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741730049839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1741730049839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1741730079560 ""}
