{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745541756057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745541756057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 20:42:36 2025 " "Processing started: Thu Apr 24 20:42:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745541756057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541756057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off connect_4 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off connect_4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541756058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745541756315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745541756315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_timing_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timing_generator " "Found entity 1: vga_timing_generator" {  } { { "vga_timing_generator.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_timing_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541761240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541761240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_renderer.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_renderer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_renderer " "Found entity 1: vga_renderer" {  } { { "vga_renderer.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_renderer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541761240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541761240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541761241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541761241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_25.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25 " "Found entity 1: pll_25" {  } { { "pll_25.v" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/pll_25.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541761242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541761242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_25/pll_25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_25/pll_25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25_0002 " "Found entity 1: pll_25_0002" {  } { { "pll_25/pll_25_0002.v" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/pll_25/pll_25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541761242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541761242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541761243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541761243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_controller " "Found entity 1: input_controller" {  } { { "input_controller.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/input_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541761243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541761243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file grid_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grid_logic " "Found entity 1: grid_logic" {  } { { "grid_logic.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/grid_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541761244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541761244 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n top.sv(31) " "Verilog HDL Implicit Net warning at top.sv(31): created implicit net for \"rst_n\"" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541761244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745541761261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst top.sv(14) " "Verilog HDL or VHDL warning at top.sv(14): object \"rst\" assigned a value but never read" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745541761262 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_turn 0 top.sv(17) " "Net \"player_turn\" at top.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745541761263 "|top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid_output " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid_output\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541761263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing_generator vga_timing_generator:timing_gen " "Elaborating entity \"vga_timing_generator\" for hierarchy \"vga_timing_generator:timing_gen\"" {  } { { "top.sv" "timing_gen" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541761266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing_generator.sv(55) " "Verilog HDL assignment warning at vga_timing_generator.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing_generator.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_timing_generator.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761267 "|top|vga_timing_generator:timing_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing_generator.sv(62) " "Verilog HDL assignment warning at vga_timing_generator.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing_generator.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_timing_generator.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761267 "|top|vga_timing_generator:timing_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing_generator.sv(67) " "Verilog HDL assignment warning at vga_timing_generator.sv(67): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing_generator.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_timing_generator.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761267 "|top|vga_timing_generator:timing_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing_generator.sv(73) " "Verilog HDL assignment warning at vga_timing_generator.sv(73): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing_generator.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_timing_generator.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761267 "|top|vga_timing_generator:timing_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing_generator.sv(92) " "Verilog HDL assignment warning at vga_timing_generator.sv(92): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing_generator.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_timing_generator.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761267 "|top|vga_timing_generator:timing_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing_generator.sv(98) " "Verilog HDL assignment warning at vga_timing_generator.sv(98): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing_generator.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_timing_generator.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761267 "|top|vga_timing_generator:timing_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing_generator.sv(103) " "Verilog HDL assignment warning at vga_timing_generator.sv(103): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing_generator.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_timing_generator.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761267 "|top|vga_timing_generator:timing_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing_generator.sv(109) " "Verilog HDL assignment warning at vga_timing_generator.sv(109): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing_generator.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_timing_generator.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761267 "|top|vga_timing_generator:timing_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_renderer vga_renderer:renderer " "Elaborating entity \"vga_renderer\" for hierarchy \"vga_renderer:renderer\"" {  } { { "top.sv" "renderer" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541761267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga_renderer.sv(21) " "Verilog HDL assignment warning at vga_renderer.sv(21): truncated value with size 32 to match size of target (3)" {  } { { "vga_renderer.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_renderer.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761268 "|top|vga_renderer:renderer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga_renderer.sv(22) " "Verilog HDL assignment warning at vga_renderer.sv(22): truncated value with size 32 to match size of target (3)" {  } { { "vga_renderer.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_renderer.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541761268 "|top|vga_renderer:renderer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_renderer.sv(36) " "Verilog HDL Case Statement information at vga_renderer.sv(36): all case item expressions in this case statement are onehot" {  } { { "vga_renderer.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/vga_renderer.sv" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1745541761268 "|top|vga_renderer:renderer"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541761268 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541761268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_controller input_controller:in_ctrl " "Elaborating entity \"input_controller\" for hierarchy \"input_controller:in_ctrl\"" {  } { { "top.sv" "in_ctrl" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541761268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_logic grid_logic:grid_unit " "Elaborating entity \"grid_logic\" for hierarchy \"grid_logic:grid_unit\"" {  } { { "top.sv" "grid_unit" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541761269 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541761270 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541761270 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541761270 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "top.sv" "rst_n" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745541761279 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_25 " "Net \"clk_25\" is missing source, defaulting to GND" {  } { { "top.sv" "clk_25" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745541761279 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745541761279 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED GND " "Pin \"LED\" is stuck at GND" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS VCC " "Pin \"VGA_HS\" is stuck at VCC" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS VCC " "Pin \"VGA_VS\" is stuck at VCC" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541761502 "|top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745541761502 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745541761515 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_25 16 " "Ignored 16 assignments for entity \"pll_25\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25 -sip pll_25.sip -library lib_pll_25 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25 -sip pll_25.sip -library lib_pll_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745541761519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll_25 -sip pll_25.sip -library lib_pll_25 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll_25 -sip pll_25.sip -library lib_pll_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745541761519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25 -sip pll_25.sip -library lib_pll_25 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25 -sip pll_25.sip -library lib_pll_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1745541761519 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1745541761519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_25_0002 317 " "Ignored 317 assignments for entity \"pll_25_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1745541761519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745541761609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541761609 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541761622 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541761622 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541761622 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541761622 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541761622 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541761622 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541761622 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.sv" "" { Text "A:/MS_NT_CPE/Spring_2025/Digital_Design_2/Homeworks/DD_Final_project/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541761622 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745541761622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745541761622 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745541761622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745541761622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745541761652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 20:42:41 2025 " "Processing ended: Thu Apr 24 20:42:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745541761652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745541761652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745541761652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541761652 ""}
