INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user11/work/test_18/test_18.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-311] analyzing module ring_counter_shift
INFO: [VRFC 10-311] analyzing module ring_counter_p
INFO: [VRFC 10-311] analyzing module ring_counter_led
INFO: [VRFC 10-311] analyzing module edge_detector_p
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user11/work/test_18/test_18.srcs/sources_1/new/countre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_cntr
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module btn_cntr
INFO: [VRFC 10-311] analyzing module dht11_cntr
INFO: [VRFC 10-311] analyzing module hcsr_cntr
INFO: [VRFC 10-311] analyzing module keypad_cntr
INFO: [VRFC 10-311] analyzing module I2C_master
INFO: [VRFC 10-311] analyzing module i2c_lcd_send_byte
INFO: [VRFC 10-311] analyzing module pwm_led_128step
