Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 16 20:24:08 2017
| Host         : wen-work running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file cnn_top_control_sets_placed.rpt
| Design       : cnn_top
| Device       : xc7k70t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   223 |
| Unused register locations in slices containing registers |   467 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              83 |           56 |
| No           | No                    | Yes                    |             199 |           96 |
| No           | Yes                   | No                     |              10 |           10 |
| Yes          | No                    | No                     |             560 |          246 |
| Yes          | No                    | Yes                    |            5157 |         1571 |
| Yes          | Yes                   | No                     |              60 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                          Enable Signal                          |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[7].datapath[1].router/enable_write_pixel[0]_i_1__14_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[1].datapath[0].router/enable_write_pixel[0]_i_1__1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[4].datapath[0].router/enable_write_pixel[0]_i_1__7_n_0  |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[4].datapath[1].router/enable_write_pixel[0]_i_1__8_n_0  |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[5].datapath[0].router/enable_write_pixel[0]_i_1__9_n_0  |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[5].datapath[1].router/enable_write_pixel[0]_i_1__10_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[1].datapath[1].router/enable_write_pixel[0]_i_1__2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[6].datapath[0].router/enable_write_pixel[0]_i_1__11_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[6].datapath[1].router/enable_write_pixel[0]_i_1__12_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[7].datapath[0].router/enable_write_pixel[0]_i_1__13_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[3].datapath[1].router/enable_write_pixel[0]_i_1__6_n_0  |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[8].datapath[0].router/enable_write_pixel[0]_i_1__15_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[8].datapath[1].router/enable_write_pixel[0]_i_1__16_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[9].datapath[0].router/enable_write_pixel[0]_i_1__17_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[9].datapath[1].router/enable_write_pixel[0]_i_1__18_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[2].datapath[0].router/enable_write_pixel[0]_i_1__3_n_0  |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[2].datapath[1].router/enable_write_pixel[0]_i_1__4_n_0  |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[3].datapath[0].router/enable_write_pixel[0]_i_1__5_n_0  |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[0].datapath[0].router/enable_write_pixel[0]_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | para[0].datapath[1].router/enable_write_pixel[0]_i_1__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[0].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[3].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[4].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[5].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[6].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[7].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[8].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[9].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[1].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                 | para[2].pooling/fifo_max_reg[0]_0                            |                1 |              1 |
|  clk_IBUF_BUFG | writeBias_array[1]                                              | rst_IBUF                                                     |                2 |              5 |
|  clk_IBUF_BUFG | p_0_in                                                          | rst_IBUF                                                     |                1 |              5 |
|  clk_IBUF_BUFG | writeBias_array[2]                                              | rst_IBUF                                                     |                2 |              5 |
|  clk_IBUF_BUFG | writeBias_array[3]                                              | rst_IBUF                                                     |                1 |              5 |
|  clk_IBUF_BUFG | writeBias_array[4]                                              | rst_IBUF                                                     |                1 |              5 |
|  clk_IBUF_BUFG | writeBias_array[5]                                              | rst_IBUF                                                     |                2 |              5 |
|  clk_IBUF_BUFG | writeBias_array[6]                                              | rst_IBUF                                                     |                1 |              5 |
|  clk_IBUF_BUFG | writeBias_array[7]                                              | rst_IBUF                                                     |                2 |              5 |
|  clk_IBUF_BUFG | writeBias_array[8]                                              | rst_IBUF                                                     |                2 |              5 |
|  clk_IBUF_BUFG | writeBias_array[9]                                              | rst_IBUF                                                     |                2 |              5 |
|  clk_IBUF_BUFG | para[8].pa_fifo/valid_out_i_1__7_n_0                            | rst_IBUF                                                     |                3 |              9 |
|  clk_IBUF_BUFG | para[1].pa_fifo/valid_out_i_1__0_n_0                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[6].pa_fifo/valid_out_i_1__5_n_0                            | rst_IBUF                                                     |                3 |              9 |
|  clk_IBUF_BUFG | para[4].pa_fifo/valid_out_i_1__3_n_0                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[0].pooling/full                                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[3].pooling/full                                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[4].pooling/full                                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[5].pooling/full                                            | rst_IBUF                                                     |                3 |              9 |
|  clk_IBUF_BUFG | para[5].pa_fifo/valid_out_i_1__4_n_0                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[9].pooling/full                                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[1].pooling/E[0]                                            | rst_IBUF                                                     |                3 |              9 |
|  clk_IBUF_BUFG | para[6].pooling/full                                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[9].pa_fifo/valid_out_i_1__8_n_0                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[2].pa_fifo/valid_out_i_1__1_n_0                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[7].pa_fifo/valid_out_i_1__6_n_0                            | rst_IBUF                                                     |                3 |              9 |
|  clk_IBUF_BUFG | para[2].pooling/full                                            | rst_IBUF                                                     |                3 |              9 |
|  clk_IBUF_BUFG | para[8].pooling/full                                            | rst_IBUF                                                     |                4 |              9 |
|  clk_IBUF_BUFG | para[0].pa_fifo/valid_out_i_1_n_0                               | rst_IBUF                                                     |                3 |              9 |
|  clk_IBUF_BUFG | para[3].pa_fifo/valid_out_i_1__2_n_0                            | rst_IBUF                                                     |                2 |              9 |
|  clk_IBUF_BUFG | para[7].pooling/full                                            | rst_IBUF                                                     |                3 |              9 |
|  clk_IBUF_BUFG | writeBias_IBUF                                                  | rst_IBUF                                                     |                7 |             10 |
|  clk_IBUF_BUFG | writeWeight_array                                               | rst_IBUF                                                     |                2 |             10 |
|  clk_IBUF_BUFG | para[8].pa_fifo/E[0]                                            | rst_IBUF                                                     |                8 |             10 |
|  clk_IBUF_BUFG | p_8_in                                                          | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | writeWeight_array_reg_n_0_[8]                                   | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | writeWeight_array_reg_n_0_[7]                                   | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | writeWeight_array_reg_n_0_[6]                                   | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | writeWeight_array_reg_n_0_[5]                                   | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | writeWeight_array_reg_n_0_[4]                                   | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | writeWeight_array_reg_n_0_[3]                                   | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | writeWeight_array_reg_n_0_[2]                                   | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | writeWeight_array_reg_n_0_[1]                                   | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | writeWeight_array_reg_n_0_[0]                                   | rst_IBUF                                                     |                3 |             12 |
|  clk_IBUF_BUFG | para[2].pooling/mem1[1]_3                                       | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[2].pooling/data_label[15]_i_1__1_n_0                       | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[2].pooling/mem1[0][15]_i_1__1_n_0                          | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[0].datapath[1].router/p_0_in                               |                                                              |                7 |             16 |
|  clk_IBUF_BUFG | para[2].pooling/mem2[1]_2                                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[1].pooling/data_label[15]_i_1__0_n_0                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[1].pooling/mem1[0][15]_i_1__0_n_0                          | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[1].pooling/mem1[1]_2                                       | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[1].pooling/mem2[0][15]_i_1__0_n_0                          | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[6].datapath[1].router/p_0_in                               |                                                              |                6 |             16 |
|  clk_IBUF_BUFG | para[3].datapath[0].router/p_0_in                               |                                                              |                4 |             16 |
|  clk_IBUF_BUFG | para[2].datapath[1].router/p_0_in                               |                                                              |                5 |             16 |
|  clk_IBUF_BUFG | para[2].datapath[0].router/p_0_in                               |                                                              |                7 |             16 |
|  clk_IBUF_BUFG | para[9].datapath[1].router/p_0_in                               |                                                              |               12 |             16 |
|  clk_IBUF_BUFG | para[9].datapath[0].router/p_0_in                               |                                                              |                6 |             16 |
|  clk_IBUF_BUFG | para[8].datapath[1].router/p_0_in                               |                                                              |               10 |             16 |
|  clk_IBUF_BUFG | para[8].datapath[0].router/p_0_in                               |                                                              |                6 |             16 |
|  clk_IBUF_BUFG | para[7].datapath[1].router/p_0_in                               |                                                              |                9 |             16 |
|  clk_IBUF_BUFG | para[7].datapath[0].router/p_0_in                               |                                                              |                7 |             16 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/p_0_in                               |                                                              |                5 |             16 |
|  clk_IBUF_BUFG | para[6].datapath[0].router/p_0_in                               |                                                              |                7 |             16 |
|  clk_IBUF_BUFG | para[1].datapath[1].router/p_0_in                               |                                                              |                8 |             16 |
|  clk_IBUF_BUFG | para[5].datapath[1].router/p_0_in                               |                                                              |                6 |             16 |
|  clk_IBUF_BUFG | para[5].datapath[0].router/p_0_in                               |                                                              |                9 |             16 |
|  clk_IBUF_BUFG | para[4].datapath[1].router/p_0_in                               |                                                              |                9 |             16 |
|  clk_IBUF_BUFG | para[4].datapath[0].router/p_0_in                               |                                                              |                9 |             16 |
|  clk_IBUF_BUFG | para[3].datapath[1].router/p_0_in                               |                                                              |                4 |             16 |
|  clk_IBUF_BUFG | para[1].datapath[0].router/p_0_in                               |                                                              |                5 |             16 |
|  clk_IBUF_BUFG | para[2].pooling/mem2[0][15]_i_1__1_n_0                          | rst_IBUF                                                     |                7 |             16 |
|  clk_IBUF_BUFG | para[3].pooling/mem2[1]_2                                       | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[5].pooling/mem1[0][15]_i_1__4_n_0                          | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[5].pooling/mem1[1]_3                                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[5].pooling/mem2[0][15]_i_1__4_n_0                          | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[5].pooling/mem2[1]_2                                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_15[0]                            | rst_IBUF                                                     |                3 |             16 |
|  clk_IBUF_BUFG | para[4].pooling/mem1[0][15]_i_1__3_n_0                          | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[4].pooling/mem1[1]_3                                       | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[4].pooling/mem2[0][15]_i_1__3_n_0                          | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[4].pooling/mem2[1]_2                                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_7[0]                             | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[4].pooling/data_label[15]_i_1__3_n_0                       | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[3].pooling/data_label[15]_i_1__2_n_0                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[3].pooling/mem1[0][15]_i_1__2_n_0                          | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[3].pooling/mem1[1]_3                                       | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[3].pooling/mem2[0][15]_i_1__2_n_0                          | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[5].pooling/data_label[15]_i_1__4_n_0                       | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_16[0]                            | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[0].pooling/data_label[15]_i_1_n_0                          | rst_IBUF                                                     |                7 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_6[0]                             | rst_IBUF                                                     |               10 |             16 |
|  clk_IBUF_BUFG | para[0].pooling/mem1[0][15]_i_1_n_0                             | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_2[0]                             | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[0].pooling/mem1[1]_3                                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_5[0]                             | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[0].pooling/mem2[0][15]_i_1_n_0                             | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[1].datapath[1].convolution/E[0]                            | rst_IBUF                                                     |                7 |             16 |
|  clk_IBUF_BUFG | para[0].pooling/mem2[1]_2                                       | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_4[0]                             | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_3[0]                             | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[9].pooling/mem1[0][15]_i_1__8_n_0                          | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[1].datapath[1].convolution/temp_output                     | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[7].pooling/mem1[0][15]_i_1__6_n_0                          | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[9].pooling/mem1[1]_3                                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/E[0]                                                 | rst_IBUF                                                     |                8 |             16 |
|  clk_IBUF_BUFG | para[9].pooling/mem2[0][15]_i_1__8_n_0                          | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[9].pooling/mem2[1]_2                                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15][0]                               | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[9].pooling/data_label[15]_i_1__8_n_0                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_0[0]                             | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[8].pooling/data_label[15]_i_1__7_n_0                       | rst_IBUF                                                     |                7 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_1[0]                             | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[8].pooling/mem1[0][15]_i_1__7_n_0                          | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[8].pooling/mem1[1]_3                                       | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[8].pooling/mem2[0][15]_i_1__7_n_0                          | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[8].pooling/mem2[1]_2                                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_10[0]                            | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | para[7].pooling/data_label[15]_i_1__6_n_0                       | rst_IBUF                                                     |                7 |             16 |
|  clk_IBUF_BUFG | para[7].pooling/mem1[1]_3                                       | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[7].pooling/mem2[0][15]_i_1__6_n_0                          | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[7].pooling/mem2[1]_2                                       | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_11[0]                            | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[6].pooling/data_label[15]_i_1__5_n_0                       | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | para[6].pooling/mem1[0][15]_i_1__5_n_0                          | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_9[0]                             | rst_IBUF                                                     |                7 |             16 |
|  clk_IBUF_BUFG | para[6].pooling/mem1[1]_3                                       | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[6].pooling/mem2[0][15]_i_1__5_n_0                          | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_12[0]                            | rst_IBUF                                                     |                4 |             16 |
|  clk_IBUF_BUFG | para[6].pooling/mem2[1]_2                                       | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_13[0]                            | rst_IBUF                                                     |                5 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_14[0]                            | rst_IBUF                                                     |                6 |             16 |
|  clk_IBUF_BUFG | controller/temp_output_reg[15]_8[0]                             | rst_IBUF                                                     |                7 |             16 |
|  clk_IBUF_BUFG | controller/end_layer                                            | rst_IBUF                                                     |               14 |             20 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | controller/address_Weight_read_q_reg[11]                     |               11 |             20 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/return_address00_in[0]               | controller/enable_write_pixel_reg[1]                         |               20 |             20 |
|  clk_IBUF_BUFG | writeBias_array[9]                                              |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | writeBias_array[8]                                              |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | writeBias_array[7]                                              |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | writeBias_array[6]                                              |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | writeBias_array[5]                                              |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | writeBias_array[4]                                              |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | writeBias_array[3]                                              |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | writeBias_array[2]                                              |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | p_0_in                                                          |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | writeBias_array[1]                                              |                                                              |                3 |             24 |
|  clk_IBUF_BUFG | controller/next_Layer                                           | rst_IBUF                                                     |               18 |             25 |
|  clk_IBUF_BUFG | controller/counter_kernel_row[31]_i_1_n_0                       | rst_IBUF                                                     |                5 |             32 |
|  clk_IBUF_BUFG | controller/counter_kernel[31]_i_1_n_0                           | rst_IBUF                                                     |                6 |             32 |
|  clk_IBUF_BUFG | para[2].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |                8 |             32 |
|  clk_IBUF_BUFG | para[5].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               15 |             32 |
|  clk_IBUF_BUFG | para[3].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               12 |             32 |
|  clk_IBUF_BUFG | controller/counter_kernel_features[31]_i_1_n_0                  | rst_IBUF                                                     |                6 |             32 |
|  clk_IBUF_BUFG | writeWeight_IBUF                                                | rst_IBUF                                                     |                8 |             32 |
|  clk_IBUF_BUFG | para[7].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               13 |             32 |
|  clk_IBUF_BUFG | para[3].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               10 |             32 |
|  clk_IBUF_BUFG | para[4].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               11 |             32 |
|  clk_IBUF_BUFG | para[4].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               10 |             32 |
|  clk_IBUF_BUFG | para[2].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               12 |             32 |
|  clk_IBUF_BUFG | para[5].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               12 |             32 |
|  clk_IBUF_BUFG | para[1].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               10 |             32 |
|  clk_IBUF_BUFG | para[1].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               10 |             32 |
|  clk_IBUF_BUFG | para[6].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |                9 |             32 |
|  clk_IBUF_BUFG | controller/counter_features[0]_i_1_n_0                          | rst_IBUF                                                     |                8 |             32 |
|  clk_IBUF_BUFG | para[6].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |                9 |             32 |
|  clk_IBUF_BUFG | para[0].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               11 |             32 |
|  clk_IBUF_BUFG | para[8].pa_fifo/valid_out_OBUF                                  | rst_IBUF                                                     |                8 |             32 |
|  clk_IBUF_BUFG | para[7].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               12 |             32 |
|  clk_IBUF_BUFG | para[8].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               11 |             32 |
|  clk_IBUF_BUFG | para[8].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               11 |             32 |
|  clk_IBUF_BUFG | para[0].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               14 |             32 |
|  clk_IBUF_BUFG | para[9].datapath[0].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |               11 |             32 |
|  clk_IBUF_BUFG | controller/counter_output[31]_i_1_n_0                           | rst_IBUF                                                     |                4 |             32 |
|  clk_IBUF_BUFG | para[9].datapath[1].router/BRAM_1_data/mult_in_input_reg[15][0] | rst_IBUF                                                     |                9 |             32 |
|  clk_IBUF_BUFG | controller/sel                                                  | rst_IBUF                                                     |               20 |             48 |
|  clk_IBUF_BUFG | para[6].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               13 |             64 |
|  clk_IBUF_BUFG | para[0].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               10 |             64 |
|  clk_IBUF_BUFG | para[7].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               13 |             64 |
|  clk_IBUF_BUFG | para[8].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               10 |             64 |
|  clk_IBUF_BUFG | para[2].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               11 |             64 |
|  clk_IBUF_BUFG | para[9].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               10 |             64 |
|  clk_IBUF_BUFG | para[1].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               14 |             64 |
|  clk_IBUF_BUFG | para[5].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               11 |             64 |
|  clk_IBUF_BUFG | para[4].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               12 |             64 |
|  clk_IBUF_BUFG | para[3].pooling/mem_int[3]_0                                    | rst_IBUF                                                     |               12 |             64 |
|  clk_IBUF_BUFG |                                                                 |                                                              |               57 |             84 |
|  clk_IBUF_BUFG |                                                                 | rst_IBUF                                                     |               96 |            199 |
|  clk_IBUF_BUFG | controller/address_Weight_read_q_reg[11]                        |                                                              |              105 |            240 |
|  clk_IBUF_BUFG | controller/address_read_reg[11]_0[0]                            | rst_IBUF                                                     |               83 |            240 |
|  clk_IBUF_BUFG | controller/address_Weight_read_reg[0]_1[0]                      | rst_IBUF                                                     |               98 |            240 |
|  clk_IBUF_BUFG | controller/return_address_reg[11][0]                            | rst_IBUF                                                     |               98 |            240 |
|  clk_IBUF_BUFG | controller/offset_reg[31][0]                                    | rst_IBUF                                                     |              121 |            640 |
|  clk_IBUF_BUFG | controller/enable                                               | rst_IBUF                                                     |              259 |            700 |
+----------------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    30 |
| 5      |                    10 |
| 9      |                    20 |
| 10     |                     3 |
| 12     |                    10 |
| 16+    |                   150 |
+--------+-----------------------+


