// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="find_max_bin,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-1LV-i,HLS_INPUT_CLOCK=2.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.274000,HLS_SYN_LAT=7,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=7184,HLS_SYN_LUT=6094,HLS_VERSION=2019_1}" *)

module find_max_bin (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        roi_seed_theta_V,
        roi_seed_r_V,
        max_bin_count_0_V,
        max_bin_count_1_V,
        max_bin_count_2_V,
        max_bin_count_3_V,
        max_bin_count_4_V,
        max_bin_count_5_V,
        max_bin_count_6_V,
        max_bin_count_7_V,
        max_bin_count_8_V,
        max_bin_count_9_V,
        max_bin_count_10_V,
        max_bin_count_11_V,
        max_bin_count_12_V,
        max_bin_count_13_V,
        max_bin_count_14_V,
        max_bin_count_15_V,
        max_bin_count_16_V,
        max_bin_count_17_V,
        max_bin_count_18_V,
        max_bin_count_19_V,
        max_bin_count_20_V,
        max_bin_count_21_V,
        max_bin_count_22_V,
        max_bin_count_23_V,
        max_bin_count_24_V,
        max_bin_count_25_V,
        max_bin_count_26_V,
        max_bin_count_27_V,
        max_bin_count_28_V,
        max_bin_count_29_V,
        max_bin_count_30_V,
        max_bin_count_31_V,
        max_bin_count_32_V,
        max_bin_count_33_V,
        max_bin_count_34_V,
        max_bin_count_35_V,
        max_bin_count_36_V,
        max_bin_count_37_V,
        max_bin_count_38_V,
        max_bin_count_39_V,
        max_bin_count_40_V,
        max_bin_count_41_V,
        max_bin_count_42_V,
        max_bin_count_43_V,
        max_bin_count_44_V,
        max_bin_count_45_V,
        max_bin_count_46_V,
        max_bin_count_47_V,
        max_bin_count_48_V,
        max_bin_count_49_V,
        max_bin_count_50_V,
        max_bin_count_51_V,
        max_bin_count_52_V,
        max_bin_count_53_V,
        max_bin_count_54_V,
        max_bin_count_55_V,
        max_bin_count_56_V,
        max_bin_count_57_V,
        max_bin_count_58_V,
        max_bin_count_59_V,
        max_bin_count_60_V,
        max_bin_count_61_V,
        max_bin_count_62_V,
        max_bin_count_63_V,
        max_bin_count_64_V,
        max_bin_count_65_V,
        max_bin_count_66_V,
        max_bin_count_67_V,
        max_bin_count_68_V,
        max_bin_count_69_V,
        max_bin_count_70_V,
        max_bin_count_71_V,
        max_bin_count_72_V,
        max_bin_count_73_V,
        max_bin_count_74_V,
        max_bin_count_75_V,
        max_bin_count_76_V,
        max_bin_count_77_V,
        max_bin_count_78_V,
        max_bin_count_79_V,
        max_bin_count_80_V,
        max_bin_count_81_V,
        max_bin_count_82_V,
        max_bin_count_83_V,
        max_bin_count_84_V,
        max_bin_count_85_V,
        max_bin_count_86_V,
        max_bin_count_87_V,
        max_bin_count_88_V,
        max_bin_count_89_V,
        max_bin_count_90_V,
        max_bin_count_91_V,
        max_bin_count_92_V,
        max_bin_count_93_V,
        max_bin_count_94_V,
        max_bin_count_95_V,
        max_bin_count_96_V,
        max_bin_count_97_V,
        max_bin_count_98_V,
        max_bin_count_99_V,
        max_bin_count_100_V,
        max_bin_count_101_V,
        max_bin_count_102_V,
        max_bin_count_103_V,
        max_bin_count_104_V,
        max_bin_count_105_V,
        max_bin_count_106_V,
        max_bin_count_107_V,
        max_bin_count_108_V,
        max_bin_count_109_V,
        max_bin_count_110_V,
        max_bin_count_111_V,
        max_bin_count_112_V,
        max_bin_count_113_V,
        max_bin_count_114_V,
        max_bin_count_115_V,
        max_bin_count_116_V,
        max_bin_count_117_V,
        max_bin_count_118_V,
        max_bin_count_119_V,
        max_bin_count_120_V,
        max_bin_count_121_V,
        max_bin_count_122_V,
        max_bin_count_123_V,
        max_bin_count_124_V,
        max_bin_count_125_V,
        max_bin_count_126_V,
        max_bin_count_127_V,
        max_bin_r_0_V,
        max_bin_r_1_V,
        max_bin_r_2_V,
        max_bin_r_3_V,
        max_bin_r_4_V,
        max_bin_r_5_V,
        max_bin_r_6_V,
        max_bin_r_7_V,
        max_bin_r_8_V,
        max_bin_r_9_V,
        max_bin_r_10_V,
        max_bin_r_11_V,
        max_bin_r_12_V,
        max_bin_r_13_V,
        max_bin_r_14_V,
        max_bin_r_15_V,
        max_bin_r_16_V,
        max_bin_r_17_V,
        max_bin_r_18_V,
        max_bin_r_19_V,
        max_bin_r_20_V,
        max_bin_r_21_V,
        max_bin_r_22_V,
        max_bin_r_23_V,
        max_bin_r_24_V,
        max_bin_r_25_V,
        max_bin_r_26_V,
        max_bin_r_27_V,
        max_bin_r_28_V,
        max_bin_r_29_V,
        max_bin_r_30_V,
        max_bin_r_31_V,
        max_bin_r_32_V,
        max_bin_r_33_V,
        max_bin_r_34_V,
        max_bin_r_35_V,
        max_bin_r_36_V,
        max_bin_r_37_V,
        max_bin_r_38_V,
        max_bin_r_39_V,
        max_bin_r_40_V,
        max_bin_r_41_V,
        max_bin_r_42_V,
        max_bin_r_43_V,
        max_bin_r_44_V,
        max_bin_r_45_V,
        max_bin_r_46_V,
        max_bin_r_47_V,
        max_bin_r_48_V,
        max_bin_r_49_V,
        max_bin_r_50_V,
        max_bin_r_51_V,
        max_bin_r_52_V,
        max_bin_r_53_V,
        max_bin_r_54_V,
        max_bin_r_55_V,
        max_bin_r_56_V,
        max_bin_r_57_V,
        max_bin_r_58_V,
        max_bin_r_59_V,
        max_bin_r_60_V,
        max_bin_r_61_V,
        max_bin_r_62_V,
        max_bin_r_63_V,
        max_bin_r_64_V,
        max_bin_r_65_V,
        max_bin_r_66_V,
        max_bin_r_67_V,
        max_bin_r_68_V,
        max_bin_r_69_V,
        max_bin_r_70_V,
        max_bin_r_71_V,
        max_bin_r_72_V,
        max_bin_r_73_V,
        max_bin_r_74_V,
        max_bin_r_75_V,
        max_bin_r_76_V,
        max_bin_r_77_V,
        max_bin_r_78_V,
        max_bin_r_79_V,
        max_bin_r_80_V,
        max_bin_r_81_V,
        max_bin_r_82_V,
        max_bin_r_83_V,
        max_bin_r_84_V,
        max_bin_r_85_V,
        max_bin_r_86_V,
        max_bin_r_87_V,
        max_bin_r_88_V,
        max_bin_r_89_V,
        max_bin_r_90_V,
        max_bin_r_91_V,
        max_bin_r_92_V,
        max_bin_r_93_V,
        max_bin_r_94_V,
        max_bin_r_95_V,
        max_bin_r_96_V,
        max_bin_r_97_V,
        max_bin_r_98_V,
        max_bin_r_99_V,
        max_bin_r_100_V,
        max_bin_r_101_V,
        max_bin_r_102_V,
        max_bin_r_103_V,
        max_bin_r_104_V,
        max_bin_r_105_V,
        max_bin_r_106_V,
        max_bin_r_107_V,
        max_bin_r_108_V,
        max_bin_r_109_V,
        max_bin_r_110_V,
        max_bin_r_111_V,
        max_bin_r_112_V,
        max_bin_r_113_V,
        max_bin_r_114_V,
        max_bin_r_115_V,
        max_bin_r_116_V,
        max_bin_r_117_V,
        max_bin_r_118_V,
        max_bin_r_119_V,
        max_bin_r_120_V,
        max_bin_r_121_V,
        max_bin_r_122_V,
        max_bin_r_123_V,
        max_bin_r_124_V,
        max_bin_r_125_V,
        max_bin_r_126_V,
        max_bin_r_127_V,
        hls_LT_theta_global_V,
        hls_LT_theta_global_V_ap_vld,
        hls_LT_r_global_V,
        hls_LT_r_global_V_ap_vld,
        hls_LT_theta_V,
        hls_LT_theta_V_ap_vld,
        hls_LT_r_V,
        hls_LT_r_V_ap_vld,
        res_max_bin_count_V,
        res_max_bin_count_V_ap_vld,
        res_max_bin_theta_V,
        res_max_bin_theta_V_ap_vld,
        res_max_bin_r_V,
        res_max_bin_r_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [21:0] roi_seed_theta_V;
input  [12:0] roi_seed_r_V;
input  [3:0] max_bin_count_0_V;
input  [3:0] max_bin_count_1_V;
input  [3:0] max_bin_count_2_V;
input  [3:0] max_bin_count_3_V;
input  [3:0] max_bin_count_4_V;
input  [3:0] max_bin_count_5_V;
input  [3:0] max_bin_count_6_V;
input  [3:0] max_bin_count_7_V;
input  [3:0] max_bin_count_8_V;
input  [3:0] max_bin_count_9_V;
input  [3:0] max_bin_count_10_V;
input  [3:0] max_bin_count_11_V;
input  [3:0] max_bin_count_12_V;
input  [3:0] max_bin_count_13_V;
input  [3:0] max_bin_count_14_V;
input  [3:0] max_bin_count_15_V;
input  [3:0] max_bin_count_16_V;
input  [3:0] max_bin_count_17_V;
input  [3:0] max_bin_count_18_V;
input  [3:0] max_bin_count_19_V;
input  [3:0] max_bin_count_20_V;
input  [3:0] max_bin_count_21_V;
input  [3:0] max_bin_count_22_V;
input  [3:0] max_bin_count_23_V;
input  [3:0] max_bin_count_24_V;
input  [3:0] max_bin_count_25_V;
input  [3:0] max_bin_count_26_V;
input  [3:0] max_bin_count_27_V;
input  [3:0] max_bin_count_28_V;
input  [3:0] max_bin_count_29_V;
input  [3:0] max_bin_count_30_V;
input  [3:0] max_bin_count_31_V;
input  [3:0] max_bin_count_32_V;
input  [3:0] max_bin_count_33_V;
input  [3:0] max_bin_count_34_V;
input  [3:0] max_bin_count_35_V;
input  [3:0] max_bin_count_36_V;
input  [3:0] max_bin_count_37_V;
input  [3:0] max_bin_count_38_V;
input  [3:0] max_bin_count_39_V;
input  [3:0] max_bin_count_40_V;
input  [3:0] max_bin_count_41_V;
input  [3:0] max_bin_count_42_V;
input  [3:0] max_bin_count_43_V;
input  [3:0] max_bin_count_44_V;
input  [3:0] max_bin_count_45_V;
input  [3:0] max_bin_count_46_V;
input  [3:0] max_bin_count_47_V;
input  [3:0] max_bin_count_48_V;
input  [3:0] max_bin_count_49_V;
input  [3:0] max_bin_count_50_V;
input  [3:0] max_bin_count_51_V;
input  [3:0] max_bin_count_52_V;
input  [3:0] max_bin_count_53_V;
input  [3:0] max_bin_count_54_V;
input  [3:0] max_bin_count_55_V;
input  [3:0] max_bin_count_56_V;
input  [3:0] max_bin_count_57_V;
input  [3:0] max_bin_count_58_V;
input  [3:0] max_bin_count_59_V;
input  [3:0] max_bin_count_60_V;
input  [3:0] max_bin_count_61_V;
input  [3:0] max_bin_count_62_V;
input  [3:0] max_bin_count_63_V;
input  [3:0] max_bin_count_64_V;
input  [3:0] max_bin_count_65_V;
input  [3:0] max_bin_count_66_V;
input  [3:0] max_bin_count_67_V;
input  [3:0] max_bin_count_68_V;
input  [3:0] max_bin_count_69_V;
input  [3:0] max_bin_count_70_V;
input  [3:0] max_bin_count_71_V;
input  [3:0] max_bin_count_72_V;
input  [3:0] max_bin_count_73_V;
input  [3:0] max_bin_count_74_V;
input  [3:0] max_bin_count_75_V;
input  [3:0] max_bin_count_76_V;
input  [3:0] max_bin_count_77_V;
input  [3:0] max_bin_count_78_V;
input  [3:0] max_bin_count_79_V;
input  [3:0] max_bin_count_80_V;
input  [3:0] max_bin_count_81_V;
input  [3:0] max_bin_count_82_V;
input  [3:0] max_bin_count_83_V;
input  [3:0] max_bin_count_84_V;
input  [3:0] max_bin_count_85_V;
input  [3:0] max_bin_count_86_V;
input  [3:0] max_bin_count_87_V;
input  [3:0] max_bin_count_88_V;
input  [3:0] max_bin_count_89_V;
input  [3:0] max_bin_count_90_V;
input  [3:0] max_bin_count_91_V;
input  [3:0] max_bin_count_92_V;
input  [3:0] max_bin_count_93_V;
input  [3:0] max_bin_count_94_V;
input  [3:0] max_bin_count_95_V;
input  [3:0] max_bin_count_96_V;
input  [3:0] max_bin_count_97_V;
input  [3:0] max_bin_count_98_V;
input  [3:0] max_bin_count_99_V;
input  [3:0] max_bin_count_100_V;
input  [3:0] max_bin_count_101_V;
input  [3:0] max_bin_count_102_V;
input  [3:0] max_bin_count_103_V;
input  [3:0] max_bin_count_104_V;
input  [3:0] max_bin_count_105_V;
input  [3:0] max_bin_count_106_V;
input  [3:0] max_bin_count_107_V;
input  [3:0] max_bin_count_108_V;
input  [3:0] max_bin_count_109_V;
input  [3:0] max_bin_count_110_V;
input  [3:0] max_bin_count_111_V;
input  [3:0] max_bin_count_112_V;
input  [3:0] max_bin_count_113_V;
input  [3:0] max_bin_count_114_V;
input  [3:0] max_bin_count_115_V;
input  [3:0] max_bin_count_116_V;
input  [3:0] max_bin_count_117_V;
input  [3:0] max_bin_count_118_V;
input  [3:0] max_bin_count_119_V;
input  [3:0] max_bin_count_120_V;
input  [3:0] max_bin_count_121_V;
input  [3:0] max_bin_count_122_V;
input  [3:0] max_bin_count_123_V;
input  [3:0] max_bin_count_124_V;
input  [3:0] max_bin_count_125_V;
input  [3:0] max_bin_count_126_V;
input  [3:0] max_bin_count_127_V;
input  [6:0] max_bin_r_0_V;
input  [6:0] max_bin_r_1_V;
input  [6:0] max_bin_r_2_V;
input  [6:0] max_bin_r_3_V;
input  [6:0] max_bin_r_4_V;
input  [6:0] max_bin_r_5_V;
input  [6:0] max_bin_r_6_V;
input  [6:0] max_bin_r_7_V;
input  [6:0] max_bin_r_8_V;
input  [6:0] max_bin_r_9_V;
input  [6:0] max_bin_r_10_V;
input  [6:0] max_bin_r_11_V;
input  [6:0] max_bin_r_12_V;
input  [6:0] max_bin_r_13_V;
input  [6:0] max_bin_r_14_V;
input  [6:0] max_bin_r_15_V;
input  [6:0] max_bin_r_16_V;
input  [6:0] max_bin_r_17_V;
input  [6:0] max_bin_r_18_V;
input  [6:0] max_bin_r_19_V;
input  [6:0] max_bin_r_20_V;
input  [6:0] max_bin_r_21_V;
input  [6:0] max_bin_r_22_V;
input  [6:0] max_bin_r_23_V;
input  [6:0] max_bin_r_24_V;
input  [6:0] max_bin_r_25_V;
input  [6:0] max_bin_r_26_V;
input  [6:0] max_bin_r_27_V;
input  [6:0] max_bin_r_28_V;
input  [6:0] max_bin_r_29_V;
input  [6:0] max_bin_r_30_V;
input  [6:0] max_bin_r_31_V;
input  [6:0] max_bin_r_32_V;
input  [6:0] max_bin_r_33_V;
input  [6:0] max_bin_r_34_V;
input  [6:0] max_bin_r_35_V;
input  [6:0] max_bin_r_36_V;
input  [6:0] max_bin_r_37_V;
input  [6:0] max_bin_r_38_V;
input  [6:0] max_bin_r_39_V;
input  [6:0] max_bin_r_40_V;
input  [6:0] max_bin_r_41_V;
input  [6:0] max_bin_r_42_V;
input  [6:0] max_bin_r_43_V;
input  [6:0] max_bin_r_44_V;
input  [6:0] max_bin_r_45_V;
input  [6:0] max_bin_r_46_V;
input  [6:0] max_bin_r_47_V;
input  [6:0] max_bin_r_48_V;
input  [6:0] max_bin_r_49_V;
input  [6:0] max_bin_r_50_V;
input  [6:0] max_bin_r_51_V;
input  [6:0] max_bin_r_52_V;
input  [6:0] max_bin_r_53_V;
input  [6:0] max_bin_r_54_V;
input  [6:0] max_bin_r_55_V;
input  [6:0] max_bin_r_56_V;
input  [6:0] max_bin_r_57_V;
input  [6:0] max_bin_r_58_V;
input  [6:0] max_bin_r_59_V;
input  [6:0] max_bin_r_60_V;
input  [6:0] max_bin_r_61_V;
input  [6:0] max_bin_r_62_V;
input  [6:0] max_bin_r_63_V;
input  [6:0] max_bin_r_64_V;
input  [6:0] max_bin_r_65_V;
input  [6:0] max_bin_r_66_V;
input  [6:0] max_bin_r_67_V;
input  [6:0] max_bin_r_68_V;
input  [6:0] max_bin_r_69_V;
input  [6:0] max_bin_r_70_V;
input  [6:0] max_bin_r_71_V;
input  [6:0] max_bin_r_72_V;
input  [6:0] max_bin_r_73_V;
input  [6:0] max_bin_r_74_V;
input  [6:0] max_bin_r_75_V;
input  [6:0] max_bin_r_76_V;
input  [6:0] max_bin_r_77_V;
input  [6:0] max_bin_r_78_V;
input  [6:0] max_bin_r_79_V;
input  [6:0] max_bin_r_80_V;
input  [6:0] max_bin_r_81_V;
input  [6:0] max_bin_r_82_V;
input  [6:0] max_bin_r_83_V;
input  [6:0] max_bin_r_84_V;
input  [6:0] max_bin_r_85_V;
input  [6:0] max_bin_r_86_V;
input  [6:0] max_bin_r_87_V;
input  [6:0] max_bin_r_88_V;
input  [6:0] max_bin_r_89_V;
input  [6:0] max_bin_r_90_V;
input  [6:0] max_bin_r_91_V;
input  [6:0] max_bin_r_92_V;
input  [6:0] max_bin_r_93_V;
input  [6:0] max_bin_r_94_V;
input  [6:0] max_bin_r_95_V;
input  [6:0] max_bin_r_96_V;
input  [6:0] max_bin_r_97_V;
input  [6:0] max_bin_r_98_V;
input  [6:0] max_bin_r_99_V;
input  [6:0] max_bin_r_100_V;
input  [6:0] max_bin_r_101_V;
input  [6:0] max_bin_r_102_V;
input  [6:0] max_bin_r_103_V;
input  [6:0] max_bin_r_104_V;
input  [6:0] max_bin_r_105_V;
input  [6:0] max_bin_r_106_V;
input  [6:0] max_bin_r_107_V;
input  [6:0] max_bin_r_108_V;
input  [6:0] max_bin_r_109_V;
input  [6:0] max_bin_r_110_V;
input  [6:0] max_bin_r_111_V;
input  [6:0] max_bin_r_112_V;
input  [6:0] max_bin_r_113_V;
input  [6:0] max_bin_r_114_V;
input  [6:0] max_bin_r_115_V;
input  [6:0] max_bin_r_116_V;
input  [6:0] max_bin_r_117_V;
input  [6:0] max_bin_r_118_V;
input  [6:0] max_bin_r_119_V;
input  [6:0] max_bin_r_120_V;
input  [6:0] max_bin_r_121_V;
input  [6:0] max_bin_r_122_V;
input  [6:0] max_bin_r_123_V;
input  [6:0] max_bin_r_124_V;
input  [6:0] max_bin_r_125_V;
input  [6:0] max_bin_r_126_V;
input  [6:0] max_bin_r_127_V;
output  [14:0] hls_LT_theta_global_V;
output   hls_LT_theta_global_V_ap_vld;
output  [12:0] hls_LT_r_global_V;
output   hls_LT_r_global_V_ap_vld;
output  [14:0] hls_LT_theta_V;
output   hls_LT_theta_V_ap_vld;
output  [12:0] hls_LT_r_V;
output   hls_LT_r_V_ap_vld;
output  [3:0] res_max_bin_count_V;
output   res_max_bin_count_V_ap_vld;
output  [6:0] res_max_bin_theta_V;
output   res_max_bin_theta_V_ap_vld;
output  [6:0] res_max_bin_r_V;
output   res_max_bin_r_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg hls_LT_theta_global_V_ap_vld;
reg hls_LT_r_global_V_ap_vld;
reg hls_LT_theta_V_ap_vld;
reg hls_LT_r_V_ap_vld;
reg res_max_bin_count_V_ap_vld;
reg res_max_bin_theta_V_ap_vld;
reg res_max_bin_r_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [12:0] roi_seed_r_V_read_reg_5880;
reg   [12:0] roi_seed_r_V_read_reg_5880_pp0_iter1_reg;
reg   [12:0] roi_seed_r_V_read_reg_5880_pp0_iter2_reg;
reg   [12:0] roi_seed_r_V_read_reg_5880_pp0_iter3_reg;
reg   [12:0] roi_seed_r_V_read_reg_5880_pp0_iter4_reg;
reg   [12:0] roi_seed_r_V_read_reg_5880_pp0_iter5_reg;
reg   [12:0] roi_seed_r_V_read_reg_5880_pp0_iter6_reg;
reg   [21:0] roi_seed_theta_V_rea_reg_5885;
reg   [21:0] roi_seed_theta_V_rea_reg_5885_pp0_iter1_reg;
reg   [21:0] roi_seed_theta_V_rea_reg_5885_pp0_iter2_reg;
reg   [21:0] roi_seed_theta_V_rea_reg_5885_pp0_iter3_reg;
reg   [21:0] roi_seed_theta_V_rea_reg_5885_pp0_iter4_reg;
reg   [21:0] roi_seed_theta_V_rea_reg_5885_pp0_iter5_reg;
reg   [21:0] roi_seed_theta_V_rea_reg_5885_pp0_iter6_reg;
wire   [0:0] icmp_ln895_fu_2568_p2;
reg   [0:0] icmp_ln895_reg_5890;
reg   [0:0] icmp_ln895_reg_5890_pp0_iter1_reg;
reg   [0:0] icmp_ln895_reg_5890_pp0_iter2_reg;
reg   [0:0] icmp_ln895_reg_5890_pp0_iter3_reg;
reg   [6:0] max_bin_r_0_V_read_reg_5896;
reg   [6:0] max_bin_r_64_V_read_reg_5901;
wire   [3:0] select_ln895_2_fu_3204_p3;
reg   [3:0] select_ln895_2_reg_5906;
wire   [0:0] icmp_ln895_1_fu_2574_p2;
reg   [0:0] icmp_ln895_1_reg_5912;
reg   [0:0] icmp_ln895_1_reg_5912_pp0_iter1_reg;
reg   [0:0] icmp_ln895_1_reg_5912_pp0_iter2_reg;
reg   [0:0] icmp_ln895_1_reg_5912_pp0_iter3_reg;
reg   [6:0] max_bin_r_1_V_read_reg_5918;
reg   [6:0] max_bin_r_65_V_read_reg_5923;
wire   [3:0] select_ln895_5_fu_3212_p3;
reg   [3:0] select_ln895_5_reg_5928;
wire   [0:0] icmp_ln895_2_fu_2580_p2;
reg   [0:0] icmp_ln895_2_reg_5934;
reg   [0:0] icmp_ln895_2_reg_5934_pp0_iter1_reg;
reg   [0:0] icmp_ln895_2_reg_5934_pp0_iter2_reg;
reg   [0:0] icmp_ln895_2_reg_5934_pp0_iter3_reg;
reg   [6:0] max_bin_r_2_V_read_reg_5940;
reg   [6:0] max_bin_r_66_V_read_reg_5945;
wire   [3:0] select_ln895_8_fu_3220_p3;
reg   [3:0] select_ln895_8_reg_5950;
wire   [0:0] icmp_ln895_3_fu_2586_p2;
reg   [0:0] icmp_ln895_3_reg_5956;
reg   [0:0] icmp_ln895_3_reg_5956_pp0_iter1_reg;
reg   [0:0] icmp_ln895_3_reg_5956_pp0_iter2_reg;
reg   [0:0] icmp_ln895_3_reg_5956_pp0_iter3_reg;
reg   [6:0] max_bin_r_3_V_read_reg_5962;
reg   [6:0] max_bin_r_67_V_read_reg_5967;
wire   [3:0] select_ln895_11_fu_3228_p3;
reg   [3:0] select_ln895_11_reg_5972;
wire   [0:0] icmp_ln895_4_fu_2592_p2;
reg   [0:0] icmp_ln895_4_reg_5978;
reg   [0:0] icmp_ln895_4_reg_5978_pp0_iter1_reg;
reg   [0:0] icmp_ln895_4_reg_5978_pp0_iter2_reg;
reg   [6:0] max_bin_r_4_V_read_reg_5984;
reg   [6:0] max_bin_r_68_V_read_reg_5989;
wire   [3:0] select_ln895_14_fu_3236_p3;
reg   [3:0] select_ln895_14_reg_5994;
wire   [0:0] icmp_ln895_6_fu_2598_p2;
reg   [0:0] icmp_ln895_6_reg_6000;
reg   [0:0] icmp_ln895_6_reg_6000_pp0_iter1_reg;
reg   [0:0] icmp_ln895_6_reg_6000_pp0_iter2_reg;
reg   [6:0] max_bin_r_5_V_read_reg_6006;
reg   [6:0] max_bin_r_69_V_read_reg_6011;
wire   [3:0] select_ln895_17_fu_3244_p3;
reg   [3:0] select_ln895_17_reg_6016;
wire   [0:0] icmp_ln895_16_fu_2604_p2;
reg   [0:0] icmp_ln895_16_reg_6022;
reg   [0:0] icmp_ln895_16_reg_6022_pp0_iter1_reg;
reg   [0:0] icmp_ln895_16_reg_6022_pp0_iter2_reg;
reg   [6:0] max_bin_r_6_V_read_reg_6028;
reg   [6:0] max_bin_r_70_V_read_reg_6033;
wire   [3:0] select_ln895_20_fu_3252_p3;
reg   [3:0] select_ln895_20_reg_6038;
wire   [0:0] icmp_ln895_7_fu_2610_p2;
reg   [0:0] icmp_ln895_7_reg_6044;
reg   [0:0] icmp_ln895_7_reg_6044_pp0_iter1_reg;
reg   [0:0] icmp_ln895_7_reg_6044_pp0_iter2_reg;
reg   [6:0] max_bin_r_7_V_read_reg_6050;
reg   [6:0] max_bin_r_71_V_read_reg_6055;
wire   [3:0] select_ln895_23_fu_3260_p3;
reg   [3:0] select_ln895_23_reg_6060;
wire   [0:0] icmp_ln895_8_fu_2616_p2;
reg   [0:0] icmp_ln895_8_reg_6066;
reg   [0:0] icmp_ln895_8_reg_6066_pp0_iter1_reg;
reg   [0:0] icmp_ln895_8_reg_6066_pp0_iter2_reg;
reg   [0:0] icmp_ln895_8_reg_6066_pp0_iter3_reg;
reg   [6:0] max_bin_r_8_V_read_reg_6072;
reg   [6:0] max_bin_r_72_V_read_reg_6077;
wire   [3:0] select_ln895_26_fu_3268_p3;
reg   [3:0] select_ln895_26_reg_6082;
wire   [0:0] icmp_ln895_9_fu_2622_p2;
reg   [0:0] icmp_ln895_9_reg_6088;
reg   [0:0] icmp_ln895_9_reg_6088_pp0_iter1_reg;
reg   [0:0] icmp_ln895_9_reg_6088_pp0_iter2_reg;
reg   [0:0] icmp_ln895_9_reg_6088_pp0_iter3_reg;
reg   [6:0] max_bin_r_9_V_read_reg_6094;
reg   [6:0] max_bin_r_73_V_read_reg_6099;
wire   [3:0] select_ln895_29_fu_3276_p3;
reg   [3:0] select_ln895_29_reg_6104;
wire   [0:0] icmp_ln895_10_fu_2628_p2;
reg   [0:0] icmp_ln895_10_reg_6110;
reg   [0:0] icmp_ln895_10_reg_6110_pp0_iter1_reg;
reg   [0:0] icmp_ln895_10_reg_6110_pp0_iter2_reg;
reg   [0:0] icmp_ln895_10_reg_6110_pp0_iter3_reg;
reg   [6:0] max_bin_r_10_V_read_reg_6116;
reg   [6:0] max_bin_r_74_V_read_reg_6121;
wire   [3:0] select_ln895_32_fu_3284_p3;
reg   [3:0] select_ln895_32_reg_6126;
wire   [0:0] icmp_ln895_11_fu_2634_p2;
reg   [0:0] icmp_ln895_11_reg_6132;
reg   [0:0] icmp_ln895_11_reg_6132_pp0_iter1_reg;
reg   [0:0] icmp_ln895_11_reg_6132_pp0_iter2_reg;
reg   [0:0] icmp_ln895_11_reg_6132_pp0_iter3_reg;
reg   [6:0] max_bin_r_11_V_read_reg_6138;
reg   [6:0] max_bin_r_75_V_read_reg_6143;
wire   [3:0] select_ln895_35_fu_3292_p3;
reg   [3:0] select_ln895_35_reg_6148;
wire   [0:0] icmp_ln895_12_fu_2640_p2;
reg   [0:0] icmp_ln895_12_reg_6154;
reg   [0:0] icmp_ln895_12_reg_6154_pp0_iter1_reg;
reg   [0:0] icmp_ln895_12_reg_6154_pp0_iter2_reg;
reg   [6:0] max_bin_r_12_V_read_reg_6160;
reg   [6:0] max_bin_r_76_V_read_reg_6165;
wire   [3:0] select_ln895_38_fu_3300_p3;
reg   [3:0] select_ln895_38_reg_6170;
wire   [0:0] icmp_ln895_13_fu_2646_p2;
reg   [0:0] icmp_ln895_13_reg_6176;
reg   [0:0] icmp_ln895_13_reg_6176_pp0_iter1_reg;
reg   [0:0] icmp_ln895_13_reg_6176_pp0_iter2_reg;
reg   [6:0] max_bin_r_13_V_read_reg_6182;
reg   [6:0] max_bin_r_77_V_read_reg_6187;
wire   [3:0] select_ln895_41_fu_3308_p3;
reg   [3:0] select_ln895_41_reg_6192;
wire   [0:0] icmp_ln895_14_fu_2652_p2;
reg   [0:0] icmp_ln895_14_reg_6198;
reg   [0:0] icmp_ln895_14_reg_6198_pp0_iter1_reg;
reg   [0:0] icmp_ln895_14_reg_6198_pp0_iter2_reg;
reg   [6:0] max_bin_r_14_V_read_reg_6204;
reg   [6:0] max_bin_r_78_V_read_reg_6209;
wire   [3:0] select_ln895_44_fu_3316_p3;
reg   [3:0] select_ln895_44_reg_6214;
wire   [0:0] icmp_ln895_15_fu_2658_p2;
reg   [0:0] icmp_ln895_15_reg_6220;
reg   [0:0] icmp_ln895_15_reg_6220_pp0_iter1_reg;
reg   [0:0] icmp_ln895_15_reg_6220_pp0_iter2_reg;
reg   [6:0] max_bin_r_15_V_read_reg_6226;
reg   [6:0] max_bin_r_79_V_read_reg_6231;
wire   [3:0] select_ln895_47_fu_3324_p3;
reg   [3:0] select_ln895_47_reg_6236;
wire   [0:0] icmp_ln895_28_fu_2664_p2;
reg   [0:0] icmp_ln895_28_reg_6242;
reg   [0:0] icmp_ln895_28_reg_6242_pp0_iter1_reg;
reg   [0:0] icmp_ln895_28_reg_6242_pp0_iter2_reg;
reg   [0:0] icmp_ln895_28_reg_6242_pp0_iter3_reg;
reg   [6:0] max_bin_r_16_V_read_reg_6248;
reg   [6:0] max_bin_r_80_V_read_reg_6253;
wire   [3:0] select_ln895_50_fu_3332_p3;
reg   [3:0] select_ln895_50_reg_6258;
wire   [0:0] icmp_ln895_17_fu_2670_p2;
reg   [0:0] icmp_ln895_17_reg_6264;
reg   [0:0] icmp_ln895_17_reg_6264_pp0_iter1_reg;
reg   [0:0] icmp_ln895_17_reg_6264_pp0_iter2_reg;
reg   [0:0] icmp_ln895_17_reg_6264_pp0_iter3_reg;
reg   [6:0] max_bin_r_17_V_read_reg_6270;
reg   [6:0] max_bin_r_81_V_read_reg_6275;
wire   [3:0] select_ln895_53_fu_3340_p3;
reg   [3:0] select_ln895_53_reg_6280;
wire   [0:0] icmp_ln895_18_fu_2676_p2;
reg   [0:0] icmp_ln895_18_reg_6286;
reg   [0:0] icmp_ln895_18_reg_6286_pp0_iter1_reg;
reg   [0:0] icmp_ln895_18_reg_6286_pp0_iter2_reg;
reg   [0:0] icmp_ln895_18_reg_6286_pp0_iter3_reg;
reg   [6:0] max_bin_r_18_V_read_reg_6292;
reg   [6:0] max_bin_r_82_V_read_reg_6297;
wire   [3:0] select_ln895_56_fu_3348_p3;
reg   [3:0] select_ln895_56_reg_6302;
wire   [0:0] icmp_ln895_19_fu_2682_p2;
reg   [0:0] icmp_ln895_19_reg_6308;
reg   [0:0] icmp_ln895_19_reg_6308_pp0_iter1_reg;
reg   [0:0] icmp_ln895_19_reg_6308_pp0_iter2_reg;
reg   [0:0] icmp_ln895_19_reg_6308_pp0_iter3_reg;
reg   [6:0] max_bin_r_19_V_read_reg_6314;
reg   [6:0] max_bin_r_83_V_read_reg_6319;
wire   [3:0] select_ln895_59_fu_3356_p3;
reg   [3:0] select_ln895_59_reg_6324;
wire   [0:0] icmp_ln895_20_fu_2688_p2;
reg   [0:0] icmp_ln895_20_reg_6330;
reg   [0:0] icmp_ln895_20_reg_6330_pp0_iter1_reg;
reg   [0:0] icmp_ln895_20_reg_6330_pp0_iter2_reg;
reg   [6:0] max_bin_r_20_V_read_reg_6336;
reg   [6:0] max_bin_r_84_V_read_reg_6341;
wire   [3:0] select_ln895_62_fu_3364_p3;
reg   [3:0] select_ln895_62_reg_6346;
wire   [0:0] icmp_ln895_21_fu_2694_p2;
reg   [0:0] icmp_ln895_21_reg_6352;
reg   [0:0] icmp_ln895_21_reg_6352_pp0_iter1_reg;
reg   [0:0] icmp_ln895_21_reg_6352_pp0_iter2_reg;
reg   [6:0] max_bin_r_21_V_read_reg_6358;
reg   [6:0] max_bin_r_85_V_read_reg_6363;
wire   [3:0] select_ln895_65_fu_3372_p3;
reg   [3:0] select_ln895_65_reg_6368;
wire   [0:0] icmp_ln895_22_fu_2700_p2;
reg   [0:0] icmp_ln895_22_reg_6374;
reg   [0:0] icmp_ln895_22_reg_6374_pp0_iter1_reg;
reg   [0:0] icmp_ln895_22_reg_6374_pp0_iter2_reg;
reg   [6:0] max_bin_r_22_V_read_reg_6380;
reg   [6:0] max_bin_r_86_V_read_reg_6385;
wire   [3:0] select_ln895_68_fu_3380_p3;
reg   [3:0] select_ln895_68_reg_6390;
wire   [0:0] icmp_ln895_23_fu_2706_p2;
reg   [0:0] icmp_ln895_23_reg_6396;
reg   [0:0] icmp_ln895_23_reg_6396_pp0_iter1_reg;
reg   [0:0] icmp_ln895_23_reg_6396_pp0_iter2_reg;
reg   [6:0] max_bin_r_23_V_read_reg_6402;
reg   [6:0] max_bin_r_87_V_read_reg_6407;
wire   [3:0] select_ln895_71_fu_3388_p3;
reg   [3:0] select_ln895_71_reg_6412;
wire   [0:0] icmp_ln895_24_fu_2712_p2;
reg   [0:0] icmp_ln895_24_reg_6418;
reg   [0:0] icmp_ln895_24_reg_6418_pp0_iter1_reg;
reg   [0:0] icmp_ln895_24_reg_6418_pp0_iter2_reg;
reg   [0:0] icmp_ln895_24_reg_6418_pp0_iter3_reg;
reg   [6:0] max_bin_r_24_V_read_reg_6424;
reg   [6:0] max_bin_r_88_V_read_reg_6429;
wire   [3:0] select_ln895_74_fu_3396_p3;
reg   [3:0] select_ln895_74_reg_6434;
wire   [0:0] icmp_ln895_25_fu_2718_p2;
reg   [0:0] icmp_ln895_25_reg_6440;
reg   [0:0] icmp_ln895_25_reg_6440_pp0_iter1_reg;
reg   [0:0] icmp_ln895_25_reg_6440_pp0_iter2_reg;
reg   [0:0] icmp_ln895_25_reg_6440_pp0_iter3_reg;
reg   [6:0] max_bin_r_25_V_read_reg_6446;
reg   [6:0] max_bin_r_89_V_read_reg_6451;
wire   [3:0] select_ln895_77_fu_3404_p3;
reg   [3:0] select_ln895_77_reg_6456;
wire   [0:0] icmp_ln895_26_fu_2724_p2;
reg   [0:0] icmp_ln895_26_reg_6462;
reg   [0:0] icmp_ln895_26_reg_6462_pp0_iter1_reg;
reg   [0:0] icmp_ln895_26_reg_6462_pp0_iter2_reg;
reg   [0:0] icmp_ln895_26_reg_6462_pp0_iter3_reg;
reg   [6:0] max_bin_r_26_V_read_reg_6468;
reg   [6:0] max_bin_r_90_V_read_reg_6473;
wire   [3:0] select_ln895_80_fu_3412_p3;
reg   [3:0] select_ln895_80_reg_6478;
wire   [0:0] icmp_ln895_27_fu_2730_p2;
reg   [0:0] icmp_ln895_27_reg_6484;
reg   [0:0] icmp_ln895_27_reg_6484_pp0_iter1_reg;
reg   [0:0] icmp_ln895_27_reg_6484_pp0_iter2_reg;
reg   [0:0] icmp_ln895_27_reg_6484_pp0_iter3_reg;
reg   [6:0] max_bin_r_27_V_read_reg_6490;
reg   [6:0] max_bin_r_91_V_read_reg_6495;
wire   [3:0] select_ln895_83_fu_3420_p3;
reg   [3:0] select_ln895_83_reg_6500;
wire   [0:0] icmp_ln895_64_fu_2736_p2;
reg   [0:0] icmp_ln895_64_reg_6506;
reg   [0:0] icmp_ln895_64_reg_6506_pp0_iter1_reg;
reg   [0:0] icmp_ln895_64_reg_6506_pp0_iter2_reg;
reg   [6:0] max_bin_r_28_V_read_reg_6512;
reg   [6:0] max_bin_r_92_V_read_reg_6517;
wire   [3:0] select_ln895_86_fu_3428_p3;
reg   [3:0] select_ln895_86_reg_6522;
wire   [0:0] icmp_ln895_29_fu_2742_p2;
reg   [0:0] icmp_ln895_29_reg_6528;
reg   [0:0] icmp_ln895_29_reg_6528_pp0_iter1_reg;
reg   [0:0] icmp_ln895_29_reg_6528_pp0_iter2_reg;
reg   [6:0] max_bin_r_29_V_read_reg_6534;
reg   [6:0] max_bin_r_93_V_read_reg_6539;
wire   [3:0] select_ln895_89_fu_3436_p3;
reg   [3:0] select_ln895_89_reg_6544;
wire   [0:0] icmp_ln895_30_fu_2748_p2;
reg   [0:0] icmp_ln895_30_reg_6550;
reg   [0:0] icmp_ln895_30_reg_6550_pp0_iter1_reg;
reg   [0:0] icmp_ln895_30_reg_6550_pp0_iter2_reg;
reg   [6:0] max_bin_r_30_V_read_reg_6556;
reg   [6:0] max_bin_r_94_V_read_reg_6561;
wire   [3:0] select_ln895_92_fu_3444_p3;
reg   [3:0] select_ln895_92_reg_6566;
wire   [0:0] icmp_ln895_31_fu_2754_p2;
reg   [0:0] icmp_ln895_31_reg_6572;
reg   [0:0] icmp_ln895_31_reg_6572_pp0_iter1_reg;
reg   [0:0] icmp_ln895_31_reg_6572_pp0_iter2_reg;
reg   [6:0] max_bin_r_31_V_read_reg_6578;
reg   [6:0] max_bin_r_95_V_read_reg_6583;
wire   [3:0] select_ln895_95_fu_3452_p3;
reg   [3:0] select_ln895_95_reg_6588;
wire   [0:0] icmp_ln895_32_fu_2760_p2;
reg   [0:0] icmp_ln895_32_reg_6594;
reg   [0:0] icmp_ln895_32_reg_6594_pp0_iter1_reg;
reg   [0:0] icmp_ln895_32_reg_6594_pp0_iter2_reg;
reg   [0:0] icmp_ln895_32_reg_6594_pp0_iter3_reg;
wire   [6:0] select_ln895_97_fu_3460_p3;
reg   [6:0] select_ln895_97_reg_6599;
wire   [3:0] select_ln895_98_fu_3468_p3;
reg   [3:0] select_ln895_98_reg_6604;
wire   [0:0] icmp_ln895_33_fu_2766_p2;
reg   [0:0] icmp_ln895_33_reg_6610;
reg   [0:0] icmp_ln895_33_reg_6610_pp0_iter1_reg;
reg   [0:0] icmp_ln895_33_reg_6610_pp0_iter2_reg;
reg   [0:0] icmp_ln895_33_reg_6610_pp0_iter3_reg;
wire   [6:0] select_ln895_100_fu_3476_p3;
reg   [6:0] select_ln895_100_reg_6615;
wire   [3:0] select_ln895_101_fu_3484_p3;
reg   [3:0] select_ln895_101_reg_6620;
wire   [0:0] icmp_ln895_34_fu_2772_p2;
reg   [0:0] icmp_ln895_34_reg_6626;
reg   [0:0] icmp_ln895_34_reg_6626_pp0_iter1_reg;
reg   [0:0] icmp_ln895_34_reg_6626_pp0_iter2_reg;
reg   [0:0] icmp_ln895_34_reg_6626_pp0_iter3_reg;
wire   [6:0] select_ln895_103_fu_3492_p3;
reg   [6:0] select_ln895_103_reg_6631;
wire   [3:0] select_ln895_104_fu_3500_p3;
reg   [3:0] select_ln895_104_reg_6636;
wire   [0:0] icmp_ln895_35_fu_2778_p2;
reg   [0:0] icmp_ln895_35_reg_6642;
reg   [0:0] icmp_ln895_35_reg_6642_pp0_iter1_reg;
reg   [0:0] icmp_ln895_35_reg_6642_pp0_iter2_reg;
reg   [0:0] icmp_ln895_35_reg_6642_pp0_iter3_reg;
wire   [6:0] select_ln895_106_fu_3508_p3;
reg   [6:0] select_ln895_106_reg_6647;
wire   [3:0] select_ln895_107_fu_3516_p3;
reg   [3:0] select_ln895_107_reg_6652;
wire   [0:0] icmp_ln895_36_fu_2784_p2;
reg   [0:0] icmp_ln895_36_reg_6658;
reg   [0:0] icmp_ln895_36_reg_6658_pp0_iter1_reg;
reg   [0:0] icmp_ln895_36_reg_6658_pp0_iter2_reg;
wire   [6:0] select_ln895_109_fu_3524_p3;
reg   [6:0] select_ln895_109_reg_6663;
wire   [3:0] select_ln895_110_fu_3532_p3;
reg   [3:0] select_ln895_110_reg_6668;
wire   [0:0] icmp_ln895_37_fu_2790_p2;
reg   [0:0] icmp_ln895_37_reg_6674;
reg   [0:0] icmp_ln895_37_reg_6674_pp0_iter1_reg;
reg   [0:0] icmp_ln895_37_reg_6674_pp0_iter2_reg;
wire   [6:0] select_ln895_112_fu_3540_p3;
reg   [6:0] select_ln895_112_reg_6679;
wire   [3:0] select_ln895_113_fu_3548_p3;
reg   [3:0] select_ln895_113_reg_6684;
wire   [0:0] icmp_ln895_38_fu_2796_p2;
reg   [0:0] icmp_ln895_38_reg_6690;
reg   [0:0] icmp_ln895_38_reg_6690_pp0_iter1_reg;
reg   [0:0] icmp_ln895_38_reg_6690_pp0_iter2_reg;
wire   [6:0] select_ln895_115_fu_3556_p3;
reg   [6:0] select_ln895_115_reg_6695;
wire   [3:0] select_ln895_116_fu_3564_p3;
reg   [3:0] select_ln895_116_reg_6700;
wire   [0:0] icmp_ln895_39_fu_2802_p2;
reg   [0:0] icmp_ln895_39_reg_6706;
reg   [0:0] icmp_ln895_39_reg_6706_pp0_iter1_reg;
reg   [0:0] icmp_ln895_39_reg_6706_pp0_iter2_reg;
wire   [6:0] select_ln895_118_fu_3572_p3;
reg   [6:0] select_ln895_118_reg_6711;
wire   [3:0] select_ln895_119_fu_3580_p3;
reg   [3:0] select_ln895_119_reg_6716;
wire   [0:0] icmp_ln895_40_fu_2808_p2;
reg   [0:0] icmp_ln895_40_reg_6722;
reg   [0:0] icmp_ln895_40_reg_6722_pp0_iter1_reg;
reg   [0:0] icmp_ln895_40_reg_6722_pp0_iter2_reg;
reg   [0:0] icmp_ln895_40_reg_6722_pp0_iter3_reg;
wire   [6:0] select_ln895_121_fu_3588_p3;
reg   [6:0] select_ln895_121_reg_6727;
wire   [3:0] select_ln895_122_fu_3596_p3;
reg   [3:0] select_ln895_122_reg_6732;
wire   [0:0] icmp_ln895_41_fu_2814_p2;
reg   [0:0] icmp_ln895_41_reg_6738;
reg   [0:0] icmp_ln895_41_reg_6738_pp0_iter1_reg;
reg   [0:0] icmp_ln895_41_reg_6738_pp0_iter2_reg;
reg   [0:0] icmp_ln895_41_reg_6738_pp0_iter3_reg;
wire   [6:0] select_ln895_124_fu_3604_p3;
reg   [6:0] select_ln895_124_reg_6743;
wire   [3:0] select_ln895_125_fu_3612_p3;
reg   [3:0] select_ln895_125_reg_6748;
wire   [0:0] icmp_ln895_42_fu_2820_p2;
reg   [0:0] icmp_ln895_42_reg_6754;
reg   [0:0] icmp_ln895_42_reg_6754_pp0_iter1_reg;
reg   [0:0] icmp_ln895_42_reg_6754_pp0_iter2_reg;
reg   [0:0] icmp_ln895_42_reg_6754_pp0_iter3_reg;
wire   [6:0] select_ln895_127_fu_3620_p3;
reg   [6:0] select_ln895_127_reg_6759;
wire   [3:0] select_ln895_128_fu_3628_p3;
reg   [3:0] select_ln895_128_reg_6764;
wire   [0:0] icmp_ln895_43_fu_2826_p2;
reg   [0:0] icmp_ln895_43_reg_6770;
reg   [0:0] icmp_ln895_43_reg_6770_pp0_iter1_reg;
reg   [0:0] icmp_ln895_43_reg_6770_pp0_iter2_reg;
reg   [0:0] icmp_ln895_43_reg_6770_pp0_iter3_reg;
wire   [6:0] select_ln895_130_fu_3636_p3;
reg   [6:0] select_ln895_130_reg_6775;
wire   [3:0] select_ln895_131_fu_3644_p3;
reg   [3:0] select_ln895_131_reg_6780;
wire   [0:0] icmp_ln895_44_fu_2832_p2;
reg   [0:0] icmp_ln895_44_reg_6786;
reg   [0:0] icmp_ln895_44_reg_6786_pp0_iter1_reg;
reg   [0:0] icmp_ln895_44_reg_6786_pp0_iter2_reg;
wire   [6:0] select_ln895_133_fu_3652_p3;
reg   [6:0] select_ln895_133_reg_6791;
wire   [3:0] select_ln895_134_fu_3660_p3;
reg   [3:0] select_ln895_134_reg_6796;
wire   [0:0] icmp_ln895_45_fu_2838_p2;
reg   [0:0] icmp_ln895_45_reg_6802;
reg   [0:0] icmp_ln895_45_reg_6802_pp0_iter1_reg;
reg   [0:0] icmp_ln895_45_reg_6802_pp0_iter2_reg;
wire   [6:0] select_ln895_136_fu_3668_p3;
reg   [6:0] select_ln895_136_reg_6807;
wire   [3:0] select_ln895_137_fu_3676_p3;
reg   [3:0] select_ln895_137_reg_6812;
wire   [0:0] icmp_ln895_46_fu_2844_p2;
reg   [0:0] icmp_ln895_46_reg_6818;
reg   [0:0] icmp_ln895_46_reg_6818_pp0_iter1_reg;
reg   [0:0] icmp_ln895_46_reg_6818_pp0_iter2_reg;
wire   [6:0] select_ln895_139_fu_3684_p3;
reg   [6:0] select_ln895_139_reg_6823;
wire   [3:0] select_ln895_140_fu_3692_p3;
reg   [3:0] select_ln895_140_reg_6828;
wire   [0:0] icmp_ln895_47_fu_2850_p2;
reg   [0:0] icmp_ln895_47_reg_6834;
reg   [0:0] icmp_ln895_47_reg_6834_pp0_iter1_reg;
reg   [0:0] icmp_ln895_47_reg_6834_pp0_iter2_reg;
wire   [6:0] select_ln895_142_fu_3700_p3;
reg   [6:0] select_ln895_142_reg_6839;
wire   [3:0] select_ln895_143_fu_3708_p3;
reg   [3:0] select_ln895_143_reg_6844;
wire   [0:0] icmp_ln895_48_fu_2856_p2;
reg   [0:0] icmp_ln895_48_reg_6850;
reg   [0:0] icmp_ln895_48_reg_6850_pp0_iter1_reg;
reg   [0:0] icmp_ln895_48_reg_6850_pp0_iter2_reg;
reg   [0:0] icmp_ln895_48_reg_6850_pp0_iter3_reg;
wire   [6:0] select_ln895_145_fu_3716_p3;
reg   [6:0] select_ln895_145_reg_6855;
wire   [3:0] select_ln895_146_fu_3724_p3;
reg   [3:0] select_ln895_146_reg_6860;
wire   [0:0] icmp_ln895_49_fu_2862_p2;
reg   [0:0] icmp_ln895_49_reg_6866;
reg   [0:0] icmp_ln895_49_reg_6866_pp0_iter1_reg;
reg   [0:0] icmp_ln895_49_reg_6866_pp0_iter2_reg;
reg   [0:0] icmp_ln895_49_reg_6866_pp0_iter3_reg;
wire   [6:0] select_ln895_148_fu_3732_p3;
reg   [6:0] select_ln895_148_reg_6871;
wire   [3:0] select_ln895_149_fu_3740_p3;
reg   [3:0] select_ln895_149_reg_6876;
wire   [0:0] icmp_ln895_50_fu_2868_p2;
reg   [0:0] icmp_ln895_50_reg_6882;
reg   [0:0] icmp_ln895_50_reg_6882_pp0_iter1_reg;
reg   [0:0] icmp_ln895_50_reg_6882_pp0_iter2_reg;
reg   [0:0] icmp_ln895_50_reg_6882_pp0_iter3_reg;
wire   [6:0] select_ln895_151_fu_3748_p3;
reg   [6:0] select_ln895_151_reg_6887;
wire   [3:0] select_ln895_152_fu_3756_p3;
reg   [3:0] select_ln895_152_reg_6892;
wire   [0:0] icmp_ln895_51_fu_2874_p2;
reg   [0:0] icmp_ln895_51_reg_6898;
reg   [0:0] icmp_ln895_51_reg_6898_pp0_iter1_reg;
reg   [0:0] icmp_ln895_51_reg_6898_pp0_iter2_reg;
reg   [0:0] icmp_ln895_51_reg_6898_pp0_iter3_reg;
wire   [6:0] select_ln895_154_fu_3764_p3;
reg   [6:0] select_ln895_154_reg_6903;
wire   [3:0] select_ln895_155_fu_3772_p3;
reg   [3:0] select_ln895_155_reg_6908;
wire   [0:0] icmp_ln895_52_fu_2880_p2;
reg   [0:0] icmp_ln895_52_reg_6914;
reg   [0:0] icmp_ln895_52_reg_6914_pp0_iter1_reg;
reg   [0:0] icmp_ln895_52_reg_6914_pp0_iter2_reg;
wire   [6:0] select_ln895_157_fu_3780_p3;
reg   [6:0] select_ln895_157_reg_6919;
wire   [3:0] select_ln895_158_fu_3788_p3;
reg   [3:0] select_ln895_158_reg_6924;
wire   [0:0] icmp_ln895_53_fu_2886_p2;
reg   [0:0] icmp_ln895_53_reg_6930;
reg   [0:0] icmp_ln895_53_reg_6930_pp0_iter1_reg;
reg   [0:0] icmp_ln895_53_reg_6930_pp0_iter2_reg;
wire   [6:0] select_ln895_160_fu_3796_p3;
reg   [6:0] select_ln895_160_reg_6935;
wire   [3:0] select_ln895_161_fu_3804_p3;
reg   [3:0] select_ln895_161_reg_6940;
wire   [0:0] icmp_ln895_54_fu_2892_p2;
reg   [0:0] icmp_ln895_54_reg_6946;
reg   [0:0] icmp_ln895_54_reg_6946_pp0_iter1_reg;
reg   [0:0] icmp_ln895_54_reg_6946_pp0_iter2_reg;
wire   [6:0] select_ln895_163_fu_3812_p3;
reg   [6:0] select_ln895_163_reg_6951;
wire   [3:0] select_ln895_164_fu_3820_p3;
reg   [3:0] select_ln895_164_reg_6956;
wire   [0:0] icmp_ln895_55_fu_2898_p2;
reg   [0:0] icmp_ln895_55_reg_6962;
reg   [0:0] icmp_ln895_55_reg_6962_pp0_iter1_reg;
reg   [0:0] icmp_ln895_55_reg_6962_pp0_iter2_reg;
wire   [6:0] select_ln895_166_fu_3828_p3;
reg   [6:0] select_ln895_166_reg_6967;
wire   [3:0] select_ln895_167_fu_3836_p3;
reg   [3:0] select_ln895_167_reg_6972;
wire   [0:0] icmp_ln895_56_fu_2904_p2;
reg   [0:0] icmp_ln895_56_reg_6978;
reg   [0:0] icmp_ln895_56_reg_6978_pp0_iter1_reg;
reg   [0:0] icmp_ln895_56_reg_6978_pp0_iter2_reg;
reg   [0:0] icmp_ln895_56_reg_6978_pp0_iter3_reg;
wire   [6:0] select_ln895_169_fu_3844_p3;
reg   [6:0] select_ln895_169_reg_6983;
wire   [3:0] select_ln895_170_fu_3852_p3;
reg   [3:0] select_ln895_170_reg_6988;
wire   [0:0] icmp_ln895_57_fu_2910_p2;
reg   [0:0] icmp_ln895_57_reg_6994;
reg   [0:0] icmp_ln895_57_reg_6994_pp0_iter1_reg;
reg   [0:0] icmp_ln895_57_reg_6994_pp0_iter2_reg;
reg   [0:0] icmp_ln895_57_reg_6994_pp0_iter3_reg;
wire   [6:0] select_ln895_172_fu_3860_p3;
reg   [6:0] select_ln895_172_reg_6999;
wire   [3:0] select_ln895_173_fu_3868_p3;
reg   [3:0] select_ln895_173_reg_7004;
wire   [0:0] icmp_ln895_58_fu_2916_p2;
reg   [0:0] icmp_ln895_58_reg_7010;
reg   [0:0] icmp_ln895_58_reg_7010_pp0_iter1_reg;
reg   [0:0] icmp_ln895_58_reg_7010_pp0_iter2_reg;
reg   [0:0] icmp_ln895_58_reg_7010_pp0_iter3_reg;
wire   [6:0] select_ln895_175_fu_3876_p3;
reg   [6:0] select_ln895_175_reg_7015;
wire   [3:0] select_ln895_176_fu_3884_p3;
reg   [3:0] select_ln895_176_reg_7020;
wire   [0:0] icmp_ln895_59_fu_2922_p2;
reg   [0:0] icmp_ln895_59_reg_7026;
reg   [0:0] icmp_ln895_59_reg_7026_pp0_iter1_reg;
reg   [0:0] icmp_ln895_59_reg_7026_pp0_iter2_reg;
reg   [0:0] icmp_ln895_59_reg_7026_pp0_iter3_reg;
wire   [6:0] select_ln895_178_fu_3892_p3;
reg   [6:0] select_ln895_178_reg_7031;
wire   [3:0] select_ln895_179_fu_3900_p3;
reg   [3:0] select_ln895_179_reg_7036;
wire   [0:0] icmp_ln895_60_fu_2928_p2;
reg   [0:0] icmp_ln895_60_reg_7042;
reg   [0:0] icmp_ln895_60_reg_7042_pp0_iter1_reg;
reg   [0:0] icmp_ln895_60_reg_7042_pp0_iter2_reg;
wire   [6:0] select_ln895_181_fu_3908_p3;
reg   [6:0] select_ln895_181_reg_7047;
wire   [3:0] select_ln895_182_fu_3916_p3;
reg   [3:0] select_ln895_182_reg_7052;
wire   [0:0] icmp_ln895_61_fu_2934_p2;
reg   [0:0] icmp_ln895_61_reg_7058;
reg   [0:0] icmp_ln895_61_reg_7058_pp0_iter1_reg;
reg   [0:0] icmp_ln895_61_reg_7058_pp0_iter2_reg;
wire   [6:0] select_ln895_184_fu_3924_p3;
reg   [6:0] select_ln895_184_reg_7063;
wire   [3:0] select_ln895_185_fu_3932_p3;
reg   [3:0] select_ln895_185_reg_7068;
wire   [0:0] icmp_ln895_62_fu_2940_p2;
reg   [0:0] icmp_ln895_62_reg_7074;
reg   [0:0] icmp_ln895_62_reg_7074_pp0_iter1_reg;
reg   [0:0] icmp_ln895_62_reg_7074_pp0_iter2_reg;
wire   [6:0] select_ln895_187_fu_3940_p3;
reg   [6:0] select_ln895_187_reg_7079;
wire   [3:0] select_ln895_188_fu_3948_p3;
reg   [3:0] select_ln895_188_reg_7084;
wire   [0:0] icmp_ln895_63_fu_2946_p2;
reg   [0:0] icmp_ln895_63_reg_7090;
reg   [0:0] icmp_ln895_63_reg_7090_pp0_iter1_reg;
reg   [0:0] icmp_ln895_63_reg_7090_pp0_iter2_reg;
wire   [6:0] select_ln895_190_fu_3956_p3;
reg   [6:0] select_ln895_190_reg_7095;
wire   [3:0] select_ln895_191_fu_3964_p3;
reg   [3:0] select_ln895_191_reg_7100;
wire   [0:0] icmp_ln895_65_fu_2952_p2;
reg   [0:0] icmp_ln895_65_reg_7106;
reg   [0:0] icmp_ln895_65_reg_7106_pp0_iter2_reg;
reg   [0:0] icmp_ln895_65_reg_7106_pp0_iter3_reg;
wire   [6:0] select_ln280_1_fu_4132_p3;
reg   [6:0] select_ln280_1_reg_7111;
reg   [6:0] select_ln280_1_reg_7111_pp0_iter2_reg;
wire   [3:0] select_ln280_2_fu_4139_p3;
reg   [3:0] select_ln280_2_reg_7116;
wire   [0:0] icmp_ln895_66_fu_2956_p2;
reg   [0:0] icmp_ln895_66_reg_7122;
reg   [0:0] icmp_ln895_66_reg_7122_pp0_iter2_reg;
reg   [0:0] icmp_ln895_66_reg_7122_pp0_iter3_reg;
wire   [6:0] select_ln280_4_fu_4145_p3;
reg   [6:0] select_ln280_4_reg_7127;
reg   [6:0] select_ln280_4_reg_7127_pp0_iter2_reg;
wire   [3:0] select_ln280_5_fu_4152_p3;
reg   [3:0] select_ln280_5_reg_7132;
wire   [0:0] icmp_ln895_67_fu_2960_p2;
reg   [0:0] icmp_ln895_67_reg_7138;
reg   [0:0] icmp_ln895_67_reg_7138_pp0_iter2_reg;
reg   [0:0] icmp_ln895_67_reg_7138_pp0_iter3_reg;
wire   [6:0] select_ln280_7_fu_4158_p3;
reg   [6:0] select_ln280_7_reg_7143;
reg   [6:0] select_ln280_7_reg_7143_pp0_iter2_reg;
wire   [3:0] select_ln280_8_fu_4165_p3;
reg   [3:0] select_ln280_8_reg_7148;
wire   [0:0] icmp_ln895_68_fu_2964_p2;
reg   [0:0] icmp_ln895_68_reg_7154;
reg   [0:0] icmp_ln895_68_reg_7154_pp0_iter2_reg;
reg   [0:0] icmp_ln895_68_reg_7154_pp0_iter3_reg;
wire   [6:0] select_ln280_10_fu_4171_p3;
reg   [6:0] select_ln280_10_reg_7159;
reg   [6:0] select_ln280_10_reg_7159_pp0_iter2_reg;
wire   [3:0] select_ln280_11_fu_4178_p3;
reg   [3:0] select_ln280_11_reg_7164;
wire   [0:0] icmp_ln895_69_fu_2968_p2;
reg   [0:0] icmp_ln895_69_reg_7170;
reg   [0:0] icmp_ln895_69_reg_7170_pp0_iter2_reg;
wire   [6:0] select_ln280_13_fu_4184_p3;
reg   [6:0] select_ln280_13_reg_7175;
reg   [6:0] select_ln280_13_reg_7175_pp0_iter2_reg;
wire   [3:0] select_ln280_14_fu_4191_p3;
reg   [3:0] select_ln280_14_reg_7180;
wire   [0:0] icmp_ln895_70_fu_2972_p2;
reg   [0:0] icmp_ln895_70_reg_7186;
reg   [0:0] icmp_ln895_70_reg_7186_pp0_iter2_reg;
wire   [6:0] select_ln280_16_fu_4197_p3;
reg   [6:0] select_ln280_16_reg_7191;
reg   [6:0] select_ln280_16_reg_7191_pp0_iter2_reg;
wire   [3:0] select_ln280_17_fu_4204_p3;
reg   [3:0] select_ln280_17_reg_7196;
wire   [0:0] icmp_ln895_71_fu_2976_p2;
reg   [0:0] icmp_ln895_71_reg_7202;
reg   [0:0] icmp_ln895_71_reg_7202_pp0_iter2_reg;
wire   [6:0] select_ln280_19_fu_4210_p3;
reg   [6:0] select_ln280_19_reg_7207;
reg   [6:0] select_ln280_19_reg_7207_pp0_iter2_reg;
wire   [3:0] select_ln280_20_fu_4217_p3;
reg   [3:0] select_ln280_20_reg_7212;
wire   [0:0] icmp_ln895_72_fu_2980_p2;
reg   [0:0] icmp_ln895_72_reg_7218;
reg   [0:0] icmp_ln895_72_reg_7218_pp0_iter2_reg;
wire   [6:0] select_ln280_22_fu_4223_p3;
reg   [6:0] select_ln280_22_reg_7223;
reg   [6:0] select_ln280_22_reg_7223_pp0_iter2_reg;
wire   [3:0] select_ln280_23_fu_4230_p3;
reg   [3:0] select_ln280_23_reg_7228;
wire   [0:0] icmp_ln895_73_fu_2984_p2;
reg   [0:0] icmp_ln895_73_reg_7234;
reg   [0:0] icmp_ln895_73_reg_7234_pp0_iter2_reg;
reg   [0:0] icmp_ln895_73_reg_7234_pp0_iter3_reg;
wire   [6:0] select_ln280_25_fu_4236_p3;
reg   [6:0] select_ln280_25_reg_7239;
wire   [3:0] select_ln280_26_fu_4243_p3;
reg   [3:0] select_ln280_26_reg_7244;
wire   [0:0] icmp_ln895_74_fu_2988_p2;
reg   [0:0] icmp_ln895_74_reg_7250;
reg   [0:0] icmp_ln895_74_reg_7250_pp0_iter2_reg;
reg   [0:0] icmp_ln895_74_reg_7250_pp0_iter3_reg;
wire   [6:0] select_ln280_28_fu_4249_p3;
reg   [6:0] select_ln280_28_reg_7255;
wire   [3:0] select_ln280_29_fu_4256_p3;
reg   [3:0] select_ln280_29_reg_7260;
wire   [0:0] icmp_ln895_75_fu_2992_p2;
reg   [0:0] icmp_ln895_75_reg_7266;
reg   [0:0] icmp_ln895_75_reg_7266_pp0_iter2_reg;
reg   [0:0] icmp_ln895_75_reg_7266_pp0_iter3_reg;
wire   [6:0] select_ln280_31_fu_4262_p3;
reg   [6:0] select_ln280_31_reg_7271;
wire   [3:0] select_ln280_32_fu_4269_p3;
reg   [3:0] select_ln280_32_reg_7276;
wire   [0:0] icmp_ln895_76_fu_2996_p2;
reg   [0:0] icmp_ln895_76_reg_7282;
reg   [0:0] icmp_ln895_76_reg_7282_pp0_iter2_reg;
reg   [0:0] icmp_ln895_76_reg_7282_pp0_iter3_reg;
wire   [6:0] select_ln280_34_fu_4275_p3;
reg   [6:0] select_ln280_34_reg_7287;
wire   [3:0] select_ln280_35_fu_4282_p3;
reg   [3:0] select_ln280_35_reg_7292;
wire   [0:0] icmp_ln895_77_fu_3000_p2;
reg   [0:0] icmp_ln895_77_reg_7298;
reg   [0:0] icmp_ln895_77_reg_7298_pp0_iter2_reg;
wire   [6:0] select_ln280_37_fu_4288_p3;
reg   [6:0] select_ln280_37_reg_7303;
wire   [3:0] select_ln280_38_fu_4295_p3;
reg   [3:0] select_ln280_38_reg_7308;
wire   [0:0] icmp_ln895_78_fu_3004_p2;
reg   [0:0] icmp_ln895_78_reg_7314;
reg   [0:0] icmp_ln895_78_reg_7314_pp0_iter2_reg;
wire   [6:0] select_ln280_40_fu_4301_p3;
reg   [6:0] select_ln280_40_reg_7319;
wire   [3:0] select_ln280_41_fu_4308_p3;
reg   [3:0] select_ln280_41_reg_7324;
wire   [0:0] icmp_ln895_79_fu_3008_p2;
reg   [0:0] icmp_ln895_79_reg_7330;
reg   [0:0] icmp_ln895_79_reg_7330_pp0_iter2_reg;
wire   [6:0] select_ln280_43_fu_4314_p3;
reg   [6:0] select_ln280_43_reg_7335;
wire   [3:0] select_ln280_44_fu_4321_p3;
reg   [3:0] select_ln280_44_reg_7340;
wire   [0:0] icmp_ln895_80_fu_3012_p2;
reg   [0:0] icmp_ln895_80_reg_7346;
reg   [0:0] icmp_ln895_80_reg_7346_pp0_iter2_reg;
wire   [6:0] select_ln280_46_fu_4327_p3;
reg   [6:0] select_ln280_46_reg_7351;
wire   [3:0] select_ln280_47_fu_4334_p3;
reg   [3:0] select_ln280_47_reg_7356;
wire   [0:0] icmp_ln895_81_fu_3016_p2;
reg   [0:0] icmp_ln895_81_reg_7362;
reg   [0:0] icmp_ln895_81_reg_7362_pp0_iter2_reg;
reg   [0:0] icmp_ln895_81_reg_7362_pp0_iter3_reg;
wire   [6:0] select_ln280_49_fu_4340_p3;
reg   [6:0] select_ln280_49_reg_7367;
reg   [6:0] select_ln280_49_reg_7367_pp0_iter2_reg;
wire   [3:0] select_ln280_50_fu_4347_p3;
reg   [3:0] select_ln280_50_reg_7372;
wire   [0:0] icmp_ln895_82_fu_3020_p2;
reg   [0:0] icmp_ln895_82_reg_7378;
reg   [0:0] icmp_ln895_82_reg_7378_pp0_iter2_reg;
reg   [0:0] icmp_ln895_82_reg_7378_pp0_iter3_reg;
wire   [6:0] select_ln280_52_fu_4353_p3;
reg   [6:0] select_ln280_52_reg_7383;
reg   [6:0] select_ln280_52_reg_7383_pp0_iter2_reg;
wire   [3:0] select_ln280_53_fu_4360_p3;
reg   [3:0] select_ln280_53_reg_7388;
wire   [0:0] icmp_ln895_83_fu_3024_p2;
reg   [0:0] icmp_ln895_83_reg_7394;
reg   [0:0] icmp_ln895_83_reg_7394_pp0_iter2_reg;
reg   [0:0] icmp_ln895_83_reg_7394_pp0_iter3_reg;
wire   [6:0] select_ln280_55_fu_4366_p3;
reg   [6:0] select_ln280_55_reg_7399;
reg   [6:0] select_ln280_55_reg_7399_pp0_iter2_reg;
wire   [3:0] select_ln280_56_fu_4373_p3;
reg   [3:0] select_ln280_56_reg_7404;
wire   [0:0] icmp_ln895_84_fu_3028_p2;
reg   [0:0] icmp_ln895_84_reg_7410;
reg   [0:0] icmp_ln895_84_reg_7410_pp0_iter2_reg;
reg   [0:0] icmp_ln895_84_reg_7410_pp0_iter3_reg;
wire   [6:0] select_ln280_58_fu_4379_p3;
reg   [6:0] select_ln280_58_reg_7415;
reg   [6:0] select_ln280_58_reg_7415_pp0_iter2_reg;
wire   [3:0] select_ln280_59_fu_4386_p3;
reg   [3:0] select_ln280_59_reg_7420;
wire   [0:0] icmp_ln895_85_fu_3032_p2;
reg   [0:0] icmp_ln895_85_reg_7426;
reg   [0:0] icmp_ln895_85_reg_7426_pp0_iter2_reg;
wire   [6:0] select_ln280_61_fu_4392_p3;
reg   [6:0] select_ln280_61_reg_7431;
reg   [6:0] select_ln280_61_reg_7431_pp0_iter2_reg;
wire   [3:0] select_ln280_62_fu_4399_p3;
reg   [3:0] select_ln280_62_reg_7436;
wire   [0:0] icmp_ln895_86_fu_3036_p2;
reg   [0:0] icmp_ln895_86_reg_7442;
reg   [0:0] icmp_ln895_86_reg_7442_pp0_iter2_reg;
wire   [6:0] select_ln280_64_fu_4405_p3;
reg   [6:0] select_ln280_64_reg_7447;
reg   [6:0] select_ln280_64_reg_7447_pp0_iter2_reg;
wire   [3:0] select_ln280_65_fu_4412_p3;
reg   [3:0] select_ln280_65_reg_7452;
wire   [0:0] icmp_ln895_87_fu_3040_p2;
reg   [0:0] icmp_ln895_87_reg_7458;
reg   [0:0] icmp_ln895_87_reg_7458_pp0_iter2_reg;
wire   [6:0] select_ln280_67_fu_4418_p3;
reg   [6:0] select_ln280_67_reg_7463;
reg   [6:0] select_ln280_67_reg_7463_pp0_iter2_reg;
wire   [3:0] select_ln280_68_fu_4425_p3;
reg   [3:0] select_ln280_68_reg_7468;
wire   [0:0] icmp_ln895_88_fu_3044_p2;
reg   [0:0] icmp_ln895_88_reg_7474;
reg   [0:0] icmp_ln895_88_reg_7474_pp0_iter2_reg;
wire   [6:0] select_ln280_70_fu_4431_p3;
reg   [6:0] select_ln280_70_reg_7479;
reg   [6:0] select_ln280_70_reg_7479_pp0_iter2_reg;
wire   [3:0] select_ln280_71_fu_4438_p3;
reg   [3:0] select_ln280_71_reg_7484;
wire   [0:0] icmp_ln895_89_fu_3048_p2;
reg   [0:0] icmp_ln895_89_reg_7490;
reg   [0:0] icmp_ln895_89_reg_7490_pp0_iter2_reg;
reg   [0:0] icmp_ln895_89_reg_7490_pp0_iter3_reg;
wire   [6:0] select_ln280_73_fu_4444_p3;
reg   [6:0] select_ln280_73_reg_7495;
wire   [3:0] select_ln280_74_fu_4451_p3;
reg   [3:0] select_ln280_74_reg_7500;
wire   [0:0] icmp_ln895_90_fu_3052_p2;
reg   [0:0] icmp_ln895_90_reg_7506;
reg   [0:0] icmp_ln895_90_reg_7506_pp0_iter2_reg;
reg   [0:0] icmp_ln895_90_reg_7506_pp0_iter3_reg;
wire   [6:0] select_ln280_76_fu_4457_p3;
reg   [6:0] select_ln280_76_reg_7511;
wire   [3:0] select_ln280_77_fu_4464_p3;
reg   [3:0] select_ln280_77_reg_7516;
wire   [0:0] icmp_ln895_91_fu_3056_p2;
reg   [0:0] icmp_ln895_91_reg_7522;
reg   [0:0] icmp_ln895_91_reg_7522_pp0_iter2_reg;
reg   [0:0] icmp_ln895_91_reg_7522_pp0_iter3_reg;
wire   [6:0] select_ln280_79_fu_4470_p3;
reg   [6:0] select_ln280_79_reg_7527;
wire   [3:0] select_ln280_80_fu_4477_p3;
reg   [3:0] select_ln280_80_reg_7532;
wire   [0:0] icmp_ln895_92_fu_3060_p2;
reg   [0:0] icmp_ln895_92_reg_7538;
reg   [0:0] icmp_ln895_92_reg_7538_pp0_iter2_reg;
reg   [0:0] icmp_ln895_92_reg_7538_pp0_iter3_reg;
wire   [6:0] select_ln280_82_fu_4483_p3;
reg   [6:0] select_ln280_82_reg_7543;
wire   [3:0] select_ln280_83_fu_4490_p3;
reg   [3:0] select_ln280_83_reg_7548;
wire   [0:0] icmp_ln895_93_fu_3064_p2;
reg   [0:0] icmp_ln895_93_reg_7554;
reg   [0:0] icmp_ln895_93_reg_7554_pp0_iter2_reg;
wire   [6:0] select_ln280_85_fu_4496_p3;
reg   [6:0] select_ln280_85_reg_7559;
wire   [3:0] select_ln280_86_fu_4503_p3;
reg   [3:0] select_ln280_86_reg_7564;
wire   [0:0] icmp_ln895_94_fu_3068_p2;
reg   [0:0] icmp_ln895_94_reg_7570;
reg   [0:0] icmp_ln895_94_reg_7570_pp0_iter2_reg;
wire   [6:0] select_ln280_88_fu_4509_p3;
reg   [6:0] select_ln280_88_reg_7575;
wire   [3:0] select_ln280_89_fu_4516_p3;
reg   [3:0] select_ln280_89_reg_7580;
wire   [0:0] icmp_ln895_95_fu_3072_p2;
reg   [0:0] icmp_ln895_95_reg_7586;
reg   [0:0] icmp_ln895_95_reg_7586_pp0_iter2_reg;
wire   [6:0] select_ln280_91_fu_4522_p3;
reg   [6:0] select_ln280_91_reg_7591;
wire   [3:0] select_ln280_92_fu_4529_p3;
reg   [3:0] select_ln280_92_reg_7596;
wire   [0:0] icmp_ln895_96_fu_3076_p2;
reg   [0:0] icmp_ln895_96_reg_7602;
reg   [0:0] icmp_ln895_96_reg_7602_pp0_iter2_reg;
wire   [6:0] select_ln280_94_fu_4535_p3;
reg   [6:0] select_ln280_94_reg_7607;
wire   [3:0] select_ln280_95_fu_4542_p3;
reg   [3:0] select_ln280_95_reg_7612;
wire   [0:0] icmp_ln895_97_fu_3080_p2;
reg   [0:0] icmp_ln895_97_reg_7618;
reg   [0:0] icmp_ln895_97_reg_7618_pp0_iter3_reg;
wire   [3:0] select_ln294_2_fu_4548_p3;
reg   [3:0] select_ln294_2_reg_7624;
wire   [0:0] icmp_ln895_98_fu_3084_p2;
reg   [0:0] icmp_ln895_98_reg_7630;
reg   [0:0] icmp_ln895_98_reg_7630_pp0_iter3_reg;
wire   [3:0] select_ln294_5_fu_4554_p3;
reg   [3:0] select_ln294_5_reg_7636;
wire   [0:0] icmp_ln895_99_fu_3088_p2;
reg   [0:0] icmp_ln895_99_reg_7642;
reg   [0:0] icmp_ln895_99_reg_7642_pp0_iter3_reg;
wire   [3:0] select_ln294_8_fu_4560_p3;
reg   [3:0] select_ln294_8_reg_7648;
wire   [0:0] icmp_ln895_100_fu_3092_p2;
reg   [0:0] icmp_ln895_100_reg_7654;
reg   [0:0] icmp_ln895_100_reg_7654_pp0_iter3_reg;
wire   [3:0] select_ln294_11_fu_4566_p3;
reg   [3:0] select_ln294_11_reg_7660;
wire   [0:0] icmp_ln895_101_fu_3096_p2;
reg   [0:0] icmp_ln895_101_reg_7666;
wire   [3:0] select_ln294_14_fu_4572_p3;
reg   [3:0] select_ln294_14_reg_7672;
wire   [0:0] icmp_ln895_102_fu_3100_p2;
reg   [0:0] icmp_ln895_102_reg_7678;
wire   [3:0] select_ln294_17_fu_4578_p3;
reg   [3:0] select_ln294_17_reg_7684;
wire   [0:0] icmp_ln895_103_fu_3104_p2;
reg   [0:0] icmp_ln895_103_reg_7690;
wire   [3:0] select_ln294_20_fu_4584_p3;
reg   [3:0] select_ln294_20_reg_7696;
wire   [0:0] icmp_ln895_104_fu_3108_p2;
reg   [0:0] icmp_ln895_104_reg_7702;
wire   [3:0] select_ln294_23_fu_4590_p3;
reg   [3:0] select_ln294_23_reg_7708;
wire   [0:0] icmp_ln895_105_fu_3112_p2;
reg   [0:0] icmp_ln895_105_reg_7714;
reg   [0:0] icmp_ln895_105_reg_7714_pp0_iter3_reg;
wire   [6:0] select_ln294_25_fu_4596_p3;
reg   [6:0] select_ln294_25_reg_7719;
wire   [3:0] select_ln294_26_fu_4602_p3;
reg   [3:0] select_ln294_26_reg_7724;
wire   [0:0] icmp_ln895_106_fu_3116_p2;
reg   [0:0] icmp_ln895_106_reg_7730;
reg   [0:0] icmp_ln895_106_reg_7730_pp0_iter3_reg;
wire   [6:0] select_ln294_28_fu_4608_p3;
reg   [6:0] select_ln294_28_reg_7735;
wire   [3:0] select_ln294_29_fu_4614_p3;
reg   [3:0] select_ln294_29_reg_7740;
wire   [0:0] icmp_ln895_107_fu_3120_p2;
reg   [0:0] icmp_ln895_107_reg_7746;
reg   [0:0] icmp_ln895_107_reg_7746_pp0_iter3_reg;
wire   [6:0] select_ln294_31_fu_4620_p3;
reg   [6:0] select_ln294_31_reg_7751;
wire   [3:0] select_ln294_32_fu_4626_p3;
reg   [3:0] select_ln294_32_reg_7756;
wire   [0:0] icmp_ln895_108_fu_3124_p2;
reg   [0:0] icmp_ln895_108_reg_7762;
reg   [0:0] icmp_ln895_108_reg_7762_pp0_iter3_reg;
wire   [6:0] select_ln294_34_fu_4632_p3;
reg   [6:0] select_ln294_34_reg_7767;
wire   [3:0] select_ln294_35_fu_4638_p3;
reg   [3:0] select_ln294_35_reg_7772;
wire   [0:0] icmp_ln895_109_fu_3128_p2;
reg   [0:0] icmp_ln895_109_reg_7778;
wire   [6:0] select_ln294_37_fu_4644_p3;
reg   [6:0] select_ln294_37_reg_7783;
wire   [3:0] select_ln294_38_fu_4650_p3;
reg   [3:0] select_ln294_38_reg_7788;
wire   [0:0] icmp_ln895_110_fu_3132_p2;
reg   [0:0] icmp_ln895_110_reg_7794;
wire   [6:0] select_ln294_40_fu_4656_p3;
reg   [6:0] select_ln294_40_reg_7799;
wire   [3:0] select_ln294_41_fu_4662_p3;
reg   [3:0] select_ln294_41_reg_7804;
wire   [0:0] icmp_ln895_111_fu_3136_p2;
reg   [0:0] icmp_ln895_111_reg_7810;
wire   [6:0] select_ln294_43_fu_4668_p3;
reg   [6:0] select_ln294_43_reg_7815;
wire   [3:0] select_ln294_44_fu_4674_p3;
reg   [3:0] select_ln294_44_reg_7820;
wire   [0:0] icmp_ln895_112_fu_3140_p2;
reg   [0:0] icmp_ln895_112_reg_7826;
wire   [6:0] select_ln294_46_fu_4680_p3;
reg   [6:0] select_ln294_46_reg_7831;
wire   [3:0] select_ln294_47_fu_4686_p3;
reg   [3:0] select_ln294_47_reg_7836;
wire   [0:0] icmp_ln895_113_fu_3144_p2;
reg   [0:0] icmp_ln895_113_reg_7842;
wire   [6:0] select_ln308_1_fu_5124_p3;
reg   [6:0] select_ln308_1_reg_7847;
reg   [6:0] select_ln308_1_reg_7847_pp0_iter4_reg;
wire   [3:0] select_ln308_2_fu_5131_p3;
reg   [3:0] select_ln308_2_reg_7852;
wire   [0:0] icmp_ln895_114_fu_3148_p2;
reg   [0:0] icmp_ln895_114_reg_7858;
wire   [6:0] select_ln308_4_fu_5137_p3;
reg   [6:0] select_ln308_4_reg_7863;
reg   [6:0] select_ln308_4_reg_7863_pp0_iter4_reg;
wire   [3:0] select_ln308_5_fu_5144_p3;
reg   [3:0] select_ln308_5_reg_7868;
wire   [0:0] icmp_ln895_115_fu_3152_p2;
reg   [0:0] icmp_ln895_115_reg_7874;
wire   [6:0] select_ln308_7_fu_5150_p3;
reg   [6:0] select_ln308_7_reg_7879;
wire   [3:0] select_ln308_8_fu_5157_p3;
reg   [3:0] select_ln308_8_reg_7884;
wire   [0:0] icmp_ln895_116_fu_3156_p2;
reg   [0:0] icmp_ln895_116_reg_7890;
wire   [6:0] select_ln308_10_fu_5163_p3;
reg   [6:0] select_ln308_10_reg_7895;
wire   [3:0] select_ln308_11_fu_5170_p3;
reg   [3:0] select_ln308_11_reg_7900;
wire   [6:0] select_ln308_12_fu_5176_p3;
reg   [6:0] select_ln308_12_reg_7906;
wire   [6:0] select_ln308_13_fu_5184_p3;
reg   [6:0] select_ln308_13_reg_7911;
reg   [6:0] select_ln308_13_reg_7911_pp0_iter4_reg;
wire   [3:0] select_ln308_14_fu_5191_p3;
reg   [3:0] select_ln308_14_reg_7916;
wire   [6:0] select_ln308_15_fu_5197_p3;
reg   [6:0] select_ln308_15_reg_7922;
wire   [6:0] select_ln308_16_fu_5205_p3;
reg   [6:0] select_ln308_16_reg_7927;
reg   [6:0] select_ln308_16_reg_7927_pp0_iter4_reg;
wire   [3:0] select_ln308_17_fu_5212_p3;
reg   [3:0] select_ln308_17_reg_7932;
wire   [6:0] select_ln308_18_fu_5218_p3;
reg   [6:0] select_ln308_18_reg_7938;
wire   [6:0] select_ln308_19_fu_5226_p3;
reg   [6:0] select_ln308_19_reg_7943;
wire   [3:0] select_ln308_20_fu_5233_p3;
reg   [3:0] select_ln308_20_reg_7948;
wire   [6:0] select_ln308_21_fu_5239_p3;
reg   [6:0] select_ln308_21_reg_7954;
wire   [6:0] select_ln308_22_fu_5247_p3;
reg   [6:0] select_ln308_22_reg_7959;
wire   [3:0] select_ln308_23_fu_5254_p3;
reg   [3:0] select_ln308_23_reg_7964;
wire   [0:0] icmp_ln895_121_fu_3176_p2;
reg   [0:0] icmp_ln895_121_reg_7970;
wire   [6:0] select_ln322_fu_5680_p3;
reg   [6:0] select_ln322_reg_7975;
reg   [6:0] select_ln322_reg_7975_pp0_iter5_reg;
wire   [3:0] select_ln322_2_fu_5687_p3;
reg   [3:0] select_ln322_2_reg_7980;
wire   [0:0] icmp_ln895_122_fu_3180_p2;
reg   [0:0] icmp_ln895_122_reg_7986;
wire   [6:0] select_ln322_3_fu_5693_p3;
reg   [6:0] select_ln322_3_reg_7991;
wire   [3:0] select_ln322_5_fu_5700_p3;
reg   [3:0] select_ln322_5_reg_7996;
wire   [6:0] select_ln322_6_fu_5706_p3;
reg   [6:0] select_ln322_6_reg_8002;
reg   [6:0] select_ln322_6_reg_8002_pp0_iter5_reg;
wire   [6:0] select_ln322_7_fu_5713_p3;
reg   [6:0] select_ln322_7_reg_8007;
wire   [3:0] select_ln322_8_fu_5719_p3;
reg   [3:0] select_ln322_8_reg_8012;
wire   [6:0] select_ln322_9_fu_5725_p3;
reg   [6:0] select_ln322_9_reg_8018;
wire   [6:0] select_ln322_10_fu_5732_p3;
reg   [6:0] select_ln322_10_reg_8023;
wire   [3:0] select_ln322_11_fu_5738_p3;
reg   [3:0] select_ln322_11_reg_8028;
wire   [0:0] icmp_ln895_125_fu_3192_p2;
reg   [0:0] icmp_ln895_125_reg_8034;
wire   [6:0] res_max_bin_r_t_V_fu_5754_p3;
reg   [6:0] res_max_bin_r_t_V_reg_8039;
wire   [3:0] res_max_bin_count_t_s_fu_5761_p3;
reg   [3:0] res_max_bin_count_t_s_reg_8044;
wire   [6:0] res_max_bin_theta_t_1_fu_5767_p3;
reg   [6:0] res_max_bin_theta_t_1_reg_8050;
wire   [6:0] res_max_bin_r_t_V_1_fu_5773_p3;
reg   [6:0] res_max_bin_r_t_V_1_reg_8055;
wire   [3:0] res_max_bin_count_t_1_fu_5780_p3;
reg   [3:0] res_max_bin_count_t_1_reg_8060;
wire   [6:0] res_max_bin_r_t_V_3_fu_5791_p3;
reg   [6:0] res_max_bin_r_t_V_3_reg_8066;
wire   [6:0] res_max_bin_theta_t_2_fu_5797_p3;
reg   [6:0] res_max_bin_theta_t_2_reg_8072;
wire   [3:0] res_max_bin_count_t_2_fu_5804_p3;
reg   [3:0] res_max_bin_count_t_2_reg_8078;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [12:0] zext_ln708_1_fu_5841_p1;
wire    ap_block_pp0_stage0;
wire   [6:0] select_ln895_1_fu_3972_p3;
wire   [6:0] select_ln895_4_fu_3977_p3;
wire   [6:0] select_ln895_7_fu_3982_p3;
wire   [6:0] select_ln895_10_fu_3987_p3;
wire   [6:0] select_ln895_13_fu_3992_p3;
wire   [6:0] select_ln895_16_fu_3997_p3;
wire   [6:0] select_ln895_19_fu_4002_p3;
wire   [6:0] select_ln895_22_fu_4007_p3;
wire   [6:0] select_ln895_25_fu_4012_p3;
wire   [6:0] select_ln895_28_fu_4017_p3;
wire   [6:0] select_ln895_31_fu_4022_p3;
wire   [6:0] select_ln895_34_fu_4027_p3;
wire   [6:0] select_ln895_37_fu_4032_p3;
wire   [6:0] select_ln895_40_fu_4037_p3;
wire   [6:0] select_ln895_43_fu_4042_p3;
wire   [6:0] select_ln895_46_fu_4047_p3;
wire   [6:0] select_ln895_49_fu_4052_p3;
wire   [6:0] select_ln895_52_fu_4057_p3;
wire   [6:0] select_ln895_55_fu_4062_p3;
wire   [6:0] select_ln895_58_fu_4067_p3;
wire   [6:0] select_ln895_61_fu_4072_p3;
wire   [6:0] select_ln895_64_fu_4077_p3;
wire   [6:0] select_ln895_67_fu_4082_p3;
wire   [6:0] select_ln895_70_fu_4087_p3;
wire   [6:0] select_ln895_73_fu_4092_p3;
wire   [6:0] select_ln895_76_fu_4097_p3;
wire   [6:0] select_ln895_79_fu_4102_p3;
wire   [6:0] select_ln895_82_fu_4107_p3;
wire   [6:0] select_ln895_85_fu_4112_p3;
wire   [6:0] select_ln895_88_fu_4117_p3;
wire   [6:0] select_ln895_91_fu_4122_p3;
wire   [6:0] select_ln895_94_fu_4127_p3;
wire   [6:0] select_ln895_12_fu_4692_p3;
wire   [6:0] select_ln895_108_fu_4804_p3;
wire   [6:0] select_ln895_15_fu_4699_p3;
wire   [6:0] select_ln895_111_fu_4811_p3;
wire   [6:0] select_ln895_18_fu_4706_p3;
wire   [6:0] select_ln895_114_fu_4818_p3;
wire   [6:0] select_ln895_21_fu_4713_p3;
wire   [6:0] select_ln895_117_fu_4825_p3;
wire   [6:0] select_ln895_36_fu_4720_p3;
wire   [6:0] select_ln895_132_fu_4832_p3;
wire   [6:0] select_ln895_39_fu_4727_p3;
wire   [6:0] select_ln895_135_fu_4839_p3;
wire   [6:0] select_ln895_42_fu_4734_p3;
wire   [6:0] select_ln895_138_fu_4846_p3;
wire   [6:0] select_ln895_45_fu_4741_p3;
wire   [6:0] select_ln895_141_fu_4853_p3;
wire   [6:0] select_ln895_60_fu_4748_p3;
wire   [6:0] select_ln895_156_fu_4860_p3;
wire   [6:0] select_ln895_63_fu_4755_p3;
wire   [6:0] select_ln895_159_fu_4867_p3;
wire   [6:0] select_ln895_66_fu_4762_p3;
wire   [6:0] select_ln895_162_fu_4874_p3;
wire   [6:0] select_ln895_69_fu_4769_p3;
wire   [6:0] select_ln895_165_fu_4881_p3;
wire   [6:0] select_ln895_84_fu_4776_p3;
wire   [6:0] select_ln895_180_fu_4888_p3;
wire   [6:0] select_ln895_87_fu_4783_p3;
wire   [6:0] select_ln895_183_fu_4895_p3;
wire   [6:0] select_ln895_90_fu_4790_p3;
wire   [6:0] select_ln895_186_fu_4902_p3;
wire   [6:0] select_ln895_93_fu_4797_p3;
wire   [6:0] select_ln895_189_fu_4909_p3;
wire   [6:0] select_ln280_12_fu_4916_p3;
wire   [6:0] select_ln280_60_fu_4972_p3;
wire   [6:0] select_ln280_15_fu_4923_p3;
wire   [6:0] select_ln280_63_fu_4979_p3;
wire   [6:0] select_ln280_18_fu_4930_p3;
wire   [6:0] select_ln280_66_fu_4986_p3;
wire   [6:0] select_ln280_21_fu_4937_p3;
wire   [6:0] select_ln280_69_fu_4993_p3;
wire   [6:0] select_ln280_36_fu_4944_p3;
wire   [6:0] select_ln280_84_fu_5000_p3;
wire   [6:0] select_ln280_39_fu_4951_p3;
wire   [6:0] select_ln280_87_fu_5007_p3;
wire   [6:0] select_ln280_42_fu_4958_p3;
wire   [6:0] select_ln280_90_fu_5014_p3;
wire   [6:0] select_ln280_45_fu_4965_p3;
wire   [6:0] select_ln280_93_fu_5021_p3;
wire   [6:0] select_ln294_1_fu_5028_p3;
wire   [6:0] select_ln294_4_fu_5033_p3;
wire   [6:0] select_ln294_7_fu_5038_p3;
wire   [6:0] select_ln294_10_fu_5043_p3;
wire   [0:0] icmp_ln895_117_fu_3160_p2;
wire   [6:0] select_ln294_12_fu_5048_p3;
wire   [6:0] select_ln294_36_fu_5096_p3;
wire   [6:0] select_ln294_13_fu_5055_p3;
wire   [0:0] icmp_ln895_118_fu_3164_p2;
wire   [6:0] select_ln294_15_fu_5060_p3;
wire   [6:0] select_ln294_39_fu_5103_p3;
wire   [6:0] select_ln294_16_fu_5067_p3;
wire   [0:0] icmp_ln895_119_fu_3168_p2;
wire   [6:0] select_ln294_18_fu_5072_p3;
wire   [6:0] select_ln294_42_fu_5110_p3;
wire   [6:0] select_ln294_19_fu_5079_p3;
wire   [0:0] icmp_ln895_120_fu_3172_p2;
wire   [6:0] select_ln294_21_fu_5084_p3;
wire   [6:0] select_ln294_45_fu_5117_p3;
wire   [6:0] select_ln294_22_fu_5091_p3;
wire   [6:0] select_ln895_fu_5260_p3;
wire   [6:0] select_ln895_96_fu_5372_p3;
wire   [6:0] select_ln895_3_fu_5267_p3;
wire   [6:0] select_ln895_99_fu_5379_p3;
wire   [6:0] select_ln895_6_fu_5274_p3;
wire   [6:0] select_ln895_102_fu_5386_p3;
wire   [6:0] select_ln895_9_fu_5281_p3;
wire   [6:0] select_ln895_105_fu_5393_p3;
wire   [6:0] select_ln895_24_fu_5288_p3;
wire   [6:0] select_ln895_120_fu_5400_p3;
wire   [6:0] select_ln895_27_fu_5295_p3;
wire   [6:0] select_ln895_123_fu_5407_p3;
wire   [6:0] select_ln895_30_fu_5302_p3;
wire   [6:0] select_ln895_126_fu_5414_p3;
wire   [6:0] select_ln895_33_fu_5309_p3;
wire   [6:0] select_ln895_129_fu_5421_p3;
wire   [6:0] select_ln895_48_fu_5316_p3;
wire   [6:0] select_ln895_144_fu_5428_p3;
wire   [6:0] select_ln895_51_fu_5323_p3;
wire   [6:0] select_ln895_147_fu_5435_p3;
wire   [6:0] select_ln895_54_fu_5330_p3;
wire   [6:0] select_ln895_150_fu_5442_p3;
wire   [6:0] select_ln895_57_fu_5337_p3;
wire   [6:0] select_ln895_153_fu_5449_p3;
wire   [6:0] select_ln895_72_fu_5344_p3;
wire   [6:0] select_ln895_168_fu_5456_p3;
wire   [6:0] select_ln895_75_fu_5351_p3;
wire   [6:0] select_ln895_171_fu_5463_p3;
wire   [6:0] select_ln895_78_fu_5358_p3;
wire   [6:0] select_ln895_174_fu_5470_p3;
wire   [6:0] select_ln895_81_fu_5365_p3;
wire   [6:0] select_ln895_177_fu_5477_p3;
wire   [6:0] select_ln280_fu_5484_p3;
wire   [6:0] select_ln280_48_fu_5540_p3;
wire   [6:0] select_ln280_3_fu_5491_p3;
wire   [6:0] select_ln280_51_fu_5547_p3;
wire   [6:0] select_ln280_6_fu_5498_p3;
wire   [6:0] select_ln280_54_fu_5554_p3;
wire   [6:0] select_ln280_9_fu_5505_p3;
wire   [6:0] select_ln280_57_fu_5561_p3;
wire   [6:0] select_ln280_24_fu_5512_p3;
wire   [6:0] select_ln280_72_fu_5568_p3;
wire   [6:0] select_ln280_27_fu_5519_p3;
wire   [6:0] select_ln280_75_fu_5575_p3;
wire   [6:0] select_ln280_30_fu_5526_p3;
wire   [6:0] select_ln280_78_fu_5582_p3;
wire   [6:0] select_ln280_33_fu_5533_p3;
wire   [6:0] select_ln280_81_fu_5589_p3;
wire   [6:0] select_ln294_fu_5596_p3;
wire   [6:0] select_ln294_24_fu_5624_p3;
wire   [6:0] select_ln294_3_fu_5603_p3;
wire   [6:0] select_ln294_27_fu_5631_p3;
wire   [6:0] select_ln294_6_fu_5610_p3;
wire   [6:0] select_ln294_30_fu_5638_p3;
wire   [6:0] select_ln294_9_fu_5617_p3;
wire   [6:0] select_ln294_33_fu_5645_p3;
wire   [6:0] select_ln308_fu_5652_p3;
wire   [6:0] select_ln308_3_fu_5659_p3;
wire   [0:0] icmp_ln895_123_fu_3184_p2;
wire   [6:0] select_ln308_6_fu_5666_p3;
wire   [0:0] icmp_ln895_124_fu_3188_p2;
wire   [6:0] select_ln308_9_fu_5673_p3;
wire   [6:0] select_ln322_1_fu_5744_p3;
wire   [0:0] icmp_ln895_126_fu_3196_p2;
wire   [6:0] select_ln322_4_fu_5749_p3;
wire   [0:0] icmp_ln895_5_fu_3200_p2;
wire   [6:0] res_max_bin_theta_t_s_fu_5786_p3;
wire   [8:0] t0_V_fu_5810_p3;
wire   [8:0] p_Val2_3_fu_5817_p2;
wire   [8:0] shl_ln_fu_5828_p3;
wire   [8:0] p_Val2_5_fu_5835_p2;
wire   [15:0] lhs_V_fu_5846_p3;
wire   [21:0] zext_ln728_fu_5854_p1;
wire   [21:0] ret_V_fu_5858_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln895_100_reg_7654 <= icmp_ln895_100_fu_3092_p2;
        icmp_ln895_100_reg_7654_pp0_iter3_reg <= icmp_ln895_100_reg_7654;
        icmp_ln895_101_reg_7666 <= icmp_ln895_101_fu_3096_p2;
        icmp_ln895_102_reg_7678 <= icmp_ln895_102_fu_3100_p2;
        icmp_ln895_103_reg_7690 <= icmp_ln895_103_fu_3104_p2;
        icmp_ln895_104_reg_7702 <= icmp_ln895_104_fu_3108_p2;
        icmp_ln895_105_reg_7714 <= icmp_ln895_105_fu_3112_p2;
        icmp_ln895_105_reg_7714_pp0_iter3_reg <= icmp_ln895_105_reg_7714;
        icmp_ln895_106_reg_7730 <= icmp_ln895_106_fu_3116_p2;
        icmp_ln895_106_reg_7730_pp0_iter3_reg <= icmp_ln895_106_reg_7730;
        icmp_ln895_107_reg_7746 <= icmp_ln895_107_fu_3120_p2;
        icmp_ln895_107_reg_7746_pp0_iter3_reg <= icmp_ln895_107_reg_7746;
        icmp_ln895_108_reg_7762 <= icmp_ln895_108_fu_3124_p2;
        icmp_ln895_108_reg_7762_pp0_iter3_reg <= icmp_ln895_108_reg_7762;
        icmp_ln895_109_reg_7778 <= icmp_ln895_109_fu_3128_p2;
        icmp_ln895_10_reg_6110_pp0_iter2_reg <= icmp_ln895_10_reg_6110_pp0_iter1_reg;
        icmp_ln895_10_reg_6110_pp0_iter3_reg <= icmp_ln895_10_reg_6110_pp0_iter2_reg;
        icmp_ln895_110_reg_7794 <= icmp_ln895_110_fu_3132_p2;
        icmp_ln895_111_reg_7810 <= icmp_ln895_111_fu_3136_p2;
        icmp_ln895_112_reg_7826 <= icmp_ln895_112_fu_3140_p2;
        icmp_ln895_113_reg_7842 <= icmp_ln895_113_fu_3144_p2;
        icmp_ln895_114_reg_7858 <= icmp_ln895_114_fu_3148_p2;
        icmp_ln895_115_reg_7874 <= icmp_ln895_115_fu_3152_p2;
        icmp_ln895_116_reg_7890 <= icmp_ln895_116_fu_3156_p2;
        icmp_ln895_11_reg_6132_pp0_iter2_reg <= icmp_ln895_11_reg_6132_pp0_iter1_reg;
        icmp_ln895_11_reg_6132_pp0_iter3_reg <= icmp_ln895_11_reg_6132_pp0_iter2_reg;
        icmp_ln895_121_reg_7970 <= icmp_ln895_121_fu_3176_p2;
        icmp_ln895_122_reg_7986 <= icmp_ln895_122_fu_3180_p2;
        icmp_ln895_125_reg_8034 <= icmp_ln895_125_fu_3192_p2;
        icmp_ln895_12_reg_6154_pp0_iter2_reg <= icmp_ln895_12_reg_6154_pp0_iter1_reg;
        icmp_ln895_13_reg_6176_pp0_iter2_reg <= icmp_ln895_13_reg_6176_pp0_iter1_reg;
        icmp_ln895_14_reg_6198_pp0_iter2_reg <= icmp_ln895_14_reg_6198_pp0_iter1_reg;
        icmp_ln895_15_reg_6220_pp0_iter2_reg <= icmp_ln895_15_reg_6220_pp0_iter1_reg;
        icmp_ln895_16_reg_6022_pp0_iter2_reg <= icmp_ln895_16_reg_6022_pp0_iter1_reg;
        icmp_ln895_17_reg_6264_pp0_iter2_reg <= icmp_ln895_17_reg_6264_pp0_iter1_reg;
        icmp_ln895_17_reg_6264_pp0_iter3_reg <= icmp_ln895_17_reg_6264_pp0_iter2_reg;
        icmp_ln895_18_reg_6286_pp0_iter2_reg <= icmp_ln895_18_reg_6286_pp0_iter1_reg;
        icmp_ln895_18_reg_6286_pp0_iter3_reg <= icmp_ln895_18_reg_6286_pp0_iter2_reg;
        icmp_ln895_19_reg_6308_pp0_iter2_reg <= icmp_ln895_19_reg_6308_pp0_iter1_reg;
        icmp_ln895_19_reg_6308_pp0_iter3_reg <= icmp_ln895_19_reg_6308_pp0_iter2_reg;
        icmp_ln895_1_reg_5912_pp0_iter2_reg <= icmp_ln895_1_reg_5912_pp0_iter1_reg;
        icmp_ln895_1_reg_5912_pp0_iter3_reg <= icmp_ln895_1_reg_5912_pp0_iter2_reg;
        icmp_ln895_20_reg_6330_pp0_iter2_reg <= icmp_ln895_20_reg_6330_pp0_iter1_reg;
        icmp_ln895_21_reg_6352_pp0_iter2_reg <= icmp_ln895_21_reg_6352_pp0_iter1_reg;
        icmp_ln895_22_reg_6374_pp0_iter2_reg <= icmp_ln895_22_reg_6374_pp0_iter1_reg;
        icmp_ln895_23_reg_6396_pp0_iter2_reg <= icmp_ln895_23_reg_6396_pp0_iter1_reg;
        icmp_ln895_24_reg_6418_pp0_iter2_reg <= icmp_ln895_24_reg_6418_pp0_iter1_reg;
        icmp_ln895_24_reg_6418_pp0_iter3_reg <= icmp_ln895_24_reg_6418_pp0_iter2_reg;
        icmp_ln895_25_reg_6440_pp0_iter2_reg <= icmp_ln895_25_reg_6440_pp0_iter1_reg;
        icmp_ln895_25_reg_6440_pp0_iter3_reg <= icmp_ln895_25_reg_6440_pp0_iter2_reg;
        icmp_ln895_26_reg_6462_pp0_iter2_reg <= icmp_ln895_26_reg_6462_pp0_iter1_reg;
        icmp_ln895_26_reg_6462_pp0_iter3_reg <= icmp_ln895_26_reg_6462_pp0_iter2_reg;
        icmp_ln895_27_reg_6484_pp0_iter2_reg <= icmp_ln895_27_reg_6484_pp0_iter1_reg;
        icmp_ln895_27_reg_6484_pp0_iter3_reg <= icmp_ln895_27_reg_6484_pp0_iter2_reg;
        icmp_ln895_28_reg_6242_pp0_iter2_reg <= icmp_ln895_28_reg_6242_pp0_iter1_reg;
        icmp_ln895_28_reg_6242_pp0_iter3_reg <= icmp_ln895_28_reg_6242_pp0_iter2_reg;
        icmp_ln895_29_reg_6528_pp0_iter2_reg <= icmp_ln895_29_reg_6528_pp0_iter1_reg;
        icmp_ln895_2_reg_5934_pp0_iter2_reg <= icmp_ln895_2_reg_5934_pp0_iter1_reg;
        icmp_ln895_2_reg_5934_pp0_iter3_reg <= icmp_ln895_2_reg_5934_pp0_iter2_reg;
        icmp_ln895_30_reg_6550_pp0_iter2_reg <= icmp_ln895_30_reg_6550_pp0_iter1_reg;
        icmp_ln895_31_reg_6572_pp0_iter2_reg <= icmp_ln895_31_reg_6572_pp0_iter1_reg;
        icmp_ln895_32_reg_6594_pp0_iter2_reg <= icmp_ln895_32_reg_6594_pp0_iter1_reg;
        icmp_ln895_32_reg_6594_pp0_iter3_reg <= icmp_ln895_32_reg_6594_pp0_iter2_reg;
        icmp_ln895_33_reg_6610_pp0_iter2_reg <= icmp_ln895_33_reg_6610_pp0_iter1_reg;
        icmp_ln895_33_reg_6610_pp0_iter3_reg <= icmp_ln895_33_reg_6610_pp0_iter2_reg;
        icmp_ln895_34_reg_6626_pp0_iter2_reg <= icmp_ln895_34_reg_6626_pp0_iter1_reg;
        icmp_ln895_34_reg_6626_pp0_iter3_reg <= icmp_ln895_34_reg_6626_pp0_iter2_reg;
        icmp_ln895_35_reg_6642_pp0_iter2_reg <= icmp_ln895_35_reg_6642_pp0_iter1_reg;
        icmp_ln895_35_reg_6642_pp0_iter3_reg <= icmp_ln895_35_reg_6642_pp0_iter2_reg;
        icmp_ln895_36_reg_6658_pp0_iter2_reg <= icmp_ln895_36_reg_6658_pp0_iter1_reg;
        icmp_ln895_37_reg_6674_pp0_iter2_reg <= icmp_ln895_37_reg_6674_pp0_iter1_reg;
        icmp_ln895_38_reg_6690_pp0_iter2_reg <= icmp_ln895_38_reg_6690_pp0_iter1_reg;
        icmp_ln895_39_reg_6706_pp0_iter2_reg <= icmp_ln895_39_reg_6706_pp0_iter1_reg;
        icmp_ln895_3_reg_5956_pp0_iter2_reg <= icmp_ln895_3_reg_5956_pp0_iter1_reg;
        icmp_ln895_3_reg_5956_pp0_iter3_reg <= icmp_ln895_3_reg_5956_pp0_iter2_reg;
        icmp_ln895_40_reg_6722_pp0_iter2_reg <= icmp_ln895_40_reg_6722_pp0_iter1_reg;
        icmp_ln895_40_reg_6722_pp0_iter3_reg <= icmp_ln895_40_reg_6722_pp0_iter2_reg;
        icmp_ln895_41_reg_6738_pp0_iter2_reg <= icmp_ln895_41_reg_6738_pp0_iter1_reg;
        icmp_ln895_41_reg_6738_pp0_iter3_reg <= icmp_ln895_41_reg_6738_pp0_iter2_reg;
        icmp_ln895_42_reg_6754_pp0_iter2_reg <= icmp_ln895_42_reg_6754_pp0_iter1_reg;
        icmp_ln895_42_reg_6754_pp0_iter3_reg <= icmp_ln895_42_reg_6754_pp0_iter2_reg;
        icmp_ln895_43_reg_6770_pp0_iter2_reg <= icmp_ln895_43_reg_6770_pp0_iter1_reg;
        icmp_ln895_43_reg_6770_pp0_iter3_reg <= icmp_ln895_43_reg_6770_pp0_iter2_reg;
        icmp_ln895_44_reg_6786_pp0_iter2_reg <= icmp_ln895_44_reg_6786_pp0_iter1_reg;
        icmp_ln895_45_reg_6802_pp0_iter2_reg <= icmp_ln895_45_reg_6802_pp0_iter1_reg;
        icmp_ln895_46_reg_6818_pp0_iter2_reg <= icmp_ln895_46_reg_6818_pp0_iter1_reg;
        icmp_ln895_47_reg_6834_pp0_iter2_reg <= icmp_ln895_47_reg_6834_pp0_iter1_reg;
        icmp_ln895_48_reg_6850_pp0_iter2_reg <= icmp_ln895_48_reg_6850_pp0_iter1_reg;
        icmp_ln895_48_reg_6850_pp0_iter3_reg <= icmp_ln895_48_reg_6850_pp0_iter2_reg;
        icmp_ln895_49_reg_6866_pp0_iter2_reg <= icmp_ln895_49_reg_6866_pp0_iter1_reg;
        icmp_ln895_49_reg_6866_pp0_iter3_reg <= icmp_ln895_49_reg_6866_pp0_iter2_reg;
        icmp_ln895_4_reg_5978_pp0_iter2_reg <= icmp_ln895_4_reg_5978_pp0_iter1_reg;
        icmp_ln895_50_reg_6882_pp0_iter2_reg <= icmp_ln895_50_reg_6882_pp0_iter1_reg;
        icmp_ln895_50_reg_6882_pp0_iter3_reg <= icmp_ln895_50_reg_6882_pp0_iter2_reg;
        icmp_ln895_51_reg_6898_pp0_iter2_reg <= icmp_ln895_51_reg_6898_pp0_iter1_reg;
        icmp_ln895_51_reg_6898_pp0_iter3_reg <= icmp_ln895_51_reg_6898_pp0_iter2_reg;
        icmp_ln895_52_reg_6914_pp0_iter2_reg <= icmp_ln895_52_reg_6914_pp0_iter1_reg;
        icmp_ln895_53_reg_6930_pp0_iter2_reg <= icmp_ln895_53_reg_6930_pp0_iter1_reg;
        icmp_ln895_54_reg_6946_pp0_iter2_reg <= icmp_ln895_54_reg_6946_pp0_iter1_reg;
        icmp_ln895_55_reg_6962_pp0_iter2_reg <= icmp_ln895_55_reg_6962_pp0_iter1_reg;
        icmp_ln895_56_reg_6978_pp0_iter2_reg <= icmp_ln895_56_reg_6978_pp0_iter1_reg;
        icmp_ln895_56_reg_6978_pp0_iter3_reg <= icmp_ln895_56_reg_6978_pp0_iter2_reg;
        icmp_ln895_57_reg_6994_pp0_iter2_reg <= icmp_ln895_57_reg_6994_pp0_iter1_reg;
        icmp_ln895_57_reg_6994_pp0_iter3_reg <= icmp_ln895_57_reg_6994_pp0_iter2_reg;
        icmp_ln895_58_reg_7010_pp0_iter2_reg <= icmp_ln895_58_reg_7010_pp0_iter1_reg;
        icmp_ln895_58_reg_7010_pp0_iter3_reg <= icmp_ln895_58_reg_7010_pp0_iter2_reg;
        icmp_ln895_59_reg_7026_pp0_iter2_reg <= icmp_ln895_59_reg_7026_pp0_iter1_reg;
        icmp_ln895_59_reg_7026_pp0_iter3_reg <= icmp_ln895_59_reg_7026_pp0_iter2_reg;
        icmp_ln895_60_reg_7042_pp0_iter2_reg <= icmp_ln895_60_reg_7042_pp0_iter1_reg;
        icmp_ln895_61_reg_7058_pp0_iter2_reg <= icmp_ln895_61_reg_7058_pp0_iter1_reg;
        icmp_ln895_62_reg_7074_pp0_iter2_reg <= icmp_ln895_62_reg_7074_pp0_iter1_reg;
        icmp_ln895_63_reg_7090_pp0_iter2_reg <= icmp_ln895_63_reg_7090_pp0_iter1_reg;
        icmp_ln895_64_reg_6506_pp0_iter2_reg <= icmp_ln895_64_reg_6506_pp0_iter1_reg;
        icmp_ln895_65_reg_7106_pp0_iter2_reg <= icmp_ln895_65_reg_7106;
        icmp_ln895_65_reg_7106_pp0_iter3_reg <= icmp_ln895_65_reg_7106_pp0_iter2_reg;
        icmp_ln895_66_reg_7122_pp0_iter2_reg <= icmp_ln895_66_reg_7122;
        icmp_ln895_66_reg_7122_pp0_iter3_reg <= icmp_ln895_66_reg_7122_pp0_iter2_reg;
        icmp_ln895_67_reg_7138_pp0_iter2_reg <= icmp_ln895_67_reg_7138;
        icmp_ln895_67_reg_7138_pp0_iter3_reg <= icmp_ln895_67_reg_7138_pp0_iter2_reg;
        icmp_ln895_68_reg_7154_pp0_iter2_reg <= icmp_ln895_68_reg_7154;
        icmp_ln895_68_reg_7154_pp0_iter3_reg <= icmp_ln895_68_reg_7154_pp0_iter2_reg;
        icmp_ln895_69_reg_7170_pp0_iter2_reg <= icmp_ln895_69_reg_7170;
        icmp_ln895_6_reg_6000_pp0_iter2_reg <= icmp_ln895_6_reg_6000_pp0_iter1_reg;
        icmp_ln895_70_reg_7186_pp0_iter2_reg <= icmp_ln895_70_reg_7186;
        icmp_ln895_71_reg_7202_pp0_iter2_reg <= icmp_ln895_71_reg_7202;
        icmp_ln895_72_reg_7218_pp0_iter2_reg <= icmp_ln895_72_reg_7218;
        icmp_ln895_73_reg_7234_pp0_iter2_reg <= icmp_ln895_73_reg_7234;
        icmp_ln895_73_reg_7234_pp0_iter3_reg <= icmp_ln895_73_reg_7234_pp0_iter2_reg;
        icmp_ln895_74_reg_7250_pp0_iter2_reg <= icmp_ln895_74_reg_7250;
        icmp_ln895_74_reg_7250_pp0_iter3_reg <= icmp_ln895_74_reg_7250_pp0_iter2_reg;
        icmp_ln895_75_reg_7266_pp0_iter2_reg <= icmp_ln895_75_reg_7266;
        icmp_ln895_75_reg_7266_pp0_iter3_reg <= icmp_ln895_75_reg_7266_pp0_iter2_reg;
        icmp_ln895_76_reg_7282_pp0_iter2_reg <= icmp_ln895_76_reg_7282;
        icmp_ln895_76_reg_7282_pp0_iter3_reg <= icmp_ln895_76_reg_7282_pp0_iter2_reg;
        icmp_ln895_77_reg_7298_pp0_iter2_reg <= icmp_ln895_77_reg_7298;
        icmp_ln895_78_reg_7314_pp0_iter2_reg <= icmp_ln895_78_reg_7314;
        icmp_ln895_79_reg_7330_pp0_iter2_reg <= icmp_ln895_79_reg_7330;
        icmp_ln895_7_reg_6044_pp0_iter2_reg <= icmp_ln895_7_reg_6044_pp0_iter1_reg;
        icmp_ln895_80_reg_7346_pp0_iter2_reg <= icmp_ln895_80_reg_7346;
        icmp_ln895_81_reg_7362_pp0_iter2_reg <= icmp_ln895_81_reg_7362;
        icmp_ln895_81_reg_7362_pp0_iter3_reg <= icmp_ln895_81_reg_7362_pp0_iter2_reg;
        icmp_ln895_82_reg_7378_pp0_iter2_reg <= icmp_ln895_82_reg_7378;
        icmp_ln895_82_reg_7378_pp0_iter3_reg <= icmp_ln895_82_reg_7378_pp0_iter2_reg;
        icmp_ln895_83_reg_7394_pp0_iter2_reg <= icmp_ln895_83_reg_7394;
        icmp_ln895_83_reg_7394_pp0_iter3_reg <= icmp_ln895_83_reg_7394_pp0_iter2_reg;
        icmp_ln895_84_reg_7410_pp0_iter2_reg <= icmp_ln895_84_reg_7410;
        icmp_ln895_84_reg_7410_pp0_iter3_reg <= icmp_ln895_84_reg_7410_pp0_iter2_reg;
        icmp_ln895_85_reg_7426_pp0_iter2_reg <= icmp_ln895_85_reg_7426;
        icmp_ln895_86_reg_7442_pp0_iter2_reg <= icmp_ln895_86_reg_7442;
        icmp_ln895_87_reg_7458_pp0_iter2_reg <= icmp_ln895_87_reg_7458;
        icmp_ln895_88_reg_7474_pp0_iter2_reg <= icmp_ln895_88_reg_7474;
        icmp_ln895_89_reg_7490_pp0_iter2_reg <= icmp_ln895_89_reg_7490;
        icmp_ln895_89_reg_7490_pp0_iter3_reg <= icmp_ln895_89_reg_7490_pp0_iter2_reg;
        icmp_ln895_8_reg_6066_pp0_iter2_reg <= icmp_ln895_8_reg_6066_pp0_iter1_reg;
        icmp_ln895_8_reg_6066_pp0_iter3_reg <= icmp_ln895_8_reg_6066_pp0_iter2_reg;
        icmp_ln895_90_reg_7506_pp0_iter2_reg <= icmp_ln895_90_reg_7506;
        icmp_ln895_90_reg_7506_pp0_iter3_reg <= icmp_ln895_90_reg_7506_pp0_iter2_reg;
        icmp_ln895_91_reg_7522_pp0_iter2_reg <= icmp_ln895_91_reg_7522;
        icmp_ln895_91_reg_7522_pp0_iter3_reg <= icmp_ln895_91_reg_7522_pp0_iter2_reg;
        icmp_ln895_92_reg_7538_pp0_iter2_reg <= icmp_ln895_92_reg_7538;
        icmp_ln895_92_reg_7538_pp0_iter3_reg <= icmp_ln895_92_reg_7538_pp0_iter2_reg;
        icmp_ln895_93_reg_7554_pp0_iter2_reg <= icmp_ln895_93_reg_7554;
        icmp_ln895_94_reg_7570_pp0_iter2_reg <= icmp_ln895_94_reg_7570;
        icmp_ln895_95_reg_7586_pp0_iter2_reg <= icmp_ln895_95_reg_7586;
        icmp_ln895_96_reg_7602_pp0_iter2_reg <= icmp_ln895_96_reg_7602;
        icmp_ln895_97_reg_7618 <= icmp_ln895_97_fu_3080_p2;
        icmp_ln895_97_reg_7618_pp0_iter3_reg <= icmp_ln895_97_reg_7618;
        icmp_ln895_98_reg_7630 <= icmp_ln895_98_fu_3084_p2;
        icmp_ln895_98_reg_7630_pp0_iter3_reg <= icmp_ln895_98_reg_7630;
        icmp_ln895_99_reg_7642 <= icmp_ln895_99_fu_3088_p2;
        icmp_ln895_99_reg_7642_pp0_iter3_reg <= icmp_ln895_99_reg_7642;
        icmp_ln895_9_reg_6088_pp0_iter2_reg <= icmp_ln895_9_reg_6088_pp0_iter1_reg;
        icmp_ln895_9_reg_6088_pp0_iter3_reg <= icmp_ln895_9_reg_6088_pp0_iter2_reg;
        icmp_ln895_reg_5890_pp0_iter2_reg <= icmp_ln895_reg_5890_pp0_iter1_reg;
        icmp_ln895_reg_5890_pp0_iter3_reg <= icmp_ln895_reg_5890_pp0_iter2_reg;
        res_max_bin_count_t_1_reg_8060 <= res_max_bin_count_t_1_fu_5780_p3;
        res_max_bin_count_t_2_reg_8078 <= res_max_bin_count_t_2_fu_5804_p3;
        res_max_bin_count_t_s_reg_8044 <= res_max_bin_count_t_s_fu_5761_p3;
        res_max_bin_r_t_V_1_reg_8055 <= res_max_bin_r_t_V_1_fu_5773_p3;
        res_max_bin_r_t_V_3_reg_8066 <= res_max_bin_r_t_V_3_fu_5791_p3;
        res_max_bin_r_t_V_reg_8039 <= res_max_bin_r_t_V_fu_5754_p3;
        res_max_bin_theta_t_1_reg_8050[6 : 1] <= res_max_bin_theta_t_1_fu_5767_p3[6 : 1];
        res_max_bin_theta_t_2_reg_8072 <= res_max_bin_theta_t_2_fu_5797_p3;
        roi_seed_r_V_read_reg_5880_pp0_iter2_reg <= roi_seed_r_V_read_reg_5880_pp0_iter1_reg;
        roi_seed_r_V_read_reg_5880_pp0_iter3_reg <= roi_seed_r_V_read_reg_5880_pp0_iter2_reg;
        roi_seed_r_V_read_reg_5880_pp0_iter4_reg <= roi_seed_r_V_read_reg_5880_pp0_iter3_reg;
        roi_seed_r_V_read_reg_5880_pp0_iter5_reg <= roi_seed_r_V_read_reg_5880_pp0_iter4_reg;
        roi_seed_r_V_read_reg_5880_pp0_iter6_reg <= roi_seed_r_V_read_reg_5880_pp0_iter5_reg;
        roi_seed_theta_V_rea_reg_5885_pp0_iter2_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter1_reg;
        roi_seed_theta_V_rea_reg_5885_pp0_iter3_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter2_reg;
        roi_seed_theta_V_rea_reg_5885_pp0_iter4_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter3_reg;
        roi_seed_theta_V_rea_reg_5885_pp0_iter5_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter4_reg;
        roi_seed_theta_V_rea_reg_5885_pp0_iter6_reg <= roi_seed_theta_V_rea_reg_5885_pp0_iter5_reg;
        select_ln280_10_reg_7159_pp0_iter2_reg <= select_ln280_10_reg_7159;
        select_ln280_13_reg_7175_pp0_iter2_reg <= select_ln280_13_reg_7175;
        select_ln280_16_reg_7191_pp0_iter2_reg <= select_ln280_16_reg_7191;
        select_ln280_19_reg_7207_pp0_iter2_reg <= select_ln280_19_reg_7207;
        select_ln280_1_reg_7111_pp0_iter2_reg <= select_ln280_1_reg_7111;
        select_ln280_22_reg_7223_pp0_iter2_reg <= select_ln280_22_reg_7223;
        select_ln280_49_reg_7367_pp0_iter2_reg <= select_ln280_49_reg_7367;
        select_ln280_4_reg_7127_pp0_iter2_reg <= select_ln280_4_reg_7127;
        select_ln280_52_reg_7383_pp0_iter2_reg <= select_ln280_52_reg_7383;
        select_ln280_55_reg_7399_pp0_iter2_reg <= select_ln280_55_reg_7399;
        select_ln280_58_reg_7415_pp0_iter2_reg <= select_ln280_58_reg_7415;
        select_ln280_61_reg_7431_pp0_iter2_reg <= select_ln280_61_reg_7431;
        select_ln280_64_reg_7447_pp0_iter2_reg <= select_ln280_64_reg_7447;
        select_ln280_67_reg_7463_pp0_iter2_reg <= select_ln280_67_reg_7463;
        select_ln280_70_reg_7479_pp0_iter2_reg <= select_ln280_70_reg_7479;
        select_ln280_7_reg_7143_pp0_iter2_reg <= select_ln280_7_reg_7143;
        select_ln294_11_reg_7660 <= select_ln294_11_fu_4566_p3;
        select_ln294_14_reg_7672 <= select_ln294_14_fu_4572_p3;
        select_ln294_17_reg_7684 <= select_ln294_17_fu_4578_p3;
        select_ln294_20_reg_7696 <= select_ln294_20_fu_4584_p3;
        select_ln294_23_reg_7708 <= select_ln294_23_fu_4590_p3;
        select_ln294_25_reg_7719 <= select_ln294_25_fu_4596_p3;
        select_ln294_26_reg_7724 <= select_ln294_26_fu_4602_p3;
        select_ln294_28_reg_7735 <= select_ln294_28_fu_4608_p3;
        select_ln294_29_reg_7740 <= select_ln294_29_fu_4614_p3;
        select_ln294_2_reg_7624 <= select_ln294_2_fu_4548_p3;
        select_ln294_31_reg_7751 <= select_ln294_31_fu_4620_p3;
        select_ln294_32_reg_7756 <= select_ln294_32_fu_4626_p3;
        select_ln294_34_reg_7767 <= select_ln294_34_fu_4632_p3;
        select_ln294_35_reg_7772 <= select_ln294_35_fu_4638_p3;
        select_ln294_37_reg_7783 <= select_ln294_37_fu_4644_p3;
        select_ln294_38_reg_7788 <= select_ln294_38_fu_4650_p3;
        select_ln294_40_reg_7799 <= select_ln294_40_fu_4656_p3;
        select_ln294_41_reg_7804 <= select_ln294_41_fu_4662_p3;
        select_ln294_43_reg_7815 <= select_ln294_43_fu_4668_p3;
        select_ln294_44_reg_7820 <= select_ln294_44_fu_4674_p3;
        select_ln294_46_reg_7831 <= select_ln294_46_fu_4680_p3;
        select_ln294_47_reg_7836 <= select_ln294_47_fu_4686_p3;
        select_ln294_5_reg_7636 <= select_ln294_5_fu_4554_p3;
        select_ln294_8_reg_7648 <= select_ln294_8_fu_4560_p3;
        select_ln308_10_reg_7895 <= select_ln308_10_fu_5163_p3;
        select_ln308_11_reg_7900 <= select_ln308_11_fu_5170_p3;
        select_ln308_12_reg_7906[6 : 3] <= select_ln308_12_fu_5176_p3[6 : 3];
        select_ln308_13_reg_7911 <= select_ln308_13_fu_5184_p3;
        select_ln308_13_reg_7911_pp0_iter4_reg <= select_ln308_13_reg_7911;
        select_ln308_14_reg_7916 <= select_ln308_14_fu_5191_p3;
        select_ln308_15_reg_7922[6 : 3] <= select_ln308_15_fu_5197_p3[6 : 3];
        select_ln308_16_reg_7927 <= select_ln308_16_fu_5205_p3;
        select_ln308_16_reg_7927_pp0_iter4_reg <= select_ln308_16_reg_7927;
        select_ln308_17_reg_7932 <= select_ln308_17_fu_5212_p3;
        select_ln308_18_reg_7938[6 : 3] <= select_ln308_18_fu_5218_p3[6 : 3];
        select_ln308_19_reg_7943 <= select_ln308_19_fu_5226_p3;
        select_ln308_1_reg_7847 <= select_ln308_1_fu_5124_p3;
        select_ln308_1_reg_7847_pp0_iter4_reg <= select_ln308_1_reg_7847;
        select_ln308_20_reg_7948 <= select_ln308_20_fu_5233_p3;
        select_ln308_21_reg_7954[6 : 3] <= select_ln308_21_fu_5239_p3[6 : 3];
        select_ln308_22_reg_7959 <= select_ln308_22_fu_5247_p3;
        select_ln308_23_reg_7964 <= select_ln308_23_fu_5254_p3;
        select_ln308_2_reg_7852 <= select_ln308_2_fu_5131_p3;
        select_ln308_4_reg_7863 <= select_ln308_4_fu_5137_p3;
        select_ln308_4_reg_7863_pp0_iter4_reg <= select_ln308_4_reg_7863;
        select_ln308_5_reg_7868 <= select_ln308_5_fu_5144_p3;
        select_ln308_7_reg_7879 <= select_ln308_7_fu_5150_p3;
        select_ln308_8_reg_7884 <= select_ln308_8_fu_5157_p3;
        select_ln322_10_reg_8023 <= select_ln322_10_fu_5732_p3;
        select_ln322_11_reg_8028 <= select_ln322_11_fu_5738_p3;
        select_ln322_2_reg_7980 <= select_ln322_2_fu_5687_p3;
        select_ln322_3_reg_7991[6 : 2] <= select_ln322_3_fu_5693_p3[6 : 2];
        select_ln322_5_reg_7996 <= select_ln322_5_fu_5700_p3;
        select_ln322_6_reg_8002[6 : 2] <= select_ln322_6_fu_5706_p3[6 : 2];
        select_ln322_6_reg_8002_pp0_iter5_reg[6 : 2] <= select_ln322_6_reg_8002[6 : 2];
        select_ln322_7_reg_8007 <= select_ln322_7_fu_5713_p3;
        select_ln322_8_reg_8012 <= select_ln322_8_fu_5719_p3;
        select_ln322_9_reg_8018[6 : 2] <= select_ln322_9_fu_5725_p3[6 : 2];
        select_ln322_reg_7975[6 : 2] <= select_ln322_fu_5680_p3[6 : 2];
        select_ln322_reg_7975_pp0_iter5_reg[6 : 2] <= select_ln322_reg_7975[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln895_10_reg_6110 <= icmp_ln895_10_fu_2628_p2;
        icmp_ln895_10_reg_6110_pp0_iter1_reg <= icmp_ln895_10_reg_6110;
        icmp_ln895_11_reg_6132 <= icmp_ln895_11_fu_2634_p2;
        icmp_ln895_11_reg_6132_pp0_iter1_reg <= icmp_ln895_11_reg_6132;
        icmp_ln895_12_reg_6154 <= icmp_ln895_12_fu_2640_p2;
        icmp_ln895_12_reg_6154_pp0_iter1_reg <= icmp_ln895_12_reg_6154;
        icmp_ln895_13_reg_6176 <= icmp_ln895_13_fu_2646_p2;
        icmp_ln895_13_reg_6176_pp0_iter1_reg <= icmp_ln895_13_reg_6176;
        icmp_ln895_14_reg_6198 <= icmp_ln895_14_fu_2652_p2;
        icmp_ln895_14_reg_6198_pp0_iter1_reg <= icmp_ln895_14_reg_6198;
        icmp_ln895_15_reg_6220 <= icmp_ln895_15_fu_2658_p2;
        icmp_ln895_15_reg_6220_pp0_iter1_reg <= icmp_ln895_15_reg_6220;
        icmp_ln895_16_reg_6022 <= icmp_ln895_16_fu_2604_p2;
        icmp_ln895_16_reg_6022_pp0_iter1_reg <= icmp_ln895_16_reg_6022;
        icmp_ln895_17_reg_6264 <= icmp_ln895_17_fu_2670_p2;
        icmp_ln895_17_reg_6264_pp0_iter1_reg <= icmp_ln895_17_reg_6264;
        icmp_ln895_18_reg_6286 <= icmp_ln895_18_fu_2676_p2;
        icmp_ln895_18_reg_6286_pp0_iter1_reg <= icmp_ln895_18_reg_6286;
        icmp_ln895_19_reg_6308 <= icmp_ln895_19_fu_2682_p2;
        icmp_ln895_19_reg_6308_pp0_iter1_reg <= icmp_ln895_19_reg_6308;
        icmp_ln895_1_reg_5912 <= icmp_ln895_1_fu_2574_p2;
        icmp_ln895_1_reg_5912_pp0_iter1_reg <= icmp_ln895_1_reg_5912;
        icmp_ln895_20_reg_6330 <= icmp_ln895_20_fu_2688_p2;
        icmp_ln895_20_reg_6330_pp0_iter1_reg <= icmp_ln895_20_reg_6330;
        icmp_ln895_21_reg_6352 <= icmp_ln895_21_fu_2694_p2;
        icmp_ln895_21_reg_6352_pp0_iter1_reg <= icmp_ln895_21_reg_6352;
        icmp_ln895_22_reg_6374 <= icmp_ln895_22_fu_2700_p2;
        icmp_ln895_22_reg_6374_pp0_iter1_reg <= icmp_ln895_22_reg_6374;
        icmp_ln895_23_reg_6396 <= icmp_ln895_23_fu_2706_p2;
        icmp_ln895_23_reg_6396_pp0_iter1_reg <= icmp_ln895_23_reg_6396;
        icmp_ln895_24_reg_6418 <= icmp_ln895_24_fu_2712_p2;
        icmp_ln895_24_reg_6418_pp0_iter1_reg <= icmp_ln895_24_reg_6418;
        icmp_ln895_25_reg_6440 <= icmp_ln895_25_fu_2718_p2;
        icmp_ln895_25_reg_6440_pp0_iter1_reg <= icmp_ln895_25_reg_6440;
        icmp_ln895_26_reg_6462 <= icmp_ln895_26_fu_2724_p2;
        icmp_ln895_26_reg_6462_pp0_iter1_reg <= icmp_ln895_26_reg_6462;
        icmp_ln895_27_reg_6484 <= icmp_ln895_27_fu_2730_p2;
        icmp_ln895_27_reg_6484_pp0_iter1_reg <= icmp_ln895_27_reg_6484;
        icmp_ln895_28_reg_6242 <= icmp_ln895_28_fu_2664_p2;
        icmp_ln895_28_reg_6242_pp0_iter1_reg <= icmp_ln895_28_reg_6242;
        icmp_ln895_29_reg_6528 <= icmp_ln895_29_fu_2742_p2;
        icmp_ln895_29_reg_6528_pp0_iter1_reg <= icmp_ln895_29_reg_6528;
        icmp_ln895_2_reg_5934 <= icmp_ln895_2_fu_2580_p2;
        icmp_ln895_2_reg_5934_pp0_iter1_reg <= icmp_ln895_2_reg_5934;
        icmp_ln895_30_reg_6550 <= icmp_ln895_30_fu_2748_p2;
        icmp_ln895_30_reg_6550_pp0_iter1_reg <= icmp_ln895_30_reg_6550;
        icmp_ln895_31_reg_6572 <= icmp_ln895_31_fu_2754_p2;
        icmp_ln895_31_reg_6572_pp0_iter1_reg <= icmp_ln895_31_reg_6572;
        icmp_ln895_32_reg_6594 <= icmp_ln895_32_fu_2760_p2;
        icmp_ln895_32_reg_6594_pp0_iter1_reg <= icmp_ln895_32_reg_6594;
        icmp_ln895_33_reg_6610 <= icmp_ln895_33_fu_2766_p2;
        icmp_ln895_33_reg_6610_pp0_iter1_reg <= icmp_ln895_33_reg_6610;
        icmp_ln895_34_reg_6626 <= icmp_ln895_34_fu_2772_p2;
        icmp_ln895_34_reg_6626_pp0_iter1_reg <= icmp_ln895_34_reg_6626;
        icmp_ln895_35_reg_6642 <= icmp_ln895_35_fu_2778_p2;
        icmp_ln895_35_reg_6642_pp0_iter1_reg <= icmp_ln895_35_reg_6642;
        icmp_ln895_36_reg_6658 <= icmp_ln895_36_fu_2784_p2;
        icmp_ln895_36_reg_6658_pp0_iter1_reg <= icmp_ln895_36_reg_6658;
        icmp_ln895_37_reg_6674 <= icmp_ln895_37_fu_2790_p2;
        icmp_ln895_37_reg_6674_pp0_iter1_reg <= icmp_ln895_37_reg_6674;
        icmp_ln895_38_reg_6690 <= icmp_ln895_38_fu_2796_p2;
        icmp_ln895_38_reg_6690_pp0_iter1_reg <= icmp_ln895_38_reg_6690;
        icmp_ln895_39_reg_6706 <= icmp_ln895_39_fu_2802_p2;
        icmp_ln895_39_reg_6706_pp0_iter1_reg <= icmp_ln895_39_reg_6706;
        icmp_ln895_3_reg_5956 <= icmp_ln895_3_fu_2586_p2;
        icmp_ln895_3_reg_5956_pp0_iter1_reg <= icmp_ln895_3_reg_5956;
        icmp_ln895_40_reg_6722 <= icmp_ln895_40_fu_2808_p2;
        icmp_ln895_40_reg_6722_pp0_iter1_reg <= icmp_ln895_40_reg_6722;
        icmp_ln895_41_reg_6738 <= icmp_ln895_41_fu_2814_p2;
        icmp_ln895_41_reg_6738_pp0_iter1_reg <= icmp_ln895_41_reg_6738;
        icmp_ln895_42_reg_6754 <= icmp_ln895_42_fu_2820_p2;
        icmp_ln895_42_reg_6754_pp0_iter1_reg <= icmp_ln895_42_reg_6754;
        icmp_ln895_43_reg_6770 <= icmp_ln895_43_fu_2826_p2;
        icmp_ln895_43_reg_6770_pp0_iter1_reg <= icmp_ln895_43_reg_6770;
        icmp_ln895_44_reg_6786 <= icmp_ln895_44_fu_2832_p2;
        icmp_ln895_44_reg_6786_pp0_iter1_reg <= icmp_ln895_44_reg_6786;
        icmp_ln895_45_reg_6802 <= icmp_ln895_45_fu_2838_p2;
        icmp_ln895_45_reg_6802_pp0_iter1_reg <= icmp_ln895_45_reg_6802;
        icmp_ln895_46_reg_6818 <= icmp_ln895_46_fu_2844_p2;
        icmp_ln895_46_reg_6818_pp0_iter1_reg <= icmp_ln895_46_reg_6818;
        icmp_ln895_47_reg_6834 <= icmp_ln895_47_fu_2850_p2;
        icmp_ln895_47_reg_6834_pp0_iter1_reg <= icmp_ln895_47_reg_6834;
        icmp_ln895_48_reg_6850 <= icmp_ln895_48_fu_2856_p2;
        icmp_ln895_48_reg_6850_pp0_iter1_reg <= icmp_ln895_48_reg_6850;
        icmp_ln895_49_reg_6866 <= icmp_ln895_49_fu_2862_p2;
        icmp_ln895_49_reg_6866_pp0_iter1_reg <= icmp_ln895_49_reg_6866;
        icmp_ln895_4_reg_5978 <= icmp_ln895_4_fu_2592_p2;
        icmp_ln895_4_reg_5978_pp0_iter1_reg <= icmp_ln895_4_reg_5978;
        icmp_ln895_50_reg_6882 <= icmp_ln895_50_fu_2868_p2;
        icmp_ln895_50_reg_6882_pp0_iter1_reg <= icmp_ln895_50_reg_6882;
        icmp_ln895_51_reg_6898 <= icmp_ln895_51_fu_2874_p2;
        icmp_ln895_51_reg_6898_pp0_iter1_reg <= icmp_ln895_51_reg_6898;
        icmp_ln895_52_reg_6914 <= icmp_ln895_52_fu_2880_p2;
        icmp_ln895_52_reg_6914_pp0_iter1_reg <= icmp_ln895_52_reg_6914;
        icmp_ln895_53_reg_6930 <= icmp_ln895_53_fu_2886_p2;
        icmp_ln895_53_reg_6930_pp0_iter1_reg <= icmp_ln895_53_reg_6930;
        icmp_ln895_54_reg_6946 <= icmp_ln895_54_fu_2892_p2;
        icmp_ln895_54_reg_6946_pp0_iter1_reg <= icmp_ln895_54_reg_6946;
        icmp_ln895_55_reg_6962 <= icmp_ln895_55_fu_2898_p2;
        icmp_ln895_55_reg_6962_pp0_iter1_reg <= icmp_ln895_55_reg_6962;
        icmp_ln895_56_reg_6978 <= icmp_ln895_56_fu_2904_p2;
        icmp_ln895_56_reg_6978_pp0_iter1_reg <= icmp_ln895_56_reg_6978;
        icmp_ln895_57_reg_6994 <= icmp_ln895_57_fu_2910_p2;
        icmp_ln895_57_reg_6994_pp0_iter1_reg <= icmp_ln895_57_reg_6994;
        icmp_ln895_58_reg_7010 <= icmp_ln895_58_fu_2916_p2;
        icmp_ln895_58_reg_7010_pp0_iter1_reg <= icmp_ln895_58_reg_7010;
        icmp_ln895_59_reg_7026 <= icmp_ln895_59_fu_2922_p2;
        icmp_ln895_59_reg_7026_pp0_iter1_reg <= icmp_ln895_59_reg_7026;
        icmp_ln895_60_reg_7042 <= icmp_ln895_60_fu_2928_p2;
        icmp_ln895_60_reg_7042_pp0_iter1_reg <= icmp_ln895_60_reg_7042;
        icmp_ln895_61_reg_7058 <= icmp_ln895_61_fu_2934_p2;
        icmp_ln895_61_reg_7058_pp0_iter1_reg <= icmp_ln895_61_reg_7058;
        icmp_ln895_62_reg_7074 <= icmp_ln895_62_fu_2940_p2;
        icmp_ln895_62_reg_7074_pp0_iter1_reg <= icmp_ln895_62_reg_7074;
        icmp_ln895_63_reg_7090 <= icmp_ln895_63_fu_2946_p2;
        icmp_ln895_63_reg_7090_pp0_iter1_reg <= icmp_ln895_63_reg_7090;
        icmp_ln895_64_reg_6506 <= icmp_ln895_64_fu_2736_p2;
        icmp_ln895_64_reg_6506_pp0_iter1_reg <= icmp_ln895_64_reg_6506;
        icmp_ln895_65_reg_7106 <= icmp_ln895_65_fu_2952_p2;
        icmp_ln895_66_reg_7122 <= icmp_ln895_66_fu_2956_p2;
        icmp_ln895_67_reg_7138 <= icmp_ln895_67_fu_2960_p2;
        icmp_ln895_68_reg_7154 <= icmp_ln895_68_fu_2964_p2;
        icmp_ln895_69_reg_7170 <= icmp_ln895_69_fu_2968_p2;
        icmp_ln895_6_reg_6000 <= icmp_ln895_6_fu_2598_p2;
        icmp_ln895_6_reg_6000_pp0_iter1_reg <= icmp_ln895_6_reg_6000;
        icmp_ln895_70_reg_7186 <= icmp_ln895_70_fu_2972_p2;
        icmp_ln895_71_reg_7202 <= icmp_ln895_71_fu_2976_p2;
        icmp_ln895_72_reg_7218 <= icmp_ln895_72_fu_2980_p2;
        icmp_ln895_73_reg_7234 <= icmp_ln895_73_fu_2984_p2;
        icmp_ln895_74_reg_7250 <= icmp_ln895_74_fu_2988_p2;
        icmp_ln895_75_reg_7266 <= icmp_ln895_75_fu_2992_p2;
        icmp_ln895_76_reg_7282 <= icmp_ln895_76_fu_2996_p2;
        icmp_ln895_77_reg_7298 <= icmp_ln895_77_fu_3000_p2;
        icmp_ln895_78_reg_7314 <= icmp_ln895_78_fu_3004_p2;
        icmp_ln895_79_reg_7330 <= icmp_ln895_79_fu_3008_p2;
        icmp_ln895_7_reg_6044 <= icmp_ln895_7_fu_2610_p2;
        icmp_ln895_7_reg_6044_pp0_iter1_reg <= icmp_ln895_7_reg_6044;
        icmp_ln895_80_reg_7346 <= icmp_ln895_80_fu_3012_p2;
        icmp_ln895_81_reg_7362 <= icmp_ln895_81_fu_3016_p2;
        icmp_ln895_82_reg_7378 <= icmp_ln895_82_fu_3020_p2;
        icmp_ln895_83_reg_7394 <= icmp_ln895_83_fu_3024_p2;
        icmp_ln895_84_reg_7410 <= icmp_ln895_84_fu_3028_p2;
        icmp_ln895_85_reg_7426 <= icmp_ln895_85_fu_3032_p2;
        icmp_ln895_86_reg_7442 <= icmp_ln895_86_fu_3036_p2;
        icmp_ln895_87_reg_7458 <= icmp_ln895_87_fu_3040_p2;
        icmp_ln895_88_reg_7474 <= icmp_ln895_88_fu_3044_p2;
        icmp_ln895_89_reg_7490 <= icmp_ln895_89_fu_3048_p2;
        icmp_ln895_8_reg_6066 <= icmp_ln895_8_fu_2616_p2;
        icmp_ln895_8_reg_6066_pp0_iter1_reg <= icmp_ln895_8_reg_6066;
        icmp_ln895_90_reg_7506 <= icmp_ln895_90_fu_3052_p2;
        icmp_ln895_91_reg_7522 <= icmp_ln895_91_fu_3056_p2;
        icmp_ln895_92_reg_7538 <= icmp_ln895_92_fu_3060_p2;
        icmp_ln895_93_reg_7554 <= icmp_ln895_93_fu_3064_p2;
        icmp_ln895_94_reg_7570 <= icmp_ln895_94_fu_3068_p2;
        icmp_ln895_95_reg_7586 <= icmp_ln895_95_fu_3072_p2;
        icmp_ln895_96_reg_7602 <= icmp_ln895_96_fu_3076_p2;
        icmp_ln895_9_reg_6088 <= icmp_ln895_9_fu_2622_p2;
        icmp_ln895_9_reg_6088_pp0_iter1_reg <= icmp_ln895_9_reg_6088;
        icmp_ln895_reg_5890 <= icmp_ln895_fu_2568_p2;
        icmp_ln895_reg_5890_pp0_iter1_reg <= icmp_ln895_reg_5890;
        max_bin_r_0_V_read_reg_5896 <= max_bin_r_0_V;
        max_bin_r_10_V_read_reg_6116 <= max_bin_r_10_V;
        max_bin_r_11_V_read_reg_6138 <= max_bin_r_11_V;
        max_bin_r_12_V_read_reg_6160 <= max_bin_r_12_V;
        max_bin_r_13_V_read_reg_6182 <= max_bin_r_13_V;
        max_bin_r_14_V_read_reg_6204 <= max_bin_r_14_V;
        max_bin_r_15_V_read_reg_6226 <= max_bin_r_15_V;
        max_bin_r_16_V_read_reg_6248 <= max_bin_r_16_V;
        max_bin_r_17_V_read_reg_6270 <= max_bin_r_17_V;
        max_bin_r_18_V_read_reg_6292 <= max_bin_r_18_V;
        max_bin_r_19_V_read_reg_6314 <= max_bin_r_19_V;
        max_bin_r_1_V_read_reg_5918 <= max_bin_r_1_V;
        max_bin_r_20_V_read_reg_6336 <= max_bin_r_20_V;
        max_bin_r_21_V_read_reg_6358 <= max_bin_r_21_V;
        max_bin_r_22_V_read_reg_6380 <= max_bin_r_22_V;
        max_bin_r_23_V_read_reg_6402 <= max_bin_r_23_V;
        max_bin_r_24_V_read_reg_6424 <= max_bin_r_24_V;
        max_bin_r_25_V_read_reg_6446 <= max_bin_r_25_V;
        max_bin_r_26_V_read_reg_6468 <= max_bin_r_26_V;
        max_bin_r_27_V_read_reg_6490 <= max_bin_r_27_V;
        max_bin_r_28_V_read_reg_6512 <= max_bin_r_28_V;
        max_bin_r_29_V_read_reg_6534 <= max_bin_r_29_V;
        max_bin_r_2_V_read_reg_5940 <= max_bin_r_2_V;
        max_bin_r_30_V_read_reg_6556 <= max_bin_r_30_V;
        max_bin_r_31_V_read_reg_6578 <= max_bin_r_31_V;
        max_bin_r_3_V_read_reg_5962 <= max_bin_r_3_V;
        max_bin_r_4_V_read_reg_5984 <= max_bin_r_4_V;
        max_bin_r_5_V_read_reg_6006 <= max_bin_r_5_V;
        max_bin_r_64_V_read_reg_5901 <= max_bin_r_64_V;
        max_bin_r_65_V_read_reg_5923 <= max_bin_r_65_V;
        max_bin_r_66_V_read_reg_5945 <= max_bin_r_66_V;
        max_bin_r_67_V_read_reg_5967 <= max_bin_r_67_V;
        max_bin_r_68_V_read_reg_5989 <= max_bin_r_68_V;
        max_bin_r_69_V_read_reg_6011 <= max_bin_r_69_V;
        max_bin_r_6_V_read_reg_6028 <= max_bin_r_6_V;
        max_bin_r_70_V_read_reg_6033 <= max_bin_r_70_V;
        max_bin_r_71_V_read_reg_6055 <= max_bin_r_71_V;
        max_bin_r_72_V_read_reg_6077 <= max_bin_r_72_V;
        max_bin_r_73_V_read_reg_6099 <= max_bin_r_73_V;
        max_bin_r_74_V_read_reg_6121 <= max_bin_r_74_V;
        max_bin_r_75_V_read_reg_6143 <= max_bin_r_75_V;
        max_bin_r_76_V_read_reg_6165 <= max_bin_r_76_V;
        max_bin_r_77_V_read_reg_6187 <= max_bin_r_77_V;
        max_bin_r_78_V_read_reg_6209 <= max_bin_r_78_V;
        max_bin_r_79_V_read_reg_6231 <= max_bin_r_79_V;
        max_bin_r_7_V_read_reg_6050 <= max_bin_r_7_V;
        max_bin_r_80_V_read_reg_6253 <= max_bin_r_80_V;
        max_bin_r_81_V_read_reg_6275 <= max_bin_r_81_V;
        max_bin_r_82_V_read_reg_6297 <= max_bin_r_82_V;
        max_bin_r_83_V_read_reg_6319 <= max_bin_r_83_V;
        max_bin_r_84_V_read_reg_6341 <= max_bin_r_84_V;
        max_bin_r_85_V_read_reg_6363 <= max_bin_r_85_V;
        max_bin_r_86_V_read_reg_6385 <= max_bin_r_86_V;
        max_bin_r_87_V_read_reg_6407 <= max_bin_r_87_V;
        max_bin_r_88_V_read_reg_6429 <= max_bin_r_88_V;
        max_bin_r_89_V_read_reg_6451 <= max_bin_r_89_V;
        max_bin_r_8_V_read_reg_6072 <= max_bin_r_8_V;
        max_bin_r_90_V_read_reg_6473 <= max_bin_r_90_V;
        max_bin_r_91_V_read_reg_6495 <= max_bin_r_91_V;
        max_bin_r_92_V_read_reg_6517 <= max_bin_r_92_V;
        max_bin_r_93_V_read_reg_6539 <= max_bin_r_93_V;
        max_bin_r_94_V_read_reg_6561 <= max_bin_r_94_V;
        max_bin_r_95_V_read_reg_6583 <= max_bin_r_95_V;
        max_bin_r_9_V_read_reg_6094 <= max_bin_r_9_V;
        roi_seed_r_V_read_reg_5880 <= roi_seed_r_V;
        roi_seed_r_V_read_reg_5880_pp0_iter1_reg <= roi_seed_r_V_read_reg_5880;
        roi_seed_theta_V_rea_reg_5885 <= roi_seed_theta_V;
        roi_seed_theta_V_rea_reg_5885_pp0_iter1_reg <= roi_seed_theta_V_rea_reg_5885;
        select_ln280_10_reg_7159 <= select_ln280_10_fu_4171_p3;
        select_ln280_11_reg_7164 <= select_ln280_11_fu_4178_p3;
        select_ln280_13_reg_7175 <= select_ln280_13_fu_4184_p3;
        select_ln280_14_reg_7180 <= select_ln280_14_fu_4191_p3;
        select_ln280_16_reg_7191 <= select_ln280_16_fu_4197_p3;
        select_ln280_17_reg_7196 <= select_ln280_17_fu_4204_p3;
        select_ln280_19_reg_7207 <= select_ln280_19_fu_4210_p3;
        select_ln280_1_reg_7111 <= select_ln280_1_fu_4132_p3;
        select_ln280_20_reg_7212 <= select_ln280_20_fu_4217_p3;
        select_ln280_22_reg_7223 <= select_ln280_22_fu_4223_p3;
        select_ln280_23_reg_7228 <= select_ln280_23_fu_4230_p3;
        select_ln280_25_reg_7239 <= select_ln280_25_fu_4236_p3;
        select_ln280_26_reg_7244 <= select_ln280_26_fu_4243_p3;
        select_ln280_28_reg_7255 <= select_ln280_28_fu_4249_p3;
        select_ln280_29_reg_7260 <= select_ln280_29_fu_4256_p3;
        select_ln280_2_reg_7116 <= select_ln280_2_fu_4139_p3;
        select_ln280_31_reg_7271 <= select_ln280_31_fu_4262_p3;
        select_ln280_32_reg_7276 <= select_ln280_32_fu_4269_p3;
        select_ln280_34_reg_7287 <= select_ln280_34_fu_4275_p3;
        select_ln280_35_reg_7292 <= select_ln280_35_fu_4282_p3;
        select_ln280_37_reg_7303 <= select_ln280_37_fu_4288_p3;
        select_ln280_38_reg_7308 <= select_ln280_38_fu_4295_p3;
        select_ln280_40_reg_7319 <= select_ln280_40_fu_4301_p3;
        select_ln280_41_reg_7324 <= select_ln280_41_fu_4308_p3;
        select_ln280_43_reg_7335 <= select_ln280_43_fu_4314_p3;
        select_ln280_44_reg_7340 <= select_ln280_44_fu_4321_p3;
        select_ln280_46_reg_7351 <= select_ln280_46_fu_4327_p3;
        select_ln280_47_reg_7356 <= select_ln280_47_fu_4334_p3;
        select_ln280_49_reg_7367 <= select_ln280_49_fu_4340_p3;
        select_ln280_4_reg_7127 <= select_ln280_4_fu_4145_p3;
        select_ln280_50_reg_7372 <= select_ln280_50_fu_4347_p3;
        select_ln280_52_reg_7383 <= select_ln280_52_fu_4353_p3;
        select_ln280_53_reg_7388 <= select_ln280_53_fu_4360_p3;
        select_ln280_55_reg_7399 <= select_ln280_55_fu_4366_p3;
        select_ln280_56_reg_7404 <= select_ln280_56_fu_4373_p3;
        select_ln280_58_reg_7415 <= select_ln280_58_fu_4379_p3;
        select_ln280_59_reg_7420 <= select_ln280_59_fu_4386_p3;
        select_ln280_5_reg_7132 <= select_ln280_5_fu_4152_p3;
        select_ln280_61_reg_7431 <= select_ln280_61_fu_4392_p3;
        select_ln280_62_reg_7436 <= select_ln280_62_fu_4399_p3;
        select_ln280_64_reg_7447 <= select_ln280_64_fu_4405_p3;
        select_ln280_65_reg_7452 <= select_ln280_65_fu_4412_p3;
        select_ln280_67_reg_7463 <= select_ln280_67_fu_4418_p3;
        select_ln280_68_reg_7468 <= select_ln280_68_fu_4425_p3;
        select_ln280_70_reg_7479 <= select_ln280_70_fu_4431_p3;
        select_ln280_71_reg_7484 <= select_ln280_71_fu_4438_p3;
        select_ln280_73_reg_7495 <= select_ln280_73_fu_4444_p3;
        select_ln280_74_reg_7500 <= select_ln280_74_fu_4451_p3;
        select_ln280_76_reg_7511 <= select_ln280_76_fu_4457_p3;
        select_ln280_77_reg_7516 <= select_ln280_77_fu_4464_p3;
        select_ln280_79_reg_7527 <= select_ln280_79_fu_4470_p3;
        select_ln280_7_reg_7143 <= select_ln280_7_fu_4158_p3;
        select_ln280_80_reg_7532 <= select_ln280_80_fu_4477_p3;
        select_ln280_82_reg_7543 <= select_ln280_82_fu_4483_p3;
        select_ln280_83_reg_7548 <= select_ln280_83_fu_4490_p3;
        select_ln280_85_reg_7559 <= select_ln280_85_fu_4496_p3;
        select_ln280_86_reg_7564 <= select_ln280_86_fu_4503_p3;
        select_ln280_88_reg_7575 <= select_ln280_88_fu_4509_p3;
        select_ln280_89_reg_7580 <= select_ln280_89_fu_4516_p3;
        select_ln280_8_reg_7148 <= select_ln280_8_fu_4165_p3;
        select_ln280_91_reg_7591 <= select_ln280_91_fu_4522_p3;
        select_ln280_92_reg_7596 <= select_ln280_92_fu_4529_p3;
        select_ln280_94_reg_7607 <= select_ln280_94_fu_4535_p3;
        select_ln280_95_reg_7612 <= select_ln280_95_fu_4542_p3;
        select_ln895_100_reg_6615 <= select_ln895_100_fu_3476_p3;
        select_ln895_101_reg_6620 <= select_ln895_101_fu_3484_p3;
        select_ln895_103_reg_6631 <= select_ln895_103_fu_3492_p3;
        select_ln895_104_reg_6636 <= select_ln895_104_fu_3500_p3;
        select_ln895_106_reg_6647 <= select_ln895_106_fu_3508_p3;
        select_ln895_107_reg_6652 <= select_ln895_107_fu_3516_p3;
        select_ln895_109_reg_6663 <= select_ln895_109_fu_3524_p3;
        select_ln895_110_reg_6668 <= select_ln895_110_fu_3532_p3;
        select_ln895_112_reg_6679 <= select_ln895_112_fu_3540_p3;
        select_ln895_113_reg_6684 <= select_ln895_113_fu_3548_p3;
        select_ln895_115_reg_6695 <= select_ln895_115_fu_3556_p3;
        select_ln895_116_reg_6700 <= select_ln895_116_fu_3564_p3;
        select_ln895_118_reg_6711 <= select_ln895_118_fu_3572_p3;
        select_ln895_119_reg_6716 <= select_ln895_119_fu_3580_p3;
        select_ln895_11_reg_5972 <= select_ln895_11_fu_3228_p3;
        select_ln895_121_reg_6727 <= select_ln895_121_fu_3588_p3;
        select_ln895_122_reg_6732 <= select_ln895_122_fu_3596_p3;
        select_ln895_124_reg_6743 <= select_ln895_124_fu_3604_p3;
        select_ln895_125_reg_6748 <= select_ln895_125_fu_3612_p3;
        select_ln895_127_reg_6759 <= select_ln895_127_fu_3620_p3;
        select_ln895_128_reg_6764 <= select_ln895_128_fu_3628_p3;
        select_ln895_130_reg_6775 <= select_ln895_130_fu_3636_p3;
        select_ln895_131_reg_6780 <= select_ln895_131_fu_3644_p3;
        select_ln895_133_reg_6791 <= select_ln895_133_fu_3652_p3;
        select_ln895_134_reg_6796 <= select_ln895_134_fu_3660_p3;
        select_ln895_136_reg_6807 <= select_ln895_136_fu_3668_p3;
        select_ln895_137_reg_6812 <= select_ln895_137_fu_3676_p3;
        select_ln895_139_reg_6823 <= select_ln895_139_fu_3684_p3;
        select_ln895_140_reg_6828 <= select_ln895_140_fu_3692_p3;
        select_ln895_142_reg_6839 <= select_ln895_142_fu_3700_p3;
        select_ln895_143_reg_6844 <= select_ln895_143_fu_3708_p3;
        select_ln895_145_reg_6855 <= select_ln895_145_fu_3716_p3;
        select_ln895_146_reg_6860 <= select_ln895_146_fu_3724_p3;
        select_ln895_148_reg_6871 <= select_ln895_148_fu_3732_p3;
        select_ln895_149_reg_6876 <= select_ln895_149_fu_3740_p3;
        select_ln895_14_reg_5994 <= select_ln895_14_fu_3236_p3;
        select_ln895_151_reg_6887 <= select_ln895_151_fu_3748_p3;
        select_ln895_152_reg_6892 <= select_ln895_152_fu_3756_p3;
        select_ln895_154_reg_6903 <= select_ln895_154_fu_3764_p3;
        select_ln895_155_reg_6908 <= select_ln895_155_fu_3772_p3;
        select_ln895_157_reg_6919 <= select_ln895_157_fu_3780_p3;
        select_ln895_158_reg_6924 <= select_ln895_158_fu_3788_p3;
        select_ln895_160_reg_6935 <= select_ln895_160_fu_3796_p3;
        select_ln895_161_reg_6940 <= select_ln895_161_fu_3804_p3;
        select_ln895_163_reg_6951 <= select_ln895_163_fu_3812_p3;
        select_ln895_164_reg_6956 <= select_ln895_164_fu_3820_p3;
        select_ln895_166_reg_6967 <= select_ln895_166_fu_3828_p3;
        select_ln895_167_reg_6972 <= select_ln895_167_fu_3836_p3;
        select_ln895_169_reg_6983 <= select_ln895_169_fu_3844_p3;
        select_ln895_170_reg_6988 <= select_ln895_170_fu_3852_p3;
        select_ln895_172_reg_6999 <= select_ln895_172_fu_3860_p3;
        select_ln895_173_reg_7004 <= select_ln895_173_fu_3868_p3;
        select_ln895_175_reg_7015 <= select_ln895_175_fu_3876_p3;
        select_ln895_176_reg_7020 <= select_ln895_176_fu_3884_p3;
        select_ln895_178_reg_7031 <= select_ln895_178_fu_3892_p3;
        select_ln895_179_reg_7036 <= select_ln895_179_fu_3900_p3;
        select_ln895_17_reg_6016 <= select_ln895_17_fu_3244_p3;
        select_ln895_181_reg_7047 <= select_ln895_181_fu_3908_p3;
        select_ln895_182_reg_7052 <= select_ln895_182_fu_3916_p3;
        select_ln895_184_reg_7063 <= select_ln895_184_fu_3924_p3;
        select_ln895_185_reg_7068 <= select_ln895_185_fu_3932_p3;
        select_ln895_187_reg_7079 <= select_ln895_187_fu_3940_p3;
        select_ln895_188_reg_7084 <= select_ln895_188_fu_3948_p3;
        select_ln895_190_reg_7095 <= select_ln895_190_fu_3956_p3;
        select_ln895_191_reg_7100 <= select_ln895_191_fu_3964_p3;
        select_ln895_20_reg_6038 <= select_ln895_20_fu_3252_p3;
        select_ln895_23_reg_6060 <= select_ln895_23_fu_3260_p3;
        select_ln895_26_reg_6082 <= select_ln895_26_fu_3268_p3;
        select_ln895_29_reg_6104 <= select_ln895_29_fu_3276_p3;
        select_ln895_2_reg_5906 <= select_ln895_2_fu_3204_p3;
        select_ln895_32_reg_6126 <= select_ln895_32_fu_3284_p3;
        select_ln895_35_reg_6148 <= select_ln895_35_fu_3292_p3;
        select_ln895_38_reg_6170 <= select_ln895_38_fu_3300_p3;
        select_ln895_41_reg_6192 <= select_ln895_41_fu_3308_p3;
        select_ln895_44_reg_6214 <= select_ln895_44_fu_3316_p3;
        select_ln895_47_reg_6236 <= select_ln895_47_fu_3324_p3;
        select_ln895_50_reg_6258 <= select_ln895_50_fu_3332_p3;
        select_ln895_53_reg_6280 <= select_ln895_53_fu_3340_p3;
        select_ln895_56_reg_6302 <= select_ln895_56_fu_3348_p3;
        select_ln895_59_reg_6324 <= select_ln895_59_fu_3356_p3;
        select_ln895_5_reg_5928 <= select_ln895_5_fu_3212_p3;
        select_ln895_62_reg_6346 <= select_ln895_62_fu_3364_p3;
        select_ln895_65_reg_6368 <= select_ln895_65_fu_3372_p3;
        select_ln895_68_reg_6390 <= select_ln895_68_fu_3380_p3;
        select_ln895_71_reg_6412 <= select_ln895_71_fu_3388_p3;
        select_ln895_74_reg_6434 <= select_ln895_74_fu_3396_p3;
        select_ln895_77_reg_6456 <= select_ln895_77_fu_3404_p3;
        select_ln895_80_reg_6478 <= select_ln895_80_fu_3412_p3;
        select_ln895_83_reg_6500 <= select_ln895_83_fu_3420_p3;
        select_ln895_86_reg_6522 <= select_ln895_86_fu_3428_p3;
        select_ln895_89_reg_6544 <= select_ln895_89_fu_3436_p3;
        select_ln895_8_reg_5950 <= select_ln895_8_fu_3220_p3;
        select_ln895_92_reg_6566 <= select_ln895_92_fu_3444_p3;
        select_ln895_95_reg_6588 <= select_ln895_95_fu_3452_p3;
        select_ln895_97_reg_6599 <= select_ln895_97_fu_3460_p3;
        select_ln895_98_reg_6604 <= select_ln895_98_fu_3468_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        hls_LT_r_V_ap_vld = 1'b1;
    end else begin
        hls_LT_r_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        hls_LT_r_global_V_ap_vld = 1'b1;
    end else begin
        hls_LT_r_global_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        hls_LT_theta_V_ap_vld = 1'b1;
    end else begin
        hls_LT_theta_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        hls_LT_theta_global_V_ap_vld = 1'b1;
    end else begin
        hls_LT_theta_global_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_max_bin_count_V_ap_vld = 1'b1;
    end else begin
        res_max_bin_count_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_max_bin_r_V_ap_vld = 1'b1;
    end else begin
        res_max_bin_r_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        res_max_bin_theta_V_ap_vld = 1'b1;
    end else begin
        res_max_bin_theta_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign hls_LT_r_V = zext_ln708_1_fu_5841_p1;

assign hls_LT_r_global_V = (zext_ln708_1_fu_5841_p1 + roi_seed_r_V_read_reg_5880_pp0_iter6_reg);

assign hls_LT_theta_V = p_Val2_3_fu_5817_p2;

assign hls_LT_theta_global_V = {{ret_V_fu_5858_p2[21:7]}};

assign icmp_ln895_100_fu_3092_p2 = ((select_ln280_11_reg_7164 > select_ln280_59_reg_7420) ? 1'b1 : 1'b0);

assign icmp_ln895_101_fu_3096_p2 = ((select_ln280_14_reg_7180 > select_ln280_62_reg_7436) ? 1'b1 : 1'b0);

assign icmp_ln895_102_fu_3100_p2 = ((select_ln280_17_reg_7196 > select_ln280_65_reg_7452) ? 1'b1 : 1'b0);

assign icmp_ln895_103_fu_3104_p2 = ((select_ln280_20_reg_7212 > select_ln280_68_reg_7468) ? 1'b1 : 1'b0);

assign icmp_ln895_104_fu_3108_p2 = ((select_ln280_23_reg_7228 > select_ln280_71_reg_7484) ? 1'b1 : 1'b0);

assign icmp_ln895_105_fu_3112_p2 = ((select_ln280_26_reg_7244 > select_ln280_74_reg_7500) ? 1'b1 : 1'b0);

assign icmp_ln895_106_fu_3116_p2 = ((select_ln280_29_reg_7260 > select_ln280_77_reg_7516) ? 1'b1 : 1'b0);

assign icmp_ln895_107_fu_3120_p2 = ((select_ln280_32_reg_7276 > select_ln280_80_reg_7532) ? 1'b1 : 1'b0);

assign icmp_ln895_108_fu_3124_p2 = ((select_ln280_35_reg_7292 > select_ln280_83_reg_7548) ? 1'b1 : 1'b0);

assign icmp_ln895_109_fu_3128_p2 = ((select_ln280_38_reg_7308 > select_ln280_86_reg_7564) ? 1'b1 : 1'b0);

assign icmp_ln895_10_fu_2628_p2 = ((max_bin_count_10_V > max_bin_count_74_V) ? 1'b1 : 1'b0);

assign icmp_ln895_110_fu_3132_p2 = ((select_ln280_41_reg_7324 > select_ln280_89_reg_7580) ? 1'b1 : 1'b0);

assign icmp_ln895_111_fu_3136_p2 = ((select_ln280_44_reg_7340 > select_ln280_92_reg_7596) ? 1'b1 : 1'b0);

assign icmp_ln895_112_fu_3140_p2 = ((select_ln280_47_reg_7356 > select_ln280_95_reg_7612) ? 1'b1 : 1'b0);

assign icmp_ln895_113_fu_3144_p2 = ((select_ln294_2_reg_7624 > select_ln294_26_reg_7724) ? 1'b1 : 1'b0);

assign icmp_ln895_114_fu_3148_p2 = ((select_ln294_5_reg_7636 > select_ln294_29_reg_7740) ? 1'b1 : 1'b0);

assign icmp_ln895_115_fu_3152_p2 = ((select_ln294_8_reg_7648 > select_ln294_32_reg_7756) ? 1'b1 : 1'b0);

assign icmp_ln895_116_fu_3156_p2 = ((select_ln294_11_reg_7660 > select_ln294_35_reg_7772) ? 1'b1 : 1'b0);

assign icmp_ln895_117_fu_3160_p2 = ((select_ln294_14_reg_7672 > select_ln294_38_reg_7788) ? 1'b1 : 1'b0);

assign icmp_ln895_118_fu_3164_p2 = ((select_ln294_17_reg_7684 > select_ln294_41_reg_7804) ? 1'b1 : 1'b0);

assign icmp_ln895_119_fu_3168_p2 = ((select_ln294_20_reg_7696 > select_ln294_44_reg_7820) ? 1'b1 : 1'b0);

assign icmp_ln895_11_fu_2634_p2 = ((max_bin_count_11_V > max_bin_count_75_V) ? 1'b1 : 1'b0);

assign icmp_ln895_120_fu_3172_p2 = ((select_ln294_23_reg_7708 > select_ln294_47_reg_7836) ? 1'b1 : 1'b0);

assign icmp_ln895_121_fu_3176_p2 = ((select_ln308_2_reg_7852 > select_ln308_14_reg_7916) ? 1'b1 : 1'b0);

assign icmp_ln895_122_fu_3180_p2 = ((select_ln308_5_reg_7868 > select_ln308_17_reg_7932) ? 1'b1 : 1'b0);

assign icmp_ln895_123_fu_3184_p2 = ((select_ln308_8_reg_7884 > select_ln308_20_reg_7948) ? 1'b1 : 1'b0);

assign icmp_ln895_124_fu_3188_p2 = ((select_ln308_11_reg_7900 > select_ln308_23_reg_7964) ? 1'b1 : 1'b0);

assign icmp_ln895_125_fu_3192_p2 = ((select_ln322_2_reg_7980 > select_ln322_8_reg_8012) ? 1'b1 : 1'b0);

assign icmp_ln895_126_fu_3196_p2 = ((select_ln322_5_reg_7996 > select_ln322_11_reg_8028) ? 1'b1 : 1'b0);

assign icmp_ln895_12_fu_2640_p2 = ((max_bin_count_12_V > max_bin_count_76_V) ? 1'b1 : 1'b0);

assign icmp_ln895_13_fu_2646_p2 = ((max_bin_count_13_V > max_bin_count_77_V) ? 1'b1 : 1'b0);

assign icmp_ln895_14_fu_2652_p2 = ((max_bin_count_14_V > max_bin_count_78_V) ? 1'b1 : 1'b0);

assign icmp_ln895_15_fu_2658_p2 = ((max_bin_count_15_V > max_bin_count_79_V) ? 1'b1 : 1'b0);

assign icmp_ln895_16_fu_2604_p2 = ((max_bin_count_6_V > max_bin_count_70_V) ? 1'b1 : 1'b0);

assign icmp_ln895_17_fu_2670_p2 = ((max_bin_count_17_V > max_bin_count_81_V) ? 1'b1 : 1'b0);

assign icmp_ln895_18_fu_2676_p2 = ((max_bin_count_18_V > max_bin_count_82_V) ? 1'b1 : 1'b0);

assign icmp_ln895_19_fu_2682_p2 = ((max_bin_count_19_V > max_bin_count_83_V) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_2574_p2 = ((max_bin_count_1_V > max_bin_count_65_V) ? 1'b1 : 1'b0);

assign icmp_ln895_20_fu_2688_p2 = ((max_bin_count_20_V > max_bin_count_84_V) ? 1'b1 : 1'b0);

assign icmp_ln895_21_fu_2694_p2 = ((max_bin_count_21_V > max_bin_count_85_V) ? 1'b1 : 1'b0);

assign icmp_ln895_22_fu_2700_p2 = ((max_bin_count_22_V > max_bin_count_86_V) ? 1'b1 : 1'b0);

assign icmp_ln895_23_fu_2706_p2 = ((max_bin_count_23_V > max_bin_count_87_V) ? 1'b1 : 1'b0);

assign icmp_ln895_24_fu_2712_p2 = ((max_bin_count_24_V > max_bin_count_88_V) ? 1'b1 : 1'b0);

assign icmp_ln895_25_fu_2718_p2 = ((max_bin_count_25_V > max_bin_count_89_V) ? 1'b1 : 1'b0);

assign icmp_ln895_26_fu_2724_p2 = ((max_bin_count_26_V > max_bin_count_90_V) ? 1'b1 : 1'b0);

assign icmp_ln895_27_fu_2730_p2 = ((max_bin_count_27_V > max_bin_count_91_V) ? 1'b1 : 1'b0);

assign icmp_ln895_28_fu_2664_p2 = ((max_bin_count_16_V > max_bin_count_80_V) ? 1'b1 : 1'b0);

assign icmp_ln895_29_fu_2742_p2 = ((max_bin_count_29_V > max_bin_count_93_V) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_2580_p2 = ((max_bin_count_2_V > max_bin_count_66_V) ? 1'b1 : 1'b0);

assign icmp_ln895_30_fu_2748_p2 = ((max_bin_count_30_V > max_bin_count_94_V) ? 1'b1 : 1'b0);

assign icmp_ln895_31_fu_2754_p2 = ((max_bin_count_31_V > max_bin_count_95_V) ? 1'b1 : 1'b0);

assign icmp_ln895_32_fu_2760_p2 = ((max_bin_count_32_V > max_bin_count_96_V) ? 1'b1 : 1'b0);

assign icmp_ln895_33_fu_2766_p2 = ((max_bin_count_33_V > max_bin_count_97_V) ? 1'b1 : 1'b0);

assign icmp_ln895_34_fu_2772_p2 = ((max_bin_count_34_V > max_bin_count_98_V) ? 1'b1 : 1'b0);

assign icmp_ln895_35_fu_2778_p2 = ((max_bin_count_35_V > max_bin_count_99_V) ? 1'b1 : 1'b0);

assign icmp_ln895_36_fu_2784_p2 = ((max_bin_count_36_V > max_bin_count_100_V) ? 1'b1 : 1'b0);

assign icmp_ln895_37_fu_2790_p2 = ((max_bin_count_37_V > max_bin_count_101_V) ? 1'b1 : 1'b0);

assign icmp_ln895_38_fu_2796_p2 = ((max_bin_count_38_V > max_bin_count_102_V) ? 1'b1 : 1'b0);

assign icmp_ln895_39_fu_2802_p2 = ((max_bin_count_39_V > max_bin_count_103_V) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_2586_p2 = ((max_bin_count_3_V > max_bin_count_67_V) ? 1'b1 : 1'b0);

assign icmp_ln895_40_fu_2808_p2 = ((max_bin_count_40_V > max_bin_count_104_V) ? 1'b1 : 1'b0);

assign icmp_ln895_41_fu_2814_p2 = ((max_bin_count_41_V > max_bin_count_105_V) ? 1'b1 : 1'b0);

assign icmp_ln895_42_fu_2820_p2 = ((max_bin_count_42_V > max_bin_count_106_V) ? 1'b1 : 1'b0);

assign icmp_ln895_43_fu_2826_p2 = ((max_bin_count_43_V > max_bin_count_107_V) ? 1'b1 : 1'b0);

assign icmp_ln895_44_fu_2832_p2 = ((max_bin_count_44_V > max_bin_count_108_V) ? 1'b1 : 1'b0);

assign icmp_ln895_45_fu_2838_p2 = ((max_bin_count_45_V > max_bin_count_109_V) ? 1'b1 : 1'b0);

assign icmp_ln895_46_fu_2844_p2 = ((max_bin_count_46_V > max_bin_count_110_V) ? 1'b1 : 1'b0);

assign icmp_ln895_47_fu_2850_p2 = ((max_bin_count_47_V > max_bin_count_111_V) ? 1'b1 : 1'b0);

assign icmp_ln895_48_fu_2856_p2 = ((max_bin_count_48_V > max_bin_count_112_V) ? 1'b1 : 1'b0);

assign icmp_ln895_49_fu_2862_p2 = ((max_bin_count_49_V > max_bin_count_113_V) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_2592_p2 = ((max_bin_count_4_V > max_bin_count_68_V) ? 1'b1 : 1'b0);

assign icmp_ln895_50_fu_2868_p2 = ((max_bin_count_50_V > max_bin_count_114_V) ? 1'b1 : 1'b0);

assign icmp_ln895_51_fu_2874_p2 = ((max_bin_count_51_V > max_bin_count_115_V) ? 1'b1 : 1'b0);

assign icmp_ln895_52_fu_2880_p2 = ((max_bin_count_52_V > max_bin_count_116_V) ? 1'b1 : 1'b0);

assign icmp_ln895_53_fu_2886_p2 = ((max_bin_count_53_V > max_bin_count_117_V) ? 1'b1 : 1'b0);

assign icmp_ln895_54_fu_2892_p2 = ((max_bin_count_54_V > max_bin_count_118_V) ? 1'b1 : 1'b0);

assign icmp_ln895_55_fu_2898_p2 = ((max_bin_count_55_V > max_bin_count_119_V) ? 1'b1 : 1'b0);

assign icmp_ln895_56_fu_2904_p2 = ((max_bin_count_56_V > max_bin_count_120_V) ? 1'b1 : 1'b0);

assign icmp_ln895_57_fu_2910_p2 = ((max_bin_count_57_V > max_bin_count_121_V) ? 1'b1 : 1'b0);

assign icmp_ln895_58_fu_2916_p2 = ((max_bin_count_58_V > max_bin_count_122_V) ? 1'b1 : 1'b0);

assign icmp_ln895_59_fu_2922_p2 = ((max_bin_count_59_V > max_bin_count_123_V) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_3200_p2 = ((res_max_bin_count_t_s_reg_8044 > res_max_bin_count_t_1_reg_8060) ? 1'b1 : 1'b0);

assign icmp_ln895_60_fu_2928_p2 = ((max_bin_count_60_V > max_bin_count_124_V) ? 1'b1 : 1'b0);

assign icmp_ln895_61_fu_2934_p2 = ((max_bin_count_61_V > max_bin_count_125_V) ? 1'b1 : 1'b0);

assign icmp_ln895_62_fu_2940_p2 = ((max_bin_count_62_V > max_bin_count_126_V) ? 1'b1 : 1'b0);

assign icmp_ln895_63_fu_2946_p2 = ((max_bin_count_63_V > max_bin_count_127_V) ? 1'b1 : 1'b0);

assign icmp_ln895_64_fu_2736_p2 = ((max_bin_count_28_V > max_bin_count_92_V) ? 1'b1 : 1'b0);

assign icmp_ln895_65_fu_2952_p2 = ((select_ln895_2_reg_5906 > select_ln895_98_reg_6604) ? 1'b1 : 1'b0);

assign icmp_ln895_66_fu_2956_p2 = ((select_ln895_5_reg_5928 > select_ln895_101_reg_6620) ? 1'b1 : 1'b0);

assign icmp_ln895_67_fu_2960_p2 = ((select_ln895_8_reg_5950 > select_ln895_104_reg_6636) ? 1'b1 : 1'b0);

assign icmp_ln895_68_fu_2964_p2 = ((select_ln895_11_reg_5972 > select_ln895_107_reg_6652) ? 1'b1 : 1'b0);

assign icmp_ln895_69_fu_2968_p2 = ((select_ln895_14_reg_5994 > select_ln895_110_reg_6668) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_2598_p2 = ((max_bin_count_5_V > max_bin_count_69_V) ? 1'b1 : 1'b0);

assign icmp_ln895_70_fu_2972_p2 = ((select_ln895_17_reg_6016 > select_ln895_113_reg_6684) ? 1'b1 : 1'b0);

assign icmp_ln895_71_fu_2976_p2 = ((select_ln895_20_reg_6038 > select_ln895_116_reg_6700) ? 1'b1 : 1'b0);

assign icmp_ln895_72_fu_2980_p2 = ((select_ln895_23_reg_6060 > select_ln895_119_reg_6716) ? 1'b1 : 1'b0);

assign icmp_ln895_73_fu_2984_p2 = ((select_ln895_26_reg_6082 > select_ln895_122_reg_6732) ? 1'b1 : 1'b0);

assign icmp_ln895_74_fu_2988_p2 = ((select_ln895_29_reg_6104 > select_ln895_125_reg_6748) ? 1'b1 : 1'b0);

assign icmp_ln895_75_fu_2992_p2 = ((select_ln895_32_reg_6126 > select_ln895_128_reg_6764) ? 1'b1 : 1'b0);

assign icmp_ln895_76_fu_2996_p2 = ((select_ln895_35_reg_6148 > select_ln895_131_reg_6780) ? 1'b1 : 1'b0);

assign icmp_ln895_77_fu_3000_p2 = ((select_ln895_38_reg_6170 > select_ln895_134_reg_6796) ? 1'b1 : 1'b0);

assign icmp_ln895_78_fu_3004_p2 = ((select_ln895_41_reg_6192 > select_ln895_137_reg_6812) ? 1'b1 : 1'b0);

assign icmp_ln895_79_fu_3008_p2 = ((select_ln895_44_reg_6214 > select_ln895_140_reg_6828) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_2610_p2 = ((max_bin_count_7_V > max_bin_count_71_V) ? 1'b1 : 1'b0);

assign icmp_ln895_80_fu_3012_p2 = ((select_ln895_47_reg_6236 > select_ln895_143_reg_6844) ? 1'b1 : 1'b0);

assign icmp_ln895_81_fu_3016_p2 = ((select_ln895_50_reg_6258 > select_ln895_146_reg_6860) ? 1'b1 : 1'b0);

assign icmp_ln895_82_fu_3020_p2 = ((select_ln895_53_reg_6280 > select_ln895_149_reg_6876) ? 1'b1 : 1'b0);

assign icmp_ln895_83_fu_3024_p2 = ((select_ln895_56_reg_6302 > select_ln895_152_reg_6892) ? 1'b1 : 1'b0);

assign icmp_ln895_84_fu_3028_p2 = ((select_ln895_59_reg_6324 > select_ln895_155_reg_6908) ? 1'b1 : 1'b0);

assign icmp_ln895_85_fu_3032_p2 = ((select_ln895_62_reg_6346 > select_ln895_158_reg_6924) ? 1'b1 : 1'b0);

assign icmp_ln895_86_fu_3036_p2 = ((select_ln895_65_reg_6368 > select_ln895_161_reg_6940) ? 1'b1 : 1'b0);

assign icmp_ln895_87_fu_3040_p2 = ((select_ln895_68_reg_6390 > select_ln895_164_reg_6956) ? 1'b1 : 1'b0);

assign icmp_ln895_88_fu_3044_p2 = ((select_ln895_71_reg_6412 > select_ln895_167_reg_6972) ? 1'b1 : 1'b0);

assign icmp_ln895_89_fu_3048_p2 = ((select_ln895_74_reg_6434 > select_ln895_170_reg_6988) ? 1'b1 : 1'b0);

assign icmp_ln895_8_fu_2616_p2 = ((max_bin_count_8_V > max_bin_count_72_V) ? 1'b1 : 1'b0);

assign icmp_ln895_90_fu_3052_p2 = ((select_ln895_77_reg_6456 > select_ln895_173_reg_7004) ? 1'b1 : 1'b0);

assign icmp_ln895_91_fu_3056_p2 = ((select_ln895_80_reg_6478 > select_ln895_176_reg_7020) ? 1'b1 : 1'b0);

assign icmp_ln895_92_fu_3060_p2 = ((select_ln895_83_reg_6500 > select_ln895_179_reg_7036) ? 1'b1 : 1'b0);

assign icmp_ln895_93_fu_3064_p2 = ((select_ln895_86_reg_6522 > select_ln895_182_reg_7052) ? 1'b1 : 1'b0);

assign icmp_ln895_94_fu_3068_p2 = ((select_ln895_89_reg_6544 > select_ln895_185_reg_7068) ? 1'b1 : 1'b0);

assign icmp_ln895_95_fu_3072_p2 = ((select_ln895_92_reg_6566 > select_ln895_188_reg_7084) ? 1'b1 : 1'b0);

assign icmp_ln895_96_fu_3076_p2 = ((select_ln895_95_reg_6588 > select_ln895_191_reg_7100) ? 1'b1 : 1'b0);

assign icmp_ln895_97_fu_3080_p2 = ((select_ln280_2_reg_7116 > select_ln280_50_reg_7372) ? 1'b1 : 1'b0);

assign icmp_ln895_98_fu_3084_p2 = ((select_ln280_5_reg_7132 > select_ln280_53_reg_7388) ? 1'b1 : 1'b0);

assign icmp_ln895_99_fu_3088_p2 = ((select_ln280_8_reg_7148 > select_ln280_56_reg_7404) ? 1'b1 : 1'b0);

assign icmp_ln895_9_fu_2622_p2 = ((max_bin_count_9_V > max_bin_count_73_V) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2568_p2 = ((max_bin_count_0_V > max_bin_count_64_V) ? 1'b1 : 1'b0);

assign lhs_V_fu_5846_p3 = {{p_Val2_3_fu_5817_p2}, {7'd0}};

assign p_Val2_3_fu_5817_p2 = (t0_V_fu_5810_p3 | 9'd2);

assign p_Val2_5_fu_5835_p2 = (shl_ln_fu_5828_p3 | 9'd2);

assign res_max_bin_count_V = res_max_bin_count_t_2_reg_8078;

assign res_max_bin_count_t_1_fu_5780_p3 = ((icmp_ln895_126_fu_3196_p2[0:0] === 1'b1) ? select_ln322_5_reg_7996 : select_ln322_11_reg_8028);

assign res_max_bin_count_t_2_fu_5804_p3 = ((icmp_ln895_5_fu_3200_p2[0:0] === 1'b1) ? res_max_bin_count_t_s_reg_8044 : res_max_bin_count_t_1_reg_8060);

assign res_max_bin_count_t_s_fu_5761_p3 = ((icmp_ln895_125_fu_3192_p2[0:0] === 1'b1) ? select_ln322_2_reg_7980 : select_ln322_8_reg_8012);

assign res_max_bin_r_V = res_max_bin_r_t_V_3_reg_8066;

assign res_max_bin_r_t_V_1_fu_5773_p3 = ((icmp_ln895_126_fu_3196_p2[0:0] === 1'b1) ? select_ln322_4_fu_5749_p3 : select_ln322_10_reg_8023);

assign res_max_bin_r_t_V_3_fu_5791_p3 = ((icmp_ln895_5_fu_3200_p2[0:0] === 1'b1) ? res_max_bin_r_t_V_reg_8039 : res_max_bin_r_t_V_1_reg_8055);

assign res_max_bin_r_t_V_fu_5754_p3 = ((icmp_ln895_125_fu_3192_p2[0:0] === 1'b1) ? select_ln322_1_fu_5744_p3 : select_ln322_7_reg_8007);

assign res_max_bin_theta_V = res_max_bin_theta_t_2_reg_8072;

assign res_max_bin_theta_t_1_fu_5767_p3 = ((icmp_ln895_126_fu_3196_p2[0:0] === 1'b1) ? select_ln322_3_reg_7991 : select_ln322_9_reg_8018);

assign res_max_bin_theta_t_2_fu_5797_p3 = ((icmp_ln895_5_fu_3200_p2[0:0] === 1'b1) ? res_max_bin_theta_t_s_fu_5786_p3 : res_max_bin_theta_t_1_reg_8050);

assign res_max_bin_theta_t_s_fu_5786_p3 = ((icmp_ln895_125_reg_8034[0:0] === 1'b1) ? select_ln322_reg_7975_pp0_iter5_reg : select_ln322_6_reg_8002_pp0_iter5_reg);

assign ret_V_fu_5858_p2 = (zext_ln728_fu_5854_p1 + roi_seed_theta_V_rea_reg_5885_pp0_iter6_reg);

assign select_ln280_10_fu_4171_p3 = ((icmp_ln895_68_fu_2964_p2[0:0] === 1'b1) ? select_ln895_10_fu_3987_p3 : select_ln895_106_reg_6647);

assign select_ln280_11_fu_4178_p3 = ((icmp_ln895_68_fu_2964_p2[0:0] === 1'b1) ? select_ln895_11_reg_5972 : select_ln895_107_reg_6652);

assign select_ln280_12_fu_4916_p3 = ((icmp_ln895_69_reg_7170_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_12_fu_4692_p3 : select_ln895_108_fu_4804_p3);

assign select_ln280_13_fu_4184_p3 = ((icmp_ln895_69_fu_2968_p2[0:0] === 1'b1) ? select_ln895_13_fu_3992_p3 : select_ln895_109_reg_6663);

assign select_ln280_14_fu_4191_p3 = ((icmp_ln895_69_fu_2968_p2[0:0] === 1'b1) ? select_ln895_14_reg_5994 : select_ln895_110_reg_6668);

assign select_ln280_15_fu_4923_p3 = ((icmp_ln895_70_reg_7186_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_15_fu_4699_p3 : select_ln895_111_fu_4811_p3);

assign select_ln280_16_fu_4197_p3 = ((icmp_ln895_70_fu_2972_p2[0:0] === 1'b1) ? select_ln895_16_fu_3997_p3 : select_ln895_112_reg_6679);

assign select_ln280_17_fu_4204_p3 = ((icmp_ln895_70_fu_2972_p2[0:0] === 1'b1) ? select_ln895_17_reg_6016 : select_ln895_113_reg_6684);

assign select_ln280_18_fu_4930_p3 = ((icmp_ln895_71_reg_7202_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_18_fu_4706_p3 : select_ln895_114_fu_4818_p3);

assign select_ln280_19_fu_4210_p3 = ((icmp_ln895_71_fu_2976_p2[0:0] === 1'b1) ? select_ln895_19_fu_4002_p3 : select_ln895_115_reg_6695);

assign select_ln280_1_fu_4132_p3 = ((icmp_ln895_65_fu_2952_p2[0:0] === 1'b1) ? select_ln895_1_fu_3972_p3 : select_ln895_97_reg_6599);

assign select_ln280_20_fu_4217_p3 = ((icmp_ln895_71_fu_2976_p2[0:0] === 1'b1) ? select_ln895_20_reg_6038 : select_ln895_116_reg_6700);

assign select_ln280_21_fu_4937_p3 = ((icmp_ln895_72_reg_7218_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_21_fu_4713_p3 : select_ln895_117_fu_4825_p3);

assign select_ln280_22_fu_4223_p3 = ((icmp_ln895_72_fu_2980_p2[0:0] === 1'b1) ? select_ln895_22_fu_4007_p3 : select_ln895_118_reg_6711);

assign select_ln280_23_fu_4230_p3 = ((icmp_ln895_72_fu_2980_p2[0:0] === 1'b1) ? select_ln895_23_reg_6060 : select_ln895_119_reg_6716);

assign select_ln280_24_fu_5512_p3 = ((icmp_ln895_73_reg_7234_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_24_fu_5288_p3 : select_ln895_120_fu_5400_p3);

assign select_ln280_25_fu_4236_p3 = ((icmp_ln895_73_fu_2984_p2[0:0] === 1'b1) ? select_ln895_25_fu_4012_p3 : select_ln895_121_reg_6727);

assign select_ln280_26_fu_4243_p3 = ((icmp_ln895_73_fu_2984_p2[0:0] === 1'b1) ? select_ln895_26_reg_6082 : select_ln895_122_reg_6732);

assign select_ln280_27_fu_5519_p3 = ((icmp_ln895_74_reg_7250_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_27_fu_5295_p3 : select_ln895_123_fu_5407_p3);

assign select_ln280_28_fu_4249_p3 = ((icmp_ln895_74_fu_2988_p2[0:0] === 1'b1) ? select_ln895_28_fu_4017_p3 : select_ln895_124_reg_6743);

assign select_ln280_29_fu_4256_p3 = ((icmp_ln895_74_fu_2988_p2[0:0] === 1'b1) ? select_ln895_29_reg_6104 : select_ln895_125_reg_6748);

assign select_ln280_2_fu_4139_p3 = ((icmp_ln895_65_fu_2952_p2[0:0] === 1'b1) ? select_ln895_2_reg_5906 : select_ln895_98_reg_6604);

assign select_ln280_30_fu_5526_p3 = ((icmp_ln895_75_reg_7266_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_30_fu_5302_p3 : select_ln895_126_fu_5414_p3);

assign select_ln280_31_fu_4262_p3 = ((icmp_ln895_75_fu_2992_p2[0:0] === 1'b1) ? select_ln895_31_fu_4022_p3 : select_ln895_127_reg_6759);

assign select_ln280_32_fu_4269_p3 = ((icmp_ln895_75_fu_2992_p2[0:0] === 1'b1) ? select_ln895_32_reg_6126 : select_ln895_128_reg_6764);

assign select_ln280_33_fu_5533_p3 = ((icmp_ln895_76_reg_7282_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_33_fu_5309_p3 : select_ln895_129_fu_5421_p3);

assign select_ln280_34_fu_4275_p3 = ((icmp_ln895_76_fu_2996_p2[0:0] === 1'b1) ? select_ln895_34_fu_4027_p3 : select_ln895_130_reg_6775);

assign select_ln280_35_fu_4282_p3 = ((icmp_ln895_76_fu_2996_p2[0:0] === 1'b1) ? select_ln895_35_reg_6148 : select_ln895_131_reg_6780);

assign select_ln280_36_fu_4944_p3 = ((icmp_ln895_77_reg_7298_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_36_fu_4720_p3 : select_ln895_132_fu_4832_p3);

assign select_ln280_37_fu_4288_p3 = ((icmp_ln895_77_fu_3000_p2[0:0] === 1'b1) ? select_ln895_37_fu_4032_p3 : select_ln895_133_reg_6791);

assign select_ln280_38_fu_4295_p3 = ((icmp_ln895_77_fu_3000_p2[0:0] === 1'b1) ? select_ln895_38_reg_6170 : select_ln895_134_reg_6796);

assign select_ln280_39_fu_4951_p3 = ((icmp_ln895_78_reg_7314_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_39_fu_4727_p3 : select_ln895_135_fu_4839_p3);

assign select_ln280_3_fu_5491_p3 = ((icmp_ln895_66_reg_7122_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_3_fu_5267_p3 : select_ln895_99_fu_5379_p3);

assign select_ln280_40_fu_4301_p3 = ((icmp_ln895_78_fu_3004_p2[0:0] === 1'b1) ? select_ln895_40_fu_4037_p3 : select_ln895_136_reg_6807);

assign select_ln280_41_fu_4308_p3 = ((icmp_ln895_78_fu_3004_p2[0:0] === 1'b1) ? select_ln895_41_reg_6192 : select_ln895_137_reg_6812);

assign select_ln280_42_fu_4958_p3 = ((icmp_ln895_79_reg_7330_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_42_fu_4734_p3 : select_ln895_138_fu_4846_p3);

assign select_ln280_43_fu_4314_p3 = ((icmp_ln895_79_fu_3008_p2[0:0] === 1'b1) ? select_ln895_43_fu_4042_p3 : select_ln895_139_reg_6823);

assign select_ln280_44_fu_4321_p3 = ((icmp_ln895_79_fu_3008_p2[0:0] === 1'b1) ? select_ln895_44_reg_6214 : select_ln895_140_reg_6828);

assign select_ln280_45_fu_4965_p3 = ((icmp_ln895_80_reg_7346_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_45_fu_4741_p3 : select_ln895_141_fu_4853_p3);

assign select_ln280_46_fu_4327_p3 = ((icmp_ln895_80_fu_3012_p2[0:0] === 1'b1) ? select_ln895_46_fu_4047_p3 : select_ln895_142_reg_6839);

assign select_ln280_47_fu_4334_p3 = ((icmp_ln895_80_fu_3012_p2[0:0] === 1'b1) ? select_ln895_47_reg_6236 : select_ln895_143_reg_6844);

assign select_ln280_48_fu_5540_p3 = ((icmp_ln895_81_reg_7362_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_48_fu_5316_p3 : select_ln895_144_fu_5428_p3);

assign select_ln280_49_fu_4340_p3 = ((icmp_ln895_81_fu_3016_p2[0:0] === 1'b1) ? select_ln895_49_fu_4052_p3 : select_ln895_145_reg_6855);

assign select_ln280_4_fu_4145_p3 = ((icmp_ln895_66_fu_2956_p2[0:0] === 1'b1) ? select_ln895_4_fu_3977_p3 : select_ln895_100_reg_6615);

assign select_ln280_50_fu_4347_p3 = ((icmp_ln895_81_fu_3016_p2[0:0] === 1'b1) ? select_ln895_50_reg_6258 : select_ln895_146_reg_6860);

assign select_ln280_51_fu_5547_p3 = ((icmp_ln895_82_reg_7378_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_51_fu_5323_p3 : select_ln895_147_fu_5435_p3);

assign select_ln280_52_fu_4353_p3 = ((icmp_ln895_82_fu_3020_p2[0:0] === 1'b1) ? select_ln895_52_fu_4057_p3 : select_ln895_148_reg_6871);

assign select_ln280_53_fu_4360_p3 = ((icmp_ln895_82_fu_3020_p2[0:0] === 1'b1) ? select_ln895_53_reg_6280 : select_ln895_149_reg_6876);

assign select_ln280_54_fu_5554_p3 = ((icmp_ln895_83_reg_7394_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_54_fu_5330_p3 : select_ln895_150_fu_5442_p3);

assign select_ln280_55_fu_4366_p3 = ((icmp_ln895_83_fu_3024_p2[0:0] === 1'b1) ? select_ln895_55_fu_4062_p3 : select_ln895_151_reg_6887);

assign select_ln280_56_fu_4373_p3 = ((icmp_ln895_83_fu_3024_p2[0:0] === 1'b1) ? select_ln895_56_reg_6302 : select_ln895_152_reg_6892);

assign select_ln280_57_fu_5561_p3 = ((icmp_ln895_84_reg_7410_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_57_fu_5337_p3 : select_ln895_153_fu_5449_p3);

assign select_ln280_58_fu_4379_p3 = ((icmp_ln895_84_fu_3028_p2[0:0] === 1'b1) ? select_ln895_58_fu_4067_p3 : select_ln895_154_reg_6903);

assign select_ln280_59_fu_4386_p3 = ((icmp_ln895_84_fu_3028_p2[0:0] === 1'b1) ? select_ln895_59_reg_6324 : select_ln895_155_reg_6908);

assign select_ln280_5_fu_4152_p3 = ((icmp_ln895_66_fu_2956_p2[0:0] === 1'b1) ? select_ln895_5_reg_5928 : select_ln895_101_reg_6620);

assign select_ln280_60_fu_4972_p3 = ((icmp_ln895_85_reg_7426_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_60_fu_4748_p3 : select_ln895_156_fu_4860_p3);

assign select_ln280_61_fu_4392_p3 = ((icmp_ln895_85_fu_3032_p2[0:0] === 1'b1) ? select_ln895_61_fu_4072_p3 : select_ln895_157_reg_6919);

assign select_ln280_62_fu_4399_p3 = ((icmp_ln895_85_fu_3032_p2[0:0] === 1'b1) ? select_ln895_62_reg_6346 : select_ln895_158_reg_6924);

assign select_ln280_63_fu_4979_p3 = ((icmp_ln895_86_reg_7442_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_63_fu_4755_p3 : select_ln895_159_fu_4867_p3);

assign select_ln280_64_fu_4405_p3 = ((icmp_ln895_86_fu_3036_p2[0:0] === 1'b1) ? select_ln895_64_fu_4077_p3 : select_ln895_160_reg_6935);

assign select_ln280_65_fu_4412_p3 = ((icmp_ln895_86_fu_3036_p2[0:0] === 1'b1) ? select_ln895_65_reg_6368 : select_ln895_161_reg_6940);

assign select_ln280_66_fu_4986_p3 = ((icmp_ln895_87_reg_7458_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_66_fu_4762_p3 : select_ln895_162_fu_4874_p3);

assign select_ln280_67_fu_4418_p3 = ((icmp_ln895_87_fu_3040_p2[0:0] === 1'b1) ? select_ln895_67_fu_4082_p3 : select_ln895_163_reg_6951);

assign select_ln280_68_fu_4425_p3 = ((icmp_ln895_87_fu_3040_p2[0:0] === 1'b1) ? select_ln895_68_reg_6390 : select_ln895_164_reg_6956);

assign select_ln280_69_fu_4993_p3 = ((icmp_ln895_88_reg_7474_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_69_fu_4769_p3 : select_ln895_165_fu_4881_p3);

assign select_ln280_6_fu_5498_p3 = ((icmp_ln895_67_reg_7138_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_6_fu_5274_p3 : select_ln895_102_fu_5386_p3);

assign select_ln280_70_fu_4431_p3 = ((icmp_ln895_88_fu_3044_p2[0:0] === 1'b1) ? select_ln895_70_fu_4087_p3 : select_ln895_166_reg_6967);

assign select_ln280_71_fu_4438_p3 = ((icmp_ln895_88_fu_3044_p2[0:0] === 1'b1) ? select_ln895_71_reg_6412 : select_ln895_167_reg_6972);

assign select_ln280_72_fu_5568_p3 = ((icmp_ln895_89_reg_7490_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_72_fu_5344_p3 : select_ln895_168_fu_5456_p3);

assign select_ln280_73_fu_4444_p3 = ((icmp_ln895_89_fu_3048_p2[0:0] === 1'b1) ? select_ln895_73_fu_4092_p3 : select_ln895_169_reg_6983);

assign select_ln280_74_fu_4451_p3 = ((icmp_ln895_89_fu_3048_p2[0:0] === 1'b1) ? select_ln895_74_reg_6434 : select_ln895_170_reg_6988);

assign select_ln280_75_fu_5575_p3 = ((icmp_ln895_90_reg_7506_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_75_fu_5351_p3 : select_ln895_171_fu_5463_p3);

assign select_ln280_76_fu_4457_p3 = ((icmp_ln895_90_fu_3052_p2[0:0] === 1'b1) ? select_ln895_76_fu_4097_p3 : select_ln895_172_reg_6999);

assign select_ln280_77_fu_4464_p3 = ((icmp_ln895_90_fu_3052_p2[0:0] === 1'b1) ? select_ln895_77_reg_6456 : select_ln895_173_reg_7004);

assign select_ln280_78_fu_5582_p3 = ((icmp_ln895_91_reg_7522_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_78_fu_5358_p3 : select_ln895_174_fu_5470_p3);

assign select_ln280_79_fu_4470_p3 = ((icmp_ln895_91_fu_3056_p2[0:0] === 1'b1) ? select_ln895_79_fu_4102_p3 : select_ln895_175_reg_7015);

assign select_ln280_7_fu_4158_p3 = ((icmp_ln895_67_fu_2960_p2[0:0] === 1'b1) ? select_ln895_7_fu_3982_p3 : select_ln895_103_reg_6631);

assign select_ln280_80_fu_4477_p3 = ((icmp_ln895_91_fu_3056_p2[0:0] === 1'b1) ? select_ln895_80_reg_6478 : select_ln895_176_reg_7020);

assign select_ln280_81_fu_5589_p3 = ((icmp_ln895_92_reg_7538_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_81_fu_5365_p3 : select_ln895_177_fu_5477_p3);

assign select_ln280_82_fu_4483_p3 = ((icmp_ln895_92_fu_3060_p2[0:0] === 1'b1) ? select_ln895_82_fu_4107_p3 : select_ln895_178_reg_7031);

assign select_ln280_83_fu_4490_p3 = ((icmp_ln895_92_fu_3060_p2[0:0] === 1'b1) ? select_ln895_83_reg_6500 : select_ln895_179_reg_7036);

assign select_ln280_84_fu_5000_p3 = ((icmp_ln895_93_reg_7554_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_84_fu_4776_p3 : select_ln895_180_fu_4888_p3);

assign select_ln280_85_fu_4496_p3 = ((icmp_ln895_93_fu_3064_p2[0:0] === 1'b1) ? select_ln895_85_fu_4112_p3 : select_ln895_181_reg_7047);

assign select_ln280_86_fu_4503_p3 = ((icmp_ln895_93_fu_3064_p2[0:0] === 1'b1) ? select_ln895_86_reg_6522 : select_ln895_182_reg_7052);

assign select_ln280_87_fu_5007_p3 = ((icmp_ln895_94_reg_7570_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_87_fu_4783_p3 : select_ln895_183_fu_4895_p3);

assign select_ln280_88_fu_4509_p3 = ((icmp_ln895_94_fu_3068_p2[0:0] === 1'b1) ? select_ln895_88_fu_4117_p3 : select_ln895_184_reg_7063);

assign select_ln280_89_fu_4516_p3 = ((icmp_ln895_94_fu_3068_p2[0:0] === 1'b1) ? select_ln895_89_reg_6544 : select_ln895_185_reg_7068);

assign select_ln280_8_fu_4165_p3 = ((icmp_ln895_67_fu_2960_p2[0:0] === 1'b1) ? select_ln895_8_reg_5950 : select_ln895_104_reg_6636);

assign select_ln280_90_fu_5014_p3 = ((icmp_ln895_95_reg_7586_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_90_fu_4790_p3 : select_ln895_186_fu_4902_p3);

assign select_ln280_91_fu_4522_p3 = ((icmp_ln895_95_fu_3072_p2[0:0] === 1'b1) ? select_ln895_91_fu_4122_p3 : select_ln895_187_reg_7079);

assign select_ln280_92_fu_4529_p3 = ((icmp_ln895_95_fu_3072_p2[0:0] === 1'b1) ? select_ln895_92_reg_6566 : select_ln895_188_reg_7084);

assign select_ln280_93_fu_5021_p3 = ((icmp_ln895_96_reg_7602_pp0_iter2_reg[0:0] === 1'b1) ? select_ln895_93_fu_4797_p3 : select_ln895_189_fu_4909_p3);

assign select_ln280_94_fu_4535_p3 = ((icmp_ln895_96_fu_3076_p2[0:0] === 1'b1) ? select_ln895_94_fu_4127_p3 : select_ln895_190_reg_7095);

assign select_ln280_95_fu_4542_p3 = ((icmp_ln895_96_fu_3076_p2[0:0] === 1'b1) ? select_ln895_95_reg_6588 : select_ln895_191_reg_7100);

assign select_ln280_9_fu_5505_p3 = ((icmp_ln895_68_reg_7154_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_9_fu_5281_p3 : select_ln895_105_fu_5393_p3);

assign select_ln280_fu_5484_p3 = ((icmp_ln895_65_reg_7106_pp0_iter3_reg[0:0] === 1'b1) ? select_ln895_fu_5260_p3 : select_ln895_96_fu_5372_p3);

assign select_ln294_10_fu_5043_p3 = ((icmp_ln895_100_reg_7654[0:0] === 1'b1) ? select_ln280_10_reg_7159_pp0_iter2_reg : select_ln280_58_reg_7415_pp0_iter2_reg);

assign select_ln294_11_fu_4566_p3 = ((icmp_ln895_100_fu_3092_p2[0:0] === 1'b1) ? select_ln280_11_reg_7164 : select_ln280_59_reg_7420);

assign select_ln294_12_fu_5048_p3 = ((icmp_ln895_101_reg_7666[0:0] === 1'b1) ? select_ln280_12_fu_4916_p3 : select_ln280_60_fu_4972_p3);

assign select_ln294_13_fu_5055_p3 = ((icmp_ln895_101_reg_7666[0:0] === 1'b1) ? select_ln280_13_reg_7175_pp0_iter2_reg : select_ln280_61_reg_7431_pp0_iter2_reg);

assign select_ln294_14_fu_4572_p3 = ((icmp_ln895_101_fu_3096_p2[0:0] === 1'b1) ? select_ln280_14_reg_7180 : select_ln280_62_reg_7436);

assign select_ln294_15_fu_5060_p3 = ((icmp_ln895_102_reg_7678[0:0] === 1'b1) ? select_ln280_15_fu_4923_p3 : select_ln280_63_fu_4979_p3);

assign select_ln294_16_fu_5067_p3 = ((icmp_ln895_102_reg_7678[0:0] === 1'b1) ? select_ln280_16_reg_7191_pp0_iter2_reg : select_ln280_64_reg_7447_pp0_iter2_reg);

assign select_ln294_17_fu_4578_p3 = ((icmp_ln895_102_fu_3100_p2[0:0] === 1'b1) ? select_ln280_17_reg_7196 : select_ln280_65_reg_7452);

assign select_ln294_18_fu_5072_p3 = ((icmp_ln895_103_reg_7690[0:0] === 1'b1) ? select_ln280_18_fu_4930_p3 : select_ln280_66_fu_4986_p3);

assign select_ln294_19_fu_5079_p3 = ((icmp_ln895_103_reg_7690[0:0] === 1'b1) ? select_ln280_19_reg_7207_pp0_iter2_reg : select_ln280_67_reg_7463_pp0_iter2_reg);

assign select_ln294_1_fu_5028_p3 = ((icmp_ln895_97_reg_7618[0:0] === 1'b1) ? select_ln280_1_reg_7111_pp0_iter2_reg : select_ln280_49_reg_7367_pp0_iter2_reg);

assign select_ln294_20_fu_4584_p3 = ((icmp_ln895_103_fu_3104_p2[0:0] === 1'b1) ? select_ln280_20_reg_7212 : select_ln280_68_reg_7468);

assign select_ln294_21_fu_5084_p3 = ((icmp_ln895_104_reg_7702[0:0] === 1'b1) ? select_ln280_21_fu_4937_p3 : select_ln280_69_fu_4993_p3);

assign select_ln294_22_fu_5091_p3 = ((icmp_ln895_104_reg_7702[0:0] === 1'b1) ? select_ln280_22_reg_7223_pp0_iter2_reg : select_ln280_70_reg_7479_pp0_iter2_reg);

assign select_ln294_23_fu_4590_p3 = ((icmp_ln895_104_fu_3108_p2[0:0] === 1'b1) ? select_ln280_23_reg_7228 : select_ln280_71_reg_7484);

assign select_ln294_24_fu_5624_p3 = ((icmp_ln895_105_reg_7714_pp0_iter3_reg[0:0] === 1'b1) ? select_ln280_24_fu_5512_p3 : select_ln280_72_fu_5568_p3);

assign select_ln294_25_fu_4596_p3 = ((icmp_ln895_105_fu_3112_p2[0:0] === 1'b1) ? select_ln280_25_reg_7239 : select_ln280_73_reg_7495);

assign select_ln294_26_fu_4602_p3 = ((icmp_ln895_105_fu_3112_p2[0:0] === 1'b1) ? select_ln280_26_reg_7244 : select_ln280_74_reg_7500);

assign select_ln294_27_fu_5631_p3 = ((icmp_ln895_106_reg_7730_pp0_iter3_reg[0:0] === 1'b1) ? select_ln280_27_fu_5519_p3 : select_ln280_75_fu_5575_p3);

assign select_ln294_28_fu_4608_p3 = ((icmp_ln895_106_fu_3116_p2[0:0] === 1'b1) ? select_ln280_28_reg_7255 : select_ln280_76_reg_7511);

assign select_ln294_29_fu_4614_p3 = ((icmp_ln895_106_fu_3116_p2[0:0] === 1'b1) ? select_ln280_29_reg_7260 : select_ln280_77_reg_7516);

assign select_ln294_2_fu_4548_p3 = ((icmp_ln895_97_fu_3080_p2[0:0] === 1'b1) ? select_ln280_2_reg_7116 : select_ln280_50_reg_7372);

assign select_ln294_30_fu_5638_p3 = ((icmp_ln895_107_reg_7746_pp0_iter3_reg[0:0] === 1'b1) ? select_ln280_30_fu_5526_p3 : select_ln280_78_fu_5582_p3);

assign select_ln294_31_fu_4620_p3 = ((icmp_ln895_107_fu_3120_p2[0:0] === 1'b1) ? select_ln280_31_reg_7271 : select_ln280_79_reg_7527);

assign select_ln294_32_fu_4626_p3 = ((icmp_ln895_107_fu_3120_p2[0:0] === 1'b1) ? select_ln280_32_reg_7276 : select_ln280_80_reg_7532);

assign select_ln294_33_fu_5645_p3 = ((icmp_ln895_108_reg_7762_pp0_iter3_reg[0:0] === 1'b1) ? select_ln280_33_fu_5533_p3 : select_ln280_81_fu_5589_p3);

assign select_ln294_34_fu_4632_p3 = ((icmp_ln895_108_fu_3124_p2[0:0] === 1'b1) ? select_ln280_34_reg_7287 : select_ln280_82_reg_7543);

assign select_ln294_35_fu_4638_p3 = ((icmp_ln895_108_fu_3124_p2[0:0] === 1'b1) ? select_ln280_35_reg_7292 : select_ln280_83_reg_7548);

assign select_ln294_36_fu_5096_p3 = ((icmp_ln895_109_reg_7778[0:0] === 1'b1) ? select_ln280_36_fu_4944_p3 : select_ln280_84_fu_5000_p3);

assign select_ln294_37_fu_4644_p3 = ((icmp_ln895_109_fu_3128_p2[0:0] === 1'b1) ? select_ln280_37_reg_7303 : select_ln280_85_reg_7559);

assign select_ln294_38_fu_4650_p3 = ((icmp_ln895_109_fu_3128_p2[0:0] === 1'b1) ? select_ln280_38_reg_7308 : select_ln280_86_reg_7564);

assign select_ln294_39_fu_5103_p3 = ((icmp_ln895_110_reg_7794[0:0] === 1'b1) ? select_ln280_39_fu_4951_p3 : select_ln280_87_fu_5007_p3);

assign select_ln294_3_fu_5603_p3 = ((icmp_ln895_98_reg_7630_pp0_iter3_reg[0:0] === 1'b1) ? select_ln280_3_fu_5491_p3 : select_ln280_51_fu_5547_p3);

assign select_ln294_40_fu_4656_p3 = ((icmp_ln895_110_fu_3132_p2[0:0] === 1'b1) ? select_ln280_40_reg_7319 : select_ln280_88_reg_7575);

assign select_ln294_41_fu_4662_p3 = ((icmp_ln895_110_fu_3132_p2[0:0] === 1'b1) ? select_ln280_41_reg_7324 : select_ln280_89_reg_7580);

assign select_ln294_42_fu_5110_p3 = ((icmp_ln895_111_reg_7810[0:0] === 1'b1) ? select_ln280_42_fu_4958_p3 : select_ln280_90_fu_5014_p3);

assign select_ln294_43_fu_4668_p3 = ((icmp_ln895_111_fu_3136_p2[0:0] === 1'b1) ? select_ln280_43_reg_7335 : select_ln280_91_reg_7591);

assign select_ln294_44_fu_4674_p3 = ((icmp_ln895_111_fu_3136_p2[0:0] === 1'b1) ? select_ln280_44_reg_7340 : select_ln280_92_reg_7596);

assign select_ln294_45_fu_5117_p3 = ((icmp_ln895_112_reg_7826[0:0] === 1'b1) ? select_ln280_45_fu_4965_p3 : select_ln280_93_fu_5021_p3);

assign select_ln294_46_fu_4680_p3 = ((icmp_ln895_112_fu_3140_p2[0:0] === 1'b1) ? select_ln280_46_reg_7351 : select_ln280_94_reg_7607);

assign select_ln294_47_fu_4686_p3 = ((icmp_ln895_112_fu_3140_p2[0:0] === 1'b1) ? select_ln280_47_reg_7356 : select_ln280_95_reg_7612);

assign select_ln294_4_fu_5033_p3 = ((icmp_ln895_98_reg_7630[0:0] === 1'b1) ? select_ln280_4_reg_7127_pp0_iter2_reg : select_ln280_52_reg_7383_pp0_iter2_reg);

assign select_ln294_5_fu_4554_p3 = ((icmp_ln895_98_fu_3084_p2[0:0] === 1'b1) ? select_ln280_5_reg_7132 : select_ln280_53_reg_7388);

assign select_ln294_6_fu_5610_p3 = ((icmp_ln895_99_reg_7642_pp0_iter3_reg[0:0] === 1'b1) ? select_ln280_6_fu_5498_p3 : select_ln280_54_fu_5554_p3);

assign select_ln294_7_fu_5038_p3 = ((icmp_ln895_99_reg_7642[0:0] === 1'b1) ? select_ln280_7_reg_7143_pp0_iter2_reg : select_ln280_55_reg_7399_pp0_iter2_reg);

assign select_ln294_8_fu_4560_p3 = ((icmp_ln895_99_fu_3088_p2[0:0] === 1'b1) ? select_ln280_8_reg_7148 : select_ln280_56_reg_7404);

assign select_ln294_9_fu_5617_p3 = ((icmp_ln895_100_reg_7654_pp0_iter3_reg[0:0] === 1'b1) ? select_ln280_9_fu_5505_p3 : select_ln280_57_fu_5561_p3);

assign select_ln294_fu_5596_p3 = ((icmp_ln895_97_reg_7618_pp0_iter3_reg[0:0] === 1'b1) ? select_ln280_fu_5484_p3 : select_ln280_48_fu_5540_p3);

assign select_ln308_10_fu_5163_p3 = ((icmp_ln895_116_fu_3156_p2[0:0] === 1'b1) ? select_ln294_10_fu_5043_p3 : select_ln294_34_reg_7767);

assign select_ln308_11_fu_5170_p3 = ((icmp_ln895_116_fu_3156_p2[0:0] === 1'b1) ? select_ln294_11_reg_7660 : select_ln294_35_reg_7772);

assign select_ln308_12_fu_5176_p3 = ((icmp_ln895_117_fu_3160_p2[0:0] === 1'b1) ? select_ln294_12_fu_5048_p3 : select_ln294_36_fu_5096_p3);

assign select_ln308_13_fu_5184_p3 = ((icmp_ln895_117_fu_3160_p2[0:0] === 1'b1) ? select_ln294_13_fu_5055_p3 : select_ln294_37_reg_7783);

assign select_ln308_14_fu_5191_p3 = ((icmp_ln895_117_fu_3160_p2[0:0] === 1'b1) ? select_ln294_14_reg_7672 : select_ln294_38_reg_7788);

assign select_ln308_15_fu_5197_p3 = ((icmp_ln895_118_fu_3164_p2[0:0] === 1'b1) ? select_ln294_15_fu_5060_p3 : select_ln294_39_fu_5103_p3);

assign select_ln308_16_fu_5205_p3 = ((icmp_ln895_118_fu_3164_p2[0:0] === 1'b1) ? select_ln294_16_fu_5067_p3 : select_ln294_40_reg_7799);

assign select_ln308_17_fu_5212_p3 = ((icmp_ln895_118_fu_3164_p2[0:0] === 1'b1) ? select_ln294_17_reg_7684 : select_ln294_41_reg_7804);

assign select_ln308_18_fu_5218_p3 = ((icmp_ln895_119_fu_3168_p2[0:0] === 1'b1) ? select_ln294_18_fu_5072_p3 : select_ln294_42_fu_5110_p3);

assign select_ln308_19_fu_5226_p3 = ((icmp_ln895_119_fu_3168_p2[0:0] === 1'b1) ? select_ln294_19_fu_5079_p3 : select_ln294_43_reg_7815);

assign select_ln308_1_fu_5124_p3 = ((icmp_ln895_113_fu_3144_p2[0:0] === 1'b1) ? select_ln294_1_fu_5028_p3 : select_ln294_25_reg_7719);

assign select_ln308_20_fu_5233_p3 = ((icmp_ln895_119_fu_3168_p2[0:0] === 1'b1) ? select_ln294_20_reg_7696 : select_ln294_44_reg_7820);

assign select_ln308_21_fu_5239_p3 = ((icmp_ln895_120_fu_3172_p2[0:0] === 1'b1) ? select_ln294_21_fu_5084_p3 : select_ln294_45_fu_5117_p3);

assign select_ln308_22_fu_5247_p3 = ((icmp_ln895_120_fu_3172_p2[0:0] === 1'b1) ? select_ln294_22_fu_5091_p3 : select_ln294_46_reg_7831);

assign select_ln308_23_fu_5254_p3 = ((icmp_ln895_120_fu_3172_p2[0:0] === 1'b1) ? select_ln294_23_reg_7708 : select_ln294_47_reg_7836);

assign select_ln308_2_fu_5131_p3 = ((icmp_ln895_113_fu_3144_p2[0:0] === 1'b1) ? select_ln294_2_reg_7624 : select_ln294_26_reg_7724);

assign select_ln308_3_fu_5659_p3 = ((icmp_ln895_114_reg_7858[0:0] === 1'b1) ? select_ln294_3_fu_5603_p3 : select_ln294_27_fu_5631_p3);

assign select_ln308_4_fu_5137_p3 = ((icmp_ln895_114_fu_3148_p2[0:0] === 1'b1) ? select_ln294_4_fu_5033_p3 : select_ln294_28_reg_7735);

assign select_ln308_5_fu_5144_p3 = ((icmp_ln895_114_fu_3148_p2[0:0] === 1'b1) ? select_ln294_5_reg_7636 : select_ln294_29_reg_7740);

assign select_ln308_6_fu_5666_p3 = ((icmp_ln895_115_reg_7874[0:0] === 1'b1) ? select_ln294_6_fu_5610_p3 : select_ln294_30_fu_5638_p3);

assign select_ln308_7_fu_5150_p3 = ((icmp_ln895_115_fu_3152_p2[0:0] === 1'b1) ? select_ln294_7_fu_5038_p3 : select_ln294_31_reg_7751);

assign select_ln308_8_fu_5157_p3 = ((icmp_ln895_115_fu_3152_p2[0:0] === 1'b1) ? select_ln294_8_reg_7648 : select_ln294_32_reg_7756);

assign select_ln308_9_fu_5673_p3 = ((icmp_ln895_116_reg_7890[0:0] === 1'b1) ? select_ln294_9_fu_5617_p3 : select_ln294_33_fu_5645_p3);

assign select_ln308_fu_5652_p3 = ((icmp_ln895_113_reg_7842[0:0] === 1'b1) ? select_ln294_fu_5596_p3 : select_ln294_24_fu_5624_p3);

assign select_ln322_10_fu_5732_p3 = ((icmp_ln895_124_fu_3188_p2[0:0] === 1'b1) ? select_ln308_10_reg_7895 : select_ln308_22_reg_7959);

assign select_ln322_11_fu_5738_p3 = ((icmp_ln895_124_fu_3188_p2[0:0] === 1'b1) ? select_ln308_11_reg_7900 : select_ln308_23_reg_7964);

assign select_ln322_1_fu_5744_p3 = ((icmp_ln895_121_reg_7970[0:0] === 1'b1) ? select_ln308_1_reg_7847_pp0_iter4_reg : select_ln308_13_reg_7911_pp0_iter4_reg);

assign select_ln322_2_fu_5687_p3 = ((icmp_ln895_121_fu_3176_p2[0:0] === 1'b1) ? select_ln308_2_reg_7852 : select_ln308_14_reg_7916);

assign select_ln322_3_fu_5693_p3 = ((icmp_ln895_122_fu_3180_p2[0:0] === 1'b1) ? select_ln308_3_fu_5659_p3 : select_ln308_15_reg_7922);

assign select_ln322_4_fu_5749_p3 = ((icmp_ln895_122_reg_7986[0:0] === 1'b1) ? select_ln308_4_reg_7863_pp0_iter4_reg : select_ln308_16_reg_7927_pp0_iter4_reg);

assign select_ln322_5_fu_5700_p3 = ((icmp_ln895_122_fu_3180_p2[0:0] === 1'b1) ? select_ln308_5_reg_7868 : select_ln308_17_reg_7932);

assign select_ln322_6_fu_5706_p3 = ((icmp_ln895_123_fu_3184_p2[0:0] === 1'b1) ? select_ln308_6_fu_5666_p3 : select_ln308_18_reg_7938);

assign select_ln322_7_fu_5713_p3 = ((icmp_ln895_123_fu_3184_p2[0:0] === 1'b1) ? select_ln308_7_reg_7879 : select_ln308_19_reg_7943);

assign select_ln322_8_fu_5719_p3 = ((icmp_ln895_123_fu_3184_p2[0:0] === 1'b1) ? select_ln308_8_reg_7884 : select_ln308_20_reg_7948);

assign select_ln322_9_fu_5725_p3 = ((icmp_ln895_124_fu_3188_p2[0:0] === 1'b1) ? select_ln308_9_fu_5673_p3 : select_ln308_21_reg_7954);

assign select_ln322_fu_5680_p3 = ((icmp_ln895_121_fu_3176_p2[0:0] === 1'b1) ? select_ln308_fu_5652_p3 : select_ln308_12_reg_7906);

assign select_ln895_100_fu_3476_p3 = ((icmp_ln895_33_fu_2766_p2[0:0] === 1'b1) ? max_bin_r_33_V : max_bin_r_97_V);

assign select_ln895_101_fu_3484_p3 = ((icmp_ln895_33_fu_2766_p2[0:0] === 1'b1) ? max_bin_count_33_V : max_bin_count_97_V);

assign select_ln895_102_fu_5386_p3 = ((icmp_ln895_34_reg_6626_pp0_iter3_reg[0:0] === 1'b1) ? 7'd34 : 7'd98);

assign select_ln895_103_fu_3492_p3 = ((icmp_ln895_34_fu_2772_p2[0:0] === 1'b1) ? max_bin_r_34_V : max_bin_r_98_V);

assign select_ln895_104_fu_3500_p3 = ((icmp_ln895_34_fu_2772_p2[0:0] === 1'b1) ? max_bin_count_34_V : max_bin_count_98_V);

assign select_ln895_105_fu_5393_p3 = ((icmp_ln895_35_reg_6642_pp0_iter3_reg[0:0] === 1'b1) ? 7'd35 : 7'd99);

assign select_ln895_106_fu_3508_p3 = ((icmp_ln895_35_fu_2778_p2[0:0] === 1'b1) ? max_bin_r_35_V : max_bin_r_99_V);

assign select_ln895_107_fu_3516_p3 = ((icmp_ln895_35_fu_2778_p2[0:0] === 1'b1) ? max_bin_count_35_V : max_bin_count_99_V);

assign select_ln895_108_fu_4804_p3 = ((icmp_ln895_36_reg_6658_pp0_iter2_reg[0:0] === 1'b1) ? 7'd36 : 7'd100);

assign select_ln895_109_fu_3524_p3 = ((icmp_ln895_36_fu_2784_p2[0:0] === 1'b1) ? max_bin_r_36_V : max_bin_r_100_V);

assign select_ln895_10_fu_3987_p3 = ((icmp_ln895_3_reg_5956[0:0] === 1'b1) ? max_bin_r_3_V_read_reg_5962 : max_bin_r_67_V_read_reg_5967);

assign select_ln895_110_fu_3532_p3 = ((icmp_ln895_36_fu_2784_p2[0:0] === 1'b1) ? max_bin_count_36_V : max_bin_count_100_V);

assign select_ln895_111_fu_4811_p3 = ((icmp_ln895_37_reg_6674_pp0_iter2_reg[0:0] === 1'b1) ? 7'd37 : 7'd101);

assign select_ln895_112_fu_3540_p3 = ((icmp_ln895_37_fu_2790_p2[0:0] === 1'b1) ? max_bin_r_37_V : max_bin_r_101_V);

assign select_ln895_113_fu_3548_p3 = ((icmp_ln895_37_fu_2790_p2[0:0] === 1'b1) ? max_bin_count_37_V : max_bin_count_101_V);

assign select_ln895_114_fu_4818_p3 = ((icmp_ln895_38_reg_6690_pp0_iter2_reg[0:0] === 1'b1) ? 7'd38 : 7'd102);

assign select_ln895_115_fu_3556_p3 = ((icmp_ln895_38_fu_2796_p2[0:0] === 1'b1) ? max_bin_r_38_V : max_bin_r_102_V);

assign select_ln895_116_fu_3564_p3 = ((icmp_ln895_38_fu_2796_p2[0:0] === 1'b1) ? max_bin_count_38_V : max_bin_count_102_V);

assign select_ln895_117_fu_4825_p3 = ((icmp_ln895_39_reg_6706_pp0_iter2_reg[0:0] === 1'b1) ? 7'd39 : 7'd103);

assign select_ln895_118_fu_3572_p3 = ((icmp_ln895_39_fu_2802_p2[0:0] === 1'b1) ? max_bin_r_39_V : max_bin_r_103_V);

assign select_ln895_119_fu_3580_p3 = ((icmp_ln895_39_fu_2802_p2[0:0] === 1'b1) ? max_bin_count_39_V : max_bin_count_103_V);

assign select_ln895_11_fu_3228_p3 = ((icmp_ln895_3_fu_2586_p2[0:0] === 1'b1) ? max_bin_count_3_V : max_bin_count_67_V);

assign select_ln895_120_fu_5400_p3 = ((icmp_ln895_40_reg_6722_pp0_iter3_reg[0:0] === 1'b1) ? 7'd40 : 7'd104);

assign select_ln895_121_fu_3588_p3 = ((icmp_ln895_40_fu_2808_p2[0:0] === 1'b1) ? max_bin_r_40_V : max_bin_r_104_V);

assign select_ln895_122_fu_3596_p3 = ((icmp_ln895_40_fu_2808_p2[0:0] === 1'b1) ? max_bin_count_40_V : max_bin_count_104_V);

assign select_ln895_123_fu_5407_p3 = ((icmp_ln895_41_reg_6738_pp0_iter3_reg[0:0] === 1'b1) ? 7'd41 : 7'd105);

assign select_ln895_124_fu_3604_p3 = ((icmp_ln895_41_fu_2814_p2[0:0] === 1'b1) ? max_bin_r_41_V : max_bin_r_105_V);

assign select_ln895_125_fu_3612_p3 = ((icmp_ln895_41_fu_2814_p2[0:0] === 1'b1) ? max_bin_count_41_V : max_bin_count_105_V);

assign select_ln895_126_fu_5414_p3 = ((icmp_ln895_42_reg_6754_pp0_iter3_reg[0:0] === 1'b1) ? 7'd42 : 7'd106);

assign select_ln895_127_fu_3620_p3 = ((icmp_ln895_42_fu_2820_p2[0:0] === 1'b1) ? max_bin_r_42_V : max_bin_r_106_V);

assign select_ln895_128_fu_3628_p3 = ((icmp_ln895_42_fu_2820_p2[0:0] === 1'b1) ? max_bin_count_42_V : max_bin_count_106_V);

assign select_ln895_129_fu_5421_p3 = ((icmp_ln895_43_reg_6770_pp0_iter3_reg[0:0] === 1'b1) ? 7'd43 : 7'd107);

assign select_ln895_12_fu_4692_p3 = ((icmp_ln895_4_reg_5978_pp0_iter2_reg[0:0] === 1'b1) ? 7'd4 : 7'd68);

assign select_ln895_130_fu_3636_p3 = ((icmp_ln895_43_fu_2826_p2[0:0] === 1'b1) ? max_bin_r_43_V : max_bin_r_107_V);

assign select_ln895_131_fu_3644_p3 = ((icmp_ln895_43_fu_2826_p2[0:0] === 1'b1) ? max_bin_count_43_V : max_bin_count_107_V);

assign select_ln895_132_fu_4832_p3 = ((icmp_ln895_44_reg_6786_pp0_iter2_reg[0:0] === 1'b1) ? 7'd44 : 7'd108);

assign select_ln895_133_fu_3652_p3 = ((icmp_ln895_44_fu_2832_p2[0:0] === 1'b1) ? max_bin_r_44_V : max_bin_r_108_V);

assign select_ln895_134_fu_3660_p3 = ((icmp_ln895_44_fu_2832_p2[0:0] === 1'b1) ? max_bin_count_44_V : max_bin_count_108_V);

assign select_ln895_135_fu_4839_p3 = ((icmp_ln895_45_reg_6802_pp0_iter2_reg[0:0] === 1'b1) ? 7'd45 : 7'd109);

assign select_ln895_136_fu_3668_p3 = ((icmp_ln895_45_fu_2838_p2[0:0] === 1'b1) ? max_bin_r_45_V : max_bin_r_109_V);

assign select_ln895_137_fu_3676_p3 = ((icmp_ln895_45_fu_2838_p2[0:0] === 1'b1) ? max_bin_count_45_V : max_bin_count_109_V);

assign select_ln895_138_fu_4846_p3 = ((icmp_ln895_46_reg_6818_pp0_iter2_reg[0:0] === 1'b1) ? 7'd46 : 7'd110);

assign select_ln895_139_fu_3684_p3 = ((icmp_ln895_46_fu_2844_p2[0:0] === 1'b1) ? max_bin_r_46_V : max_bin_r_110_V);

assign select_ln895_13_fu_3992_p3 = ((icmp_ln895_4_reg_5978[0:0] === 1'b1) ? max_bin_r_4_V_read_reg_5984 : max_bin_r_68_V_read_reg_5989);

assign select_ln895_140_fu_3692_p3 = ((icmp_ln895_46_fu_2844_p2[0:0] === 1'b1) ? max_bin_count_46_V : max_bin_count_110_V);

assign select_ln895_141_fu_4853_p3 = ((icmp_ln895_47_reg_6834_pp0_iter2_reg[0:0] === 1'b1) ? 7'd47 : 7'd111);

assign select_ln895_142_fu_3700_p3 = ((icmp_ln895_47_fu_2850_p2[0:0] === 1'b1) ? max_bin_r_47_V : max_bin_r_111_V);

assign select_ln895_143_fu_3708_p3 = ((icmp_ln895_47_fu_2850_p2[0:0] === 1'b1) ? max_bin_count_47_V : max_bin_count_111_V);

assign select_ln895_144_fu_5428_p3 = ((icmp_ln895_48_reg_6850_pp0_iter3_reg[0:0] === 1'b1) ? 7'd48 : 7'd112);

assign select_ln895_145_fu_3716_p3 = ((icmp_ln895_48_fu_2856_p2[0:0] === 1'b1) ? max_bin_r_48_V : max_bin_r_112_V);

assign select_ln895_146_fu_3724_p3 = ((icmp_ln895_48_fu_2856_p2[0:0] === 1'b1) ? max_bin_count_48_V : max_bin_count_112_V);

assign select_ln895_147_fu_5435_p3 = ((icmp_ln895_49_reg_6866_pp0_iter3_reg[0:0] === 1'b1) ? 7'd49 : 7'd113);

assign select_ln895_148_fu_3732_p3 = ((icmp_ln895_49_fu_2862_p2[0:0] === 1'b1) ? max_bin_r_49_V : max_bin_r_113_V);

assign select_ln895_149_fu_3740_p3 = ((icmp_ln895_49_fu_2862_p2[0:0] === 1'b1) ? max_bin_count_49_V : max_bin_count_113_V);

assign select_ln895_14_fu_3236_p3 = ((icmp_ln895_4_fu_2592_p2[0:0] === 1'b1) ? max_bin_count_4_V : max_bin_count_68_V);

assign select_ln895_150_fu_5442_p3 = ((icmp_ln895_50_reg_6882_pp0_iter3_reg[0:0] === 1'b1) ? 7'd50 : 7'd114);

assign select_ln895_151_fu_3748_p3 = ((icmp_ln895_50_fu_2868_p2[0:0] === 1'b1) ? max_bin_r_50_V : max_bin_r_114_V);

assign select_ln895_152_fu_3756_p3 = ((icmp_ln895_50_fu_2868_p2[0:0] === 1'b1) ? max_bin_count_50_V : max_bin_count_114_V);

assign select_ln895_153_fu_5449_p3 = ((icmp_ln895_51_reg_6898_pp0_iter3_reg[0:0] === 1'b1) ? 7'd51 : 7'd115);

assign select_ln895_154_fu_3764_p3 = ((icmp_ln895_51_fu_2874_p2[0:0] === 1'b1) ? max_bin_r_51_V : max_bin_r_115_V);

assign select_ln895_155_fu_3772_p3 = ((icmp_ln895_51_fu_2874_p2[0:0] === 1'b1) ? max_bin_count_51_V : max_bin_count_115_V);

assign select_ln895_156_fu_4860_p3 = ((icmp_ln895_52_reg_6914_pp0_iter2_reg[0:0] === 1'b1) ? 7'd52 : 7'd116);

assign select_ln895_157_fu_3780_p3 = ((icmp_ln895_52_fu_2880_p2[0:0] === 1'b1) ? max_bin_r_52_V : max_bin_r_116_V);

assign select_ln895_158_fu_3788_p3 = ((icmp_ln895_52_fu_2880_p2[0:0] === 1'b1) ? max_bin_count_52_V : max_bin_count_116_V);

assign select_ln895_159_fu_4867_p3 = ((icmp_ln895_53_reg_6930_pp0_iter2_reg[0:0] === 1'b1) ? 7'd53 : 7'd117);

assign select_ln895_15_fu_4699_p3 = ((icmp_ln895_6_reg_6000_pp0_iter2_reg[0:0] === 1'b1) ? 7'd5 : 7'd69);

assign select_ln895_160_fu_3796_p3 = ((icmp_ln895_53_fu_2886_p2[0:0] === 1'b1) ? max_bin_r_53_V : max_bin_r_117_V);

assign select_ln895_161_fu_3804_p3 = ((icmp_ln895_53_fu_2886_p2[0:0] === 1'b1) ? max_bin_count_53_V : max_bin_count_117_V);

assign select_ln895_162_fu_4874_p3 = ((icmp_ln895_54_reg_6946_pp0_iter2_reg[0:0] === 1'b1) ? 7'd54 : 7'd118);

assign select_ln895_163_fu_3812_p3 = ((icmp_ln895_54_fu_2892_p2[0:0] === 1'b1) ? max_bin_r_54_V : max_bin_r_118_V);

assign select_ln895_164_fu_3820_p3 = ((icmp_ln895_54_fu_2892_p2[0:0] === 1'b1) ? max_bin_count_54_V : max_bin_count_118_V);

assign select_ln895_165_fu_4881_p3 = ((icmp_ln895_55_reg_6962_pp0_iter2_reg[0:0] === 1'b1) ? 7'd55 : 7'd119);

assign select_ln895_166_fu_3828_p3 = ((icmp_ln895_55_fu_2898_p2[0:0] === 1'b1) ? max_bin_r_55_V : max_bin_r_119_V);

assign select_ln895_167_fu_3836_p3 = ((icmp_ln895_55_fu_2898_p2[0:0] === 1'b1) ? max_bin_count_55_V : max_bin_count_119_V);

assign select_ln895_168_fu_5456_p3 = ((icmp_ln895_56_reg_6978_pp0_iter3_reg[0:0] === 1'b1) ? 7'd56 : 7'd120);

assign select_ln895_169_fu_3844_p3 = ((icmp_ln895_56_fu_2904_p2[0:0] === 1'b1) ? max_bin_r_56_V : max_bin_r_120_V);

assign select_ln895_16_fu_3997_p3 = ((icmp_ln895_6_reg_6000[0:0] === 1'b1) ? max_bin_r_5_V_read_reg_6006 : max_bin_r_69_V_read_reg_6011);

assign select_ln895_170_fu_3852_p3 = ((icmp_ln895_56_fu_2904_p2[0:0] === 1'b1) ? max_bin_count_56_V : max_bin_count_120_V);

assign select_ln895_171_fu_5463_p3 = ((icmp_ln895_57_reg_6994_pp0_iter3_reg[0:0] === 1'b1) ? 7'd57 : 7'd121);

assign select_ln895_172_fu_3860_p3 = ((icmp_ln895_57_fu_2910_p2[0:0] === 1'b1) ? max_bin_r_57_V : max_bin_r_121_V);

assign select_ln895_173_fu_3868_p3 = ((icmp_ln895_57_fu_2910_p2[0:0] === 1'b1) ? max_bin_count_57_V : max_bin_count_121_V);

assign select_ln895_174_fu_5470_p3 = ((icmp_ln895_58_reg_7010_pp0_iter3_reg[0:0] === 1'b1) ? 7'd58 : 7'd122);

assign select_ln895_175_fu_3876_p3 = ((icmp_ln895_58_fu_2916_p2[0:0] === 1'b1) ? max_bin_r_58_V : max_bin_r_122_V);

assign select_ln895_176_fu_3884_p3 = ((icmp_ln895_58_fu_2916_p2[0:0] === 1'b1) ? max_bin_count_58_V : max_bin_count_122_V);

assign select_ln895_177_fu_5477_p3 = ((icmp_ln895_59_reg_7026_pp0_iter3_reg[0:0] === 1'b1) ? 7'd59 : 7'd123);

assign select_ln895_178_fu_3892_p3 = ((icmp_ln895_59_fu_2922_p2[0:0] === 1'b1) ? max_bin_r_59_V : max_bin_r_123_V);

assign select_ln895_179_fu_3900_p3 = ((icmp_ln895_59_fu_2922_p2[0:0] === 1'b1) ? max_bin_count_59_V : max_bin_count_123_V);

assign select_ln895_17_fu_3244_p3 = ((icmp_ln895_6_fu_2598_p2[0:0] === 1'b1) ? max_bin_count_5_V : max_bin_count_69_V);

assign select_ln895_180_fu_4888_p3 = ((icmp_ln895_60_reg_7042_pp0_iter2_reg[0:0] === 1'b1) ? 7'd60 : 7'd124);

assign select_ln895_181_fu_3908_p3 = ((icmp_ln895_60_fu_2928_p2[0:0] === 1'b1) ? max_bin_r_60_V : max_bin_r_124_V);

assign select_ln895_182_fu_3916_p3 = ((icmp_ln895_60_fu_2928_p2[0:0] === 1'b1) ? max_bin_count_60_V : max_bin_count_124_V);

assign select_ln895_183_fu_4895_p3 = ((icmp_ln895_61_reg_7058_pp0_iter2_reg[0:0] === 1'b1) ? 7'd61 : 7'd125);

assign select_ln895_184_fu_3924_p3 = ((icmp_ln895_61_fu_2934_p2[0:0] === 1'b1) ? max_bin_r_61_V : max_bin_r_125_V);

assign select_ln895_185_fu_3932_p3 = ((icmp_ln895_61_fu_2934_p2[0:0] === 1'b1) ? max_bin_count_61_V : max_bin_count_125_V);

assign select_ln895_186_fu_4902_p3 = ((icmp_ln895_62_reg_7074_pp0_iter2_reg[0:0] === 1'b1) ? 7'd62 : 7'd126);

assign select_ln895_187_fu_3940_p3 = ((icmp_ln895_62_fu_2940_p2[0:0] === 1'b1) ? max_bin_r_62_V : max_bin_r_126_V);

assign select_ln895_188_fu_3948_p3 = ((icmp_ln895_62_fu_2940_p2[0:0] === 1'b1) ? max_bin_count_62_V : max_bin_count_126_V);

assign select_ln895_189_fu_4909_p3 = ((icmp_ln895_63_reg_7090_pp0_iter2_reg[0:0] === 1'b1) ? 7'd63 : 7'd127);

assign select_ln895_18_fu_4706_p3 = ((icmp_ln895_16_reg_6022_pp0_iter2_reg[0:0] === 1'b1) ? 7'd6 : 7'd70);

assign select_ln895_190_fu_3956_p3 = ((icmp_ln895_63_fu_2946_p2[0:0] === 1'b1) ? max_bin_r_63_V : max_bin_r_127_V);

assign select_ln895_191_fu_3964_p3 = ((icmp_ln895_63_fu_2946_p2[0:0] === 1'b1) ? max_bin_count_63_V : max_bin_count_127_V);

assign select_ln895_19_fu_4002_p3 = ((icmp_ln895_16_reg_6022[0:0] === 1'b1) ? max_bin_r_6_V_read_reg_6028 : max_bin_r_70_V_read_reg_6033);

assign select_ln895_1_fu_3972_p3 = ((icmp_ln895_reg_5890[0:0] === 1'b1) ? max_bin_r_0_V_read_reg_5896 : max_bin_r_64_V_read_reg_5901);

assign select_ln895_20_fu_3252_p3 = ((icmp_ln895_16_fu_2604_p2[0:0] === 1'b1) ? max_bin_count_6_V : max_bin_count_70_V);

assign select_ln895_21_fu_4713_p3 = ((icmp_ln895_7_reg_6044_pp0_iter2_reg[0:0] === 1'b1) ? 7'd7 : 7'd71);

assign select_ln895_22_fu_4007_p3 = ((icmp_ln895_7_reg_6044[0:0] === 1'b1) ? max_bin_r_7_V_read_reg_6050 : max_bin_r_71_V_read_reg_6055);

assign select_ln895_23_fu_3260_p3 = ((icmp_ln895_7_fu_2610_p2[0:0] === 1'b1) ? max_bin_count_7_V : max_bin_count_71_V);

assign select_ln895_24_fu_5288_p3 = ((icmp_ln895_8_reg_6066_pp0_iter3_reg[0:0] === 1'b1) ? 7'd8 : 7'd72);

assign select_ln895_25_fu_4012_p3 = ((icmp_ln895_8_reg_6066[0:0] === 1'b1) ? max_bin_r_8_V_read_reg_6072 : max_bin_r_72_V_read_reg_6077);

assign select_ln895_26_fu_3268_p3 = ((icmp_ln895_8_fu_2616_p2[0:0] === 1'b1) ? max_bin_count_8_V : max_bin_count_72_V);

assign select_ln895_27_fu_5295_p3 = ((icmp_ln895_9_reg_6088_pp0_iter3_reg[0:0] === 1'b1) ? 7'd9 : 7'd73);

assign select_ln895_28_fu_4017_p3 = ((icmp_ln895_9_reg_6088[0:0] === 1'b1) ? max_bin_r_9_V_read_reg_6094 : max_bin_r_73_V_read_reg_6099);

assign select_ln895_29_fu_3276_p3 = ((icmp_ln895_9_fu_2622_p2[0:0] === 1'b1) ? max_bin_count_9_V : max_bin_count_73_V);

assign select_ln895_2_fu_3204_p3 = ((icmp_ln895_fu_2568_p2[0:0] === 1'b1) ? max_bin_count_0_V : max_bin_count_64_V);

assign select_ln895_30_fu_5302_p3 = ((icmp_ln895_10_reg_6110_pp0_iter3_reg[0:0] === 1'b1) ? 7'd10 : 7'd74);

assign select_ln895_31_fu_4022_p3 = ((icmp_ln895_10_reg_6110[0:0] === 1'b1) ? max_bin_r_10_V_read_reg_6116 : max_bin_r_74_V_read_reg_6121);

assign select_ln895_32_fu_3284_p3 = ((icmp_ln895_10_fu_2628_p2[0:0] === 1'b1) ? max_bin_count_10_V : max_bin_count_74_V);

assign select_ln895_33_fu_5309_p3 = ((icmp_ln895_11_reg_6132_pp0_iter3_reg[0:0] === 1'b1) ? 7'd11 : 7'd75);

assign select_ln895_34_fu_4027_p3 = ((icmp_ln895_11_reg_6132[0:0] === 1'b1) ? max_bin_r_11_V_read_reg_6138 : max_bin_r_75_V_read_reg_6143);

assign select_ln895_35_fu_3292_p3 = ((icmp_ln895_11_fu_2634_p2[0:0] === 1'b1) ? max_bin_count_11_V : max_bin_count_75_V);

assign select_ln895_36_fu_4720_p3 = ((icmp_ln895_12_reg_6154_pp0_iter2_reg[0:0] === 1'b1) ? 7'd12 : 7'd76);

assign select_ln895_37_fu_4032_p3 = ((icmp_ln895_12_reg_6154[0:0] === 1'b1) ? max_bin_r_12_V_read_reg_6160 : max_bin_r_76_V_read_reg_6165);

assign select_ln895_38_fu_3300_p3 = ((icmp_ln895_12_fu_2640_p2[0:0] === 1'b1) ? max_bin_count_12_V : max_bin_count_76_V);

assign select_ln895_39_fu_4727_p3 = ((icmp_ln895_13_reg_6176_pp0_iter2_reg[0:0] === 1'b1) ? 7'd13 : 7'd77);

assign select_ln895_3_fu_5267_p3 = ((icmp_ln895_1_reg_5912_pp0_iter3_reg[0:0] === 1'b1) ? 7'd1 : 7'd65);

assign select_ln895_40_fu_4037_p3 = ((icmp_ln895_13_reg_6176[0:0] === 1'b1) ? max_bin_r_13_V_read_reg_6182 : max_bin_r_77_V_read_reg_6187);

assign select_ln895_41_fu_3308_p3 = ((icmp_ln895_13_fu_2646_p2[0:0] === 1'b1) ? max_bin_count_13_V : max_bin_count_77_V);

assign select_ln895_42_fu_4734_p3 = ((icmp_ln895_14_reg_6198_pp0_iter2_reg[0:0] === 1'b1) ? 7'd14 : 7'd78);

assign select_ln895_43_fu_4042_p3 = ((icmp_ln895_14_reg_6198[0:0] === 1'b1) ? max_bin_r_14_V_read_reg_6204 : max_bin_r_78_V_read_reg_6209);

assign select_ln895_44_fu_3316_p3 = ((icmp_ln895_14_fu_2652_p2[0:0] === 1'b1) ? max_bin_count_14_V : max_bin_count_78_V);

assign select_ln895_45_fu_4741_p3 = ((icmp_ln895_15_reg_6220_pp0_iter2_reg[0:0] === 1'b1) ? 7'd15 : 7'd79);

assign select_ln895_46_fu_4047_p3 = ((icmp_ln895_15_reg_6220[0:0] === 1'b1) ? max_bin_r_15_V_read_reg_6226 : max_bin_r_79_V_read_reg_6231);

assign select_ln895_47_fu_3324_p3 = ((icmp_ln895_15_fu_2658_p2[0:0] === 1'b1) ? max_bin_count_15_V : max_bin_count_79_V);

assign select_ln895_48_fu_5316_p3 = ((icmp_ln895_28_reg_6242_pp0_iter3_reg[0:0] === 1'b1) ? 7'd16 : 7'd80);

assign select_ln895_49_fu_4052_p3 = ((icmp_ln895_28_reg_6242[0:0] === 1'b1) ? max_bin_r_16_V_read_reg_6248 : max_bin_r_80_V_read_reg_6253);

assign select_ln895_4_fu_3977_p3 = ((icmp_ln895_1_reg_5912[0:0] === 1'b1) ? max_bin_r_1_V_read_reg_5918 : max_bin_r_65_V_read_reg_5923);

assign select_ln895_50_fu_3332_p3 = ((icmp_ln895_28_fu_2664_p2[0:0] === 1'b1) ? max_bin_count_16_V : max_bin_count_80_V);

assign select_ln895_51_fu_5323_p3 = ((icmp_ln895_17_reg_6264_pp0_iter3_reg[0:0] === 1'b1) ? 7'd17 : 7'd81);

assign select_ln895_52_fu_4057_p3 = ((icmp_ln895_17_reg_6264[0:0] === 1'b1) ? max_bin_r_17_V_read_reg_6270 : max_bin_r_81_V_read_reg_6275);

assign select_ln895_53_fu_3340_p3 = ((icmp_ln895_17_fu_2670_p2[0:0] === 1'b1) ? max_bin_count_17_V : max_bin_count_81_V);

assign select_ln895_54_fu_5330_p3 = ((icmp_ln895_18_reg_6286_pp0_iter3_reg[0:0] === 1'b1) ? 7'd18 : 7'd82);

assign select_ln895_55_fu_4062_p3 = ((icmp_ln895_18_reg_6286[0:0] === 1'b1) ? max_bin_r_18_V_read_reg_6292 : max_bin_r_82_V_read_reg_6297);

assign select_ln895_56_fu_3348_p3 = ((icmp_ln895_18_fu_2676_p2[0:0] === 1'b1) ? max_bin_count_18_V : max_bin_count_82_V);

assign select_ln895_57_fu_5337_p3 = ((icmp_ln895_19_reg_6308_pp0_iter3_reg[0:0] === 1'b1) ? 7'd19 : 7'd83);

assign select_ln895_58_fu_4067_p3 = ((icmp_ln895_19_reg_6308[0:0] === 1'b1) ? max_bin_r_19_V_read_reg_6314 : max_bin_r_83_V_read_reg_6319);

assign select_ln895_59_fu_3356_p3 = ((icmp_ln895_19_fu_2682_p2[0:0] === 1'b1) ? max_bin_count_19_V : max_bin_count_83_V);

assign select_ln895_5_fu_3212_p3 = ((icmp_ln895_1_fu_2574_p2[0:0] === 1'b1) ? max_bin_count_1_V : max_bin_count_65_V);

assign select_ln895_60_fu_4748_p3 = ((icmp_ln895_20_reg_6330_pp0_iter2_reg[0:0] === 1'b1) ? 7'd20 : 7'd84);

assign select_ln895_61_fu_4072_p3 = ((icmp_ln895_20_reg_6330[0:0] === 1'b1) ? max_bin_r_20_V_read_reg_6336 : max_bin_r_84_V_read_reg_6341);

assign select_ln895_62_fu_3364_p3 = ((icmp_ln895_20_fu_2688_p2[0:0] === 1'b1) ? max_bin_count_20_V : max_bin_count_84_V);

assign select_ln895_63_fu_4755_p3 = ((icmp_ln895_21_reg_6352_pp0_iter2_reg[0:0] === 1'b1) ? 7'd21 : 7'd85);

assign select_ln895_64_fu_4077_p3 = ((icmp_ln895_21_reg_6352[0:0] === 1'b1) ? max_bin_r_21_V_read_reg_6358 : max_bin_r_85_V_read_reg_6363);

assign select_ln895_65_fu_3372_p3 = ((icmp_ln895_21_fu_2694_p2[0:0] === 1'b1) ? max_bin_count_21_V : max_bin_count_85_V);

assign select_ln895_66_fu_4762_p3 = ((icmp_ln895_22_reg_6374_pp0_iter2_reg[0:0] === 1'b1) ? 7'd22 : 7'd86);

assign select_ln895_67_fu_4082_p3 = ((icmp_ln895_22_reg_6374[0:0] === 1'b1) ? max_bin_r_22_V_read_reg_6380 : max_bin_r_86_V_read_reg_6385);

assign select_ln895_68_fu_3380_p3 = ((icmp_ln895_22_fu_2700_p2[0:0] === 1'b1) ? max_bin_count_22_V : max_bin_count_86_V);

assign select_ln895_69_fu_4769_p3 = ((icmp_ln895_23_reg_6396_pp0_iter2_reg[0:0] === 1'b1) ? 7'd23 : 7'd87);

assign select_ln895_6_fu_5274_p3 = ((icmp_ln895_2_reg_5934_pp0_iter3_reg[0:0] === 1'b1) ? 7'd2 : 7'd66);

assign select_ln895_70_fu_4087_p3 = ((icmp_ln895_23_reg_6396[0:0] === 1'b1) ? max_bin_r_23_V_read_reg_6402 : max_bin_r_87_V_read_reg_6407);

assign select_ln895_71_fu_3388_p3 = ((icmp_ln895_23_fu_2706_p2[0:0] === 1'b1) ? max_bin_count_23_V : max_bin_count_87_V);

assign select_ln895_72_fu_5344_p3 = ((icmp_ln895_24_reg_6418_pp0_iter3_reg[0:0] === 1'b1) ? 7'd24 : 7'd88);

assign select_ln895_73_fu_4092_p3 = ((icmp_ln895_24_reg_6418[0:0] === 1'b1) ? max_bin_r_24_V_read_reg_6424 : max_bin_r_88_V_read_reg_6429);

assign select_ln895_74_fu_3396_p3 = ((icmp_ln895_24_fu_2712_p2[0:0] === 1'b1) ? max_bin_count_24_V : max_bin_count_88_V);

assign select_ln895_75_fu_5351_p3 = ((icmp_ln895_25_reg_6440_pp0_iter3_reg[0:0] === 1'b1) ? 7'd25 : 7'd89);

assign select_ln895_76_fu_4097_p3 = ((icmp_ln895_25_reg_6440[0:0] === 1'b1) ? max_bin_r_25_V_read_reg_6446 : max_bin_r_89_V_read_reg_6451);

assign select_ln895_77_fu_3404_p3 = ((icmp_ln895_25_fu_2718_p2[0:0] === 1'b1) ? max_bin_count_25_V : max_bin_count_89_V);

assign select_ln895_78_fu_5358_p3 = ((icmp_ln895_26_reg_6462_pp0_iter3_reg[0:0] === 1'b1) ? 7'd26 : 7'd90);

assign select_ln895_79_fu_4102_p3 = ((icmp_ln895_26_reg_6462[0:0] === 1'b1) ? max_bin_r_26_V_read_reg_6468 : max_bin_r_90_V_read_reg_6473);

assign select_ln895_7_fu_3982_p3 = ((icmp_ln895_2_reg_5934[0:0] === 1'b1) ? max_bin_r_2_V_read_reg_5940 : max_bin_r_66_V_read_reg_5945);

assign select_ln895_80_fu_3412_p3 = ((icmp_ln895_26_fu_2724_p2[0:0] === 1'b1) ? max_bin_count_26_V : max_bin_count_90_V);

assign select_ln895_81_fu_5365_p3 = ((icmp_ln895_27_reg_6484_pp0_iter3_reg[0:0] === 1'b1) ? 7'd27 : 7'd91);

assign select_ln895_82_fu_4107_p3 = ((icmp_ln895_27_reg_6484[0:0] === 1'b1) ? max_bin_r_27_V_read_reg_6490 : max_bin_r_91_V_read_reg_6495);

assign select_ln895_83_fu_3420_p3 = ((icmp_ln895_27_fu_2730_p2[0:0] === 1'b1) ? max_bin_count_27_V : max_bin_count_91_V);

assign select_ln895_84_fu_4776_p3 = ((icmp_ln895_64_reg_6506_pp0_iter2_reg[0:0] === 1'b1) ? 7'd28 : 7'd92);

assign select_ln895_85_fu_4112_p3 = ((icmp_ln895_64_reg_6506[0:0] === 1'b1) ? max_bin_r_28_V_read_reg_6512 : max_bin_r_92_V_read_reg_6517);

assign select_ln895_86_fu_3428_p3 = ((icmp_ln895_64_fu_2736_p2[0:0] === 1'b1) ? max_bin_count_28_V : max_bin_count_92_V);

assign select_ln895_87_fu_4783_p3 = ((icmp_ln895_29_reg_6528_pp0_iter2_reg[0:0] === 1'b1) ? 7'd29 : 7'd93);

assign select_ln895_88_fu_4117_p3 = ((icmp_ln895_29_reg_6528[0:0] === 1'b1) ? max_bin_r_29_V_read_reg_6534 : max_bin_r_93_V_read_reg_6539);

assign select_ln895_89_fu_3436_p3 = ((icmp_ln895_29_fu_2742_p2[0:0] === 1'b1) ? max_bin_count_29_V : max_bin_count_93_V);

assign select_ln895_8_fu_3220_p3 = ((icmp_ln895_2_fu_2580_p2[0:0] === 1'b1) ? max_bin_count_2_V : max_bin_count_66_V);

assign select_ln895_90_fu_4790_p3 = ((icmp_ln895_30_reg_6550_pp0_iter2_reg[0:0] === 1'b1) ? 7'd30 : 7'd94);

assign select_ln895_91_fu_4122_p3 = ((icmp_ln895_30_reg_6550[0:0] === 1'b1) ? max_bin_r_30_V_read_reg_6556 : max_bin_r_94_V_read_reg_6561);

assign select_ln895_92_fu_3444_p3 = ((icmp_ln895_30_fu_2748_p2[0:0] === 1'b1) ? max_bin_count_30_V : max_bin_count_94_V);

assign select_ln895_93_fu_4797_p3 = ((icmp_ln895_31_reg_6572_pp0_iter2_reg[0:0] === 1'b1) ? 7'd31 : 7'd95);

assign select_ln895_94_fu_4127_p3 = ((icmp_ln895_31_reg_6572[0:0] === 1'b1) ? max_bin_r_31_V_read_reg_6578 : max_bin_r_95_V_read_reg_6583);

assign select_ln895_95_fu_3452_p3 = ((icmp_ln895_31_fu_2754_p2[0:0] === 1'b1) ? max_bin_count_31_V : max_bin_count_95_V);

assign select_ln895_96_fu_5372_p3 = ((icmp_ln895_32_reg_6594_pp0_iter3_reg[0:0] === 1'b1) ? 7'd32 : 7'd96);

assign select_ln895_97_fu_3460_p3 = ((icmp_ln895_32_fu_2760_p2[0:0] === 1'b1) ? max_bin_r_32_V : max_bin_r_96_V);

assign select_ln895_98_fu_3468_p3 = ((icmp_ln895_32_fu_2760_p2[0:0] === 1'b1) ? max_bin_count_32_V : max_bin_count_96_V);

assign select_ln895_99_fu_5379_p3 = ((icmp_ln895_33_reg_6610_pp0_iter3_reg[0:0] === 1'b1) ? 7'd33 : 7'd97);

assign select_ln895_9_fu_5281_p3 = ((icmp_ln895_3_reg_5956_pp0_iter3_reg[0:0] === 1'b1) ? 7'd3 : 7'd67);

assign select_ln895_fu_5260_p3 = ((icmp_ln895_reg_5890_pp0_iter3_reg[0:0] === 1'b1) ? 7'd0 : 7'd64);

assign shl_ln_fu_5828_p3 = {{res_max_bin_r_t_V_3_reg_8066}, {2'd0}};

assign t0_V_fu_5810_p3 = {{res_max_bin_theta_t_2_reg_8072}, {2'd0}};

assign zext_ln708_1_fu_5841_p1 = p_Val2_5_fu_5835_p2;

assign zext_ln728_fu_5854_p1 = lhs_V_fu_5846_p3;

always @ (posedge ap_clk) begin
    select_ln308_12_reg_7906[2:0] <= 3'b100;
    select_ln308_15_reg_7922[2:0] <= 3'b101;
    select_ln308_18_reg_7938[2:0] <= 3'b110;
    select_ln308_21_reg_7954[2:0] <= 3'b111;
    select_ln322_reg_7975[1:0] <= 2'b00;
    select_ln322_reg_7975_pp0_iter5_reg[1:0] <= 2'b00;
    select_ln322_3_reg_7991[1:0] <= 2'b01;
    select_ln322_6_reg_8002[1:0] <= 2'b10;
    select_ln322_6_reg_8002_pp0_iter5_reg[1:0] <= 2'b10;
    select_ln322_9_reg_8018[1:0] <= 2'b11;
    res_max_bin_theta_t_1_reg_8050[0] <= 1'b1;
end

endmodule //find_max_bin
