# SPI-Module-in-SystemVerilog
Master and Slaves Modules in SystemVerilog language to SPI Communication 
