command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4105620	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_compute_eflags_s_0.c								
ANR	4105621	Function	gen_compute_eflags_s	1:0:0:634							
ANR	4105622	FunctionDef	"gen_compute_eflags_s (DisasContext * s , TCGv reg , bool inv)"		4105621	0					
ANR	4105623	CompoundStatement		3:0:71:634	4105621	0					
ANR	4105624	SwitchStatement	switch ( s -> cc_op )		4105621	0					
ANR	4105625	Condition	s -> cc_op	5:12:86:93	4105621	0	True				
ANR	4105626	PtrMemberAccess	s -> cc_op		4105621	0					
ANR	4105627	Identifier	s		4105621	0					
ANR	4105628	Identifier	cc_op		4105621	1					
ANR	4105629	CompoundStatement		3:22:24:24	4105621	1					
ANR	4105630	Label	case CC_OP_DYNAMIC :	7:4:103:121	4105621	0	True				
ANR	4105631	Identifier	CC_OP_DYNAMIC		4105621	0					
ANR	4105632	ExpressionStatement	gen_compute_eflags ( s )	9:8:132:153	4105621	1	True				
ANR	4105633	CallExpression	gen_compute_eflags ( s )		4105621	0					
ANR	4105634	Callee	gen_compute_eflags		4105621	0					
ANR	4105635	Identifier	gen_compute_eflags		4105621	0					
ANR	4105636	ArgumentList	s		4105621	1					
ANR	4105637	Argument	s		4105621	0					
ANR	4105638	Identifier	s		4105621	0					
ANR	4105639	Label	case CC_OP_EFLAGS :	13:4:184:201	4105621	2	True				
ANR	4105640	Identifier	CC_OP_EFLAGS		4105621	0					
ANR	4105641	ExpressionStatement	"tcg_gen_shri_tl ( reg , cpu_cc_src , 7 )"	15:8:212:247	4105621	3	True				
ANR	4105642	CallExpression	"tcg_gen_shri_tl ( reg , cpu_cc_src , 7 )"		4105621	0					
ANR	4105643	Callee	tcg_gen_shri_tl		4105621	0					
ANR	4105644	Identifier	tcg_gen_shri_tl		4105621	0					
ANR	4105645	ArgumentList	reg		4105621	1					
ANR	4105646	Argument	reg		4105621	0					
ANR	4105647	Identifier	reg		4105621	0					
ANR	4105648	Argument	cpu_cc_src		4105621	1					
ANR	4105649	Identifier	cpu_cc_src		4105621	0					
ANR	4105650	Argument	7		4105621	2					
ANR	4105651	PrimaryExpression	7		4105621	0					
ANR	4105652	ExpressionStatement	"tcg_gen_andi_tl ( reg , reg , 1 )"	17:8:258:286	4105621	4	True				
ANR	4105653	CallExpression	"tcg_gen_andi_tl ( reg , reg , 1 )"		4105621	0					
ANR	4105654	Callee	tcg_gen_andi_tl		4105621	0					
ANR	4105655	Identifier	tcg_gen_andi_tl		4105621	0					
ANR	4105656	ArgumentList	reg		4105621	1					
ANR	4105657	Argument	reg		4105621	0					
ANR	4105658	Identifier	reg		4105621	0					
ANR	4105659	Argument	reg		4105621	1					
ANR	4105660	Identifier	reg		4105621	0					
ANR	4105661	Argument	1		4105621	2					
ANR	4105662	PrimaryExpression	1		4105621	0					
ANR	4105663	IfStatement	if ( inv )		4105621	5					
ANR	4105664	Condition	inv	19:12:301:303	4105621	0	True				
ANR	4105665	Identifier	inv		4105621	0					
ANR	4105666	CompoundStatement		17:17:234:234	4105621	1					
ANR	4105667	ExpressionStatement	"tcg_gen_xori_tl ( reg , reg , 1 )"	21:12:321:349	4105621	0	True				
ANR	4105668	CallExpression	"tcg_gen_xori_tl ( reg , reg , 1 )"		4105621	0					
ANR	4105669	Callee	tcg_gen_xori_tl		4105621	0					
ANR	4105670	Identifier	tcg_gen_xori_tl		4105621	0					
ANR	4105671	ArgumentList	reg		4105621	1					
ANR	4105672	Argument	reg		4105621	0					
ANR	4105673	Identifier	reg		4105621	0					
ANR	4105674	Argument	reg		4105621	1					
ANR	4105675	Identifier	reg		4105621	0					
ANR	4105676	Argument	1		4105621	2					
ANR	4105677	PrimaryExpression	1		4105621	0					
ANR	4105678	BreakStatement	break ;	25:8:371:376	4105621	6	True				
ANR	4105679	Label	default :	27:4:383:390	4105621	7	True				
ANR	4105680	Identifier	default		4105621	0					
ANR	4105681	CompoundStatement		31:12:397:446	4105621	8					
ANR	4105682	IdentifierDeclStatement	int size = ( s -> cc_op - CC_OP_ADDB ) & 3 ;	31:12:416:454	4105621	0	True				
ANR	4105683	IdentifierDecl	size = ( s -> cc_op - CC_OP_ADDB ) & 3		4105621	0					
ANR	4105684	IdentifierDeclType	int		4105621	0					
ANR	4105685	Identifier	size		4105621	1					
ANR	4105686	AssignmentExpression	size = ( s -> cc_op - CC_OP_ADDB ) & 3		4105621	2		=			
ANR	4105687	Identifier	size		4105621	0					
ANR	4105688	BitAndExpression	( s -> cc_op - CC_OP_ADDB ) & 3		4105621	1		&			
ANR	4105689	AdditiveExpression	s -> cc_op - CC_OP_ADDB		4105621	0		-			
ANR	4105690	PtrMemberAccess	s -> cc_op		4105621	0					
ANR	4105691	Identifier	s		4105621	0					
ANR	4105692	Identifier	cc_op		4105621	1					
ANR	4105693	Identifier	CC_OP_ADDB		4105621	1					
ANR	4105694	PrimaryExpression	3		4105621	1					
ANR	4105695	IdentifierDeclStatement	"TCGv t0 = gen_ext_tl ( reg , cpu_cc_dst , size , true ) ;"	33:12:469:518	4105621	1	True				
ANR	4105696	IdentifierDecl	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , true )"		4105621	0					
ANR	4105697	IdentifierDeclType	TCGv		4105621	0					
ANR	4105698	Identifier	t0		4105621	1					
ANR	4105699	AssignmentExpression	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , true )"		4105621	2		=			
ANR	4105700	Identifier	t0		4105621	0					
ANR	4105701	CallExpression	"gen_ext_tl ( reg , cpu_cc_dst , size , true )"		4105621	1					
ANR	4105702	Callee	gen_ext_tl		4105621	0					
ANR	4105703	Identifier	gen_ext_tl		4105621	0					
ANR	4105704	ArgumentList	reg		4105621	1					
ANR	4105705	Argument	reg		4105621	0					
ANR	4105706	Identifier	reg		4105621	0					
ANR	4105707	Argument	cpu_cc_dst		4105621	1					
ANR	4105708	Identifier	cpu_cc_dst		4105621	0					
ANR	4105709	Argument	size		4105621	2					
ANR	4105710	Identifier	size		4105621	0					
ANR	4105711	Argument	true		4105621	3					
ANR	4105712	Identifier	true		4105621	0					
ANR	4105713	ExpressionStatement	"tcg_gen_setcondi_tl ( inv ? TCG_COND_GE : TCG_COND_LT , reg , t0 , 0 )"	35:12:533:597	4105621	2	True				
ANR	4105714	CallExpression	"tcg_gen_setcondi_tl ( inv ? TCG_COND_GE : TCG_COND_LT , reg , t0 , 0 )"		4105621	0					
ANR	4105715	Callee	tcg_gen_setcondi_tl		4105621	0					
ANR	4105716	Identifier	tcg_gen_setcondi_tl		4105621	0					
ANR	4105717	ArgumentList	inv ? TCG_COND_GE : TCG_COND_LT		4105621	1					
ANR	4105718	Argument	inv ? TCG_COND_GE : TCG_COND_LT		4105621	0					
ANR	4105719	ConditionalExpression	inv ? TCG_COND_GE : TCG_COND_LT		4105621	0					
ANR	4105720	Condition	inv		4105621	0					
ANR	4105721	Identifier	inv		4105621	0					
ANR	4105722	Identifier	TCG_COND_GE		4105621	1					
ANR	4105723	Identifier	TCG_COND_LT		4105621	2					
ANR	4105724	Argument	reg		4105621	1					
ANR	4105725	Identifier	reg		4105621	0					
ANR	4105726	Argument	t0		4105621	2					
ANR	4105727	Identifier	t0		4105621	0					
ANR	4105728	Argument	0		4105621	3					
ANR	4105729	PrimaryExpression	0		4105621	0					
ANR	4105730	BreakStatement	break ;	39:8:619:624	4105621	9	True				
ANR	4105731	ReturnType	static void		4105621	1					
ANR	4105732	Identifier	gen_compute_eflags_s		4105621	2					
ANR	4105733	ParameterList	"DisasContext * s , TCGv reg , bool inv"		4105621	3					
ANR	4105734	Parameter	DisasContext * s	1:33:33:47	4105621	0	True				
ANR	4105735	ParameterType	DisasContext *		4105621	0					
ANR	4105736	Identifier	s		4105621	1					
ANR	4105737	Parameter	TCGv reg	1:50:50:57	4105621	1	True				
ANR	4105738	ParameterType	TCGv		4105621	0					
ANR	4105739	Identifier	reg		4105621	1					
ANR	4105740	Parameter	bool inv	1:60:60:67	4105621	2	True				
ANR	4105741	ParameterType	bool		4105621	0					
ANR	4105742	Identifier	inv		4105621	1					
ANR	4105743	CFGEntryNode	ENTRY		4105621		True				
ANR	4105744	CFGExitNode	EXIT		4105621		True				
ANR	4105745	Symbol	s -> cc_op		4105621						
ANR	4105746	Symbol	gen_ext_tl		4105621						
ANR	4105747	Symbol	inv		4105621						
ANR	4105748	Symbol	s		4105621						
ANR	4105749	Symbol	size		4105621						
ANR	4105750	Symbol	reg		4105621						
ANR	4105751	Symbol	TCG_COND_LT		4105621						
ANR	4105752	Symbol	true		4105621						
ANR	4105753	Symbol	CC_OP_ADDB		4105621						
ANR	4105754	Symbol	cpu_cc_src		4105621						
ANR	4105755	Symbol	t0		4105621						
ANR	4105756	Symbol	* s		4105621						
ANR	4105757	Symbol	cpu_cc_dst		4105621						
ANR	4105758	Symbol	TCG_COND_GE		4105621						
