// Seed: 2616561348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout tri0 id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_2 = id_6;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd91
) (
    input wor id_0,
    input tri0 _id_1,
    output wire id_2,
    output logic id_3,
    input supply0 id_4
);
  logic id_6;
  ;
  assign id_3 = 1;
  always @(id_4) id_3 <= 1;
  wire [1 : id_1] id_7;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
