\t (00:00:03) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:03)     Journal start - Thu Apr 30 15:37:00 2020
\t (00:00:03)         Host=DESKTOP-U6TBUH8 User=user Pid=6408 CPUs=4
\t (00:00:03) 
\t (00:00:06) Starting new design...
\i (00:00:06) trapsize 857
\i (00:00:06) trapsize 837
\i (00:00:07) trapsize 861
\i (00:00:07) trapsize 716
\i (00:00:07) trapsize 1424
\i (00:00:08) generaledit 
\i (00:00:10) open 
\i (00:00:11) fillin "New board.brd"
\t (00:00:11) Opening existing design...
\i (00:00:11) trapsize 136704
\d (00:00:11) Database opened: C:/Users/user/Documents/GitHub/TrackitPCB/New PCB/New board.brd
\i (00:00:11) generaledit 
\i (00:00:20) setwindow form.vf_vis
\i (00:00:20) FORM vf_vis all_drc_visible YES 
\i (00:00:30) setwindow pcb
\i (00:00:30) color192 
\i (00:00:30) setwindow cvf.dialog
\i (00:00:30) cvf layer_mode
\i (00:00:30) setwindow pcb
\i (00:00:30) generaledit 
\i (00:01:36) setwindow cvf.dialog
\i (00:01:36) cvf layers_visible stack-up boundary/top TRUE
\i (00:01:37) cvf layers_visible stack-up boundary/bottom TRUE
\i (00:01:38) cvf okay
\i (00:01:41) setwindow pcb
\i (00:01:41) zoom out 1 
\i (00:01:41) setwindow pcb
\i (00:01:41) zoom out 986.9258 913.3653
\i (00:01:41) trapsize 273408
\i (00:01:42) zoom in 1 
\i (00:01:42) setwindow pcb
\i (00:01:42) zoom in 978.7236 940.7062
\i (00:01:42) trapsize 136704
\i (00:01:43) zoom in 1 
\i (00:01:43) setwindow pcb
\i (00:01:43) zoom in 1066.2142 987.1856
\i (00:01:43) trapsize 68352
\i (00:01:43) zoom in 1 
\i (00:01:43) setwindow pcb
\i (00:01:43) zoom in 1067.5813 987.1856
\i (00:01:43) trapsize 34176
\i (00:01:43) zoom in 1 
\i (00:01:43) setwindow pcb
\i (00:01:43) zoom in 1070.9989 987.1856
\i (00:01:43) trapsize 17088
\i (00:01:46) zoom out 1 
\i (00:01:46) setwindow pcb
\i (00:01:46) zoom out 1074.0748 986.8438
\i (00:01:46) trapsize 34176
\i (00:01:53) zoom in 1 
\i (00:01:53) setwindow pcb
\i (00:01:53) zoom in 835.5261 1026.4881
\i (00:01:53) trapsize 17088
\i (00:01:54) zoom in 1 
\i (00:01:54) setwindow pcb
\i (00:01:54) zoom in 835.5261 1026.8299
\i (00:01:54) trapsize 8544
\i (00:01:55) zoom out 1 
\i (00:01:55) setwindow pcb
\i (00:01:55) zoom out 835.5261 1026.8299
\i (00:01:55) trapsize 17088
\i (00:01:55) zoom out 1 
\i (00:01:55) setwindow pcb
\i (00:01:55) zoom out 835.5261 1026.8299
\i (00:01:55) trapsize 34176
\i (00:01:56) zoom out 1 
\i (00:01:56) setwindow pcb
\i (00:01:56) zoom out 835.5262 1026.8298
\i (00:01:56) trapsize 68352
\i (00:01:56) zoom out 1 
\i (00:01:56) setwindow pcb
\i (00:01:56) zoom out 835.5261 1026.8299
\i (00:01:56) trapsize 136704
\i (00:01:58) zoom in 1 
\i (00:01:58) setwindow pcb
\i (00:01:58) zoom in 1371.4063 94.5078
\i (00:01:58) trapsize 68352
\i (00:01:58) zoom in 1 
\i (00:01:58) setwindow pcb
\i (00:01:58) zoom in 1374.1404 93.1408
\i (00:01:58) trapsize 34176
\i (00:01:58) zoom in 1 
\i (00:01:58) setwindow pcb
\i (00:01:58) zoom in 1383.0262 92.4573
\i (00:01:58) trapsize 17088
\i (00:01:59) zoom in 1 
\i (00:01:59) setwindow pcb
\i (00:01:59) zoom in 1383.3680 93.4826
\i (00:01:59) trapsize 8544
\i (00:01:59) zoom in 1 
\i (00:01:59) setwindow pcb
\i (00:01:59) zoom in 1383.3680 93.4826
\i (00:01:59) trapsize 4272
\i (00:02:01) zoom out 1 
\i (00:02:01) setwindow pcb
\i (00:02:01) zoom out 1383.3680 93.4827
\i (00:02:01) trapsize 8544
\i (00:02:01) zoom out 1 
\i (00:02:01) setwindow pcb
\i (00:02:01) zoom out 1383.8807 93.4826
\i (00:02:01) trapsize 17088
\i (00:02:09) zoom out 1 
\i (00:02:09) setwindow pcb
\i (00:02:09) zoom out 1383.8807 93.4827
\i (00:02:09) trapsize 34176
\i (00:02:09) zoom out 1 
\i (00:02:09) setwindow pcb
\i (00:02:09) zoom out 1383.8808 93.4826
\i (00:02:09) trapsize 68352
\i (00:02:20) setwindow form.vf_vis
\i (00:02:20) FORM vf_vis all_drc_visible NO 
\i (00:02:20) FORM vf_vis all_drc_visible YES 
\i (00:02:21) FORM vf_vis all_drc_visible NO 
\i (00:02:22) FORM vf_vis all_drc_visible YES 
\i (00:02:28) setwindow pcb
\i (00:02:28) color192 
\i (00:02:28) setwindow cvf.dialog
\i (00:02:28) cvf layer_mode
\i (00:02:28) setwindow pcb
\i (00:02:28) generaledit 
\i (00:02:46) setwindow cvf.dialog
\i (00:02:46) cvf layer_tree_item 'Embedded Geomerty'
\i (00:02:55) cvf layer_tree_item 'Manufacturing'
\i (00:02:57) cvf layer_tree_item 'User Part' 'Components'
\i (00:02:58) cvf layer_tree_item 'Ref Des' 'Components'
\i (00:02:59) cvf layer_tree_item 'Dev Type' 'Components'
\i (00:03:00) cvf layer_tree_item 'Comp Value' 'Components'
\i (00:03:01) cvf layer_tree_item 'Components'
\i (00:03:02) cvf layer_tree_item 'Embedded Geomerty'
\i (00:03:03) cvf layer_tree_item 'Package Geometry'
\i (00:03:03) cvf layer_tree_item 'Board Geometry'
\i (00:03:13) cvf layer_tree_item 'Areas'
\i (00:03:15) cvf layer_tree_item 'Non-Conductor' 'Stack-Up'
\i (00:03:25) cvf layers_visible stack-up stack-up/through_all TRUE
\i (00:03:26) cvf okay
\i (00:03:28) setwindow pcb
\i (00:03:28) zoom in 1 
\i (00:03:28) setwindow pcb
\i (00:03:28) zoom in 1200.6972 107.1530
\i (00:03:28) trapsize 34176
\i (00:03:28) zoom out 1 
\i (00:03:28) setwindow pcb
\i (00:03:28) zoom out 1200.6972 107.1530
\i (00:03:28) trapsize 68352
\i (00:03:28) zoom out 1 
\i (00:03:28) setwindow pcb
\i (00:03:28) zoom out 1200.6972 107.1530
\i (00:03:28) trapsize 136704
\i (00:03:28) zoom out 1 
\i (00:03:28) setwindow pcb
\i (00:03:28) zoom out 1200.6972 107.1531
\i (00:03:28) trapsize 273408
\i (00:03:29) zoom in 1 
\i (00:03:29) setwindow pcb
\i (00:03:29) zoom in 588.2630 1102.3587
\i (00:03:29) trapsize 136704
\i (00:03:29) zoom in 1 
\i (00:03:29) setwindow pcb
\i (00:03:29) zoom in 588.2630 1102.3587
\i (00:03:29) trapsize 68352
\i (00:03:30) zoom in 1 
\i (00:03:30) setwindow pcb
\i (00:03:30) zoom in 853.4689 1025.8045
\i (00:03:30) trapsize 34176
\i (00:03:31) zoom out 1 
\i (00:03:31) setwindow pcb
\i (00:03:31) zoom out 860.3041 907.5555
\i (00:03:31) trapsize 68352
\i (00:03:31) zoom out 1 
\i (00:03:31) setwindow pcb
\i (00:03:31) zoom out 860.3041 907.5554
\i (00:03:31) trapsize 136704
\i (00:03:31) zoom out 1 
\i (00:03:31) setwindow pcb
\i (00:03:31) zoom out 860.3040 907.5554
\i (00:03:31) trapsize 273408
\i (00:06:18) exit 
\e (00:06:18) Do you want to save the changes you made to New board.brd?
\i (00:06:21) fillin no 
\t (00:06:21)     Journal end - Thu Apr 30 15:43:17 2020
