`include "B_CMPHY_OCTAD_defines.vh"

reg [`CMPHY_OCTAD_DATA_SZ-1:0] ATTR [0:`CMPHY_OCTAD_ADDR_N-1];
reg [`CMPHY_OCTAD__ACC_FAST_LOCK_SZ:1] ACC_FAST_LOCK_REG = ACC_FAST_LOCK;
reg [`CMPHY_OCTAD__APBCLK_FREQ_SZ-1:0] APBCLK_FREQ_REG = APBCLK_FREQ;
reg [`CMPHY_OCTAD__CAL_DQS_SRC_SZ:1] CAL_DQS_SRC_REG = CAL_DQS_SRC;
reg [`CMPHY_OCTAD__CAL_REFCLK_EN_SZ-1:0] CAL_REFCLK_EN_REG = CAL_REFCLK_EN;
reg [`CMPHY_OCTAD__CAL_VT_OFST_C_SZ-1:0] CAL_VT_OFST_C_REG = CAL_VT_OFST_C;
reg [`CMPHY_OCTAD__CAL_VT_OFST_EN_SZ:1] CAL_VT_OFST_EN_REG = CAL_VT_OFST_EN;
reg [`CMPHY_OCTAD__CAL_VT_OFST_M0_SZ-1:0] CAL_VT_OFST_M0_REG = CAL_VT_OFST_M0;
reg [`CMPHY_OCTAD__CAL_VT_OFST_M1_SZ-1:0] CAL_VT_OFST_M1_REG = CAL_VT_OFST_M1;
reg [`CMPHY_OCTAD__CAL_VT_SRC_SZ:1] CAL_VT_SRC_REG = CAL_VT_SRC;
reg [`CMPHY_OCTAD__CLB_CLK_DBL_DCC_SZ-1:0] CLB_CLK_DBL_DCC_REG = CLB_CLK_DBL_DCC;
reg CLK_SRC_REG = CLK_SRC;
reg [`CMPHY_OCTAD__CLOCK_FREQ_SZ-1:0] CLOCK_FREQ_REG = CLOCK_FREQ;
reg [`CMPHY_OCTAD__CN_EXT_DISABLE_SZ:1] CN_EXT_DISABLE_REG = CN_EXT_DISABLE;
reg [`CMPHY_OCTAD__CN_LEGACY_SZ:1] CN_LEGACY_REG = CN_LEGACY;
reg [`CMPHY_OCTAD__CONTINUOUS_DQS_SZ:1] CONTINUOUS_DQS_REG = CONTINUOUS_DQS;
reg [`CMPHY_OCTAD__CPHY_RX_EN_0_SZ:1] CPHY_RX_EN_0_REG = CPHY_RX_EN_0;
reg [`CMPHY_OCTAD__CPHY_RX_EN_1_SZ:1] CPHY_RX_EN_1_REG = CPHY_RX_EN_1;
reg [`CMPHY_OCTAD__CPHY_TX_EN_0_SZ:1] CPHY_TX_EN_0_REG = CPHY_TX_EN_0;
reg [`CMPHY_OCTAD__CPHY_TX_EN_1_SZ:1] CPHY_TX_EN_1_REG = CPHY_TX_EN_1;
reg [`CMPHY_OCTAD__CTLE_OFST_CAL_0_SZ:1] CTLE_OFST_CAL_0_REG = CTLE_OFST_CAL_0;
reg [`CMPHY_OCTAD__CTLE_OFST_CAL_1_SZ:1] CTLE_OFST_CAL_1_REG = CTLE_OFST_CAL_1;
reg [`CMPHY_OCTAD__CTLE_OFST_CAL_2_SZ:1] CTLE_OFST_CAL_2_REG = CTLE_OFST_CAL_2;
reg [`CMPHY_OCTAD__CTLE_OFST_CAL_3_SZ:1] CTLE_OFST_CAL_3_REG = CTLE_OFST_CAL_3;
reg [`CMPHY_OCTAD__CTLE_OFST_CAL_4_SZ:1] CTLE_OFST_CAL_4_REG = CTLE_OFST_CAL_4;
reg [`CMPHY_OCTAD__CTLE_OFST_CAL_5_SZ:1] CTLE_OFST_CAL_5_REG = CTLE_OFST_CAL_5;
reg [`CMPHY_OCTAD__CTLE_OFST_CAL_6_SZ:1] CTLE_OFST_CAL_6_REG = CTLE_OFST_CAL_6;
reg [`CMPHY_OCTAD__CTLE_OFST_CAL_7_SZ:1] CTLE_OFST_CAL_7_REG = CTLE_OFST_CAL_7;
reg [`CMPHY_OCTAD__DCC_CAL_RANGE_SZ-1:0] DCC_CAL_RANGE_REG = DCC_CAL_RANGE;
reg [`CMPHY_OCTAD__DCC_CAL_TIME_SEL_SZ:1] DCC_CAL_TIME_SEL_REG = DCC_CAL_TIME_SEL;
reg [`CMPHY_OCTAD__DCC_CONV_RANGE_SZ-1:0] DCC_CONV_RANGE_REG = DCC_CONV_RANGE;
reg [`CMPHY_OCTAD__DCC_CONV_TIME_SEL_SZ:1] DCC_CONV_TIME_SEL_REG = DCC_CONV_TIME_SEL;
reg [`CMPHY_OCTAD__DCC_RO_DLY0_SZ-1:0] DCC_RO_DLY0_REG = DCC_RO_DLY0;
reg [`CMPHY_OCTAD__DCC_RO_DLY1_SZ-1:0] DCC_RO_DLY1_REG = DCC_RO_DLY1;
reg [`CMPHY_OCTAD__DCC_RO_DLY2_SZ-1:0] DCC_RO_DLY2_REG = DCC_RO_DLY2;
reg [`CMPHY_OCTAD__DMC_APB_SEL_SZ:1] DMC_APB_SEL_REG = DMC_APB_SEL;
reg [`CMPHY_OCTAD__DMC_BIT_SEL_0_SZ:1] DMC_BIT_SEL_0_REG = DMC_BIT_SEL_0;
reg [`CMPHY_OCTAD__DMC_BIT_SEL_1_SZ:1] DMC_BIT_SEL_1_REG = DMC_BIT_SEL_1;
reg [`CMPHY_OCTAD__DMC_BIT_SEL_2_SZ:1] DMC_BIT_SEL_2_REG = DMC_BIT_SEL_2;
reg [`CMPHY_OCTAD__DMC_BIT_SEL_3_SZ:1] DMC_BIT_SEL_3_REG = DMC_BIT_SEL_3;
reg [`CMPHY_OCTAD__DMC_BIT_SEL_4_SZ:1] DMC_BIT_SEL_4_REG = DMC_BIT_SEL_4;
reg [`CMPHY_OCTAD__DMC_BIT_SEL_5_SZ:1] DMC_BIT_SEL_5_REG = DMC_BIT_SEL_5;
reg [`CMPHY_OCTAD__DMC_BIT_SEL_6_SZ:1] DMC_BIT_SEL_6_REG = DMC_BIT_SEL_6;
reg [`CMPHY_OCTAD__DMC_BIT_SEL_7_SZ:1] DMC_BIT_SEL_7_REG = DMC_BIT_SEL_7;
reg [`CMPHY_OCTAD__DMC_CTL_SEL_SZ:1] DMC_CTL_SEL_REG = DMC_CTL_SEL;
reg [`CMPHY_OCTAD__DPHY_RX_EN_0_SZ:1] DPHY_RX_EN_0_REG = DPHY_RX_EN_0;
reg [`CMPHY_OCTAD__DPHY_RX_EN_1_SZ:1] DPHY_RX_EN_1_REG = DPHY_RX_EN_1;
reg [`CMPHY_OCTAD__DPHY_RX_EN_2_SZ:1] DPHY_RX_EN_2_REG = DPHY_RX_EN_2;
reg [`CMPHY_OCTAD__DPHY_RX_EN_3_SZ:1] DPHY_RX_EN_3_REG = DPHY_RX_EN_3;
reg [`CMPHY_OCTAD__DPHY_TX_EN_0_SZ:1] DPHY_TX_EN_0_REG = DPHY_TX_EN_0;
reg [`CMPHY_OCTAD__DPHY_TX_EN_1_SZ:1] DPHY_TX_EN_1_REG = DPHY_TX_EN_1;
reg [`CMPHY_OCTAD__DPHY_TX_EN_2_SZ:1] DPHY_TX_EN_2_REG = DPHY_TX_EN_2;
reg [`CMPHY_OCTAD__DPHY_TX_EN_3_SZ:1] DPHY_TX_EN_3_REG = DPHY_TX_EN_3;
reg [`CMPHY_OCTAD__DQS_MODE_SZ-1:0] DQS_MODE_REG = DQS_MODE;
reg [`CMPHY_OCTAD__EN_CK90_CAL_SZ:1] EN_CK90_CAL_REG = EN_CK90_CAL;
reg [`CMPHY_OCTAD__EN_DCC_CAL_SZ:1] EN_DCC_CAL_REG = EN_DCC_CAL;
reg [`CMPHY_OCTAD__EN_FIX_DELAY_CAL_SZ:1] EN_FIX_DELAY_CAL_REG = EN_FIX_DELAY_CAL;
reg [`CMPHY_OCTAD__EN_PRIMARY_DLL_CAL_SZ:1] EN_PRIMARY_DLL_CAL_REG = EN_PRIMARY_DLL_CAL;
reg [`CMPHY_OCTAD__EN_SEQ_CAL_SZ:1] EN_SEQ_CAL_REG = EN_SEQ_CAL;
reg FD_NORD_REG = FD_NORD;
reg [`CMPHY_OCTAD__GT_VT_SRC_SZ:1] GT_VT_SRC_REG = GT_VT_SRC;
reg [`CMPHY_OCTAD__GT_VT_SRC_OCTAD_SZ:1] GT_VT_SRC_OCTAD_REG = GT_VT_SRC_OCTAD;
reg [`CMPHY_OCTAD__HISTO_DELTA_ADJ_SZ-1:0] HISTO_DELTA_ADJ_REG = HISTO_DELTA_ADJ;
reg [`CMPHY_OCTAD__HISTO_F0_TH_SZ-1:0] HISTO_F0_TH_REG = HISTO_F0_TH;
reg [`CMPHY_OCTAD__HISTO_F1_TH_SZ-1:0] HISTO_F1_TH_REG = HISTO_F1_TH;
reg [`CMPHY_OCTAD__HISTO_NO_RU_SZ:1] HISTO_NO_RU_REG = HISTO_NO_RU;
reg [`CMPHY_OCTAD__HISTO_NPI_NS_SZ-1:0] HISTO_NPI_NS_REG = HISTO_NPI_NS;
reg [`CMPHY_OCTAD__HISTO_R0_TH_SZ-1:0] HISTO_R0_TH_REG = HISTO_R0_TH;
reg [`CMPHY_OCTAD__HISTO_R1_TH_SZ-1:0] HISTO_R1_TH_REG = HISTO_R1_TH;
reg [`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_0_SZ:1] IBUF_DIS_EXT_SRC_0_REG = IBUF_DIS_EXT_SRC_0;
reg [`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_1_SZ:1] IBUF_DIS_EXT_SRC_1_REG = IBUF_DIS_EXT_SRC_1;
reg [`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_2_SZ:1] IBUF_DIS_EXT_SRC_2_REG = IBUF_DIS_EXT_SRC_2;
reg [`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_3_SZ:1] IBUF_DIS_EXT_SRC_3_REG = IBUF_DIS_EXT_SRC_3;
reg [`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_4_SZ:1] IBUF_DIS_EXT_SRC_4_REG = IBUF_DIS_EXT_SRC_4;
reg [`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_5_SZ:1] IBUF_DIS_EXT_SRC_5_REG = IBUF_DIS_EXT_SRC_5;
reg [`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_6_SZ:1] IBUF_DIS_EXT_SRC_6_REG = IBUF_DIS_EXT_SRC_6;
reg [`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_7_SZ:1] IBUF_DIS_EXT_SRC_7_REG = IBUF_DIS_EXT_SRC_7;
reg [`CMPHY_OCTAD__IBUF_DIS_SRC_0_SZ:1] IBUF_DIS_SRC_0_REG = IBUF_DIS_SRC_0;
reg [`CMPHY_OCTAD__IBUF_DIS_SRC_1_SZ:1] IBUF_DIS_SRC_1_REG = IBUF_DIS_SRC_1;
reg [`CMPHY_OCTAD__IBUF_DIS_SRC_2_SZ:1] IBUF_DIS_SRC_2_REG = IBUF_DIS_SRC_2;
reg [`CMPHY_OCTAD__IBUF_DIS_SRC_3_SZ:1] IBUF_DIS_SRC_3_REG = IBUF_DIS_SRC_3;
reg [`CMPHY_OCTAD__IBUF_DIS_SRC_4_SZ:1] IBUF_DIS_SRC_4_REG = IBUF_DIS_SRC_4;
reg [`CMPHY_OCTAD__IBUF_DIS_SRC_5_SZ:1] IBUF_DIS_SRC_5_REG = IBUF_DIS_SRC_5;
reg [`CMPHY_OCTAD__IBUF_DIS_SRC_6_SZ:1] IBUF_DIS_SRC_6_REG = IBUF_DIS_SRC_6;
reg [`CMPHY_OCTAD__IBUF_DIS_SRC_7_SZ:1] IBUF_DIS_SRC_7_REG = IBUF_DIS_SRC_7;
reg [`CMPHY_OCTAD__LEG_F_HISTO_E_SZ:1] LEG_F_HISTO_E_REG = LEG_F_HISTO_E;
reg [`CMPHY_OCTAD__LEG_F_LGY_E_SZ:1] LEG_F_LGY_E_REG = LEG_F_LGY_E;
reg [`CMPHY_OCTAD__MIPI_ALPRX_EN_M_SZ:1] MIPI_ALPRX_EN_M_REG = MIPI_ALPRX_EN_M;
reg [`CMPHY_OCTAD__MIPI_ALPRX_EN_S_SZ:1] MIPI_ALPRX_EN_S_REG = MIPI_ALPRX_EN_S;
reg [`CMPHY_OCTAD__NQTR_DELAY_VALUE_0_SZ-1:0] NQTR_DELAY_VALUE_0_REG = NQTR_DELAY_VALUE_0;
reg [`CMPHY_OCTAD__NQTR_DELAY_VALUE_1_SZ-1:0] NQTR_DELAY_VALUE_1_REG = NQTR_DELAY_VALUE_1;
reg [`CMPHY_OCTAD__NQTR_DELAY_VALUE_2_SZ-1:0] NQTR_DELAY_VALUE_2_REG = NQTR_DELAY_VALUE_2;
reg [`CMPHY_OCTAD__NQTR_DELAY_VALUE_3_SZ-1:0] NQTR_DELAY_VALUE_3_REG = NQTR_DELAY_VALUE_3;
reg [`CMPHY_OCTAD__NQTR_DELAY_VALUE_4_SZ-1:0] NQTR_DELAY_VALUE_4_REG = NQTR_DELAY_VALUE_4;
reg [`CMPHY_OCTAD__NQTR_DELAY_VALUE_5_SZ-1:0] NQTR_DELAY_VALUE_5_REG = NQTR_DELAY_VALUE_5;
reg [`CMPHY_OCTAD__NQTR_DELAY_VALUE_6_SZ-1:0] NQTR_DELAY_VALUE_6_REG = NQTR_DELAY_VALUE_6;
reg [`CMPHY_OCTAD__NQTR_DELAY_VALUE_7_SZ-1:0] NQTR_DELAY_VALUE_7_REG = NQTR_DELAY_VALUE_7;
reg [`CMPHY_OCTAD__O_DELAY_VALUE_0_SZ-1:0] O_DELAY_VALUE_0_REG = O_DELAY_VALUE_0;
reg [`CMPHY_OCTAD__O_DELAY_VALUE_1_SZ-1:0] O_DELAY_VALUE_1_REG = O_DELAY_VALUE_1;
reg [`CMPHY_OCTAD__O_DELAY_VALUE_2_SZ-1:0] O_DELAY_VALUE_2_REG = O_DELAY_VALUE_2;
reg [`CMPHY_OCTAD__O_DELAY_VALUE_3_SZ-1:0] O_DELAY_VALUE_3_REG = O_DELAY_VALUE_3;
reg [`CMPHY_OCTAD__O_DELAY_VALUE_4_SZ-1:0] O_DELAY_VALUE_4_REG = O_DELAY_VALUE_4;
reg [`CMPHY_OCTAD__O_DELAY_VALUE_5_SZ-1:0] O_DELAY_VALUE_5_REG = O_DELAY_VALUE_5;
reg [`CMPHY_OCTAD__O_DELAY_VALUE_6_SZ-1:0] O_DELAY_VALUE_6_REG = O_DELAY_VALUE_6;
reg [`CMPHY_OCTAD__O_DELAY_VALUE_7_SZ-1:0] O_DELAY_VALUE_7_REG = O_DELAY_VALUE_7;
reg [`CMPHY_OCTAD__PDL_CASCADE_SZ:1] PDL_CASCADE_REG = PDL_CASCADE;
reg [`CMPHY_OCTAD__PDL_HISTOGRAM_MODE_SZ:1] PDL_HISTOGRAM_MODE_REG = PDL_HISTOGRAM_MODE;
reg [`CMPHY_OCTAD__PQTR_DELAY_VALUE_0_SZ-1:0] PQTR_DELAY_VALUE_0_REG = PQTR_DELAY_VALUE_0;
reg [`CMPHY_OCTAD__PQTR_DELAY_VALUE_1_SZ-1:0] PQTR_DELAY_VALUE_1_REG = PQTR_DELAY_VALUE_1;
reg [`CMPHY_OCTAD__PQTR_DELAY_VALUE_2_SZ-1:0] PQTR_DELAY_VALUE_2_REG = PQTR_DELAY_VALUE_2;
reg [`CMPHY_OCTAD__PQTR_DELAY_VALUE_3_SZ-1:0] PQTR_DELAY_VALUE_3_REG = PQTR_DELAY_VALUE_3;
reg [`CMPHY_OCTAD__PQTR_DELAY_VALUE_4_SZ-1:0] PQTR_DELAY_VALUE_4_REG = PQTR_DELAY_VALUE_4;
reg [`CMPHY_OCTAD__PQTR_DELAY_VALUE_5_SZ-1:0] PQTR_DELAY_VALUE_5_REG = PQTR_DELAY_VALUE_5;
reg [`CMPHY_OCTAD__PQTR_DELAY_VALUE_6_SZ-1:0] PQTR_DELAY_VALUE_6_REG = PQTR_DELAY_VALUE_6;
reg [`CMPHY_OCTAD__PQTR_DELAY_VALUE_7_SZ-1:0] PQTR_DELAY_VALUE_7_REG = PQTR_DELAY_VALUE_7;
reg [`CMPHY_OCTAD__PRIMARY_DLL_CONFIG_SZ:1] PRIMARY_DLL_CONFIG_REG = PRIMARY_DLL_CONFIG;
reg [`CMPHY_OCTAD__RIUCLK_DBLR_BYPASS_SZ:1] RIUCLK_DBLR_BYPASS_REG = RIUCLK_DBLR_BYPASS;
reg [`CMPHY_OCTAD__RIU_CLK_DBL_DCC_SZ-1:0] RIU_CLK_DBL_DCC_REG = RIU_CLK_DBL_DCC;
reg [`CMPHY_OCTAD__ROUTETHRU_0_SZ:1] ROUTETHRU_0_REG = ROUTETHRU_0;
reg [`CMPHY_OCTAD__ROUTETHRU_1_SZ:1] ROUTETHRU_1_REG = ROUTETHRU_1;
reg [`CMPHY_OCTAD__ROUTETHRU_2_SZ:1] ROUTETHRU_2_REG = ROUTETHRU_2;
reg [`CMPHY_OCTAD__ROUTETHRU_3_SZ:1] ROUTETHRU_3_REG = ROUTETHRU_3;
reg [`CMPHY_OCTAD__ROUTETHRU_4_SZ:1] ROUTETHRU_4_REG = ROUTETHRU_4;
reg [`CMPHY_OCTAD__ROUTETHRU_5_SZ:1] ROUTETHRU_5_REG = ROUTETHRU_5;
reg [`CMPHY_OCTAD__ROUTETHRU_6_SZ:1] ROUTETHRU_6_REG = ROUTETHRU_6;
reg [`CMPHY_OCTAD__ROUTETHRU_7_SZ:1] ROUTETHRU_7_REG = ROUTETHRU_7;
reg [`CMPHY_OCTAD__RXFIFO_MODE_0_SZ:1] RXFIFO_MODE_0_REG = RXFIFO_MODE_0;
reg [`CMPHY_OCTAD__RXFIFO_MODE_1_SZ:1] RXFIFO_MODE_1_REG = RXFIFO_MODE_1;
reg [`CMPHY_OCTAD__RXFIFO_MODE_2_SZ:1] RXFIFO_MODE_2_REG = RXFIFO_MODE_2;
reg [`CMPHY_OCTAD__RXFIFO_MODE_3_SZ:1] RXFIFO_MODE_3_REG = RXFIFO_MODE_3;
reg [`CMPHY_OCTAD__RXFIFO_MODE_4_SZ:1] RXFIFO_MODE_4_REG = RXFIFO_MODE_4;
reg [`CMPHY_OCTAD__RXFIFO_MODE_5_SZ:1] RXFIFO_MODE_5_REG = RXFIFO_MODE_5;
reg [`CMPHY_OCTAD__RXFIFO_MODE_6_SZ:1] RXFIFO_MODE_6_REG = RXFIFO_MODE_6;
reg [`CMPHY_OCTAD__RXFIFO_MODE_7_SZ:1] RXFIFO_MODE_7_REG = RXFIFO_MODE_7;
reg [`CMPHY_OCTAD__RXFIFO_WRCLK_SEL_SZ:1] RXFIFO_WRCLK_SEL_REG = RXFIFO_WRCLK_SEL;
reg [`CMPHY_OCTAD__RXOFST_CAL_START_SZ-1:0] RXOFST_CAL_START_REG = RXOFST_CAL_START;
reg [`CMPHY_OCTAD__RXOFST_END_CODE_SZ-1:0] RXOFST_END_CODE_REG = RXOFST_END_CODE;
reg RXOFST_EN_BIN_SRCH_REG = RXOFST_EN_BIN_SRCH;
reg RXOFST_EN_HIST_SRCH_REG = RXOFST_EN_HIST_SRCH;
reg RXOFST_EN_LIN_SRCH_REG = RXOFST_EN_LIN_SRCH;
reg [`CMPHY_OCTAD__RXOFST_EXTEND_OFSC_RANGE_SZ:1] RXOFST_EXTEND_OFSC_RANGE_REG = RXOFST_EXTEND_OFSC_RANGE;
reg [`CMPHY_OCTAD__RXOFST_EXTRANGE_STEPSIZE_SZ-1:0] RXOFST_EXTRANGE_STEPSIZE_REG = RXOFST_EXTRANGE_STEPSIZE;
reg [`CMPHY_OCTAD__RXOFST_LIN_SRCH_RANGE_SZ-1:0] RXOFST_LIN_SRCH_RANGE_REG = RXOFST_LIN_SRCH_RANGE;
reg [`CMPHY_OCTAD__RXOFST_LIN_SRCH_STEPSIZE_SZ-1:0] RXOFST_LIN_SRCH_STEPSIZE_REG = RXOFST_LIN_SRCH_STEPSIZE;
reg [`CMPHY_OCTAD__RXOFST_NUM_SAMPLES_SZ-1:0] RXOFST_NUM_SAMPLES_REG = RXOFST_NUM_SAMPLES;
reg [`CMPHY_OCTAD__RXOFST_SETTELE_INTERVAL_SZ-1:0] RXOFST_SETTELE_INTERVAL_REG = RXOFST_SETTELE_INTERVAL;
reg [`CMPHY_OCTAD__RXOFST_START_CODE_SZ-1:0] RXOFST_START_CODE_REG = RXOFST_START_CODE;
reg [`CMPHY_OCTAD__RXOFST_THRESHOLD_SZ-1:0] RXOFST_THRESHOLD_REG = RXOFST_THRESHOLD;
reg [`CMPHY_OCTAD__RX_CLOCK_ALIGN_SZ:1] RX_CLOCK_ALIGN_REG = RX_CLOCK_ALIGN;
reg [`CMPHY_OCTAD__RX_DATA_WIDTH_SZ-1:0] RX_DATA_WIDTH_REG = RX_DATA_WIDTH;
reg [`CMPHY_OCTAD__RX_PATH_RESET_SZ:1] RX_PATH_RESET_REG = RX_PATH_RESET;
reg [`CMPHY_OCTAD__SA_OFST_CAL_0_SZ:1] SA_OFST_CAL_0_REG = SA_OFST_CAL_0;
reg [`CMPHY_OCTAD__SA_OFST_CAL_1_SZ:1] SA_OFST_CAL_1_REG = SA_OFST_CAL_1;
reg [`CMPHY_OCTAD__SA_OFST_CAL_2_SZ:1] SA_OFST_CAL_2_REG = SA_OFST_CAL_2;
reg [`CMPHY_OCTAD__SA_OFST_CAL_3_SZ:1] SA_OFST_CAL_3_REG = SA_OFST_CAL_3;
reg [`CMPHY_OCTAD__SA_OFST_CAL_4_SZ:1] SA_OFST_CAL_4_REG = SA_OFST_CAL_4;
reg [`CMPHY_OCTAD__SA_OFST_CAL_5_SZ:1] SA_OFST_CAL_5_REG = SA_OFST_CAL_5;
reg [`CMPHY_OCTAD__SA_OFST_CAL_6_SZ:1] SA_OFST_CAL_6_REG = SA_OFST_CAL_6;
reg [`CMPHY_OCTAD__SA_OFST_CAL_7_SZ:1] SA_OFST_CAL_7_REG = SA_OFST_CAL_7;
reg [`CMPHY_OCTAD__SEQ_DIS_0_SZ:1] SEQ_DIS_0_REG = SEQ_DIS_0;
reg [`CMPHY_OCTAD__SEQ_DIS_1_SZ:1] SEQ_DIS_1_REG = SEQ_DIS_1;
reg [`CMPHY_OCTAD__SEQ_DIS_2_SZ:1] SEQ_DIS_2_REG = SEQ_DIS_2;
reg [`CMPHY_OCTAD__SEQ_DIS_3_SZ:1] SEQ_DIS_3_REG = SEQ_DIS_3;
reg [`CMPHY_OCTAD__SEQ_DIS_4_SZ:1] SEQ_DIS_4_REG = SEQ_DIS_4;
reg [`CMPHY_OCTAD__SEQ_DIS_5_SZ:1] SEQ_DIS_5_REG = SEQ_DIS_5;
reg [`CMPHY_OCTAD__SEQ_DIS_6_SZ:1] SEQ_DIS_6_REG = SEQ_DIS_6;
reg [`CMPHY_OCTAD__SEQ_DIS_7_SZ:1] SEQ_DIS_7_REG = SEQ_DIS_7;
reg [`CMPHY_OCTAD__SEQ_DONE_MASK_SZ-1:0] SEQ_DONE_MASK_REG = SEQ_DONE_MASK;
reg [`CMPHY_OCTAD__SEQ_DQS_CENTER_SZ-1:0] SEQ_DQS_CENTER_REG = SEQ_DQS_CENTER;
reg [`CMPHY_OCTAD__SEQ_HISTROGRAM_MODE_SZ:1] SEQ_HISTROGRAM_MODE_REG = SEQ_HISTROGRAM_MODE;
reg [`CMPHY_OCTAD__SIM_VERSION_SZ-1:0] SIM_VERSION_REG = SIM_VERSION;
reg [`CMPHY_OCTAD__SLEW_MODE_SZ:1] SLEW_MODE_REG = SLEW_MODE;
reg [`CMPHY_OCTAD__TBYTE_CTL_0_SZ:1] TBYTE_CTL_0_REG = TBYTE_CTL_0;
reg [`CMPHY_OCTAD__TBYTE_CTL_1_SZ:1] TBYTE_CTL_1_REG = TBYTE_CTL_1;
reg [`CMPHY_OCTAD__TBYTE_CTL_2_SZ:1] TBYTE_CTL_2_REG = TBYTE_CTL_2;
reg [`CMPHY_OCTAD__TBYTE_CTL_3_SZ:1] TBYTE_CTL_3_REG = TBYTE_CTL_3;
reg [`CMPHY_OCTAD__TBYTE_CTL_4_SZ:1] TBYTE_CTL_4_REG = TBYTE_CTL_4;
reg [`CMPHY_OCTAD__TBYTE_CTL_5_SZ:1] TBYTE_CTL_5_REG = TBYTE_CTL_5;
reg [`CMPHY_OCTAD__TBYTE_CTL_6_SZ:1] TBYTE_CTL_6_REG = TBYTE_CTL_6;
reg [`CMPHY_OCTAD__TBYTE_CTL_7_SZ:1] TBYTE_CTL_7_REG = TBYTE_CTL_7;
reg [`CMPHY_OCTAD__TX_DATA_WIDTH_SZ-1:0] TX_DATA_WIDTH_REG = TX_DATA_WIDTH;
reg [`CMPHY_OCTAD__TX_FIFO_PD_OFFSET_SZ-1:0] TX_FIFO_PD_OFFSET_REG = TX_FIFO_PD_OFFSET;
reg [`CMPHY_OCTAD__TX_FIFO_SYNC_BYPASS_SZ:1] TX_FIFO_SYNC_BYPASS_REG = TX_FIFO_SYNC_BYPASS;
reg [`CMPHY_OCTAD__TX_INIT_0_SZ:1] TX_INIT_0_REG = TX_INIT_0;
reg [`CMPHY_OCTAD__TX_INIT_1_SZ:1] TX_INIT_1_REG = TX_INIT_1;
reg [`CMPHY_OCTAD__TX_INIT_2_SZ:1] TX_INIT_2_REG = TX_INIT_2;
reg [`CMPHY_OCTAD__TX_INIT_3_SZ:1] TX_INIT_3_REG = TX_INIT_3;
reg [`CMPHY_OCTAD__TX_INIT_4_SZ:1] TX_INIT_4_REG = TX_INIT_4;
reg [`CMPHY_OCTAD__TX_INIT_5_SZ:1] TX_INIT_5_REG = TX_INIT_5;
reg [`CMPHY_OCTAD__TX_INIT_6_SZ:1] TX_INIT_6_REG = TX_INIT_6;
reg [`CMPHY_OCTAD__TX_INIT_7_SZ:1] TX_INIT_7_REG = TX_INIT_7;
reg [`CMPHY_OCTAD__TX_INIT_T_SZ:1] TX_INIT_T_REG = TX_INIT_T;
reg [`CMPHY_OCTAD__VTC_NOT_SPD_SZ:1] VTC_NOT_SPD_REG = VTC_NOT_SPD;
reg [`CMPHY_OCTAD__WREN_CS_OVERRIDE_0_SZ:1] WREN_CS_OVERRIDE_0_REG = WREN_CS_OVERRIDE_0;
reg [`CMPHY_OCTAD__WREN_CS_OVERRIDE_1_SZ:1] WREN_CS_OVERRIDE_1_REG = WREN_CS_OVERRIDE_1;
reg [`CMPHY_OCTAD__WREN_CS_OVERRIDE_2_SZ:1] WREN_CS_OVERRIDE_2_REG = WREN_CS_OVERRIDE_2;
reg [`CMPHY_OCTAD__WREN_CS_OVERRIDE_3_SZ:1] WREN_CS_OVERRIDE_3_REG = WREN_CS_OVERRIDE_3;
reg [`CMPHY_OCTAD__WREN_CS_OVERRIDE_4_SZ:1] WREN_CS_OVERRIDE_4_REG = WREN_CS_OVERRIDE_4;
reg [`CMPHY_OCTAD__WREN_CS_OVERRIDE_5_SZ:1] WREN_CS_OVERRIDE_5_REG = WREN_CS_OVERRIDE_5;
reg [`CMPHY_OCTAD__WREN_CS_OVERRIDE_6_SZ:1] WREN_CS_OVERRIDE_6_REG = WREN_CS_OVERRIDE_6;
reg [`CMPHY_OCTAD__WREN_CS_OVERRIDE_7_SZ:1] WREN_CS_OVERRIDE_7_REG = WREN_CS_OVERRIDE_7;
reg [`CMPHY_OCTAD__WR_CTL_MUXSEL_SZ-1:0] WR_CTL_MUXSEL_REG = WR_CTL_MUXSEL;
reg [`CMPHY_OCTAD__WR_DQ0_MUXSEL_SZ-1:0] WR_DQ0_MUXSEL_REG = WR_DQ0_MUXSEL;
reg [`CMPHY_OCTAD__WR_DQ1_MUXSEL_SZ-1:0] WR_DQ1_MUXSEL_REG = WR_DQ1_MUXSEL;
reg [`CMPHY_OCTAD__WR_EN0_MUXSEL_SZ-1:0] WR_EN0_MUXSEL_REG = WR_EN0_MUXSEL;
reg [`CMPHY_OCTAD__WR_EN1_MUXSEL_SZ-1:0] WR_EN1_MUXSEL_REG = WR_EN1_MUXSEL;

initial begin
  ATTR[`CMPHY_OCTAD__ACC_FAST_LOCK] = ACC_FAST_LOCK;
  ATTR[`CMPHY_OCTAD__APBCLK_FREQ] = APBCLK_FREQ;
  ATTR[`CMPHY_OCTAD__CAL_DQS_SRC] = CAL_DQS_SRC;
  ATTR[`CMPHY_OCTAD__CAL_REFCLK_EN] = CAL_REFCLK_EN;
  ATTR[`CMPHY_OCTAD__CAL_VT_OFST_C] = CAL_VT_OFST_C;
  ATTR[`CMPHY_OCTAD__CAL_VT_OFST_EN] = CAL_VT_OFST_EN;
  ATTR[`CMPHY_OCTAD__CAL_VT_OFST_M0] = CAL_VT_OFST_M0;
  ATTR[`CMPHY_OCTAD__CAL_VT_OFST_M1] = CAL_VT_OFST_M1;
  ATTR[`CMPHY_OCTAD__CAL_VT_SRC] = CAL_VT_SRC;
  ATTR[`CMPHY_OCTAD__CLB_CLK_DBL_DCC] = CLB_CLK_DBL_DCC;
  ATTR[`CMPHY_OCTAD__CLK_SRC] = CLK_SRC;
  ATTR[`CMPHY_OCTAD__CLOCK_FREQ] = CLOCK_FREQ;
  ATTR[`CMPHY_OCTAD__CN_EXT_DISABLE] = CN_EXT_DISABLE;
  ATTR[`CMPHY_OCTAD__CN_LEGACY] = CN_LEGACY;
  ATTR[`CMPHY_OCTAD__CONTINUOUS_DQS] = CONTINUOUS_DQS;
  ATTR[`CMPHY_OCTAD__CPHY_RX_EN_0] = CPHY_RX_EN_0;
  ATTR[`CMPHY_OCTAD__CPHY_RX_EN_1] = CPHY_RX_EN_1;
  ATTR[`CMPHY_OCTAD__CPHY_TX_EN_0] = CPHY_TX_EN_0;
  ATTR[`CMPHY_OCTAD__CPHY_TX_EN_1] = CPHY_TX_EN_1;
  ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_0] = CTLE_OFST_CAL_0;
  ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_1] = CTLE_OFST_CAL_1;
  ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_2] = CTLE_OFST_CAL_2;
  ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_3] = CTLE_OFST_CAL_3;
  ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_4] = CTLE_OFST_CAL_4;
  ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_5] = CTLE_OFST_CAL_5;
  ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_6] = CTLE_OFST_CAL_6;
  ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_7] = CTLE_OFST_CAL_7;
  ATTR[`CMPHY_OCTAD__DCC_CAL_RANGE] = DCC_CAL_RANGE;
  ATTR[`CMPHY_OCTAD__DCC_CAL_TIME_SEL] = DCC_CAL_TIME_SEL;
  ATTR[`CMPHY_OCTAD__DCC_CONV_RANGE] = DCC_CONV_RANGE;
  ATTR[`CMPHY_OCTAD__DCC_CONV_TIME_SEL] = DCC_CONV_TIME_SEL;
  ATTR[`CMPHY_OCTAD__DCC_RO_DLY0] = DCC_RO_DLY0;
  ATTR[`CMPHY_OCTAD__DCC_RO_DLY1] = DCC_RO_DLY1;
  ATTR[`CMPHY_OCTAD__DCC_RO_DLY2] = DCC_RO_DLY2;
  ATTR[`CMPHY_OCTAD__DMC_APB_SEL] = DMC_APB_SEL;
  ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_0] = DMC_BIT_SEL_0;
  ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_1] = DMC_BIT_SEL_1;
  ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_2] = DMC_BIT_SEL_2;
  ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_3] = DMC_BIT_SEL_3;
  ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_4] = DMC_BIT_SEL_4;
  ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_5] = DMC_BIT_SEL_5;
  ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_6] = DMC_BIT_SEL_6;
  ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_7] = DMC_BIT_SEL_7;
  ATTR[`CMPHY_OCTAD__DMC_CTL_SEL] = DMC_CTL_SEL;
  ATTR[`CMPHY_OCTAD__DPHY_RX_EN_0] = DPHY_RX_EN_0;
  ATTR[`CMPHY_OCTAD__DPHY_RX_EN_1] = DPHY_RX_EN_1;
  ATTR[`CMPHY_OCTAD__DPHY_RX_EN_2] = DPHY_RX_EN_2;
  ATTR[`CMPHY_OCTAD__DPHY_RX_EN_3] = DPHY_RX_EN_3;
  ATTR[`CMPHY_OCTAD__DPHY_TX_EN_0] = DPHY_TX_EN_0;
  ATTR[`CMPHY_OCTAD__DPHY_TX_EN_1] = DPHY_TX_EN_1;
  ATTR[`CMPHY_OCTAD__DPHY_TX_EN_2] = DPHY_TX_EN_2;
  ATTR[`CMPHY_OCTAD__DPHY_TX_EN_3] = DPHY_TX_EN_3;
  ATTR[`CMPHY_OCTAD__DQS_MODE] = DQS_MODE;
  ATTR[`CMPHY_OCTAD__EN_CK90_CAL] = EN_CK90_CAL;
  ATTR[`CMPHY_OCTAD__EN_DCC_CAL] = EN_DCC_CAL;
  ATTR[`CMPHY_OCTAD__EN_FIX_DELAY_CAL] = EN_FIX_DELAY_CAL;
  ATTR[`CMPHY_OCTAD__EN_PRIMARY_DLL_CAL] = EN_PRIMARY_DLL_CAL;
  ATTR[`CMPHY_OCTAD__EN_SEQ_CAL] = EN_SEQ_CAL;
  ATTR[`CMPHY_OCTAD__FD_NORD] = FD_NORD;
  ATTR[`CMPHY_OCTAD__GT_VT_SRC] = GT_VT_SRC;
  ATTR[`CMPHY_OCTAD__GT_VT_SRC_OCTAD] = GT_VT_SRC_OCTAD;
  ATTR[`CMPHY_OCTAD__HISTO_DELTA_ADJ] = HISTO_DELTA_ADJ;
  ATTR[`CMPHY_OCTAD__HISTO_F0_TH] = HISTO_F0_TH;
  ATTR[`CMPHY_OCTAD__HISTO_F1_TH] = HISTO_F1_TH;
  ATTR[`CMPHY_OCTAD__HISTO_NO_RU] = HISTO_NO_RU;
  ATTR[`CMPHY_OCTAD__HISTO_NPI_NS] = HISTO_NPI_NS;
  ATTR[`CMPHY_OCTAD__HISTO_R0_TH] = HISTO_R0_TH;
  ATTR[`CMPHY_OCTAD__HISTO_R1_TH] = HISTO_R1_TH;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_0] = IBUF_DIS_EXT_SRC_0;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_1] = IBUF_DIS_EXT_SRC_1;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_2] = IBUF_DIS_EXT_SRC_2;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_3] = IBUF_DIS_EXT_SRC_3;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_4] = IBUF_DIS_EXT_SRC_4;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_5] = IBUF_DIS_EXT_SRC_5;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_6] = IBUF_DIS_EXT_SRC_6;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_7] = IBUF_DIS_EXT_SRC_7;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_0] = IBUF_DIS_SRC_0;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_1] = IBUF_DIS_SRC_1;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_2] = IBUF_DIS_SRC_2;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_3] = IBUF_DIS_SRC_3;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_4] = IBUF_DIS_SRC_4;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_5] = IBUF_DIS_SRC_5;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_6] = IBUF_DIS_SRC_6;
  ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_7] = IBUF_DIS_SRC_7;
  ATTR[`CMPHY_OCTAD__LEG_F_HISTO_E] = LEG_F_HISTO_E;
  ATTR[`CMPHY_OCTAD__LEG_F_LGY_E] = LEG_F_LGY_E;
  ATTR[`CMPHY_OCTAD__MIPI_ALPRX_EN_M] = MIPI_ALPRX_EN_M;
  ATTR[`CMPHY_OCTAD__MIPI_ALPRX_EN_S] = MIPI_ALPRX_EN_S;
  ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_0] = NQTR_DELAY_VALUE_0;
  ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_1] = NQTR_DELAY_VALUE_1;
  ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_2] = NQTR_DELAY_VALUE_2;
  ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_3] = NQTR_DELAY_VALUE_3;
  ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_4] = NQTR_DELAY_VALUE_4;
  ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_5] = NQTR_DELAY_VALUE_5;
  ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_6] = NQTR_DELAY_VALUE_6;
  ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_7] = NQTR_DELAY_VALUE_7;
  ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_0] = O_DELAY_VALUE_0;
  ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_1] = O_DELAY_VALUE_1;
  ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_2] = O_DELAY_VALUE_2;
  ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_3] = O_DELAY_VALUE_3;
  ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_4] = O_DELAY_VALUE_4;
  ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_5] = O_DELAY_VALUE_5;
  ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_6] = O_DELAY_VALUE_6;
  ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_7] = O_DELAY_VALUE_7;
  ATTR[`CMPHY_OCTAD__PDL_CASCADE] = PDL_CASCADE;
  ATTR[`CMPHY_OCTAD__PDL_HISTOGRAM_MODE] = PDL_HISTOGRAM_MODE;
  ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_0] = PQTR_DELAY_VALUE_0;
  ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_1] = PQTR_DELAY_VALUE_1;
  ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_2] = PQTR_DELAY_VALUE_2;
  ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_3] = PQTR_DELAY_VALUE_3;
  ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_4] = PQTR_DELAY_VALUE_4;
  ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_5] = PQTR_DELAY_VALUE_5;
  ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_6] = PQTR_DELAY_VALUE_6;
  ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_7] = PQTR_DELAY_VALUE_7;
  ATTR[`CMPHY_OCTAD__PRIMARY_DLL_CONFIG] = PRIMARY_DLL_CONFIG;
  ATTR[`CMPHY_OCTAD__RIUCLK_DBLR_BYPASS] = RIUCLK_DBLR_BYPASS;
  ATTR[`CMPHY_OCTAD__RIU_CLK_DBL_DCC] = RIU_CLK_DBL_DCC;
  ATTR[`CMPHY_OCTAD__ROUTETHRU_0] = ROUTETHRU_0;
  ATTR[`CMPHY_OCTAD__ROUTETHRU_1] = ROUTETHRU_1;
  ATTR[`CMPHY_OCTAD__ROUTETHRU_2] = ROUTETHRU_2;
  ATTR[`CMPHY_OCTAD__ROUTETHRU_3] = ROUTETHRU_3;
  ATTR[`CMPHY_OCTAD__ROUTETHRU_4] = ROUTETHRU_4;
  ATTR[`CMPHY_OCTAD__ROUTETHRU_5] = ROUTETHRU_5;
  ATTR[`CMPHY_OCTAD__ROUTETHRU_6] = ROUTETHRU_6;
  ATTR[`CMPHY_OCTAD__ROUTETHRU_7] = ROUTETHRU_7;
  ATTR[`CMPHY_OCTAD__RXFIFO_MODE_0] = RXFIFO_MODE_0;
  ATTR[`CMPHY_OCTAD__RXFIFO_MODE_1] = RXFIFO_MODE_1;
  ATTR[`CMPHY_OCTAD__RXFIFO_MODE_2] = RXFIFO_MODE_2;
  ATTR[`CMPHY_OCTAD__RXFIFO_MODE_3] = RXFIFO_MODE_3;
  ATTR[`CMPHY_OCTAD__RXFIFO_MODE_4] = RXFIFO_MODE_4;
  ATTR[`CMPHY_OCTAD__RXFIFO_MODE_5] = RXFIFO_MODE_5;
  ATTR[`CMPHY_OCTAD__RXFIFO_MODE_6] = RXFIFO_MODE_6;
  ATTR[`CMPHY_OCTAD__RXFIFO_MODE_7] = RXFIFO_MODE_7;
  ATTR[`CMPHY_OCTAD__RXFIFO_WRCLK_SEL] = RXFIFO_WRCLK_SEL;
  ATTR[`CMPHY_OCTAD__RXOFST_CAL_START] = RXOFST_CAL_START;
  ATTR[`CMPHY_OCTAD__RXOFST_END_CODE] = RXOFST_END_CODE;
  ATTR[`CMPHY_OCTAD__RXOFST_EN_BIN_SRCH] = RXOFST_EN_BIN_SRCH;
  ATTR[`CMPHY_OCTAD__RXOFST_EN_HIST_SRCH] = RXOFST_EN_HIST_SRCH;
  ATTR[`CMPHY_OCTAD__RXOFST_EN_LIN_SRCH] = RXOFST_EN_LIN_SRCH;
  ATTR[`CMPHY_OCTAD__RXOFST_EXTEND_OFSC_RANGE] = RXOFST_EXTEND_OFSC_RANGE;
  ATTR[`CMPHY_OCTAD__RXOFST_EXTRANGE_STEPSIZE] = RXOFST_EXTRANGE_STEPSIZE;
  ATTR[`CMPHY_OCTAD__RXOFST_LIN_SRCH_RANGE] = RXOFST_LIN_SRCH_RANGE;
  ATTR[`CMPHY_OCTAD__RXOFST_LIN_SRCH_STEPSIZE] = RXOFST_LIN_SRCH_STEPSIZE;
  ATTR[`CMPHY_OCTAD__RXOFST_NUM_SAMPLES] = RXOFST_NUM_SAMPLES;
  ATTR[`CMPHY_OCTAD__RXOFST_SETTELE_INTERVAL] = RXOFST_SETTELE_INTERVAL;
  ATTR[`CMPHY_OCTAD__RXOFST_START_CODE] = RXOFST_START_CODE;
  ATTR[`CMPHY_OCTAD__RXOFST_THRESHOLD] = RXOFST_THRESHOLD;
  ATTR[`CMPHY_OCTAD__RX_CLOCK_ALIGN] = RX_CLOCK_ALIGN;
  ATTR[`CMPHY_OCTAD__RX_DATA_WIDTH] = RX_DATA_WIDTH;
  ATTR[`CMPHY_OCTAD__RX_PATH_RESET] = RX_PATH_RESET;
  ATTR[`CMPHY_OCTAD__SA_OFST_CAL_0] = SA_OFST_CAL_0;
  ATTR[`CMPHY_OCTAD__SA_OFST_CAL_1] = SA_OFST_CAL_1;
  ATTR[`CMPHY_OCTAD__SA_OFST_CAL_2] = SA_OFST_CAL_2;
  ATTR[`CMPHY_OCTAD__SA_OFST_CAL_3] = SA_OFST_CAL_3;
  ATTR[`CMPHY_OCTAD__SA_OFST_CAL_4] = SA_OFST_CAL_4;
  ATTR[`CMPHY_OCTAD__SA_OFST_CAL_5] = SA_OFST_CAL_5;
  ATTR[`CMPHY_OCTAD__SA_OFST_CAL_6] = SA_OFST_CAL_6;
  ATTR[`CMPHY_OCTAD__SA_OFST_CAL_7] = SA_OFST_CAL_7;
  ATTR[`CMPHY_OCTAD__SEQ_DIS_0] = SEQ_DIS_0;
  ATTR[`CMPHY_OCTAD__SEQ_DIS_1] = SEQ_DIS_1;
  ATTR[`CMPHY_OCTAD__SEQ_DIS_2] = SEQ_DIS_2;
  ATTR[`CMPHY_OCTAD__SEQ_DIS_3] = SEQ_DIS_3;
  ATTR[`CMPHY_OCTAD__SEQ_DIS_4] = SEQ_DIS_4;
  ATTR[`CMPHY_OCTAD__SEQ_DIS_5] = SEQ_DIS_5;
  ATTR[`CMPHY_OCTAD__SEQ_DIS_6] = SEQ_DIS_6;
  ATTR[`CMPHY_OCTAD__SEQ_DIS_7] = SEQ_DIS_7;
  ATTR[`CMPHY_OCTAD__SEQ_DONE_MASK] = SEQ_DONE_MASK;
  ATTR[`CMPHY_OCTAD__SEQ_DQS_CENTER] = SEQ_DQS_CENTER;
  ATTR[`CMPHY_OCTAD__SEQ_HISTROGRAM_MODE] = SEQ_HISTROGRAM_MODE;
  ATTR[`CMPHY_OCTAD__SIM_VERSION] = SIM_VERSION;
  ATTR[`CMPHY_OCTAD__SLEW_MODE] = SLEW_MODE;
  ATTR[`CMPHY_OCTAD__TBYTE_CTL_0] = TBYTE_CTL_0;
  ATTR[`CMPHY_OCTAD__TBYTE_CTL_1] = TBYTE_CTL_1;
  ATTR[`CMPHY_OCTAD__TBYTE_CTL_2] = TBYTE_CTL_2;
  ATTR[`CMPHY_OCTAD__TBYTE_CTL_3] = TBYTE_CTL_3;
  ATTR[`CMPHY_OCTAD__TBYTE_CTL_4] = TBYTE_CTL_4;
  ATTR[`CMPHY_OCTAD__TBYTE_CTL_5] = TBYTE_CTL_5;
  ATTR[`CMPHY_OCTAD__TBYTE_CTL_6] = TBYTE_CTL_6;
  ATTR[`CMPHY_OCTAD__TBYTE_CTL_7] = TBYTE_CTL_7;
  ATTR[`CMPHY_OCTAD__TX_DATA_WIDTH] = TX_DATA_WIDTH;
  ATTR[`CMPHY_OCTAD__TX_FIFO_PD_OFFSET] = TX_FIFO_PD_OFFSET;
  ATTR[`CMPHY_OCTAD__TX_FIFO_SYNC_BYPASS] = TX_FIFO_SYNC_BYPASS;
  ATTR[`CMPHY_OCTAD__TX_INIT_0] = TX_INIT_0;
  ATTR[`CMPHY_OCTAD__TX_INIT_1] = TX_INIT_1;
  ATTR[`CMPHY_OCTAD__TX_INIT_2] = TX_INIT_2;
  ATTR[`CMPHY_OCTAD__TX_INIT_3] = TX_INIT_3;
  ATTR[`CMPHY_OCTAD__TX_INIT_4] = TX_INIT_4;
  ATTR[`CMPHY_OCTAD__TX_INIT_5] = TX_INIT_5;
  ATTR[`CMPHY_OCTAD__TX_INIT_6] = TX_INIT_6;
  ATTR[`CMPHY_OCTAD__TX_INIT_7] = TX_INIT_7;
  ATTR[`CMPHY_OCTAD__TX_INIT_T] = TX_INIT_T;
  ATTR[`CMPHY_OCTAD__VTC_NOT_SPD] = VTC_NOT_SPD;
  ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_0] = WREN_CS_OVERRIDE_0;
  ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_1] = WREN_CS_OVERRIDE_1;
  ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_2] = WREN_CS_OVERRIDE_2;
  ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_3] = WREN_CS_OVERRIDE_3;
  ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_4] = WREN_CS_OVERRIDE_4;
  ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_5] = WREN_CS_OVERRIDE_5;
  ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_6] = WREN_CS_OVERRIDE_6;
  ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_7] = WREN_CS_OVERRIDE_7;
  ATTR[`CMPHY_OCTAD__WR_CTL_MUXSEL] = WR_CTL_MUXSEL;
  ATTR[`CMPHY_OCTAD__WR_DQ0_MUXSEL] = WR_DQ0_MUXSEL;
  ATTR[`CMPHY_OCTAD__WR_DQ1_MUXSEL] = WR_DQ1_MUXSEL;
  ATTR[`CMPHY_OCTAD__WR_EN0_MUXSEL] = WR_EN0_MUXSEL;
  ATTR[`CMPHY_OCTAD__WR_EN1_MUXSEL] = WR_EN1_MUXSEL;
end

always @(trig_attr) begin
  ACC_FAST_LOCK_REG = ATTR[`CMPHY_OCTAD__ACC_FAST_LOCK];
  APBCLK_FREQ_REG = ATTR[`CMPHY_OCTAD__APBCLK_FREQ];
  CAL_DQS_SRC_REG = ATTR[`CMPHY_OCTAD__CAL_DQS_SRC];
  CAL_REFCLK_EN_REG = ATTR[`CMPHY_OCTAD__CAL_REFCLK_EN];
  CAL_VT_OFST_C_REG = ATTR[`CMPHY_OCTAD__CAL_VT_OFST_C];
  CAL_VT_OFST_EN_REG = ATTR[`CMPHY_OCTAD__CAL_VT_OFST_EN];
  CAL_VT_OFST_M0_REG = ATTR[`CMPHY_OCTAD__CAL_VT_OFST_M0];
  CAL_VT_OFST_M1_REG = ATTR[`CMPHY_OCTAD__CAL_VT_OFST_M1];
  CAL_VT_SRC_REG = ATTR[`CMPHY_OCTAD__CAL_VT_SRC];
  CLB_CLK_DBL_DCC_REG = ATTR[`CMPHY_OCTAD__CLB_CLK_DBL_DCC];
  CLK_SRC_REG = ATTR[`CMPHY_OCTAD__CLK_SRC];
  CLOCK_FREQ_REG = ATTR[`CMPHY_OCTAD__CLOCK_FREQ];
  CN_EXT_DISABLE_REG = ATTR[`CMPHY_OCTAD__CN_EXT_DISABLE];
  CN_LEGACY_REG = ATTR[`CMPHY_OCTAD__CN_LEGACY];
  CONTINUOUS_DQS_REG = ATTR[`CMPHY_OCTAD__CONTINUOUS_DQS];
  CPHY_RX_EN_0_REG = ATTR[`CMPHY_OCTAD__CPHY_RX_EN_0];
  CPHY_RX_EN_1_REG = ATTR[`CMPHY_OCTAD__CPHY_RX_EN_1];
  CPHY_TX_EN_0_REG = ATTR[`CMPHY_OCTAD__CPHY_TX_EN_0];
  CPHY_TX_EN_1_REG = ATTR[`CMPHY_OCTAD__CPHY_TX_EN_1];
  CTLE_OFST_CAL_0_REG = ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_0];
  CTLE_OFST_CAL_1_REG = ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_1];
  CTLE_OFST_CAL_2_REG = ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_2];
  CTLE_OFST_CAL_3_REG = ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_3];
  CTLE_OFST_CAL_4_REG = ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_4];
  CTLE_OFST_CAL_5_REG = ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_5];
  CTLE_OFST_CAL_6_REG = ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_6];
  CTLE_OFST_CAL_7_REG = ATTR[`CMPHY_OCTAD__CTLE_OFST_CAL_7];
  DCC_CAL_RANGE_REG = ATTR[`CMPHY_OCTAD__DCC_CAL_RANGE];
  DCC_CAL_TIME_SEL_REG = ATTR[`CMPHY_OCTAD__DCC_CAL_TIME_SEL];
  DCC_CONV_RANGE_REG = ATTR[`CMPHY_OCTAD__DCC_CONV_RANGE];
  DCC_CONV_TIME_SEL_REG = ATTR[`CMPHY_OCTAD__DCC_CONV_TIME_SEL];
  DCC_RO_DLY0_REG = ATTR[`CMPHY_OCTAD__DCC_RO_DLY0];
  DCC_RO_DLY1_REG = ATTR[`CMPHY_OCTAD__DCC_RO_DLY1];
  DCC_RO_DLY2_REG = ATTR[`CMPHY_OCTAD__DCC_RO_DLY2];
  DMC_APB_SEL_REG = ATTR[`CMPHY_OCTAD__DMC_APB_SEL];
  DMC_BIT_SEL_0_REG = ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_0];
  DMC_BIT_SEL_1_REG = ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_1];
  DMC_BIT_SEL_2_REG = ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_2];
  DMC_BIT_SEL_3_REG = ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_3];
  DMC_BIT_SEL_4_REG = ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_4];
  DMC_BIT_SEL_5_REG = ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_5];
  DMC_BIT_SEL_6_REG = ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_6];
  DMC_BIT_SEL_7_REG = ATTR[`CMPHY_OCTAD__DMC_BIT_SEL_7];
  DMC_CTL_SEL_REG = ATTR[`CMPHY_OCTAD__DMC_CTL_SEL];
  DPHY_RX_EN_0_REG = ATTR[`CMPHY_OCTAD__DPHY_RX_EN_0];
  DPHY_RX_EN_1_REG = ATTR[`CMPHY_OCTAD__DPHY_RX_EN_1];
  DPHY_RX_EN_2_REG = ATTR[`CMPHY_OCTAD__DPHY_RX_EN_2];
  DPHY_RX_EN_3_REG = ATTR[`CMPHY_OCTAD__DPHY_RX_EN_3];
  DPHY_TX_EN_0_REG = ATTR[`CMPHY_OCTAD__DPHY_TX_EN_0];
  DPHY_TX_EN_1_REG = ATTR[`CMPHY_OCTAD__DPHY_TX_EN_1];
  DPHY_TX_EN_2_REG = ATTR[`CMPHY_OCTAD__DPHY_TX_EN_2];
  DPHY_TX_EN_3_REG = ATTR[`CMPHY_OCTAD__DPHY_TX_EN_3];
  DQS_MODE_REG = ATTR[`CMPHY_OCTAD__DQS_MODE];
  EN_CK90_CAL_REG = ATTR[`CMPHY_OCTAD__EN_CK90_CAL];
  EN_DCC_CAL_REG = ATTR[`CMPHY_OCTAD__EN_DCC_CAL];
  EN_FIX_DELAY_CAL_REG = ATTR[`CMPHY_OCTAD__EN_FIX_DELAY_CAL];
  EN_PRIMARY_DLL_CAL_REG = ATTR[`CMPHY_OCTAD__EN_PRIMARY_DLL_CAL];
  EN_SEQ_CAL_REG = ATTR[`CMPHY_OCTAD__EN_SEQ_CAL];
  FD_NORD_REG = ATTR[`CMPHY_OCTAD__FD_NORD];
  GT_VT_SRC_OCTAD_REG = ATTR[`CMPHY_OCTAD__GT_VT_SRC_OCTAD];
  GT_VT_SRC_REG = ATTR[`CMPHY_OCTAD__GT_VT_SRC];
  HISTO_DELTA_ADJ_REG = ATTR[`CMPHY_OCTAD__HISTO_DELTA_ADJ];
  HISTO_F0_TH_REG = ATTR[`CMPHY_OCTAD__HISTO_F0_TH];
  HISTO_F1_TH_REG = ATTR[`CMPHY_OCTAD__HISTO_F1_TH];
  HISTO_NO_RU_REG = ATTR[`CMPHY_OCTAD__HISTO_NO_RU];
  HISTO_NPI_NS_REG = ATTR[`CMPHY_OCTAD__HISTO_NPI_NS];
  HISTO_R0_TH_REG = ATTR[`CMPHY_OCTAD__HISTO_R0_TH];
  HISTO_R1_TH_REG = ATTR[`CMPHY_OCTAD__HISTO_R1_TH];
  IBUF_DIS_EXT_SRC_0_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_0];
  IBUF_DIS_EXT_SRC_1_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_1];
  IBUF_DIS_EXT_SRC_2_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_2];
  IBUF_DIS_EXT_SRC_3_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_3];
  IBUF_DIS_EXT_SRC_4_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_4];
  IBUF_DIS_EXT_SRC_5_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_5];
  IBUF_DIS_EXT_SRC_6_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_6];
  IBUF_DIS_EXT_SRC_7_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_EXT_SRC_7];
  IBUF_DIS_SRC_0_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_0];
  IBUF_DIS_SRC_1_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_1];
  IBUF_DIS_SRC_2_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_2];
  IBUF_DIS_SRC_3_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_3];
  IBUF_DIS_SRC_4_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_4];
  IBUF_DIS_SRC_5_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_5];
  IBUF_DIS_SRC_6_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_6];
  IBUF_DIS_SRC_7_REG = ATTR[`CMPHY_OCTAD__IBUF_DIS_SRC_7];
  LEG_F_HISTO_E_REG = ATTR[`CMPHY_OCTAD__LEG_F_HISTO_E];
  LEG_F_LGY_E_REG = ATTR[`CMPHY_OCTAD__LEG_F_LGY_E];
  MIPI_ALPRX_EN_M_REG = ATTR[`CMPHY_OCTAD__MIPI_ALPRX_EN_M];
  MIPI_ALPRX_EN_S_REG = ATTR[`CMPHY_OCTAD__MIPI_ALPRX_EN_S];
  NQTR_DELAY_VALUE_0_REG = ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_0];
  NQTR_DELAY_VALUE_1_REG = ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_1];
  NQTR_DELAY_VALUE_2_REG = ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_2];
  NQTR_DELAY_VALUE_3_REG = ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_3];
  NQTR_DELAY_VALUE_4_REG = ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_4];
  NQTR_DELAY_VALUE_5_REG = ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_5];
  NQTR_DELAY_VALUE_6_REG = ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_6];
  NQTR_DELAY_VALUE_7_REG = ATTR[`CMPHY_OCTAD__NQTR_DELAY_VALUE_7];
  O_DELAY_VALUE_0_REG = ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_0];
  O_DELAY_VALUE_1_REG = ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_1];
  O_DELAY_VALUE_2_REG = ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_2];
  O_DELAY_VALUE_3_REG = ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_3];
  O_DELAY_VALUE_4_REG = ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_4];
  O_DELAY_VALUE_5_REG = ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_5];
  O_DELAY_VALUE_6_REG = ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_6];
  O_DELAY_VALUE_7_REG = ATTR[`CMPHY_OCTAD__O_DELAY_VALUE_7];
  PDL_CASCADE_REG = ATTR[`CMPHY_OCTAD__PDL_CASCADE];
  PDL_HISTOGRAM_MODE_REG = ATTR[`CMPHY_OCTAD__PDL_HISTOGRAM_MODE];
  PQTR_DELAY_VALUE_0_REG = ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_0];
  PQTR_DELAY_VALUE_1_REG = ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_1];
  PQTR_DELAY_VALUE_2_REG = ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_2];
  PQTR_DELAY_VALUE_3_REG = ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_3];
  PQTR_DELAY_VALUE_4_REG = ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_4];
  PQTR_DELAY_VALUE_5_REG = ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_5];
  PQTR_DELAY_VALUE_6_REG = ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_6];
  PQTR_DELAY_VALUE_7_REG = ATTR[`CMPHY_OCTAD__PQTR_DELAY_VALUE_7];
  PRIMARY_DLL_CONFIG_REG = ATTR[`CMPHY_OCTAD__PRIMARY_DLL_CONFIG];
  RIUCLK_DBLR_BYPASS_REG = ATTR[`CMPHY_OCTAD__RIUCLK_DBLR_BYPASS];
  RIU_CLK_DBL_DCC_REG = ATTR[`CMPHY_OCTAD__RIU_CLK_DBL_DCC];
  ROUTETHRU_0_REG = ATTR[`CMPHY_OCTAD__ROUTETHRU_0];
  ROUTETHRU_1_REG = ATTR[`CMPHY_OCTAD__ROUTETHRU_1];
  ROUTETHRU_2_REG = ATTR[`CMPHY_OCTAD__ROUTETHRU_2];
  ROUTETHRU_3_REG = ATTR[`CMPHY_OCTAD__ROUTETHRU_3];
  ROUTETHRU_4_REG = ATTR[`CMPHY_OCTAD__ROUTETHRU_4];
  ROUTETHRU_5_REG = ATTR[`CMPHY_OCTAD__ROUTETHRU_5];
  ROUTETHRU_6_REG = ATTR[`CMPHY_OCTAD__ROUTETHRU_6];
  ROUTETHRU_7_REG = ATTR[`CMPHY_OCTAD__ROUTETHRU_7];
  RXFIFO_MODE_0_REG = ATTR[`CMPHY_OCTAD__RXFIFO_MODE_0];
  RXFIFO_MODE_1_REG = ATTR[`CMPHY_OCTAD__RXFIFO_MODE_1];
  RXFIFO_MODE_2_REG = ATTR[`CMPHY_OCTAD__RXFIFO_MODE_2];
  RXFIFO_MODE_3_REG = ATTR[`CMPHY_OCTAD__RXFIFO_MODE_3];
  RXFIFO_MODE_4_REG = ATTR[`CMPHY_OCTAD__RXFIFO_MODE_4];
  RXFIFO_MODE_5_REG = ATTR[`CMPHY_OCTAD__RXFIFO_MODE_5];
  RXFIFO_MODE_6_REG = ATTR[`CMPHY_OCTAD__RXFIFO_MODE_6];
  RXFIFO_MODE_7_REG = ATTR[`CMPHY_OCTAD__RXFIFO_MODE_7];
  RXFIFO_WRCLK_SEL_REG = ATTR[`CMPHY_OCTAD__RXFIFO_WRCLK_SEL];
  RXOFST_CAL_START_REG = ATTR[`CMPHY_OCTAD__RXOFST_CAL_START];
  RXOFST_END_CODE_REG = ATTR[`CMPHY_OCTAD__RXOFST_END_CODE];
  RXOFST_EN_BIN_SRCH_REG = ATTR[`CMPHY_OCTAD__RXOFST_EN_BIN_SRCH];
  RXOFST_EN_HIST_SRCH_REG = ATTR[`CMPHY_OCTAD__RXOFST_EN_HIST_SRCH];
  RXOFST_EN_LIN_SRCH_REG = ATTR[`CMPHY_OCTAD__RXOFST_EN_LIN_SRCH];
  RXOFST_EXTEND_OFSC_RANGE_REG = ATTR[`CMPHY_OCTAD__RXOFST_EXTEND_OFSC_RANGE];
  RXOFST_EXTRANGE_STEPSIZE_REG = ATTR[`CMPHY_OCTAD__RXOFST_EXTRANGE_STEPSIZE];
  RXOFST_LIN_SRCH_RANGE_REG = ATTR[`CMPHY_OCTAD__RXOFST_LIN_SRCH_RANGE];
  RXOFST_LIN_SRCH_STEPSIZE_REG = ATTR[`CMPHY_OCTAD__RXOFST_LIN_SRCH_STEPSIZE];
  RXOFST_NUM_SAMPLES_REG = ATTR[`CMPHY_OCTAD__RXOFST_NUM_SAMPLES];
  RXOFST_SETTELE_INTERVAL_REG = ATTR[`CMPHY_OCTAD__RXOFST_SETTELE_INTERVAL];
  RXOFST_START_CODE_REG = ATTR[`CMPHY_OCTAD__RXOFST_START_CODE];
  RXOFST_THRESHOLD_REG = ATTR[`CMPHY_OCTAD__RXOFST_THRESHOLD];
  RX_CLOCK_ALIGN_REG = ATTR[`CMPHY_OCTAD__RX_CLOCK_ALIGN];
  RX_DATA_WIDTH_REG = ATTR[`CMPHY_OCTAD__RX_DATA_WIDTH];
  RX_PATH_RESET_REG = ATTR[`CMPHY_OCTAD__RX_PATH_RESET];
  SA_OFST_CAL_0_REG = ATTR[`CMPHY_OCTAD__SA_OFST_CAL_0];
  SA_OFST_CAL_1_REG = ATTR[`CMPHY_OCTAD__SA_OFST_CAL_1];
  SA_OFST_CAL_2_REG = ATTR[`CMPHY_OCTAD__SA_OFST_CAL_2];
  SA_OFST_CAL_3_REG = ATTR[`CMPHY_OCTAD__SA_OFST_CAL_3];
  SA_OFST_CAL_4_REG = ATTR[`CMPHY_OCTAD__SA_OFST_CAL_4];
  SA_OFST_CAL_5_REG = ATTR[`CMPHY_OCTAD__SA_OFST_CAL_5];
  SA_OFST_CAL_6_REG = ATTR[`CMPHY_OCTAD__SA_OFST_CAL_6];
  SA_OFST_CAL_7_REG = ATTR[`CMPHY_OCTAD__SA_OFST_CAL_7];
  SEQ_DIS_0_REG = ATTR[`CMPHY_OCTAD__SEQ_DIS_0];
  SEQ_DIS_1_REG = ATTR[`CMPHY_OCTAD__SEQ_DIS_1];
  SEQ_DIS_2_REG = ATTR[`CMPHY_OCTAD__SEQ_DIS_2];
  SEQ_DIS_3_REG = ATTR[`CMPHY_OCTAD__SEQ_DIS_3];
  SEQ_DIS_4_REG = ATTR[`CMPHY_OCTAD__SEQ_DIS_4];
  SEQ_DIS_5_REG = ATTR[`CMPHY_OCTAD__SEQ_DIS_5];
  SEQ_DIS_6_REG = ATTR[`CMPHY_OCTAD__SEQ_DIS_6];
  SEQ_DIS_7_REG = ATTR[`CMPHY_OCTAD__SEQ_DIS_7];
  SEQ_DONE_MASK_REG = ATTR[`CMPHY_OCTAD__SEQ_DONE_MASK];
  SEQ_DQS_CENTER_REG = ATTR[`CMPHY_OCTAD__SEQ_DQS_CENTER];
  SEQ_HISTROGRAM_MODE_REG = ATTR[`CMPHY_OCTAD__SEQ_HISTROGRAM_MODE];
  SIM_VERSION_REG = ATTR[`CMPHY_OCTAD__SIM_VERSION];
  SLEW_MODE_REG = ATTR[`CMPHY_OCTAD__SLEW_MODE];
  TBYTE_CTL_0_REG = ATTR[`CMPHY_OCTAD__TBYTE_CTL_0];
  TBYTE_CTL_1_REG = ATTR[`CMPHY_OCTAD__TBYTE_CTL_1];
  TBYTE_CTL_2_REG = ATTR[`CMPHY_OCTAD__TBYTE_CTL_2];
  TBYTE_CTL_3_REG = ATTR[`CMPHY_OCTAD__TBYTE_CTL_3];
  TBYTE_CTL_4_REG = ATTR[`CMPHY_OCTAD__TBYTE_CTL_4];
  TBYTE_CTL_5_REG = ATTR[`CMPHY_OCTAD__TBYTE_CTL_5];
  TBYTE_CTL_6_REG = ATTR[`CMPHY_OCTAD__TBYTE_CTL_6];
  TBYTE_CTL_7_REG = ATTR[`CMPHY_OCTAD__TBYTE_CTL_7];
  TX_DATA_WIDTH_REG = ATTR[`CMPHY_OCTAD__TX_DATA_WIDTH];
  TX_FIFO_PD_OFFSET_REG = ATTR[`CMPHY_OCTAD__TX_FIFO_PD_OFFSET];
  TX_FIFO_SYNC_BYPASS_REG = ATTR[`CMPHY_OCTAD__TX_FIFO_SYNC_BYPASS];
  TX_INIT_0_REG = ATTR[`CMPHY_OCTAD__TX_INIT_0];
  TX_INIT_1_REG = ATTR[`CMPHY_OCTAD__TX_INIT_1];
  TX_INIT_2_REG = ATTR[`CMPHY_OCTAD__TX_INIT_2];
  TX_INIT_3_REG = ATTR[`CMPHY_OCTAD__TX_INIT_3];
  TX_INIT_4_REG = ATTR[`CMPHY_OCTAD__TX_INIT_4];
  TX_INIT_5_REG = ATTR[`CMPHY_OCTAD__TX_INIT_5];
  TX_INIT_6_REG = ATTR[`CMPHY_OCTAD__TX_INIT_6];
  TX_INIT_7_REG = ATTR[`CMPHY_OCTAD__TX_INIT_7];
  TX_INIT_T_REG = ATTR[`CMPHY_OCTAD__TX_INIT_T];
  VTC_NOT_SPD_REG = ATTR[`CMPHY_OCTAD__VTC_NOT_SPD];
  WREN_CS_OVERRIDE_0_REG = ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_0];
  WREN_CS_OVERRIDE_1_REG = ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_1];
  WREN_CS_OVERRIDE_2_REG = ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_2];
  WREN_CS_OVERRIDE_3_REG = ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_3];
  WREN_CS_OVERRIDE_4_REG = ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_4];
  WREN_CS_OVERRIDE_5_REG = ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_5];
  WREN_CS_OVERRIDE_6_REG = ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_6];
  WREN_CS_OVERRIDE_7_REG = ATTR[`CMPHY_OCTAD__WREN_CS_OVERRIDE_7];
  WR_CTL_MUXSEL_REG = ATTR[`CMPHY_OCTAD__WR_CTL_MUXSEL];
  WR_DQ0_MUXSEL_REG = ATTR[`CMPHY_OCTAD__WR_DQ0_MUXSEL];
  WR_DQ1_MUXSEL_REG = ATTR[`CMPHY_OCTAD__WR_DQ1_MUXSEL];
  WR_EN0_MUXSEL_REG = ATTR[`CMPHY_OCTAD__WR_EN0_MUXSEL];
  WR_EN1_MUXSEL_REG = ATTR[`CMPHY_OCTAD__WR_EN1_MUXSEL];
end

// procedures to override, read attribute values

task write_attr;
  input  [`CMPHY_OCTAD_ADDR_SZ-1:0] addr;
  input  [`CMPHY_OCTAD_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`CMPHY_OCTAD_DATA_SZ-1:0] read_attr;
  input  [`CMPHY_OCTAD_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
