Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1$reg0		4	5		#r3
hw_input_global_wrapper_stencil$d_reg__U2$reg0		8	5		#r4
hw_input_global_wrapper_stencil$d_reg__U3$reg0		9	6		#r5
hw_input_global_wrapper_stencil$d_reg__U4$reg0		8	6		#r6
hw_input_global_wrapper_stencil$d_reg__U5$reg0		10	7		#r7
hw_input_global_wrapper_stencil$d_reg__U6$reg0		10	8		#r8
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	6		#m10
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		5	3		#r27
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I2
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		1	6		#r28
io1in_reset		0	0		#i9
op_hcompute_conv_stencil$inner_compute$i139787328365664_i139787328365280_i139787328575424		10	7		#p22
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$_join_i139787328343104_i139787439549792		5	4		#p26
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$_join_i139787328186784_i139787439549792		6	6		#p25
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_0$_join_i139787328186112_i139787439549792		10	8		#p24
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_1$_join_i139787328598704_i139787439549792		8	6		#p21
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$_join_i139787328342960_i139787439549792		5	5		#p18
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_0$_join_i139787328270096_i139787439549792		8	4		#p17
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_1$_join_i139787328342720_i139787439549792		1	5		#p14
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282_i139787328185296_i139787328894384		10	9		#p23
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284_i139787328187456_i139787328894384		9	6		#p20
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286_i139787328598464_i139787328894384		8	7		#p19
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288_i139787328268656_i139787328894384		8	5		#p16
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290_i139787328269856_i139787328894384		8	3		#p15
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292_i139787328340848_i139787328894384		1	4		#p13
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294_i139787328342144_i139787328894384		2	5		#p12
op_hcompute_hw_output_stencil_port_controller_garnet		3	6		#m11
