#Start recording tcl command: 12/24/2017 12:19:58
#Project Location: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK; Project name: TEST
prj_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.ldf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
rvl_project open D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
rvl_trace del_sig {xpadc_inst/cfg_reg xpadc_inst/conv_reg xpadc_inst/reg_cfg_cnt xpadc_inst/recv_reg xpadc_inst/conv_cfg xpadc_inst/conv_cfg2 xpadc_inst/conv_clken xpadc_inst/sckcfg_cnt xpadc_inst/clk_ref xpadc_inst/conv_reg2}
rvl_project save -overwrite D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
rvl_trace move_sig -move_to xpadc_inst/ads_rvs {xpadc_inst/ads_rvs}
rvl_trace add_sig  {ypadc_inst/ads_rstn ypadc_inst/ads_rvs ypadc_inst/ads_sclk ypadc_inst/ads_sdi ypadc_inst/ads_sdo0 ypadc_inst/dvalid {ypadc_inst/dout[15:0]}}
rvl_trace del_sig {xpadc_inst/dvalid_reg}
rvl_trace del_sig {xpadc_inst/reg_cfg_done}
rvl_trace move_sig -move_to .end. {xpadc_inst/ads_rvs}
rvl_project save -overwrite D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
rvl_project save -overwrite D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
prj_run Export -impl impl1 -task Bitgen
pgr_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/impl1/impl1.xcf"
pgr_program run
rva_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/untitled.rva"
rva_project run
rva_tu set -name TU4 -value "1"
rva_tu set -name TU4 -operator "rising edge"
rva_tu set -name TU2 -value "x"
rva_project save "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/untitled.rva"
rva_project close
pgr_project save "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/impl1/impl1.xcf"
rvl_project close
rvl_project open D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
pgr_project close
rvl_project close -force
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Export -impl impl1 -task Bitgen
prj_run Export -impl impl1 -task Bitgen
pgr_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/impl1/impl1.xcf"
pgr_program run
rva_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/untitled.rva"
rva_project run
prj_run Export -impl impl1 -task Bitgen
pgr_program run
rva_project run
rva_tu set -name TU4 -operator "=="
rva_tu set -name TU4 -value "x"
rva_project run
rva_project save "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/untitled.rva"
rva_project close
pgr_project close
prj_project save
prj_project close
#Stop recording: 12/24/2017 13:45:39
