// Seed: 446332818
module module_0 (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wor id_7,
    input wand id_8,
    input wand id_9,
    input tri id_10
);
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3,
    input wand id_4,
    output supply1 id_5,
    input tri0 id_6,
    input logic id_7,
    output tri id_8,
    output logic id_9,
    output tri id_10,
    input supply0 id_11,
    input uwire id_12
);
  logic id_14 = id_7;
  tri   id_15;
  assign id_8 = id_11, id_9 = id_14;
  nor (
      id_10,
      id_26,
      id_27,
      id_18,
      id_7,
      id_22,
      id_14,
      id_19,
      id_25,
      id_31,
      id_28,
      id_24,
      id_20,
      id_23,
      id_6,
      id_2,
      id_32,
      id_12,
      id_16,
      id_29,
      id_11,
      id_30,
      id_1,
      id_17,
      id_21,
      id_4
  );
  assign id_0 = 1;
  wire id_16;
  wire id_17;
  tri0 id_18, id_19;
  assign id_15 = id_11;
  wire id_20;
  assign id_19 = id_15;
  assign id_5  = 1;
  wire id_21;
  wire id_22;
  wire id_23, id_24;
  wire id_25;
  uwire id_26, id_27, id_28, id_29, id_30;
  assign id_27#(.id_23(1 ==? id_30)) = 1;
  wire id_31, id_32;
  assign id_24 = 1;
  assign id_0  = 1;
  always id_24 = 1;
  always_comb id_14 <= #id_26 1;
  module_0(
      id_4, id_4, id_10, id_6, id_2, id_2, id_15, id_15, id_15, id_12, id_15
  );
  wire id_33, id_34;
  always $display(1);
  logic [7:0] id_35;
  always id_35[1] <= id_19 == 1'b0;
endmodule
