Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 26 13:52:48 2023
| Host         : PC-628 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_receiver_control_sets_placed.rpt
| Design       : top_receiver
| Device       : xc7a50ti
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           11 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+----------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal           |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | morse2bin/clk_en0/buff_reg[4]     |                                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                   |                                              |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | morse2bin/clk_en0/buff_reg[4]     | morse2bin/bin[4]_i_1_n_0                     |                3 |              3 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                   | morse2bin/clk_en0/pulse_cnt_pause_reg_0_sn_1 |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG |                                   | morse2bin/clk_en0/clear                      |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG | morse2bin/clk_en0/ce_reg_1        | morse2bin/clk_en0/pulse_cnt_reg_0_sn_1       |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG | morse2bin/clk_en0/index           | morse2bin/clk_en0/pulse_cnt_pause_reg_0_sn_1 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG | morse2bin/clk_en0/pulse_cnt_pause | morse2bin/clk_en0/ce_reg_1                   |                8 |             31 |         3.88 |
+----------------------+-----------------------------------+----------------------------------------------+------------------+----------------+--------------+


