Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Jun 11 13:38:15 2018
| Host         : AmuroPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.472        0.000                      0                 1886        0.040        0.000                      0                 1886        4.020        0.000                       0                   914  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.472        0.000                      0                 1886        0.040        0.000                      0                 1886        4.020        0.000                       0                   914  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 1.138ns (20.698%)  route 4.360ns (79.302%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.830     8.637    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.479    12.658    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[11]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDRE (Setup_fdre_C_R)       -0.524    12.109    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[11]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 1.138ns (20.698%)  route 4.360ns (79.302%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.830     8.637    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.479    12.658    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[13]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDRE (Setup_fdre_C_R)       -0.524    12.109    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[13]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 1.138ns (20.698%)  route 4.360ns (79.302%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.830     8.637    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.479    12.658    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDRE (Setup_fdre_C_R)       -0.524    12.109    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[3]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 1.138ns (20.698%)  route 4.360ns (79.302%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.830     8.637    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.479    12.658    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[7]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDRE (Setup_fdre_C_R)       -0.524    12.109    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[7]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.138ns (20.631%)  route 4.378ns (79.369%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.848     8.655    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.480    12.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[10]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_R)       -0.429    12.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[10]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.138ns (20.631%)  route 4.378ns (79.369%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.848     8.655    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.480    12.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[12]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_R)       -0.429    12.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[12]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.138ns (20.631%)  route 4.378ns (79.369%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.848     8.655    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.480    12.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[14]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_R)       -0.429    12.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[14]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.138ns (20.631%)  route 4.378ns (79.369%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.848     8.655    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.480    12.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[15]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_R)       -0.429    12.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[15]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.138ns (20.631%)  route 4.378ns (79.369%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.848     8.655    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.480    12.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[5]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_R)       -0.429    12.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[5]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.138ns (20.631%)  route 4.378ns (79.369%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.845     3.139    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[21]/Q
                         net (fo=3, routed)           0.971     4.628    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[21]
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10/O
                         net (fo=1, routed)           0.777     5.528    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_10_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     5.652 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8/O
                         net (fo=1, routed)           0.553     6.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_8_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3/O
                         net (fo=2, routed)           0.597     6.926    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_3_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.124     7.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1/O
                         net (fo=43, routed)          0.633     7.683    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[34]_i_1_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.807 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1/O
                         net (fo=28, routed)          0.848     8.655    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data35[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         1.480    12.659    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[6]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y94         FDRE (Setup_fdre_C_R)       -0.429    12.205    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/data32_reg[6]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  3.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.565%)  route 0.174ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.174     1.330    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.557     0.893    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.116     1.149    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X32Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.756%)  route 0.172ns (51.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.172     1.328    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.552%)  route 0.196ns (54.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.196     1.352    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.557     0.893    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[11]/Q
                         net (fo=4, routed)           0.185     1.241    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[11]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.395 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.396    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[12]_i_2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.449 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[13]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.449    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[12]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.911     1.277    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.384ns (67.423%)  route 0.186ns (32.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.557     0.893    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[11]/Q
                         net (fo=4, routed)           0.185     1.241    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[11]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.395 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.396    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[12]_i_2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.462 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[13]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.462    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[14]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.911     1.277    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.571     0.907    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.148    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.841     1.207    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.050    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.576%)  route 0.200ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.200     1.340    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.239    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.300%)  route 0.179ns (54.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.179     1.319    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.215    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.407ns (68.687%)  route 0.186ns (31.313%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.557     0.893    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[11]/Q
                         net (fo=4, routed)           0.185     1.241    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/sel0[11]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.395 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.396    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[12]_i_2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.485 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[13]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.485    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[13]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=914, routed)         0.911     1.277    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt_all_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y100   design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y100   design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y100   design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y97    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y94    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK



