{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1460542497346 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MyDDR3Controller_example 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"MyDDR3Controller_example\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460542497434 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1460542497473 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1460542497473 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460542498441 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460542498471 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1460542498880 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1460542499397 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "59 59 " "No exact pin location assignment(s) for 59 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1460542499582 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499606 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499607 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20274 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499608 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2432 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25498 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[0\] " "I/O \"mem_dq\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 507 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499609 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499610 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20475 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[1\] " "I/O \"mem_dq\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 508 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499611 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499612 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20506 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[2\] " "I/O \"mem_dq\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[2] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 509 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499613 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499614 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20537 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[3\] " "I/O \"mem_dq\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[3] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 510 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499615 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499616 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20568 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[4\] " "I/O \"mem_dq\[4\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[4] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 511 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499617 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499618 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20599 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[5\] " "I/O \"mem_dq\[5\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[5] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 512 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499619 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20630 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[6\] " "I/O \"mem_dq\[6\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[6] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 513 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499620 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499621 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20661 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[7\] " "I/O \"mem_dq\[7\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[7] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 514 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499622 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499623 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20692 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[8\] " "I/O \"mem_dq\[8\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[8] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 515 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499624 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499625 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25207 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[9\] " "I/O \"mem_dq\[9\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[9] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 516 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499626 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499627 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25242 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[10\] " "I/O \"mem_dq\[10\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[10] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 517 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499628 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499629 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25277 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[11\] " "I/O \"mem_dq\[11\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[11] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 518 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499630 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499631 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25312 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[12\] " "I/O \"mem_dq\[12\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[12] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 519 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499632 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25347 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[13\] " "I/O \"mem_dq\[13\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[13] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 520 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499633 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499634 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25382 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[14\] " "I/O \"mem_dq\[14\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[14] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 521 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499635 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499636 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25417 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dq\[15\] " "I/O \"mem_dq\[15\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[15] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 522 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499637 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499638 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 2232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 25452 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dqs\[0\] " "I/O \"mem_dqs\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 523 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499639 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499640 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20826 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dqs\[1\] " "I/O \"mem_dqs\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 524 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499641 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499642 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1649 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24704 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dqs_n\[0\] " "I/O \"mem_dqs_n\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs_n[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 525 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499643 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 20824 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "mem_dqs_n\[1\] " "I/O \"mem_dqs_n\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs_n[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 526 10611 11489 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1460542499644 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499645 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/submodules/altdq_dqs2_acv_cyclonev.sv" 1590 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 24702 10611 11489 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1460542499646 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460542499652 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[1\] 2.5 V " "Type bi-directional pin mem_dqs_n\[1\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs_n[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 526 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[0\] 2.5 V " "Type bi-directional pin mem_dqs_n\[0\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs_n[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 525 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[1\] 2.5 V " "Type bi-directional pin mem_dqs\[1\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 524 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[0\] 2.5 V " "Type bi-directional pin mem_dqs\[0\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dqs[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 523 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[15\] 2.5 V " "Type bi-directional pin mem_dq\[15\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[15] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 522 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[14\] 2.5 V " "Type bi-directional pin mem_dq\[14\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[14] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 521 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[13\] 2.5 V " "Type bi-directional pin mem_dq\[13\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[13] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 520 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[12\] 2.5 V " "Type bi-directional pin mem_dq\[12\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[12] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 519 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[11\] 2.5 V " "Type bi-directional pin mem_dq\[11\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[11] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 518 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[10\] 2.5 V " "Type bi-directional pin mem_dq\[10\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[10] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 517 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[0\] 2.5 V " "Type bi-directional pin mem_dq\[0\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[0] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 507 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[1\] 2.5 V " "Type bi-directional pin mem_dq\[1\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[1] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 508 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[2\] 2.5 V " "Type bi-directional pin mem_dq\[2\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[2] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 509 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[3\] 2.5 V " "Type bi-directional pin mem_dq\[3\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[3] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 510 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[4\] 2.5 V " "Type bi-directional pin mem_dq\[4\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[4] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 511 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[5\] 2.5 V " "Type bi-directional pin mem_dq\[5\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[5] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 512 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[6\] 2.5 V " "Type bi-directional pin mem_dq\[6\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[6] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 513 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[7\] 2.5 V " "Type bi-directional pin mem_dq\[7\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[7] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 514 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[8\] 2.5 V " "Type bi-directional pin mem_dq\[8\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[8] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 515 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: MyDDR3Controller_example_if0:if0\|MyDDR3Controller_example_if0_p0:p0\|MyDDR3Controller_example_if0_p0_memphy:umemphy\|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads\|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[9\] 2.5 V " "Type bi-directional pin mem_dq\[9\] uses the 2.5 V I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mem_dq[9] } } } { "MyDDR3Controller_example/MyDDR3Controller_example.v" "" { Text "/home/diana/Test/MyDDR3Controller_example_design/example_project/MyDDR3Controller_example/MyDDR3Controller_example.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Test/MyDDR3Controller_example_design/example_project/" { { 0 { 0 ""} 0 516 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460542513987 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1460542513987 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1460542513989 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 725 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 725 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1404 " "Peak virtual memory: 1404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460542515111 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 13 06:15:15 2016 " "Processing ended: Wed Apr 13 06:15:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460542515111 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460542515111 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460542515111 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460542515111 ""}
