
*** Running vivado
    with args -log bd_525a_eth_buf_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_525a_eth_buf_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source bd_525a_eth_buf_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:01:37 . Memory (MB): peak = 345.520 ; gain = 135.066
INFO: [Synth 8-638] synthesizing module 'bd_525a_eth_buf_0' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_1/bd_0/ip/ip_0/synth/bd_525a_eth_buf_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (15#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (16#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (17#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (29#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (29#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (55#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized2' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized2' (56#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'bd_525a_eth_buf_0' (61#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_1/bd_0/ip/ip_0/synth/bd_525a_eth_buf_0.vhd:166]
Finished RTL Elaboration : Time (s): cpu = 00:04:10 ; elapsed = 00:06:04 . Memory (MB): peak = 613.609 ; gain = 403.156
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:11 ; elapsed = 00:06:05 . Memory (MB): peak = 613.609 ; gain = 403.156
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 890.496 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:44 ; elapsed = 00:06:58 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:44 ; elapsed = 00:06:58 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:44 ; elapsed = 00:06:58 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:51 ; elapsed = 00:07:05 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:08 ; elapsed = 00:07:26 . Memory (MB): peak = 890.496 ; gain = 680.043
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                                          | Inference      | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|rx_if       | RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 32 x 36              | RAM32M x 6   | 
+------------+---------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:23 ; elapsed = 00:07:41 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished Timing Optimization : Time (s): cpu = 00:05:24 ; elapsed = 00:07:41 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished Technology Mapping : Time (s): cpu = 00:05:26 ; elapsed = 00:07:44 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished IO Insertion : Time (s): cpu = 00:05:28 ; elapsed = 00:07:46 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished Renaming Generated Instances : Time (s): cpu = 00:05:28 ; elapsed = 00:07:46 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:28 ; elapsed = 00:07:46 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished Renaming Generated Ports : Time (s): cpu = 00:05:28 ; elapsed = 00:07:46 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished Handling Custom Attributes : Time (s): cpu = 00:05:28 ; elapsed = 00:07:46 . Memory (MB): peak = 890.496 ; gain = 680.043
Finished Renaming Generated Nets : Time (s): cpu = 00:05:28 ; elapsed = 00:07:46 . Memory (MB): peak = 890.496 ; gain = 680.043

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    61|
|2     |LUT1       |    88|
|3     |LUT2       |   149|
|4     |LUT3       |   137|
|5     |LUT4       |   279|
|6     |LUT5       |   312|
|7     |LUT6       |   624|
|8     |MUXF7      |     5|
|9     |RAM32M     |     6|
|10    |RAMB36E1   |     3|
|11    |RAMB36E1_1 |     1|
|12    |SRL16E     |     3|
|13    |SRLC32E    |     1|
|14    |FDPE       |   132|
|15    |FDRE       |  2523|
|16    |FDSE       |    99|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:28 ; elapsed = 00:07:46 . Memory (MB): peak = 890.496 ; gain = 680.043
all_fanin: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1422.281 ; gain = 531.785
synth_design: Time (s): cpu = 00:05:32 ; elapsed = 00:07:45 . Memory (MB): peak = 1426.723 ; gain = 1163.816
