vendor_name = ModelSim
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/dds.sv
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/llrf_afe_package.sv
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/llrf_afe_fpga_test.sv
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/sys_pll.qip
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/sys_pll.v
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/db/llrf_afe_fpga_test.cmp.rdb
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/llrf_afe_fpga_test.sdc
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/sin_1024_16.hex
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/dds_sin_mem.qip
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/dds_sin_mem.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/db/altsyncram_dif1.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe_fpga_test/db/sys_pll_altpll.v
design_name = llrf_afe_fpga_test
instance = comp, \int_dds[0].slp~output , int_dds[0].slp~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].dis~output , int_dds[0].dis~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[0]~output , int_dds[0].data[0]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[1]~output , int_dds[0].data[1]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[2]~output , int_dds[0].data[2]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[3]~output , int_dds[0].data[3]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[4]~output , int_dds[0].data[4]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[5]~output , int_dds[0].data[5]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[6]~output , int_dds[0].data[6]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[7]~output , int_dds[0].data[7]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[8]~output , int_dds[0].data[8]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[9]~output , int_dds[0].data[9]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[10]~output , int_dds[0].data[10]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[11]~output , int_dds[0].data[11]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[12]~output , int_dds[0].data[12]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[13]~output , int_dds[0].data[13]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].slp~output , int_dds[1].slp~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].dis~output , int_dds[1].dis~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[0]~output , int_dds[1].data[0]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[1]~output , int_dds[1].data[1]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[2]~output , int_dds[1].data[2]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[3]~output , int_dds[1].data[3]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[4]~output , int_dds[1].data[4]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[5]~output , int_dds[1].data[5]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[6]~output , int_dds[1].data[6]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[7]~output , int_dds[1].data[7]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[8]~output , int_dds[1].data[8]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[9]~output , int_dds[1].data[9]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[10]~output , int_dds[1].data[10]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[11]~output , int_dds[1].data[11]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[12]~output , int_dds[1].data[12]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[13]~output , int_dds[1].data[13]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].slp~output , int_dds[2].slp~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].dis~output , int_dds[2].dis~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[0]~output , int_dds[2].data[0]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[1]~output , int_dds[2].data[1]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[2]~output , int_dds[2].data[2]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[3]~output , int_dds[2].data[3]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[4]~output , int_dds[2].data[4]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[5]~output , int_dds[2].data[5]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[6]~output , int_dds[2].data[6]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[7]~output , int_dds[2].data[7]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[8]~output , int_dds[2].data[8]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[9]~output , int_dds[2].data[9]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[10]~output , int_dds[2].data[10]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[11]~output , int_dds[2].data[11]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[12]~output , int_dds[2].data[12]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[13]~output , int_dds[2].data[13]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].slp~output , int_dds[3].slp~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].dis~output , int_dds[3].dis~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[0]~output , int_dds[3].data[0]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[1]~output , int_dds[3].data[1]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[2]~output , int_dds[3].data[2]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[3]~output , int_dds[3].data[3]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[4]~output , int_dds[3].data[4]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[5]~output , int_dds[3].data[5]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[6]~output , int_dds[3].data[6]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[7]~output , int_dds[3].data[7]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[8]~output , int_dds[3].data[8]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[9]~output , int_dds[3].data[9]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[10]~output , int_dds[3].data[10]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[11]~output , int_dds[3].data[11]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[12]~output , int_dds[3].data[12]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[13]~output , int_dds[3].data[13]~output, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[0]~output , int_rio_out[0]~output, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[1]~output , int_rio_out[1]~output, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[2]~output , int_rio_out[2]~output, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[3]~output , int_rio_out[3]~output, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[4]~output , int_rio_out[4]~output, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[5]~output , int_rio_out[5]~output, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[6]~output , int_rio_out[6]~output, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[7]~output , int_rio_out[7]~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds_pll_ref_sel~output , int_dds_pll_ref_sel~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds_pll_sclk~output , int_dds_pll_sclk~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds_pll_sdi~output , int_dds_pll_sdi~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds_pll_cs~output , int_dds_pll_cs~output, llrf_afe_fpga_test, 1
instance = comp, \int_dds_pll_reset~output , int_dds_pll_reset~output, llrf_afe_fpga_test, 1
instance = comp, \int_status_0~output , int_status_0~output, llrf_afe_fpga_test, 1
instance = comp, \int_status_1~output , int_status_1~output, llrf_afe_fpga_test, 1
instance = comp, \int_mfm_b_ref~output , int_mfm_b_ref~output, llrf_afe_fpga_test, 1
instance = comp, \int_mfm_b_p~output , int_mfm_b_p~output, llrf_afe_fpga_test, 1
instance = comp, \int_mfm_b_m~output , int_mfm_b_m~output, llrf_afe_fpga_test, 1
instance = comp, \int_mfm_a0~output , int_mfm_a0~output, llrf_afe_fpga_test, 1
instance = comp, \int_mfm_a1~output , int_mfm_a1~output, llrf_afe_fpga_test, 1
instance = comp, \int_mfm_sdo~output , int_mfm_sdo~output, llrf_afe_fpga_test, 1
instance = comp, \int_mfm_sck~output , int_mfm_sck~output, llrf_afe_fpga_test, 1
instance = comp, \int_mfm_busy~output , int_mfm_busy~output, llrf_afe_fpga_test, 1
instance = comp, \int_mfm_cnv~output , int_mfm_cnv~output, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[0]~output , ext_rio_in[0]~output, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[1]~output , ext_rio_in[1]~output, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[2]~output , ext_rio_in[2]~output, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[3]~output , ext_rio_in[3]~output, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[4]~output , ext_rio_in[4]~output, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[5]~output , ext_rio_in[5]~output, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[6]~output , ext_rio_in[6]~output, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[7]~output , ext_rio_in[7]~output, llrf_afe_fpga_test, 1
instance = comp, \fpga_tx~output , fpga_tx~output, llrf_afe_fpga_test, 1
instance = comp, \spi_miso[0]~output , spi_miso[0]~output, llrf_afe_fpga_test, 1
instance = comp, \spi_miso[1]~output , spi_miso[1]~output, llrf_afe_fpga_test, 1
instance = comp, \spi_miso[2]~output , spi_miso[2]~output, llrf_afe_fpga_test, 1
instance = comp, \spi_miso[3]~output , spi_miso[3]~output, llrf_afe_fpga_test, 1
instance = comp, \out_clk_100MHz~output , out_clk_100MHz~output, llrf_afe_fpga_test, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, llrf_afe_fpga_test, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, llrf_afe_fpga_test, 1
instance = comp, \out_clk_100MHz~output(n) , out_clk_100MHz~output(n), llrf_afe_fpga_test, 1
instance = comp, \int_dds_clk_in~input , int_dds_clk_in~input, llrf_afe_fpga_test, 1
instance = comp, \int_dds_clk_in~inputclkctrl , int_dds_clk_in~inputclkctrl, llrf_afe_fpga_test, 1
instance = comp, \~GND , ~GND, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[1]~90 , dds_gen[0].dds_inst|phase_accum[1]~90, llrf_afe_fpga_test, 1
instance = comp, \sys_clk~input , sys_clk~input, llrf_afe_fpga_test, 1
instance = comp, \sys_clk~inputclkctrl , sys_clk~inputclkctrl, llrf_afe_fpga_test, 1
instance = comp, \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 , sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2, llrf_afe_fpga_test, 1
instance = comp, \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 , sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0, llrf_afe_fpga_test, 1
instance = comp, \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 , sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1, llrf_afe_fpga_test, 1
instance = comp, \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 , sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8, llrf_afe_fpga_test, 1
instance = comp, \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 , sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9, llrf_afe_fpga_test, 1
instance = comp, \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 , sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10, llrf_afe_fpga_test, 1
instance = comp, \sys_pll_inst|altpll_component|auto_generated|pll1 , sys_pll_inst|altpll_component|auto_generated|pll1, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[1] , dds_gen[0].dds_inst|phase_accum[1], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[2]~30 , dds_gen[0].dds_inst|phase_accum[2]~30, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[2] , dds_gen[0].dds_inst|phase_accum[2], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[3]~32 , dds_gen[0].dds_inst|phase_accum[3]~32, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[3] , dds_gen[0].dds_inst|phase_accum[3], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[4]~34 , dds_gen[0].dds_inst|phase_accum[4]~34, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[4] , dds_gen[0].dds_inst|phase_accum[4], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[5]~36 , dds_gen[0].dds_inst|phase_accum[5]~36, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[5] , dds_gen[0].dds_inst|phase_accum[5], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[6]~38 , dds_gen[0].dds_inst|phase_accum[6]~38, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[6] , dds_gen[0].dds_inst|phase_accum[6], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[7]~40 , dds_gen[0].dds_inst|phase_accum[7]~40, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[7] , dds_gen[0].dds_inst|phase_accum[7], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[8]~42 , dds_gen[0].dds_inst|phase_accum[8]~42, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[8] , dds_gen[0].dds_inst|phase_accum[8], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[9]~44 , dds_gen[0].dds_inst|phase_accum[9]~44, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[9] , dds_gen[0].dds_inst|phase_accum[9], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[10]~46 , dds_gen[0].dds_inst|phase_accum[10]~46, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[10] , dds_gen[0].dds_inst|phase_accum[10], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[11]~48 , dds_gen[0].dds_inst|phase_accum[11]~48, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[11] , dds_gen[0].dds_inst|phase_accum[11], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[12]~50 , dds_gen[0].dds_inst|phase_accum[12]~50, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[12] , dds_gen[0].dds_inst|phase_accum[12], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[13]~52 , dds_gen[0].dds_inst|phase_accum[13]~52, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[13] , dds_gen[0].dds_inst|phase_accum[13], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[14]~54 , dds_gen[0].dds_inst|phase_accum[14]~54, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[14] , dds_gen[0].dds_inst|phase_accum[14], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[15]~56 , dds_gen[0].dds_inst|phase_accum[15]~56, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[15] , dds_gen[0].dds_inst|phase_accum[15], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[16]~58 , dds_gen[0].dds_inst|phase_accum[16]~58, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[16] , dds_gen[0].dds_inst|phase_accum[16], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[17]~60 , dds_gen[0].dds_inst|phase_accum[17]~60, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[17] , dds_gen[0].dds_inst|phase_accum[17], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[18]~62 , dds_gen[0].dds_inst|phase_accum[18]~62, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[18] , dds_gen[0].dds_inst|phase_accum[18], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[19]~64 , dds_gen[0].dds_inst|phase_accum[19]~64, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[19] , dds_gen[0].dds_inst|phase_accum[19], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[20]~66 , dds_gen[0].dds_inst|phase_accum[20]~66, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[20] , dds_gen[0].dds_inst|phase_accum[20], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[21]~68 , dds_gen[0].dds_inst|phase_accum[21]~68, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[21] , dds_gen[0].dds_inst|phase_accum[21], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[22]~70 , dds_gen[0].dds_inst|phase_accum[22]~70, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[22] , dds_gen[0].dds_inst|phase_accum[22], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[0]~feeder , dds_gen[0].dds_inst|sin_addr[0]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[0] , dds_gen[0].dds_inst|sin_addr[0], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[23]~72 , dds_gen[0].dds_inst|phase_accum[23]~72, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[23] , dds_gen[0].dds_inst|phase_accum[23], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[1]~feeder , dds_gen[0].dds_inst|sin_addr[1]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[1] , dds_gen[0].dds_inst|sin_addr[1], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[24]~74 , dds_gen[0].dds_inst|phase_accum[24]~74, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[24] , dds_gen[0].dds_inst|phase_accum[24], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[2]~feeder , dds_gen[0].dds_inst|sin_addr[2]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[2] , dds_gen[0].dds_inst|sin_addr[2], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[25]~76 , dds_gen[0].dds_inst|phase_accum[25]~76, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[25] , dds_gen[0].dds_inst|phase_accum[25], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[3]~feeder , dds_gen[0].dds_inst|sin_addr[3]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[3] , dds_gen[0].dds_inst|sin_addr[3], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[26]~78 , dds_gen[0].dds_inst|phase_accum[26]~78, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[26] , dds_gen[0].dds_inst|phase_accum[26], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[4]~feeder , dds_gen[0].dds_inst|sin_addr[4]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[4] , dds_gen[0].dds_inst|sin_addr[4], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[27]~80 , dds_gen[0].dds_inst|phase_accum[27]~80, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[27] , dds_gen[0].dds_inst|phase_accum[27], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[5]~feeder , dds_gen[0].dds_inst|sin_addr[5]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[5] , dds_gen[0].dds_inst|sin_addr[5], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[28]~82 , dds_gen[0].dds_inst|phase_accum[28]~82, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[28] , dds_gen[0].dds_inst|phase_accum[28], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[6]~feeder , dds_gen[0].dds_inst|sin_addr[6]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[6] , dds_gen[0].dds_inst|sin_addr[6], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[29]~84 , dds_gen[0].dds_inst|phase_accum[29]~84, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[29] , dds_gen[0].dds_inst|phase_accum[29], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[7]~feeder , dds_gen[0].dds_inst|sin_addr[7]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[7] , dds_gen[0].dds_inst|sin_addr[7], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[30]~86 , dds_gen[0].dds_inst|phase_accum[30]~86, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[30] , dds_gen[0].dds_inst|phase_accum[30], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[8]~feeder , dds_gen[0].dds_inst|sin_addr[8]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[8] , dds_gen[0].dds_inst|sin_addr[8], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[31]~88 , dds_gen[0].dds_inst|phase_accum[31]~88, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|phase_accum[31] , dds_gen[0].dds_inst|phase_accum[31], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[9]~feeder , dds_gen[0].dds_inst|sin_addr[9]~feeder, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|sin_addr[9] , dds_gen[0].dds_inst|sin_addr[9], llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 , dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[0]~reg0 , int_dds[0].data[0]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[1]~reg0 , int_dds[0].data[1]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[2]~reg0 , int_dds[0].data[2]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[3]~reg0 , int_dds[0].data[3]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[4]~reg0 , int_dds[0].data[4]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[5]~reg0 , int_dds[0].data[5]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[6]~reg0 , int_dds[0].data[6]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[7]~reg0 , int_dds[0].data[7]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[8]~reg0 , int_dds[0].data[8]~reg0, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 , dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[9]~reg0 , int_dds[0].data[9]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[10]~reg0 , int_dds[0].data[10]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[11]~reg0 , int_dds[0].data[11]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[12]~reg0 , int_dds[0].data[12]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[0].data[13]~reg0 , int_dds[0].data[13]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[0]~reg0 , int_dds[1].data[0]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[1]~reg0 , int_dds[1].data[1]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[2]~reg0 , int_dds[1].data[2]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[3]~reg0 , int_dds[1].data[3]~reg0, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 , dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[4]~reg0 , int_dds[1].data[4]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[5]~reg0 , int_dds[1].data[5]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[6]~reg0 , int_dds[1].data[6]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[7]~reg0 , int_dds[1].data[7]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[8]~reg0 , int_dds[1].data[8]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[9]~reg0 , int_dds[1].data[9]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[10]~reg0 , int_dds[1].data[10]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[11]~reg0 , int_dds[1].data[11]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[12]~reg0 , int_dds[1].data[12]~reg0, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 , dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15, llrf_afe_fpga_test, 1
instance = comp, \int_dds[1].data[13]~reg0 , int_dds[1].data[13]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[0]~reg0 , int_dds[2].data[0]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[1]~reg0 , int_dds[2].data[1]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[2]~reg0 , int_dds[2].data[2]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[3]~reg0 , int_dds[2].data[3]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[4]~reg0 , int_dds[2].data[4]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[5]~reg0 , int_dds[2].data[5]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[6]~reg0 , int_dds[2].data[6]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[7]~reg0 , int_dds[2].data[7]~reg0, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 , dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[8]~reg0 , int_dds[2].data[8]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[9]~reg0 , int_dds[2].data[9]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[10]~reg0 , int_dds[2].data[10]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[11]~reg0 , int_dds[2].data[11]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[12]~reg0 , int_dds[2].data[12]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[2].data[13]~reg0 , int_dds[2].data[13]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[0]~reg0 , int_dds[3].data[0]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[1]~reg0 , int_dds[3].data[1]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[2]~reg0 , int_dds[3].data[2]~reg0, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 , dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[3]~reg0 , int_dds[3].data[3]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[4]~reg0 , int_dds[3].data[4]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[5]~reg0 , int_dds[3].data[5]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[6]~reg0 , int_dds[3].data[6]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[7]~reg0 , int_dds[3].data[7]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[8]~reg0 , int_dds[3].data[8]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[9]~reg0 , int_dds[3].data[9]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[10]~reg0 , int_dds[3].data[10]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[11]~reg0 , int_dds[3].data[11]~reg0, llrf_afe_fpga_test, 1
instance = comp, \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 , dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[12]~reg0 , int_dds[3].data[12]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_dds[3].data[13]~reg0 , int_dds[3].data[13]~reg0, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_out[0]~input , ext_rio_out[0]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_out[0]~feeder , rio_out[0]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_out[0] , rio_out[0], llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[0]~reg0feeder , int_rio_out[0]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[0]~reg0 , int_rio_out[0]~reg0, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_out[1]~input , ext_rio_out[1]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_out[1]~feeder , rio_out[1]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_out[1] , rio_out[1], llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[1]~reg0feeder , int_rio_out[1]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[1]~reg0 , int_rio_out[1]~reg0, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_out[2]~input , ext_rio_out[2]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_out[2]~feeder , rio_out[2]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_out[2] , rio_out[2], llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[2]~reg0feeder , int_rio_out[2]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[2]~reg0 , int_rio_out[2]~reg0, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_out[3]~input , ext_rio_out[3]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_out[3]~feeder , rio_out[3]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_out[3] , rio_out[3], llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[3]~reg0feeder , int_rio_out[3]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[3]~reg0 , int_rio_out[3]~reg0, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_out[4]~input , ext_rio_out[4]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_out[4]~feeder , rio_out[4]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_out[4] , rio_out[4], llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[4]~reg0feeder , int_rio_out[4]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[4]~reg0 , int_rio_out[4]~reg0, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_out[5]~input , ext_rio_out[5]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_out[5]~feeder , rio_out[5]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_out[5] , rio_out[5], llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[5]~reg0feeder , int_rio_out[5]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[5]~reg0 , int_rio_out[5]~reg0, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_out[6]~input , ext_rio_out[6]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_out[6]~feeder , rio_out[6]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_out[6] , rio_out[6], llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[6]~reg0feeder , int_rio_out[6]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[6]~reg0 , int_rio_out[6]~reg0, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_out[7]~input , ext_rio_out[7]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_out[7]~feeder , rio_out[7]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_out[7] , rio_out[7], llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[7]~reg0feeder , int_rio_out[7]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \int_rio_out[7]~reg0 , int_rio_out[7]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_rio_in[0]~input , int_rio_in[0]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_in[0]~feeder , rio_in[0]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_in[0] , rio_in[0], llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[0]~reg0feeder , ext_rio_in[0]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[0]~reg0 , ext_rio_in[0]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_rio_in[1]~input , int_rio_in[1]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_in[1]~feeder , rio_in[1]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_in[1] , rio_in[1], llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[1]~reg0feeder , ext_rio_in[1]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[1]~reg0 , ext_rio_in[1]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_rio_in[2]~input , int_rio_in[2]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_in[2]~feeder , rio_in[2]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_in[2] , rio_in[2], llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[2]~reg0feeder , ext_rio_in[2]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[2]~reg0 , ext_rio_in[2]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_rio_in[3]~input , int_rio_in[3]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_in[3]~feeder , rio_in[3]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_in[3] , rio_in[3], llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[3]~reg0feeder , ext_rio_in[3]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[3]~reg0 , ext_rio_in[3]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_rio_in[4]~input , int_rio_in[4]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_in[4]~feeder , rio_in[4]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_in[4] , rio_in[4], llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[4]~reg0feeder , ext_rio_in[4]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[4]~reg0 , ext_rio_in[4]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_rio_in[5]~input , int_rio_in[5]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_in[5]~feeder , rio_in[5]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_in[5] , rio_in[5], llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[5]~reg0feeder , ext_rio_in[5]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[5]~reg0 , ext_rio_in[5]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_rio_in[6]~input , int_rio_in[6]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_in[6]~feeder , rio_in[6]~feeder, llrf_afe_fpga_test, 1
instance = comp, \rio_in[6] , rio_in[6], llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[6]~reg0feeder , ext_rio_in[6]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[6]~reg0 , ext_rio_in[6]~reg0, llrf_afe_fpga_test, 1
instance = comp, \int_rio_in[7]~input , int_rio_in[7]~input, llrf_afe_fpga_test, 1
instance = comp, \rio_in[7] , rio_in[7], llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[7]~reg0feeder , ext_rio_in[7]~reg0feeder, llrf_afe_fpga_test, 1
instance = comp, \ext_rio_in[7]~reg0 , ext_rio_in[7]~reg0, llrf_afe_fpga_test, 1
instance = comp, \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff , sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff, llrf_afe_fpga_test, 1
instance = comp, \out_clk_100MHz~output_pseudo_diff , out_clk_100MHz~output_pseudo_diff, llrf_afe_fpga_test, 1
instance = comp, \int_dds_fb[0]~input , int_dds_fb[0]~input, llrf_afe_fpga_test, 1
instance = comp, \int_dds_fb[1]~input , int_dds_fb[1]~input, llrf_afe_fpga_test, 1
instance = comp, \int_dds_fb[2]~input , int_dds_fb[2]~input, llrf_afe_fpga_test, 1
instance = comp, \int_dds_fb[3]~input , int_dds_fb[3]~input, llrf_afe_fpga_test, 1
instance = comp, \dds_sync~input , dds_sync~input, llrf_afe_fpga_test, 1
instance = comp, \int_dds_pll_sdo~input , int_dds_pll_sdo~input, llrf_afe_fpga_test, 1
instance = comp, \i2c_sda~input , i2c_sda~input, llrf_afe_fpga_test, 1
instance = comp, \i2c_scl~input , i2c_scl~input, llrf_afe_fpga_test, 1
instance = comp, \i2c_alert~input , i2c_alert~input, llrf_afe_fpga_test, 1
instance = comp, \fpga_rx~input , fpga_rx~input, llrf_afe_fpga_test, 1
instance = comp, \spi_mosi[0]~input , spi_mosi[0]~input, llrf_afe_fpga_test, 1
instance = comp, \spi_mosi[1]~input , spi_mosi[1]~input, llrf_afe_fpga_test, 1
instance = comp, \spi_mosi[2]~input , spi_mosi[2]~input, llrf_afe_fpga_test, 1
instance = comp, \spi_mosi[3]~input , spi_mosi[3]~input, llrf_afe_fpga_test, 1
instance = comp, \spi_sclk~input , spi_sclk~input, llrf_afe_fpga_test, 1
instance = comp, \spi_cs~input , spi_cs~input, llrf_afe_fpga_test, 1
instance = comp, \in_clk_100MHz~input , in_clk_100MHz~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_lvds[3]~input , reserve_lvds[3]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_lvds[2]~input , reserve_lvds[2]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_lvds[1]~input , reserve_lvds[1]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_lvds[0]~input , reserve_lvds[0]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_3v3[7]~input , reserve_3v3[7]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_3v3[6]~input , reserve_3v3[6]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_3v3[5]~input , reserve_3v3[5]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_3v3[4]~input , reserve_3v3[4]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_3v3[3]~input , reserve_3v3[3]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_3v3[2]~input , reserve_3v3[2]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_3v3[1]~input , reserve_3v3[1]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_3v3[0]~input , reserve_3v3[0]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_2v5[7]~input , reserve_2v5[7]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_2v5[6]~input , reserve_2v5[6]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_2v5[5]~input , reserve_2v5[5]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_2v5[4]~input , reserve_2v5[4]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_2v5[3]~input , reserve_2v5[3]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_2v5[2]~input , reserve_2v5[2]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_2v5[1]~input , reserve_2v5[1]~input, llrf_afe_fpga_test, 1
instance = comp, \reserve_2v5[0]~input , reserve_2v5[0]~input, llrf_afe_fpga_test, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, llrf_afe_fpga_test, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, llrf_afe_fpga_test, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, llrf_afe_fpga_test, 1
