{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647291079947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647291079948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 13:51:19 2022 " "Processing started: Mon Mar 14 13:51:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647291079948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291079948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291079948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647291080626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647291080626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.v 1 1 " "Found 1 design units, including 1 entities, in source file mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/MAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291091881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291091881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file one_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_port_ram " "Found entity 1: one_port_ram" {  } { { "one_port_ram.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/one_port_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291091884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291091884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file controlfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlFSM " "Found entity 1: controlFSM" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291091887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291091887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647291091938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647291091938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647291091940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 top.v(97) " "Verilog HDL assignment warning at top.v(97): truncated value with size 32 to match size of target (11)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291091942 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(98) " "Verilog HDL assignment warning at top.v(98): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291091943 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(99) " "Verilog HDL assignment warning at top.v(99): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291091943 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 top.v(106) " "Verilog HDL assignment warning at top.v(106): truncated value with size 32 to match size of target (11)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291091944 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(107) " "Verilog HDL assignment warning at top.v(107): truncated value with size 32 to match size of target (6)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291091944 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_mac top.v(96) " "Verilog HDL Always Construct warning at top.v(96): inferring latch(es) for variable \"clear_mac\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647291091944 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_mac top.v(101) " "Inferred latch for \"clear_mac\" at top.v(101)" {  } { { "top.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291091944 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:mac " "Elaborating entity \"MAC\" for hierarchy \"MAC:mac\"" {  } { { "top.v" "mac" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291092013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlFSM controlFSM:control " "Elaborating entity \"controlFSM\" for hierarchy \"controlFSM:control\"" {  } { { "top.v" "control" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647291092031 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state controlFSM.v(41) " "Verilog HDL Always Construct warning at controlFSM.v(41): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647291092032 "|top|controlFSM:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state controlFSM.v(57) " "Verilog HDL Always Construct warning at controlFSM.v(57): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647291092032 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 controlFSM.v(63) " "Verilog HDL assignment warning at controlFSM.v(63): truncated value with size 32 to match size of target (11)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647291092032 "|top|controlFSM:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_state controlFSM.v(73) " "Verilog HDL Always Construct warning at controlFSM.v(73): variable \"current_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647291092032 "|top|controlFSM:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state controlFSM.v(82) " "Verilog HDL Always Construct warning at controlFSM.v(82): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647291092032 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state controlFSM.v(38) " "Verilog HDL Always Construct warning at controlFSM.v(38): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647291092032 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempdone controlFSM.v(38) " "Verilog HDL Always Construct warning at controlFSM.v(38): inferring latch(es) for variable \"tempdone\", which holds its previous value in one or more paths through the always construct" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647291092032 "|top|controlFSM:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempclock controlFSM.v(38) " "Verilog HDL Always Construct warning at controlFSM.v(38): inferring latch(es) for variable \"tempclock\", which holds its previous value in one or more paths through the always construct" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647291092032 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[0\] controlFSM.v(38) " "Inferred latch for \"tempclock\[0\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[1\] controlFSM.v(38) " "Inferred latch for \"tempclock\[1\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[2\] controlFSM.v(38) " "Inferred latch for \"tempclock\[2\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[3\] controlFSM.v(38) " "Inferred latch for \"tempclock\[3\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[4\] controlFSM.v(38) " "Inferred latch for \"tempclock\[4\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[5\] controlFSM.v(38) " "Inferred latch for \"tempclock\[5\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[6\] controlFSM.v(38) " "Inferred latch for \"tempclock\[6\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[7\] controlFSM.v(38) " "Inferred latch for \"tempclock\[7\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[8\] controlFSM.v(38) " "Inferred latch for \"tempclock\[8\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[9\] controlFSM.v(38) " "Inferred latch for \"tempclock\[9\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092033 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempclock\[10\] controlFSM.v(38) " "Inferred latch for \"tempclock\[10\]\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092034 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempdone controlFSM.v(38) " "Inferred latch for \"tempdone\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092034 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.10 controlFSM.v(38) " "Inferred latch for \"next_state.10\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092034 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01 controlFSM.v(38) " "Inferred latch for \"next_state.01\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092034 "|top|controlFSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00 controlFSM.v(38) " "Inferred latch for \"next_state.00\" at controlFSM.v(38)" {  } { { "controlFSM.v" "" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/controlFSM.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092034 "|top|controlFSM:control"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ram_a singlePortRam " "Node instance \"ram_a\" instantiates undefined entity \"singlePortRam\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.v" "ram_a" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 56 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1647291092043 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ram_b singlePortRam " "Node instance \"ram_b\" instantiates undefined entity \"singlePortRam\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.v" "ram_b" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1647291092043 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RAMOUTPUT singlePortRam " "Node instance \"RAMOUTPUT\" instantiates undefined entity \"singlePortRam\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.v" "RAMOUTPUT" { Text "C:/Users/rizne/Desktop/eec180/lab6/part2/top.v" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1647291092043 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647291092133 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 14 13:51:32 2022 " "Processing ended: Mon Mar 14 13:51:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647291092133 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647291092133 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647291092133 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092133 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647291092782 ""}
