
f404_B3M_pos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003604  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08003798  08003798  00013798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003824  08003824  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003824  08003824  00013824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800382c  0800382c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800382c  0800382c  0001382c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003830  08003830  00013830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  20000070  080038a4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  080038a4  00020238  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a727  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b15  00000000  00000000  0002a7c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000798  00000000  00000000  0002c2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000700  00000000  00000000  0002ca78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001605d  00000000  00000000  0002d178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000923a  00000000  00000000  000431d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086843  00000000  00000000  0004c40f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d2c52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002448  00000000  00000000  000d2ca8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000070 	.word	0x20000070
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003780 	.word	0x08003780

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000074 	.word	0x20000074
 80001d0:	08003780 	.word	0x08003780

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b96e 	b.w	80004c8 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	4604      	mov	r4, r0
 800020c:	468c      	mov	ip, r1
 800020e:	2b00      	cmp	r3, #0
 8000210:	f040 8083 	bne.w	800031a <__udivmoddi4+0x116>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d947      	bls.n	80002aa <__udivmoddi4+0xa6>
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	b142      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 8000220:	f1c2 0020 	rsb	r0, r2, #32
 8000224:	fa24 f000 	lsr.w	r0, r4, r0
 8000228:	4091      	lsls	r1, r2
 800022a:	4097      	lsls	r7, r2
 800022c:	ea40 0c01 	orr.w	ip, r0, r1
 8000230:	4094      	lsls	r4, r2
 8000232:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000236:	0c23      	lsrs	r3, r4, #16
 8000238:	fbbc f6f8 	udiv	r6, ip, r8
 800023c:	fa1f fe87 	uxth.w	lr, r7
 8000240:	fb08 c116 	mls	r1, r8, r6, ip
 8000244:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000248:	fb06 f10e 	mul.w	r1, r6, lr
 800024c:	4299      	cmp	r1, r3
 800024e:	d909      	bls.n	8000264 <__udivmoddi4+0x60>
 8000250:	18fb      	adds	r3, r7, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 8119 	bcs.w	800048c <__udivmoddi4+0x288>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 8116 	bls.w	800048c <__udivmoddi4+0x288>
 8000260:	3e02      	subs	r6, #2
 8000262:	443b      	add	r3, r7
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 fe0e 	mul.w	lr, r0, lr
 8000278:	45a6      	cmp	lr, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x8c>
 800027c:	193c      	adds	r4, r7, r4
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 8105 	bcs.w	8000490 <__udivmoddi4+0x28c>
 8000286:	45a6      	cmp	lr, r4
 8000288:	f240 8102 	bls.w	8000490 <__udivmoddi4+0x28c>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000294:	eba4 040e 	sub.w	r4, r4, lr
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa0>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	b902      	cbnz	r2, 80002ae <__udivmoddi4+0xaa>
 80002ac:	deff      	udf	#255	; 0xff
 80002ae:	fab2 f282 	clz	r2, r2
 80002b2:	2a00      	cmp	r2, #0
 80002b4:	d150      	bne.n	8000358 <__udivmoddi4+0x154>
 80002b6:	1bcb      	subs	r3, r1, r7
 80002b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002bc:	fa1f f887 	uxth.w	r8, r7
 80002c0:	2601      	movs	r6, #1
 80002c2:	fbb3 fcfe 	udiv	ip, r3, lr
 80002c6:	0c21      	lsrs	r1, r4, #16
 80002c8:	fb0e 331c 	mls	r3, lr, ip, r3
 80002cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d0:	fb08 f30c 	mul.w	r3, r8, ip
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d907      	bls.n	80002e8 <__udivmoddi4+0xe4>
 80002d8:	1879      	adds	r1, r7, r1
 80002da:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002de:	d202      	bcs.n	80002e6 <__udivmoddi4+0xe2>
 80002e0:	428b      	cmp	r3, r1
 80002e2:	f200 80e9 	bhi.w	80004b8 <__udivmoddi4+0x2b4>
 80002e6:	4684      	mov	ip, r0
 80002e8:	1ac9      	subs	r1, r1, r3
 80002ea:	b2a3      	uxth	r3, r4
 80002ec:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f0:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002f8:	fb08 f800 	mul.w	r8, r8, r0
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	d907      	bls.n	8000310 <__udivmoddi4+0x10c>
 8000300:	193c      	adds	r4, r7, r4
 8000302:	f100 33ff 	add.w	r3, r0, #4294967295
 8000306:	d202      	bcs.n	800030e <__udivmoddi4+0x10a>
 8000308:	45a0      	cmp	r8, r4
 800030a:	f200 80d9 	bhi.w	80004c0 <__udivmoddi4+0x2bc>
 800030e:	4618      	mov	r0, r3
 8000310:	eba4 0408 	sub.w	r4, r4, r8
 8000314:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000318:	e7bf      	b.n	800029a <__udivmoddi4+0x96>
 800031a:	428b      	cmp	r3, r1
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x12e>
 800031e:	2d00      	cmp	r5, #0
 8000320:	f000 80b1 	beq.w	8000486 <__udivmoddi4+0x282>
 8000324:	2600      	movs	r6, #0
 8000326:	e9c5 0100 	strd	r0, r1, [r5]
 800032a:	4630      	mov	r0, r6
 800032c:	4631      	mov	r1, r6
 800032e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000332:	fab3 f683 	clz	r6, r3
 8000336:	2e00      	cmp	r6, #0
 8000338:	d14a      	bne.n	80003d0 <__udivmoddi4+0x1cc>
 800033a:	428b      	cmp	r3, r1
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0x140>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80b8 	bhi.w	80004b4 <__udivmoddi4+0x2b0>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb61 0103 	sbc.w	r1, r1, r3
 800034a:	2001      	movs	r0, #1
 800034c:	468c      	mov	ip, r1
 800034e:	2d00      	cmp	r5, #0
 8000350:	d0a8      	beq.n	80002a4 <__udivmoddi4+0xa0>
 8000352:	e9c5 4c00 	strd	r4, ip, [r5]
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000358:	f1c2 0320 	rsb	r3, r2, #32
 800035c:	fa20 f603 	lsr.w	r6, r0, r3
 8000360:	4097      	lsls	r7, r2
 8000362:	fa01 f002 	lsl.w	r0, r1, r2
 8000366:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036a:	40d9      	lsrs	r1, r3
 800036c:	4330      	orrs	r0, r6
 800036e:	0c03      	lsrs	r3, r0, #16
 8000370:	fbb1 f6fe 	udiv	r6, r1, lr
 8000374:	fa1f f887 	uxth.w	r8, r7
 8000378:	fb0e 1116 	mls	r1, lr, r6, r1
 800037c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000380:	fb06 f108 	mul.w	r1, r6, r8
 8000384:	4299      	cmp	r1, r3
 8000386:	fa04 f402 	lsl.w	r4, r4, r2
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x19c>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000392:	f080 808d 	bcs.w	80004b0 <__udivmoddi4+0x2ac>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 808a 	bls.w	80004b0 <__udivmoddi4+0x2ac>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b281      	uxth	r1, r0
 80003a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b0:	fb00 f308 	mul.w	r3, r0, r8
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d907      	bls.n	80003c8 <__udivmoddi4+0x1c4>
 80003b8:	1879      	adds	r1, r7, r1
 80003ba:	f100 3cff 	add.w	ip, r0, #4294967295
 80003be:	d273      	bcs.n	80004a8 <__udivmoddi4+0x2a4>
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d971      	bls.n	80004a8 <__udivmoddi4+0x2a4>
 80003c4:	3802      	subs	r0, #2
 80003c6:	4439      	add	r1, r7
 80003c8:	1acb      	subs	r3, r1, r3
 80003ca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003ce:	e778      	b.n	80002c2 <__udivmoddi4+0xbe>
 80003d0:	f1c6 0c20 	rsb	ip, r6, #32
 80003d4:	fa03 f406 	lsl.w	r4, r3, r6
 80003d8:	fa22 f30c 	lsr.w	r3, r2, ip
 80003dc:	431c      	orrs	r4, r3
 80003de:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e2:	fa01 f306 	lsl.w	r3, r1, r6
 80003e6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ea:	fa21 f10c 	lsr.w	r1, r1, ip
 80003ee:	431f      	orrs	r7, r3
 80003f0:	0c3b      	lsrs	r3, r7, #16
 80003f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80003f6:	fa1f f884 	uxth.w	r8, r4
 80003fa:	fb0e 1119 	mls	r1, lr, r9, r1
 80003fe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000402:	fb09 fa08 	mul.w	sl, r9, r8
 8000406:	458a      	cmp	sl, r1
 8000408:	fa02 f206 	lsl.w	r2, r2, r6
 800040c:	fa00 f306 	lsl.w	r3, r0, r6
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x220>
 8000412:	1861      	adds	r1, r4, r1
 8000414:	f109 30ff 	add.w	r0, r9, #4294967295
 8000418:	d248      	bcs.n	80004ac <__udivmoddi4+0x2a8>
 800041a:	458a      	cmp	sl, r1
 800041c:	d946      	bls.n	80004ac <__udivmoddi4+0x2a8>
 800041e:	f1a9 0902 	sub.w	r9, r9, #2
 8000422:	4421      	add	r1, r4
 8000424:	eba1 010a 	sub.w	r1, r1, sl
 8000428:	b2bf      	uxth	r7, r7
 800042a:	fbb1 f0fe 	udiv	r0, r1, lr
 800042e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000432:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000436:	fb00 f808 	mul.w	r8, r0, r8
 800043a:	45b8      	cmp	r8, r7
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x24a>
 800043e:	19e7      	adds	r7, r4, r7
 8000440:	f100 31ff 	add.w	r1, r0, #4294967295
 8000444:	d22e      	bcs.n	80004a4 <__udivmoddi4+0x2a0>
 8000446:	45b8      	cmp	r8, r7
 8000448:	d92c      	bls.n	80004a4 <__udivmoddi4+0x2a0>
 800044a:	3802      	subs	r0, #2
 800044c:	4427      	add	r7, r4
 800044e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000452:	eba7 0708 	sub.w	r7, r7, r8
 8000456:	fba0 8902 	umull	r8, r9, r0, r2
 800045a:	454f      	cmp	r7, r9
 800045c:	46c6      	mov	lr, r8
 800045e:	4649      	mov	r1, r9
 8000460:	d31a      	bcc.n	8000498 <__udivmoddi4+0x294>
 8000462:	d017      	beq.n	8000494 <__udivmoddi4+0x290>
 8000464:	b15d      	cbz	r5, 800047e <__udivmoddi4+0x27a>
 8000466:	ebb3 020e 	subs.w	r2, r3, lr
 800046a:	eb67 0701 	sbc.w	r7, r7, r1
 800046e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000472:	40f2      	lsrs	r2, r6
 8000474:	ea4c 0202 	orr.w	r2, ip, r2
 8000478:	40f7      	lsrs	r7, r6
 800047a:	e9c5 2700 	strd	r2, r7, [r5]
 800047e:	2600      	movs	r6, #0
 8000480:	4631      	mov	r1, r6
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	462e      	mov	r6, r5
 8000488:	4628      	mov	r0, r5
 800048a:	e70b      	b.n	80002a4 <__udivmoddi4+0xa0>
 800048c:	4606      	mov	r6, r0
 800048e:	e6e9      	b.n	8000264 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fd      	b.n	8000290 <__udivmoddi4+0x8c>
 8000494:	4543      	cmp	r3, r8
 8000496:	d2e5      	bcs.n	8000464 <__udivmoddi4+0x260>
 8000498:	ebb8 0e02 	subs.w	lr, r8, r2
 800049c:	eb69 0104 	sbc.w	r1, r9, r4
 80004a0:	3801      	subs	r0, #1
 80004a2:	e7df      	b.n	8000464 <__udivmoddi4+0x260>
 80004a4:	4608      	mov	r0, r1
 80004a6:	e7d2      	b.n	800044e <__udivmoddi4+0x24a>
 80004a8:	4660      	mov	r0, ip
 80004aa:	e78d      	b.n	80003c8 <__udivmoddi4+0x1c4>
 80004ac:	4681      	mov	r9, r0
 80004ae:	e7b9      	b.n	8000424 <__udivmoddi4+0x220>
 80004b0:	4666      	mov	r6, ip
 80004b2:	e775      	b.n	80003a0 <__udivmoddi4+0x19c>
 80004b4:	4630      	mov	r0, r6
 80004b6:	e74a      	b.n	800034e <__udivmoddi4+0x14a>
 80004b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004bc:	4439      	add	r1, r7
 80004be:	e713      	b.n	80002e8 <__udivmoddi4+0xe4>
 80004c0:	3802      	subs	r0, #2
 80004c2:	443c      	add	r4, r7
 80004c4:	e724      	b.n	8000310 <__udivmoddi4+0x10c>
 80004c6:	bf00      	nop

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <pos2enc_tg.7514>:
  printf("start pos test\r\n");
  uint8_t txdata[9] = {0};
  uint8_t rxdata[20] = {0};
  short torque_val=0, enc_data,dis;

  float pos2enc_tg(int pos){
 80004cc:	b480      	push	{r7}
 80004ce:	b085      	sub	sp, #20
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
 80004d4:	f8c7 c000 	str.w	ip, [r7]
	  if (pos<0)pos=36000+pos;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	da04      	bge.n	80004e8 <pos2enc_tg.7514+0x1c>
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 80004e4:	33a0      	adds	r3, #160	; 0xa0
 80004e6:	607b      	str	r3, [r7, #4]
	  float deg = pos/100;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4a0c      	ldr	r2, [pc, #48]	; (800051c <pos2enc_tg.7514+0x50>)
 80004ec:	fb82 1203 	smull	r1, r2, r2, r3
 80004f0:	1152      	asrs	r2, r2, #5
 80004f2:	17db      	asrs	r3, r3, #31
 80004f4:	1ad3      	subs	r3, r2, r3
 80004f6:	ee07 3a90 	vmov	s15, r3
 80004fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80004fe:	edc7 7a03 	vstr	s15, [r7, #12]
	  return 11.375*deg;
 8000502:	edd7 7a03 	vldr	s15, [r7, #12]
 8000506:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000520 <pos2enc_tg.7514+0x54>
 800050a:	ee67 7a87 	vmul.f32	s15, s15, s14
  }
 800050e:	eeb0 0a67 	vmov.f32	s0, s15
 8000512:	3714      	adds	r7, #20
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr
 800051c:	51eb851f 	.word	0x51eb851f
 8000520:	41360000 	.word	0x41360000

08000524 <main>:
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b08c      	sub	sp, #48	; 0x30
 8000528:	af00      	add	r7, sp, #0
int main(void)
 800052a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800052e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_Init();
 8000530:	f000 fc1a 	bl	8000d68 <HAL_Init>
  SystemClock_Config();
 8000534:	f000 f900 	bl	8000738 <SystemClock_Config>
  MX_GPIO_Init();
 8000538:	f000 f9be 	bl	80008b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800053c:	f000 f968 	bl	8000810 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000540:	f000 f990 	bl	8000864 <MX_USART6_UART_Init>
  printf("start pos test\r\n");
 8000544:	482c      	ldr	r0, [pc, #176]	; (80005f8 <main+0xd4>)
 8000546:	f002 fcc3 	bl	8002ed0 <puts>
  uint8_t txdata[9] = {0};
 800054a:	2300      	movs	r3, #0
 800054c:	61bb      	str	r3, [r7, #24]
 800054e:	f107 031c 	add.w	r3, r7, #28
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
 8000556:	711a      	strb	r2, [r3, #4]
  uint8_t rxdata[20] = {0};
 8000558:	2300      	movs	r3, #0
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	f107 0308 	add.w	r3, r7, #8
 8000560:	2200      	movs	r2, #0
 8000562:	601a      	str	r2, [r3, #0]
 8000564:	605a      	str	r2, [r3, #4]
 8000566:	609a      	str	r2, [r3, #8]
 8000568:	60da      	str	r2, [r3, #12]
  short torque_val=0, enc_data,dis;
 800056a:	2300      	movs	r3, #0
 800056c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      HAL_UART_Transmit(&huart6, txdata, 7, 0xFFFF);
//      HAL_Delay(0.03);
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
      //wait(0.001);
  }
  float enc_tg=pos2enc_tg(0);
 800056e:	f107 0318 	add.w	r3, r7, #24
 8000572:	469c      	mov	ip, r3
 8000574:	2000      	movs	r0, #0
 8000576:	f7ff ffa9 	bl	80004cc <pos2enc_tg.7514>
 800057a:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28

//  printf("target encoder is %5.2f\r\n",enc_tg);

  HAL_Delay(3000);
 800057e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000582:	f000 fc63 	bl	8000e4c <HAL_Delay>
  write(0x02,0x00,0x28);
 8000586:	f107 0318 	add.w	r3, r7, #24
 800058a:	469c      	mov	ip, r3
 800058c:	2228      	movs	r2, #40	; 0x28
 800058e:	2100      	movs	r1, #0
 8000590:	2002      	movs	r0, #2
 8000592:	f000 f88f 	bl	80006b4 <write.7530>
  write(0x02,0x00,0x5C);
 8000596:	f107 0318 	add.w	r3, r7, #24
 800059a:	469c      	mov	ip, r3
 800059c:	225c      	movs	r2, #92	; 0x5c
 800059e:	2100      	movs	r1, #0
 80005a0:	2002      	movs	r0, #2
 80005a2:	f000 f887 	bl	80006b4 <write.7530>
  write(0x02,0x01,0x29);
 80005a6:	f107 0318 	add.w	r3, r7, #24
 80005aa:	469c      	mov	ip, r3
 80005ac:	2229      	movs	r2, #41	; 0x29
 80005ae:	2101      	movs	r1, #1
 80005b0:	2002      	movs	r0, #2
 80005b2:	f000 f87f 	bl	80006b4 <write.7530>

  HAL_UART_Receive_IT(&huart2, buffer,6);
 80005b6:	2206      	movs	r2, #6
 80005b8:	4910      	ldr	r1, [pc, #64]	; (80005fc <main+0xd8>)
 80005ba:	4811      	ldr	r0, [pc, #68]	; (8000600 <main+0xdc>)
 80005bc:	f001 fcff 	bl	8001fbe <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//-------------pos test--------------------
	  pos(0x02,32000,2000);
 80005c0:	f107 0318 	add.w	r3, r7, #24
 80005c4:	469c      	mov	ip, r3
 80005c6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80005ca:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 80005ce:	2002      	movs	r0, #2
 80005d0:	f000 f81a 	bl	8000608 <pos.7520>
	  HAL_Delay(5000);
 80005d4:	f241 3088 	movw	r0, #5000	; 0x1388
 80005d8:	f000 fc38 	bl	8000e4c <HAL_Delay>
	  pos(0x02,-32000,2000);
 80005dc:	f107 0318 	add.w	r3, r7, #24
 80005e0:	469c      	mov	ip, r3
 80005e2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80005e6:	4907      	ldr	r1, [pc, #28]	; (8000604 <main+0xe0>)
 80005e8:	2002      	movs	r0, #2
 80005ea:	f000 f80d 	bl	8000608 <pos.7520>
	  HAL_Delay(5000);
 80005ee:	f241 3088 	movw	r0, #5000	; 0x1388
 80005f2:	f000 fc2b 	bl	8000e4c <HAL_Delay>
	  pos(0x02,32000,2000);
 80005f6:	e7e3      	b.n	80005c0 <main+0x9c>
 80005f8:	08003798 	.word	0x08003798
 80005fc:	2000009c 	.word	0x2000009c
 8000600:	200001e0 	.word	0x200001e0
 8000604:	ffff8300 	.word	0xffff8300

08000608 <pos.7520>:
  {
 8000608:	b590      	push	{r4, r7, lr}
 800060a:	b087      	sub	sp, #28
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	73fb      	strb	r3, [r7, #15]
 8000612:	460b      	mov	r3, r1
 8000614:	81bb      	strh	r3, [r7, #12]
 8000616:	4613      	mov	r3, r2
 8000618:	817b      	strh	r3, [r7, #10]
 800061a:	4664      	mov	r4, ip
 800061c:	f8c7 c004 	str.w	ip, [r7, #4]
    unsigned char deg_l = (unsigned char)(deg)&0x00FF;
 8000620:	89bb      	ldrh	r3, [r7, #12]
 8000622:	75fb      	strb	r3, [r7, #23]
    unsigned char deg_h = (unsigned char)(deg>>8)&0x00FF;
 8000624:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000628:	121b      	asrs	r3, r3, #8
 800062a:	b21b      	sxth	r3, r3
 800062c:	75bb      	strb	r3, [r7, #22]
    unsigned char time_l = (unsigned char)(time)&0x00FF;
 800062e:	897b      	ldrh	r3, [r7, #10]
 8000630:	757b      	strb	r3, [r7, #21]
    unsigned char time_h = (unsigned char)(time>>8)&0x00FF;
 8000632:	897b      	ldrh	r3, [r7, #10]
 8000634:	0a1b      	lsrs	r3, r3, #8
 8000636:	b29b      	uxth	r3, r3
 8000638:	753b      	strb	r3, [r7, #20]
    unsigned char sum = (0x09+0x06+id+deg_l+deg_h+time_l+time_h)&0x00FF;
 800063a:	7bfa      	ldrb	r2, [r7, #15]
 800063c:	7dfb      	ldrb	r3, [r7, #23]
 800063e:	4413      	add	r3, r2
 8000640:	b2da      	uxtb	r2, r3
 8000642:	7dbb      	ldrb	r3, [r7, #22]
 8000644:	4413      	add	r3, r2
 8000646:	b2da      	uxtb	r2, r3
 8000648:	7d7b      	ldrb	r3, [r7, #21]
 800064a:	4413      	add	r3, r2
 800064c:	b2da      	uxtb	r2, r3
 800064e:	7d3b      	ldrb	r3, [r7, #20]
 8000650:	4413      	add	r3, r2
 8000652:	b2db      	uxtb	r3, r3
 8000654:	330f      	adds	r3, #15
 8000656:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8000658:	2201      	movs	r2, #1
 800065a:	2104      	movs	r1, #4
 800065c:	4813      	ldr	r0, [pc, #76]	; (80006ac <pos.7520+0xa4>)
 800065e:	f000 ff41 	bl	80014e4 <HAL_GPIO_WritePin>
    txdata[0]=0x09;   //1 SIZE
 8000662:	2309      	movs	r3, #9
 8000664:	7023      	strb	r3, [r4, #0]
    txdata[1]=0x06;   //2 COMMAND
 8000666:	2306      	movs	r3, #6
 8000668:	7063      	strb	r3, [r4, #1]
    txdata[2]=0x00;   //3 OPTION
 800066a:	2300      	movs	r3, #0
 800066c:	70a3      	strb	r3, [r4, #2]
    txdata[3]=id;     //4 ID
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	70e3      	strb	r3, [r4, #3]
    txdata[4]=deg_l;  //5 POS_L
 8000672:	7dfb      	ldrb	r3, [r7, #23]
 8000674:	7123      	strb	r3, [r4, #4]
    txdata[5]=deg_h;  //6 POS_H
 8000676:	7dbb      	ldrb	r3, [r7, #22]
 8000678:	7163      	strb	r3, [r4, #5]
    txdata[6]=time_l; //7 TIME_L
 800067a:	7d7b      	ldrb	r3, [r7, #21]
 800067c:	71a3      	strb	r3, [r4, #6]
    txdata[7]=time_h; //8 TIME_H
 800067e:	7d3b      	ldrb	r3, [r7, #20]
 8000680:	71e3      	strb	r3, [r4, #7]
    txdata[8]=sum;    //9 SUM
 8000682:	7cfb      	ldrb	r3, [r7, #19]
 8000684:	7223      	strb	r3, [r4, #8]
	HAL_UART_Transmit(&huart6, txdata, 9, 0xFFFF);
 8000686:	4621      	mov	r1, r4
 8000688:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800068c:	2209      	movs	r2, #9
 800068e:	4808      	ldr	r0, [pc, #32]	; (80006b0 <pos.7520+0xa8>)
 8000690:	f001 fc03 	bl	8001e9a <HAL_UART_Transmit>
    HAL_Delay(0.03);
 8000694:	2000      	movs	r0, #0
 8000696:	f000 fbd9 	bl	8000e4c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 800069a:	2200      	movs	r2, #0
 800069c:	2104      	movs	r1, #4
 800069e:	4803      	ldr	r0, [pc, #12]	; (80006ac <pos.7520+0xa4>)
 80006a0:	f000 ff20 	bl	80014e4 <HAL_GPIO_WritePin>
  }
 80006a4:	bf00      	nop
 80006a6:	371c      	adds	r7, #28
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd90      	pop	{r4, r7, pc}
 80006ac:	40020400 	.word	0x40020400
 80006b0:	2000019c 	.word	0x2000019c

080006b4 <write.7530>:
  {
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	71fb      	strb	r3, [r7, #7]
 80006be:	460b      	mov	r3, r1
 80006c0:	71bb      	strb	r3, [r7, #6]
 80006c2:	4613      	mov	r3, r2
 80006c4:	717b      	strb	r3, [r7, #5]
 80006c6:	4664      	mov	r4, ip
 80006c8:	f8c7 c000 	str.w	ip, [r7]
      unsigned char sum = (0x08+0x04+0x00+id+data+adress+0x01)&0x00FF;
 80006cc:	79fa      	ldrb	r2, [r7, #7]
 80006ce:	79bb      	ldrb	r3, [r7, #6]
 80006d0:	4413      	add	r3, r2
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	797b      	ldrb	r3, [r7, #5]
 80006d6:	4413      	add	r3, r2
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	330d      	adds	r3, #13
 80006dc:	73fb      	strb	r3, [r7, #15]
     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 80006de:	2201      	movs	r2, #1
 80006e0:	2104      	movs	r1, #4
 80006e2:	4813      	ldr	r0, [pc, #76]	; (8000730 <write.7530+0x7c>)
 80006e4:	f000 fefe 	bl	80014e4 <HAL_GPIO_WritePin>
     txdata[0]=0x08;   //1 SIZE
 80006e8:	2308      	movs	r3, #8
 80006ea:	7023      	strb	r3, [r4, #0]
     txdata[1]=0x04;   //2 COMMAND
 80006ec:	2304      	movs	r3, #4
 80006ee:	7063      	strb	r3, [r4, #1]
     txdata[2]=0x00;   //3 OPTION
 80006f0:	2300      	movs	r3, #0
 80006f2:	70a3      	strb	r3, [r4, #2]
     txdata[3]=id;     //4 ID
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	70e3      	strb	r3, [r4, #3]
     txdata[4]=data;  //DATA
 80006f8:	79bb      	ldrb	r3, [r7, #6]
 80006fa:	7123      	strb	r3, [r4, #4]
     txdata[5]=adress;  //ADRESS
 80006fc:	797b      	ldrb	r3, [r7, #5]
 80006fe:	7163      	strb	r3, [r4, #5]
     txdata[6]=0x01; //COUNT
 8000700:	2301      	movs	r3, #1
 8000702:	71a3      	strb	r3, [r4, #6]
     txdata[7]=sum;    //9 SUM
 8000704:	7bfb      	ldrb	r3, [r7, #15]
 8000706:	71e3      	strb	r3, [r4, #7]
     HAL_UART_Transmit(&huart6, txdata, 8, 0xFFFF);
 8000708:	4621      	mov	r1, r4
 800070a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800070e:	2208      	movs	r2, #8
 8000710:	4808      	ldr	r0, [pc, #32]	; (8000734 <write.7530+0x80>)
 8000712:	f001 fbc2 	bl	8001e9a <HAL_UART_Transmit>
     HAL_Delay(0.03);
 8000716:	2000      	movs	r0, #0
 8000718:	f000 fb98 	bl	8000e4c <HAL_Delay>
     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 800071c:	2200      	movs	r2, #0
 800071e:	2104      	movs	r1, #4
 8000720:	4803      	ldr	r0, [pc, #12]	; (8000730 <write.7530+0x7c>)
 8000722:	f000 fedf 	bl	80014e4 <HAL_GPIO_WritePin>
  }
 8000726:	bf00      	nop
 8000728:	3714      	adds	r7, #20
 800072a:	46bd      	mov	sp, r7
 800072c:	bd90      	pop	{r4, r7, pc}
 800072e:	bf00      	nop
 8000730:	40020400 	.word	0x40020400
 8000734:	2000019c 	.word	0x2000019c

08000738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b094      	sub	sp, #80	; 0x50
 800073c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073e:	f107 0320 	add.w	r3, r7, #32
 8000742:	2230      	movs	r2, #48	; 0x30
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f002 fb4c 	bl	8002de4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800075c:	2300      	movs	r3, #0
 800075e:	60bb      	str	r3, [r7, #8]
 8000760:	4b29      	ldr	r3, [pc, #164]	; (8000808 <SystemClock_Config+0xd0>)
 8000762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000764:	4a28      	ldr	r2, [pc, #160]	; (8000808 <SystemClock_Config+0xd0>)
 8000766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800076a:	6413      	str	r3, [r2, #64]	; 0x40
 800076c:	4b26      	ldr	r3, [pc, #152]	; (8000808 <SystemClock_Config+0xd0>)
 800076e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000778:	2300      	movs	r3, #0
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	4b23      	ldr	r3, [pc, #140]	; (800080c <SystemClock_Config+0xd4>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000784:	4a21      	ldr	r2, [pc, #132]	; (800080c <SystemClock_Config+0xd4>)
 8000786:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800078a:	6013      	str	r3, [r2, #0]
 800078c:	4b1f      	ldr	r3, [pc, #124]	; (800080c <SystemClock_Config+0xd4>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000794:	607b      	str	r3, [r7, #4]
 8000796:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000798:	2302      	movs	r3, #2
 800079a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800079c:	2301      	movs	r3, #1
 800079e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a0:	2310      	movs	r3, #16
 80007a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a4:	2302      	movs	r3, #2
 80007a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007a8:	2300      	movs	r3, #0
 80007aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007ac:	2310      	movs	r3, #16
 80007ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007b6:	2304      	movs	r3, #4
 80007b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007ba:	2307      	movs	r3, #7
 80007bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007be:	f107 0320 	add.w	r3, r7, #32
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fea8 	bl	8001518 <HAL_RCC_OscConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007ce:	f000 f921 	bl	8000a14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d2:	230f      	movs	r3, #15
 80007d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d6:	2302      	movs	r3, #2
 80007d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007e8:	f107 030c 	add.w	r3, r7, #12
 80007ec:	2102      	movs	r1, #2
 80007ee:	4618      	mov	r0, r3
 80007f0:	f001 f90a 	bl	8001a08 <HAL_RCC_ClockConfig>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007fa:	f000 f90b 	bl	8000a14 <Error_Handler>
  }
}
 80007fe:	bf00      	nop
 8000800:	3750      	adds	r7, #80	; 0x50
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40023800 	.word	0x40023800
 800080c:	40007000 	.word	0x40007000

08000810 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000814:	4b11      	ldr	r3, [pc, #68]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000816:	4a12      	ldr	r2, [pc, #72]	; (8000860 <MX_USART2_UART_Init+0x50>)
 8000818:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800081a:	4b10      	ldr	r3, [pc, #64]	; (800085c <MX_USART2_UART_Init+0x4c>)
 800081c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000820:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000822:	4b0e      	ldr	r3, [pc, #56]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000828:	4b0c      	ldr	r3, [pc, #48]	; (800085c <MX_USART2_UART_Init+0x4c>)
 800082a:	2200      	movs	r2, #0
 800082c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000836:	220c      	movs	r2, #12
 8000838:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083a:	4b08      	ldr	r3, [pc, #32]	; (800085c <MX_USART2_UART_Init+0x4c>)
 800083c:	2200      	movs	r2, #0
 800083e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000842:	2200      	movs	r2, #0
 8000844:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000846:	4805      	ldr	r0, [pc, #20]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000848:	f001 fada 	bl	8001e00 <HAL_UART_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000852:	f000 f8df 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	200001e0 	.word	0x200001e0
 8000860:	40004400 	.word	0x40004400

08000864 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000868:	4b10      	ldr	r3, [pc, #64]	; (80008ac <MX_USART6_UART_Init+0x48>)
 800086a:	4a11      	ldr	r2, [pc, #68]	; (80008b0 <MX_USART6_UART_Init+0x4c>)
 800086c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 1500000;
 800086e:	4b0f      	ldr	r3, [pc, #60]	; (80008ac <MX_USART6_UART_Init+0x48>)
 8000870:	4a10      	ldr	r2, [pc, #64]	; (80008b4 <MX_USART6_UART_Init+0x50>)
 8000872:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000874:	4b0d      	ldr	r3, [pc, #52]	; (80008ac <MX_USART6_UART_Init+0x48>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800087a:	4b0c      	ldr	r3, [pc, #48]	; (80008ac <MX_USART6_UART_Init+0x48>)
 800087c:	2200      	movs	r2, #0
 800087e:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000880:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <MX_USART6_UART_Init+0x48>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000886:	4b09      	ldr	r3, [pc, #36]	; (80008ac <MX_USART6_UART_Init+0x48>)
 8000888:	220c      	movs	r2, #12
 800088a:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088c:	4b07      	ldr	r3, [pc, #28]	; (80008ac <MX_USART6_UART_Init+0x48>)
 800088e:	2200      	movs	r2, #0
 8000890:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000892:	4b06      	ldr	r3, [pc, #24]	; (80008ac <MX_USART6_UART_Init+0x48>)
 8000894:	2200      	movs	r2, #0
 8000896:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000898:	4804      	ldr	r0, [pc, #16]	; (80008ac <MX_USART6_UART_Init+0x48>)
 800089a:	f001 fab1 	bl	8001e00 <HAL_UART_Init>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_USART6_UART_Init+0x44>
  {
    Error_Handler();
 80008a4:	f000 f8b6 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	2000019c 	.word	0x2000019c
 80008b0:	40011400 	.word	0x40011400
 80008b4:	0016e360 	.word	0x0016e360

080008b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08a      	sub	sp, #40	; 0x28
 80008bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	613b      	str	r3, [r7, #16]
 80008d2:	4b37      	ldr	r3, [pc, #220]	; (80009b0 <MX_GPIO_Init+0xf8>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	4a36      	ldr	r2, [pc, #216]	; (80009b0 <MX_GPIO_Init+0xf8>)
 80008d8:	f043 0304 	orr.w	r3, r3, #4
 80008dc:	6313      	str	r3, [r2, #48]	; 0x30
 80008de:	4b34      	ldr	r3, [pc, #208]	; (80009b0 <MX_GPIO_Init+0xf8>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	f003 0304 	and.w	r3, r3, #4
 80008e6:	613b      	str	r3, [r7, #16]
 80008e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	4b30      	ldr	r3, [pc, #192]	; (80009b0 <MX_GPIO_Init+0xf8>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f2:	4a2f      	ldr	r2, [pc, #188]	; (80009b0 <MX_GPIO_Init+0xf8>)
 80008f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008f8:	6313      	str	r3, [r2, #48]	; 0x30
 80008fa:	4b2d      	ldr	r3, [pc, #180]	; (80009b0 <MX_GPIO_Init+0xf8>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	4b29      	ldr	r3, [pc, #164]	; (80009b0 <MX_GPIO_Init+0xf8>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	4a28      	ldr	r2, [pc, #160]	; (80009b0 <MX_GPIO_Init+0xf8>)
 8000910:	f043 0301 	orr.w	r3, r3, #1
 8000914:	6313      	str	r3, [r2, #48]	; 0x30
 8000916:	4b26      	ldr	r3, [pc, #152]	; (80009b0 <MX_GPIO_Init+0xf8>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	f003 0301 	and.w	r3, r3, #1
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	4b22      	ldr	r3, [pc, #136]	; (80009b0 <MX_GPIO_Init+0xf8>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	4a21      	ldr	r2, [pc, #132]	; (80009b0 <MX_GPIO_Init+0xf8>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	6313      	str	r3, [r2, #48]	; 0x30
 8000932:	4b1f      	ldr	r3, [pc, #124]	; (80009b0 <MX_GPIO_Init+0xf8>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2120      	movs	r1, #32
 8000942:	481c      	ldr	r0, [pc, #112]	; (80009b4 <MX_GPIO_Init+0xfc>)
 8000944:	f000 fdce 	bl	80014e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000948:	2200      	movs	r2, #0
 800094a:	2104      	movs	r1, #4
 800094c:	481a      	ldr	r0, [pc, #104]	; (80009b8 <MX_GPIO_Init+0x100>)
 800094e:	f000 fdc9 	bl	80014e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000952:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000958:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800095c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	4814      	ldr	r0, [pc, #80]	; (80009bc <MX_GPIO_Init+0x104>)
 800096a:	f000 fc37 	bl	80011dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800096e:	2320      	movs	r3, #32
 8000970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000972:	2301      	movs	r3, #1
 8000974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097a:	2300      	movs	r3, #0
 800097c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800097e:	f107 0314 	add.w	r3, r7, #20
 8000982:	4619      	mov	r1, r3
 8000984:	480b      	ldr	r0, [pc, #44]	; (80009b4 <MX_GPIO_Init+0xfc>)
 8000986:	f000 fc29 	bl	80011dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800098a:	2304      	movs	r3, #4
 800098c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098e:	2301      	movs	r3, #1
 8000990:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800099a:	f107 0314 	add.w	r3, r7, #20
 800099e:	4619      	mov	r1, r3
 80009a0:	4805      	ldr	r0, [pc, #20]	; (80009b8 <MX_GPIO_Init+0x100>)
 80009a2:	f000 fc1b 	bl	80011dc <HAL_GPIO_Init>

}
 80009a6:	bf00      	nop
 80009a8:	3728      	adds	r7, #40	; 0x28
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40023800 	.word	0x40023800
 80009b4:	40020000 	.word	0x40020000
 80009b8:	40020400 	.word	0x40020400
 80009bc:	40020800 	.word	0x40020800

080009c0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
	gUartReceived = 1;
 80009c8:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <HAL_UART_RxCpltCallback+0x20>)
 80009ca:	2201      	movs	r2, #1
 80009cc:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, buffer,6);
 80009ce:	2206      	movs	r2, #6
 80009d0:	4904      	ldr	r1, [pc, #16]	; (80009e4 <HAL_UART_RxCpltCallback+0x24>)
 80009d2:	4805      	ldr	r0, [pc, #20]	; (80009e8 <HAL_UART_RxCpltCallback+0x28>)
 80009d4:	f001 faf3 	bl	8001fbe <HAL_UART_Receive_IT>
}
 80009d8:	bf00      	nop
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	2000008c 	.word	0x2000008c
 80009e4:	2000009c 	.word	0x2000009c
 80009e8:	200001e0 	.word	0x200001e0

080009ec <_write>:
int _write(int file, char *ptr, int len)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,50);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	2332      	movs	r3, #50	; 0x32
 80009fe:	68b9      	ldr	r1, [r7, #8]
 8000a00:	4803      	ldr	r0, [pc, #12]	; (8000a10 <_write+0x24>)
 8000a02:	f001 fa4a 	bl	8001e9a <HAL_UART_Transmit>
  return len;
 8000a06:	687b      	ldr	r3, [r7, #4]
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	200001e0 	.word	0x200001e0

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <Error_Handler+0x8>
	...

08000a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	4b10      	ldr	r3, [pc, #64]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a2e:	4a0f      	ldr	r2, [pc, #60]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a34:	6453      	str	r3, [r2, #68]	; 0x44
 8000a36:	4b0d      	ldr	r3, [pc, #52]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	603b      	str	r3, [r7, #0]
 8000a46:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4a:	4a08      	ldr	r2, [pc, #32]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a50:	6413      	str	r3, [r2, #64]	; 0x40
 8000a52:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <HAL_MspInit+0x4c>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5a:	603b      	str	r3, [r7, #0]
 8000a5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a5e:	2007      	movs	r0, #7
 8000a60:	f000 fae8 	bl	8001034 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a64:	bf00      	nop
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40023800 	.word	0x40023800

08000a70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08c      	sub	sp, #48	; 0x30
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a78:	f107 031c 	add.w	r3, r7, #28
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
 8000a84:	60da      	str	r2, [r3, #12]
 8000a86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a36      	ldr	r2, [pc, #216]	; (8000b68 <HAL_UART_MspInit+0xf8>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d134      	bne.n	8000afc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	61bb      	str	r3, [r7, #24]
 8000a96:	4b35      	ldr	r3, [pc, #212]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9a:	4a34      	ldr	r2, [pc, #208]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa2:	4b32      	ldr	r3, [pc, #200]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aaa:	61bb      	str	r3, [r7, #24]
 8000aac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	617b      	str	r3, [r7, #20]
 8000ab2:	4b2e      	ldr	r3, [pc, #184]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	4a2d      	ldr	r2, [pc, #180]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	6313      	str	r3, [r2, #48]	; 0x30
 8000abe:	4b2b      	ldr	r3, [pc, #172]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	617b      	str	r3, [r7, #20]
 8000ac8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aca:	230c      	movs	r3, #12
 8000acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ada:	2307      	movs	r3, #7
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4822      	ldr	r0, [pc, #136]	; (8000b70 <HAL_UART_MspInit+0x100>)
 8000ae6:	f000 fb79 	bl	80011dc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000aea:	2200      	movs	r2, #0
 8000aec:	2100      	movs	r1, #0
 8000aee:	2026      	movs	r0, #38	; 0x26
 8000af0:	f000 faab 	bl	800104a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000af4:	2026      	movs	r0, #38	; 0x26
 8000af6:	f000 fac4 	bl	8001082 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000afa:	e031      	b.n	8000b60 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART6)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a1c      	ldr	r2, [pc, #112]	; (8000b74 <HAL_UART_MspInit+0x104>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d12c      	bne.n	8000b60 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	4b18      	ldr	r3, [pc, #96]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0e:	4a17      	ldr	r2, [pc, #92]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000b10:	f043 0320 	orr.w	r3, r3, #32
 8000b14:	6453      	str	r3, [r2, #68]	; 0x44
 8000b16:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1a:	f003 0320 	and.w	r3, r3, #32
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	4a10      	ldr	r2, [pc, #64]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6313      	str	r3, [r2, #48]	; 0x30
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <HAL_UART_MspInit+0xfc>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000b3e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b44:	2302      	movs	r3, #2
 8000b46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000b50:	2308      	movs	r3, #8
 8000b52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b54:	f107 031c 	add.w	r3, r7, #28
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4805      	ldr	r0, [pc, #20]	; (8000b70 <HAL_UART_MspInit+0x100>)
 8000b5c:	f000 fb3e 	bl	80011dc <HAL_GPIO_Init>
}
 8000b60:	bf00      	nop
 8000b62:	3730      	adds	r7, #48	; 0x30
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	40004400 	.word	0x40004400
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40020000 	.word	0x40020000
 8000b74:	40011400 	.word	0x40011400

08000b78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <NMI_Handler+0x4>

08000b7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <HardFault_Handler+0x4>

08000b84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b88:	e7fe      	b.n	8000b88 <MemManage_Handler+0x4>

08000b8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b8e:	e7fe      	b.n	8000b8e <BusFault_Handler+0x4>

08000b90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b94:	e7fe      	b.n	8000b94 <UsageFault_Handler+0x4>

08000b96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b96:	b480      	push	{r7}
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr

08000ba4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr

08000bb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc4:	f000 f922 	bl	8000e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bd0:	4802      	ldr	r0, [pc, #8]	; (8000bdc <USART2_IRQHandler+0x10>)
 8000bd2:	f001 fa25 	bl	8002020 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200001e0 	.word	0x200001e0

08000be0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bec:	2300      	movs	r3, #0
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	e00a      	b.n	8000c08 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000bf2:	f3af 8000 	nop.w
 8000bf6:	4601      	mov	r1, r0
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	60ba      	str	r2, [r7, #8]
 8000bfe:	b2ca      	uxtb	r2, r1
 8000c00:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	3301      	adds	r3, #1
 8000c06:	617b      	str	r3, [r7, #20]
 8000c08:	697a      	ldr	r2, [r7, #20]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	dbf0      	blt.n	8000bf2 <_read+0x12>
	}

return len;
 8000c10:	687b      	ldr	r3, [r7, #4]
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3718      	adds	r7, #24
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <_close>:
	}
	return len;
}

int _close(int file)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	b083      	sub	sp, #12
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
	return -1;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
 8000c3a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c42:	605a      	str	r2, [r3, #4]
	return 0;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <_isatty>:

int _isatty(int file)
{
 8000c52:	b480      	push	{r7}
 8000c54:	b083      	sub	sp, #12
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
	return 1;
 8000c5a:	2301      	movs	r3, #1
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
	return 0;
 8000c74:	2300      	movs	r3, #0
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3714      	adds	r7, #20
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
	...

08000c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c8c:	4a14      	ldr	r2, [pc, #80]	; (8000ce0 <_sbrk+0x5c>)
 8000c8e:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <_sbrk+0x60>)
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c98:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <_sbrk+0x64>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d102      	bne.n	8000ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <_sbrk+0x64>)
 8000ca2:	4a12      	ldr	r2, [pc, #72]	; (8000cec <_sbrk+0x68>)
 8000ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca6:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <_sbrk+0x64>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d207      	bcs.n	8000cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb4:	f002 f86c 	bl	8002d90 <__errno>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	220c      	movs	r2, #12
 8000cbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc2:	e009      	b.n	8000cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc4:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cca:	4b07      	ldr	r3, [pc, #28]	; (8000ce8 <_sbrk+0x64>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	4a05      	ldr	r2, [pc, #20]	; (8000ce8 <_sbrk+0x64>)
 8000cd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3718      	adds	r7, #24
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20018000 	.word	0x20018000
 8000ce4:	00000400 	.word	0x00000400
 8000ce8:	20000090 	.word	0x20000090
 8000cec:	20000238 	.word	0x20000238

08000cf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <SystemInit+0x20>)
 8000cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cfa:	4a05      	ldr	r2, [pc, #20]	; (8000d10 <SystemInit+0x20>)
 8000cfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d18:	480d      	ldr	r0, [pc, #52]	; (8000d50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d1a:	490e      	ldr	r1, [pc, #56]	; (8000d54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d1c:	4a0e      	ldr	r2, [pc, #56]	; (8000d58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d20:	e002      	b.n	8000d28 <LoopCopyDataInit>

08000d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d26:	3304      	adds	r3, #4

08000d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d2c:	d3f9      	bcc.n	8000d22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d2e:	4a0b      	ldr	r2, [pc, #44]	; (8000d5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d30:	4c0b      	ldr	r4, [pc, #44]	; (8000d60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d34:	e001      	b.n	8000d3a <LoopFillZerobss>

08000d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d38:	3204      	adds	r2, #4

08000d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d3c:	d3fb      	bcc.n	8000d36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d3e:	f7ff ffd7 	bl	8000cf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d42:	f002 f82b 	bl	8002d9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d46:	f7ff fbed 	bl	8000524 <main>
  bx  lr    
 8000d4a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d4c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d54:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d58:	08003834 	.word	0x08003834
  ldr r2, =_sbss
 8000d5c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d60:	20000238 	.word	0x20000238

08000d64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d64:	e7fe      	b.n	8000d64 <ADC_IRQHandler>
	...

08000d68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d6c:	4b0e      	ldr	r3, [pc, #56]	; (8000da8 <HAL_Init+0x40>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a0d      	ldr	r2, [pc, #52]	; (8000da8 <HAL_Init+0x40>)
 8000d72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d78:	4b0b      	ldr	r3, [pc, #44]	; (8000da8 <HAL_Init+0x40>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a0a      	ldr	r2, [pc, #40]	; (8000da8 <HAL_Init+0x40>)
 8000d7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d84:	4b08      	ldr	r3, [pc, #32]	; (8000da8 <HAL_Init+0x40>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a07      	ldr	r2, [pc, #28]	; (8000da8 <HAL_Init+0x40>)
 8000d8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d90:	2003      	movs	r0, #3
 8000d92:	f000 f94f 	bl	8001034 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d96:	2000      	movs	r0, #0
 8000d98:	f000 f808 	bl	8000dac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d9c:	f7ff fe40 	bl	8000a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40023c00 	.word	0x40023c00

08000dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000db4:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <HAL_InitTick+0x54>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <HAL_InitTick+0x58>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f000 f967 	bl	800109e <HAL_SYSTICK_Config>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e00e      	b.n	8000df8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b0f      	cmp	r3, #15
 8000dde:	d80a      	bhi.n	8000df6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de0:	2200      	movs	r2, #0
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	f04f 30ff 	mov.w	r0, #4294967295
 8000de8:	f000 f92f 	bl	800104a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dec:	4a06      	ldr	r2, [pc, #24]	; (8000e08 <HAL_InitTick+0x5c>)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000df2:	2300      	movs	r3, #0
 8000df4:	e000      	b.n	8000df8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20000000 	.word	0x20000000
 8000e04:	20000008 	.word	0x20000008
 8000e08:	20000004 	.word	0x20000004

08000e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e10:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <HAL_IncTick+0x20>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <HAL_IncTick+0x24>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	4a04      	ldr	r2, [pc, #16]	; (8000e30 <HAL_IncTick+0x24>)
 8000e1e:	6013      	str	r3, [r2, #0]
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	20000008 	.word	0x20000008
 8000e30:	20000224 	.word	0x20000224

08000e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return uwTick;
 8000e38:	4b03      	ldr	r3, [pc, #12]	; (8000e48 <HAL_GetTick+0x14>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	20000224 	.word	0x20000224

08000e4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e54:	f7ff ffee 	bl	8000e34 <HAL_GetTick>
 8000e58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e64:	d005      	beq.n	8000e72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e66:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <HAL_Delay+0x44>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	4413      	add	r3, r2
 8000e70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e72:	bf00      	nop
 8000e74:	f7ff ffde 	bl	8000e34 <HAL_GetTick>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	68fa      	ldr	r2, [r7, #12]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d8f7      	bhi.n	8000e74 <HAL_Delay+0x28>
  {
  }
}
 8000e84:	bf00      	nop
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000008 	.word	0x20000008

08000e94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	; (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ebc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ec6:	4a04      	ldr	r2, [pc, #16]	; (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	60d3      	str	r3, [r2, #12]
}
 8000ecc:	bf00      	nop
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	0a1b      	lsrs	r3, r3, #8
 8000ee6:	f003 0307 	and.w	r3, r3, #7
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	db0b      	blt.n	8000f22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	f003 021f 	and.w	r2, r3, #31
 8000f10:	4907      	ldr	r1, [pc, #28]	; (8000f30 <__NVIC_EnableIRQ+0x38>)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	095b      	lsrs	r3, r3, #5
 8000f18:	2001      	movs	r0, #1
 8000f1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	e000e100 	.word	0xe000e100

08000f34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	6039      	str	r1, [r7, #0]
 8000f3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	db0a      	blt.n	8000f5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	b2da      	uxtb	r2, r3
 8000f4c:	490c      	ldr	r1, [pc, #48]	; (8000f80 <__NVIC_SetPriority+0x4c>)
 8000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f52:	0112      	lsls	r2, r2, #4
 8000f54:	b2d2      	uxtb	r2, r2
 8000f56:	440b      	add	r3, r1
 8000f58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f5c:	e00a      	b.n	8000f74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	4908      	ldr	r1, [pc, #32]	; (8000f84 <__NVIC_SetPriority+0x50>)
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	f003 030f 	and.w	r3, r3, #15
 8000f6a:	3b04      	subs	r3, #4
 8000f6c:	0112      	lsls	r2, r2, #4
 8000f6e:	b2d2      	uxtb	r2, r2
 8000f70:	440b      	add	r3, r1
 8000f72:	761a      	strb	r2, [r3, #24]
}
 8000f74:	bf00      	nop
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	e000e100 	.word	0xe000e100
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b089      	sub	sp, #36	; 0x24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	f1c3 0307 	rsb	r3, r3, #7
 8000fa2:	2b04      	cmp	r3, #4
 8000fa4:	bf28      	it	cs
 8000fa6:	2304      	movcs	r3, #4
 8000fa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	3304      	adds	r3, #4
 8000fae:	2b06      	cmp	r3, #6
 8000fb0:	d902      	bls.n	8000fb8 <NVIC_EncodePriority+0x30>
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3b03      	subs	r3, #3
 8000fb6:	e000      	b.n	8000fba <NVIC_EncodePriority+0x32>
 8000fb8:	2300      	movs	r3, #0
 8000fba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc0:	69bb      	ldr	r3, [r7, #24]
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43da      	mvns	r2, r3
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	401a      	ands	r2, r3
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fda:	43d9      	mvns	r1, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe0:	4313      	orrs	r3, r2
         );
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3724      	adds	r7, #36	; 0x24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
	...

08000ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001000:	d301      	bcc.n	8001006 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001002:	2301      	movs	r3, #1
 8001004:	e00f      	b.n	8001026 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001006:	4a0a      	ldr	r2, [pc, #40]	; (8001030 <SysTick_Config+0x40>)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3b01      	subs	r3, #1
 800100c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800100e:	210f      	movs	r1, #15
 8001010:	f04f 30ff 	mov.w	r0, #4294967295
 8001014:	f7ff ff8e 	bl	8000f34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001018:	4b05      	ldr	r3, [pc, #20]	; (8001030 <SysTick_Config+0x40>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800101e:	4b04      	ldr	r3, [pc, #16]	; (8001030 <SysTick_Config+0x40>)
 8001020:	2207      	movs	r2, #7
 8001022:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	e000e010 	.word	0xe000e010

08001034 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f7ff ff29 	bl	8000e94 <__NVIC_SetPriorityGrouping>
}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800104a:	b580      	push	{r7, lr}
 800104c:	b086      	sub	sp, #24
 800104e:	af00      	add	r7, sp, #0
 8001050:	4603      	mov	r3, r0
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	607a      	str	r2, [r7, #4]
 8001056:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800105c:	f7ff ff3e 	bl	8000edc <__NVIC_GetPriorityGrouping>
 8001060:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	68b9      	ldr	r1, [r7, #8]
 8001066:	6978      	ldr	r0, [r7, #20]
 8001068:	f7ff ff8e 	bl	8000f88 <NVIC_EncodePriority>
 800106c:	4602      	mov	r2, r0
 800106e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001072:	4611      	mov	r1, r2
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff5d 	bl	8000f34 <__NVIC_SetPriority>
}
 800107a:	bf00      	nop
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
 8001088:	4603      	mov	r3, r0
 800108a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800108c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff31 	bl	8000ef8 <__NVIC_EnableIRQ>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b082      	sub	sp, #8
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f7ff ffa2 	bl	8000ff0 <SysTick_Config>
 80010ac:	4603      	mov	r3, r0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b084      	sub	sp, #16
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80010c4:	f7ff feb6 	bl	8000e34 <HAL_GetTick>
 80010c8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d008      	beq.n	80010e8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2280      	movs	r2, #128	; 0x80
 80010da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e052      	b.n	800118e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f022 0216 	bic.w	r2, r2, #22
 80010f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	695a      	ldr	r2, [r3, #20]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001106:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110c:	2b00      	cmp	r3, #0
 800110e:	d103      	bne.n	8001118 <HAL_DMA_Abort+0x62>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001114:	2b00      	cmp	r3, #0
 8001116:	d007      	beq.n	8001128 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f022 0208 	bic.w	r2, r2, #8
 8001126:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f022 0201 	bic.w	r2, r2, #1
 8001136:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001138:	e013      	b.n	8001162 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800113a:	f7ff fe7b 	bl	8000e34 <HAL_GetTick>
 800113e:	4602      	mov	r2, r0
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b05      	cmp	r3, #5
 8001146:	d90c      	bls.n	8001162 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2220      	movs	r2, #32
 800114c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2203      	movs	r2, #3
 8001152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e015      	b.n	800118e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0301 	and.w	r3, r3, #1
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1e4      	bne.n	800113a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001174:	223f      	movs	r2, #63	; 0x3f
 8001176:	409a      	lsls	r2, r3
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2201      	movs	r2, #1
 8001180:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2200      	movs	r2, #0
 8001188:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001196:	b480      	push	{r7}
 8001198:	b083      	sub	sp, #12
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d004      	beq.n	80011b4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2280      	movs	r2, #128	; 0x80
 80011ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e00c      	b.n	80011ce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2205      	movs	r2, #5
 80011b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f022 0201 	bic.w	r2, r2, #1
 80011ca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
	...

080011dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011dc:	b480      	push	{r7}
 80011de:	b089      	sub	sp, #36	; 0x24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011ea:	2300      	movs	r3, #0
 80011ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
 80011f6:	e159      	b.n	80014ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011f8:	2201      	movs	r2, #1
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	4013      	ands	r3, r2
 800120a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	429a      	cmp	r2, r3
 8001212:	f040 8148 	bne.w	80014a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f003 0303 	and.w	r3, r3, #3
 800121e:	2b01      	cmp	r3, #1
 8001220:	d005      	beq.n	800122e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800122a:	2b02      	cmp	r3, #2
 800122c:	d130      	bne.n	8001290 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	2203      	movs	r2, #3
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	43db      	mvns	r3, r3
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4013      	ands	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	68da      	ldr	r2, [r3, #12]
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4313      	orrs	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001264:	2201      	movs	r2, #1
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	43db      	mvns	r3, r3
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	4013      	ands	r3, r2
 8001272:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	091b      	lsrs	r3, r3, #4
 800127a:	f003 0201 	and.w	r2, r3, #1
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	4313      	orrs	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 0303 	and.w	r3, r3, #3
 8001298:	2b03      	cmp	r3, #3
 800129a:	d017      	beq.n	80012cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	2203      	movs	r2, #3
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	4013      	ands	r3, r2
 80012b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f003 0303 	and.w	r3, r3, #3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d123      	bne.n	8001320 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	08da      	lsrs	r2, r3, #3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3208      	adds	r2, #8
 80012e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	f003 0307 	and.w	r3, r3, #7
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	220f      	movs	r2, #15
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4013      	ands	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	691a      	ldr	r2, [r3, #16]
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4313      	orrs	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	08da      	lsrs	r2, r3, #3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	3208      	adds	r2, #8
 800131a:	69b9      	ldr	r1, [r7, #24]
 800131c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	2203      	movs	r2, #3
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	43db      	mvns	r3, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4013      	ands	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f003 0203 	and.w	r2, r3, #3
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4313      	orrs	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800135c:	2b00      	cmp	r3, #0
 800135e:	f000 80a2 	beq.w	80014a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	4b57      	ldr	r3, [pc, #348]	; (80014c4 <HAL_GPIO_Init+0x2e8>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136a:	4a56      	ldr	r2, [pc, #344]	; (80014c4 <HAL_GPIO_Init+0x2e8>)
 800136c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001370:	6453      	str	r3, [r2, #68]	; 0x44
 8001372:	4b54      	ldr	r3, [pc, #336]	; (80014c4 <HAL_GPIO_Init+0x2e8>)
 8001374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001376:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800137e:	4a52      	ldr	r2, [pc, #328]	; (80014c8 <HAL_GPIO_Init+0x2ec>)
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	089b      	lsrs	r3, r3, #2
 8001384:	3302      	adds	r3, #2
 8001386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800138a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	f003 0303 	and.w	r3, r3, #3
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	220f      	movs	r2, #15
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	43db      	mvns	r3, r3
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	4013      	ands	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a49      	ldr	r2, [pc, #292]	; (80014cc <HAL_GPIO_Init+0x2f0>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d019      	beq.n	80013de <HAL_GPIO_Init+0x202>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a48      	ldr	r2, [pc, #288]	; (80014d0 <HAL_GPIO_Init+0x2f4>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d013      	beq.n	80013da <HAL_GPIO_Init+0x1fe>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a47      	ldr	r2, [pc, #284]	; (80014d4 <HAL_GPIO_Init+0x2f8>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d00d      	beq.n	80013d6 <HAL_GPIO_Init+0x1fa>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a46      	ldr	r2, [pc, #280]	; (80014d8 <HAL_GPIO_Init+0x2fc>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d007      	beq.n	80013d2 <HAL_GPIO_Init+0x1f6>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a45      	ldr	r2, [pc, #276]	; (80014dc <HAL_GPIO_Init+0x300>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d101      	bne.n	80013ce <HAL_GPIO_Init+0x1f2>
 80013ca:	2304      	movs	r3, #4
 80013cc:	e008      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013ce:	2307      	movs	r3, #7
 80013d0:	e006      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013d2:	2303      	movs	r3, #3
 80013d4:	e004      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013d6:	2302      	movs	r3, #2
 80013d8:	e002      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013da:	2301      	movs	r3, #1
 80013dc:	e000      	b.n	80013e0 <HAL_GPIO_Init+0x204>
 80013de:	2300      	movs	r3, #0
 80013e0:	69fa      	ldr	r2, [r7, #28]
 80013e2:	f002 0203 	and.w	r2, r2, #3
 80013e6:	0092      	lsls	r2, r2, #2
 80013e8:	4093      	lsls	r3, r2
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013f0:	4935      	ldr	r1, [pc, #212]	; (80014c8 <HAL_GPIO_Init+0x2ec>)
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	089b      	lsrs	r3, r3, #2
 80013f6:	3302      	adds	r3, #2
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013fe:	4b38      	ldr	r3, [pc, #224]	; (80014e0 <HAL_GPIO_Init+0x304>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	43db      	mvns	r3, r3
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	4013      	ands	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d003      	beq.n	8001422 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	4313      	orrs	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001422:	4a2f      	ldr	r2, [pc, #188]	; (80014e0 <HAL_GPIO_Init+0x304>)
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001428:	4b2d      	ldr	r3, [pc, #180]	; (80014e0 <HAL_GPIO_Init+0x304>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	43db      	mvns	r3, r3
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	4013      	ands	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001440:	2b00      	cmp	r3, #0
 8001442:	d003      	beq.n	800144c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001444:	69ba      	ldr	r2, [r7, #24]
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	4313      	orrs	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800144c:	4a24      	ldr	r2, [pc, #144]	; (80014e0 <HAL_GPIO_Init+0x304>)
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001452:	4b23      	ldr	r3, [pc, #140]	; (80014e0 <HAL_GPIO_Init+0x304>)
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	43db      	mvns	r3, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4013      	ands	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d003      	beq.n	8001476 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800146e:	69ba      	ldr	r2, [r7, #24]
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	4313      	orrs	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001476:	4a1a      	ldr	r2, [pc, #104]	; (80014e0 <HAL_GPIO_Init+0x304>)
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800147c:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <HAL_GPIO_Init+0x304>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	43db      	mvns	r3, r3
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	4013      	ands	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001494:	2b00      	cmp	r3, #0
 8001496:	d003      	beq.n	80014a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014a0:	4a0f      	ldr	r2, [pc, #60]	; (80014e0 <HAL_GPIO_Init+0x304>)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	3301      	adds	r3, #1
 80014aa:	61fb      	str	r3, [r7, #28]
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	2b0f      	cmp	r3, #15
 80014b0:	f67f aea2 	bls.w	80011f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014b4:	bf00      	nop
 80014b6:	bf00      	nop
 80014b8:	3724      	adds	r7, #36	; 0x24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	40023800 	.word	0x40023800
 80014c8:	40013800 	.word	0x40013800
 80014cc:	40020000 	.word	0x40020000
 80014d0:	40020400 	.word	0x40020400
 80014d4:	40020800 	.word	0x40020800
 80014d8:	40020c00 	.word	0x40020c00
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40013c00 	.word	0x40013c00

080014e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	460b      	mov	r3, r1
 80014ee:	807b      	strh	r3, [r7, #2]
 80014f0:	4613      	mov	r3, r2
 80014f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014f4:	787b      	ldrb	r3, [r7, #1]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014fa:	887a      	ldrh	r2, [r7, #2]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001500:	e003      	b.n	800150a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001502:	887b      	ldrh	r3, [r7, #2]
 8001504:	041a      	lsls	r2, r3, #16
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	619a      	str	r2, [r3, #24]
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e264      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b00      	cmp	r3, #0
 8001534:	d075      	beq.n	8001622 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001536:	4ba3      	ldr	r3, [pc, #652]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 030c 	and.w	r3, r3, #12
 800153e:	2b04      	cmp	r3, #4
 8001540:	d00c      	beq.n	800155c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001542:	4ba0      	ldr	r3, [pc, #640]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800154a:	2b08      	cmp	r3, #8
 800154c:	d112      	bne.n	8001574 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800154e:	4b9d      	ldr	r3, [pc, #628]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001556:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800155a:	d10b      	bne.n	8001574 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800155c:	4b99      	ldr	r3, [pc, #612]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d05b      	beq.n	8001620 <HAL_RCC_OscConfig+0x108>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d157      	bne.n	8001620 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e23f      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800157c:	d106      	bne.n	800158c <HAL_RCC_OscConfig+0x74>
 800157e:	4b91      	ldr	r3, [pc, #580]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a90      	ldr	r2, [pc, #576]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001584:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	e01d      	b.n	80015c8 <HAL_RCC_OscConfig+0xb0>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001594:	d10c      	bne.n	80015b0 <HAL_RCC_OscConfig+0x98>
 8001596:	4b8b      	ldr	r3, [pc, #556]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a8a      	ldr	r2, [pc, #552]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800159c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015a0:	6013      	str	r3, [r2, #0]
 80015a2:	4b88      	ldr	r3, [pc, #544]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a87      	ldr	r2, [pc, #540]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ac:	6013      	str	r3, [r2, #0]
 80015ae:	e00b      	b.n	80015c8 <HAL_RCC_OscConfig+0xb0>
 80015b0:	4b84      	ldr	r3, [pc, #528]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a83      	ldr	r2, [pc, #524]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015ba:	6013      	str	r3, [r2, #0]
 80015bc:	4b81      	ldr	r3, [pc, #516]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a80      	ldr	r2, [pc, #512]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d013      	beq.n	80015f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d0:	f7ff fc30 	bl	8000e34 <HAL_GetTick>
 80015d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015d8:	f7ff fc2c 	bl	8000e34 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b64      	cmp	r3, #100	; 0x64
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e204      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ea:	4b76      	ldr	r3, [pc, #472]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d0f0      	beq.n	80015d8 <HAL_RCC_OscConfig+0xc0>
 80015f6:	e014      	b.n	8001622 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f8:	f7ff fc1c 	bl	8000e34 <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001600:	f7ff fc18 	bl	8000e34 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b64      	cmp	r3, #100	; 0x64
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e1f0      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001612:	4b6c      	ldr	r3, [pc, #432]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1f0      	bne.n	8001600 <HAL_RCC_OscConfig+0xe8>
 800161e:	e000      	b.n	8001622 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d063      	beq.n	80016f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800162e:	4b65      	ldr	r3, [pc, #404]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f003 030c 	and.w	r3, r3, #12
 8001636:	2b00      	cmp	r3, #0
 8001638:	d00b      	beq.n	8001652 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800163a:	4b62      	ldr	r3, [pc, #392]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001642:	2b08      	cmp	r3, #8
 8001644:	d11c      	bne.n	8001680 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001646:	4b5f      	ldr	r3, [pc, #380]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d116      	bne.n	8001680 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001652:	4b5c      	ldr	r3, [pc, #368]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d005      	beq.n	800166a <HAL_RCC_OscConfig+0x152>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d001      	beq.n	800166a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e1c4      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800166a:	4b56      	ldr	r3, [pc, #344]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	4952      	ldr	r1, [pc, #328]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800167a:	4313      	orrs	r3, r2
 800167c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167e:	e03a      	b.n	80016f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d020      	beq.n	80016ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001688:	4b4f      	ldr	r3, [pc, #316]	; (80017c8 <HAL_RCC_OscConfig+0x2b0>)
 800168a:	2201      	movs	r2, #1
 800168c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168e:	f7ff fbd1 	bl	8000e34 <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001694:	e008      	b.n	80016a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001696:	f7ff fbcd 	bl	8000e34 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e1a5      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a8:	4b46      	ldr	r3, [pc, #280]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d0f0      	beq.n	8001696 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b4:	4b43      	ldr	r3, [pc, #268]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	691b      	ldr	r3, [r3, #16]
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	4940      	ldr	r1, [pc, #256]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80016c4:	4313      	orrs	r3, r2
 80016c6:	600b      	str	r3, [r1, #0]
 80016c8:	e015      	b.n	80016f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ca:	4b3f      	ldr	r3, [pc, #252]	; (80017c8 <HAL_RCC_OscConfig+0x2b0>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d0:	f7ff fbb0 	bl	8000e34 <HAL_GetTick>
 80016d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d8:	f7ff fbac 	bl	8000e34 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e184      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ea:	4b36      	ldr	r3, [pc, #216]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f0      	bne.n	80016d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0308 	and.w	r3, r3, #8
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d030      	beq.n	8001764 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d016      	beq.n	8001738 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800170a:	4b30      	ldr	r3, [pc, #192]	; (80017cc <HAL_RCC_OscConfig+0x2b4>)
 800170c:	2201      	movs	r2, #1
 800170e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001710:	f7ff fb90 	bl	8000e34 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001718:	f7ff fb8c 	bl	8000e34 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e164      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800172a:	4b26      	ldr	r3, [pc, #152]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800172c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d0f0      	beq.n	8001718 <HAL_RCC_OscConfig+0x200>
 8001736:	e015      	b.n	8001764 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001738:	4b24      	ldr	r3, [pc, #144]	; (80017cc <HAL_RCC_OscConfig+0x2b4>)
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800173e:	f7ff fb79 	bl	8000e34 <HAL_GetTick>
 8001742:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001746:	f7ff fb75 	bl	8000e34 <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e14d      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001758:	4b1a      	ldr	r3, [pc, #104]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800175a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d1f0      	bne.n	8001746 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	2b00      	cmp	r3, #0
 800176e:	f000 80a0 	beq.w	80018b2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001772:	2300      	movs	r3, #0
 8001774:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001776:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d10f      	bne.n	80017a2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	4b0f      	ldr	r3, [pc, #60]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178a:	4a0e      	ldr	r2, [pc, #56]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 800178c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001790:	6413      	str	r3, [r2, #64]	; 0x40
 8001792:	4b0c      	ldr	r3, [pc, #48]	; (80017c4 <HAL_RCC_OscConfig+0x2ac>)
 8001794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179a:	60bb      	str	r3, [r7, #8]
 800179c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800179e:	2301      	movs	r3, #1
 80017a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <HAL_RCC_OscConfig+0x2b8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d121      	bne.n	80017f2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <HAL_RCC_OscConfig+0x2b8>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a07      	ldr	r2, [pc, #28]	; (80017d0 <HAL_RCC_OscConfig+0x2b8>)
 80017b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ba:	f7ff fb3b 	bl	8000e34 <HAL_GetTick>
 80017be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c0:	e011      	b.n	80017e6 <HAL_RCC_OscConfig+0x2ce>
 80017c2:	bf00      	nop
 80017c4:	40023800 	.word	0x40023800
 80017c8:	42470000 	.word	0x42470000
 80017cc:	42470e80 	.word	0x42470e80
 80017d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017d4:	f7ff fb2e 	bl	8000e34 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e106      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e6:	4b85      	ldr	r3, [pc, #532]	; (80019fc <HAL_RCC_OscConfig+0x4e4>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d0f0      	beq.n	80017d4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d106      	bne.n	8001808 <HAL_RCC_OscConfig+0x2f0>
 80017fa:	4b81      	ldr	r3, [pc, #516]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80017fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017fe:	4a80      	ldr	r2, [pc, #512]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6713      	str	r3, [r2, #112]	; 0x70
 8001806:	e01c      	b.n	8001842 <HAL_RCC_OscConfig+0x32a>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	2b05      	cmp	r3, #5
 800180e:	d10c      	bne.n	800182a <HAL_RCC_OscConfig+0x312>
 8001810:	4b7b      	ldr	r3, [pc, #492]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001814:	4a7a      	ldr	r2, [pc, #488]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001816:	f043 0304 	orr.w	r3, r3, #4
 800181a:	6713      	str	r3, [r2, #112]	; 0x70
 800181c:	4b78      	ldr	r3, [pc, #480]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 800181e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001820:	4a77      	ldr	r2, [pc, #476]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001822:	f043 0301 	orr.w	r3, r3, #1
 8001826:	6713      	str	r3, [r2, #112]	; 0x70
 8001828:	e00b      	b.n	8001842 <HAL_RCC_OscConfig+0x32a>
 800182a:	4b75      	ldr	r3, [pc, #468]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 800182c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800182e:	4a74      	ldr	r2, [pc, #464]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001830:	f023 0301 	bic.w	r3, r3, #1
 8001834:	6713      	str	r3, [r2, #112]	; 0x70
 8001836:	4b72      	ldr	r3, [pc, #456]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800183a:	4a71      	ldr	r2, [pc, #452]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 800183c:	f023 0304 	bic.w	r3, r3, #4
 8001840:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d015      	beq.n	8001876 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800184a:	f7ff faf3 	bl	8000e34 <HAL_GetTick>
 800184e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001850:	e00a      	b.n	8001868 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001852:	f7ff faef 	bl	8000e34 <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001860:	4293      	cmp	r3, r2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e0c5      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001868:	4b65      	ldr	r3, [pc, #404]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 800186a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d0ee      	beq.n	8001852 <HAL_RCC_OscConfig+0x33a>
 8001874:	e014      	b.n	80018a0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001876:	f7ff fadd 	bl	8000e34 <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800187c:	e00a      	b.n	8001894 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800187e:	f7ff fad9 	bl	8000e34 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	f241 3288 	movw	r2, #5000	; 0x1388
 800188c:	4293      	cmp	r3, r2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e0af      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001894:	4b5a      	ldr	r3, [pc, #360]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1ee      	bne.n	800187e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018a0:	7dfb      	ldrb	r3, [r7, #23]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d105      	bne.n	80018b2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018a6:	4b56      	ldr	r3, [pc, #344]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	4a55      	ldr	r2, [pc, #340]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80018ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 809b 	beq.w	80019f2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018bc:	4b50      	ldr	r3, [pc, #320]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 030c 	and.w	r3, r3, #12
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d05c      	beq.n	8001982 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d141      	bne.n	8001954 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d0:	4b4c      	ldr	r3, [pc, #304]	; (8001a04 <HAL_RCC_OscConfig+0x4ec>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d6:	f7ff faad 	bl	8000e34 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018de:	f7ff faa9 	bl	8000e34 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e081      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018f0:	4b43      	ldr	r3, [pc, #268]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d1f0      	bne.n	80018de <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69da      	ldr	r2, [r3, #28]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a1b      	ldr	r3, [r3, #32]
 8001904:	431a      	orrs	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190a:	019b      	lsls	r3, r3, #6
 800190c:	431a      	orrs	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001912:	085b      	lsrs	r3, r3, #1
 8001914:	3b01      	subs	r3, #1
 8001916:	041b      	lsls	r3, r3, #16
 8001918:	431a      	orrs	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191e:	061b      	lsls	r3, r3, #24
 8001920:	4937      	ldr	r1, [pc, #220]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001922:	4313      	orrs	r3, r2
 8001924:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001926:	4b37      	ldr	r3, [pc, #220]	; (8001a04 <HAL_RCC_OscConfig+0x4ec>)
 8001928:	2201      	movs	r2, #1
 800192a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192c:	f7ff fa82 	bl	8000e34 <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001932:	e008      	b.n	8001946 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001934:	f7ff fa7e 	bl	8000e34 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b02      	cmp	r3, #2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e056      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001946:	4b2e      	ldr	r3, [pc, #184]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0f0      	beq.n	8001934 <HAL_RCC_OscConfig+0x41c>
 8001952:	e04e      	b.n	80019f2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001954:	4b2b      	ldr	r3, [pc, #172]	; (8001a04 <HAL_RCC_OscConfig+0x4ec>)
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195a:	f7ff fa6b 	bl	8000e34 <HAL_GetTick>
 800195e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001960:	e008      	b.n	8001974 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001962:	f7ff fa67 	bl	8000e34 <HAL_GetTick>
 8001966:	4602      	mov	r2, r0
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d901      	bls.n	8001974 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001970:	2303      	movs	r3, #3
 8001972:	e03f      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001974:	4b22      	ldr	r3, [pc, #136]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d1f0      	bne.n	8001962 <HAL_RCC_OscConfig+0x44a>
 8001980:	e037      	b.n	80019f2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	2b01      	cmp	r3, #1
 8001988:	d101      	bne.n	800198e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e032      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800198e:	4b1c      	ldr	r3, [pc, #112]	; (8001a00 <HAL_RCC_OscConfig+0x4e8>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d028      	beq.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d121      	bne.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d11a      	bne.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019b8:	68fa      	ldr	r2, [r7, #12]
 80019ba:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019be:	4013      	ands	r3, r2
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019c4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d111      	bne.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d4:	085b      	lsrs	r3, r3, #1
 80019d6:	3b01      	subs	r3, #1
 80019d8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019da:	429a      	cmp	r2, r3
 80019dc:	d107      	bne.n	80019ee <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d001      	beq.n	80019f2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e000      	b.n	80019f4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3718      	adds	r7, #24
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40007000 	.word	0x40007000
 8001a00:	40023800 	.word	0x40023800
 8001a04:	42470060 	.word	0x42470060

08001a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e0cc      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a1c:	4b68      	ldr	r3, [pc, #416]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d90c      	bls.n	8001a44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2a:	4b65      	ldr	r3, [pc, #404]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a32:	4b63      	ldr	r3, [pc, #396]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d001      	beq.n	8001a44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e0b8      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d020      	beq.n	8001a92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d005      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a5c:	4b59      	ldr	r3, [pc, #356]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	4a58      	ldr	r2, [pc, #352]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0308 	and.w	r3, r3, #8
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a74:	4b53      	ldr	r3, [pc, #332]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	4a52      	ldr	r2, [pc, #328]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a80:	4b50      	ldr	r3, [pc, #320]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	494d      	ldr	r1, [pc, #308]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d044      	beq.n	8001b28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d107      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa6:	4b47      	ldr	r3, [pc, #284]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d119      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e07f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d107      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ac6:	4b3f      	ldr	r3, [pc, #252]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e06f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad6:	4b3b      	ldr	r3, [pc, #236]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e067      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ae6:	4b37      	ldr	r3, [pc, #220]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f023 0203 	bic.w	r2, r3, #3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4934      	ldr	r1, [pc, #208]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001af8:	f7ff f99c 	bl	8000e34 <HAL_GetTick>
 8001afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001afe:	e00a      	b.n	8001b16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b00:	f7ff f998 	bl	8000e34 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e04f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b16:	4b2b      	ldr	r3, [pc, #172]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 020c 	and.w	r2, r3, #12
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d1eb      	bne.n	8001b00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b28:	4b25      	ldr	r3, [pc, #148]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d20c      	bcs.n	8001b50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b36:	4b22      	ldr	r3, [pc, #136]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3e:	4b20      	ldr	r3, [pc, #128]	; (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d001      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e032      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d008      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b5c:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	4916      	ldr	r1, [pc, #88]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0308 	and.w	r3, r3, #8
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d009      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b7a:	4b12      	ldr	r3, [pc, #72]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	00db      	lsls	r3, r3, #3
 8001b88:	490e      	ldr	r1, [pc, #56]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b8e:	f000 f821 	bl	8001bd4 <HAL_RCC_GetSysClockFreq>
 8001b92:	4602      	mov	r2, r0
 8001b94:	4b0b      	ldr	r3, [pc, #44]	; (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	490a      	ldr	r1, [pc, #40]	; (8001bc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba0:	5ccb      	ldrb	r3, [r1, r3]
 8001ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba6:	4a09      	ldr	r2, [pc, #36]	; (8001bcc <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001baa:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff f8fc 	bl	8000dac <HAL_InitTick>

  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023c00 	.word	0x40023c00
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	080037a8 	.word	0x080037a8
 8001bcc:	20000000 	.word	0x20000000
 8001bd0:	20000004 	.word	0x20000004

08001bd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bd4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bd8:	b084      	sub	sp, #16
 8001bda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	607b      	str	r3, [r7, #4]
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	2300      	movs	r3, #0
 8001be6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001be8:	2300      	movs	r3, #0
 8001bea:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bec:	4b67      	ldr	r3, [pc, #412]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f003 030c 	and.w	r3, r3, #12
 8001bf4:	2b08      	cmp	r3, #8
 8001bf6:	d00d      	beq.n	8001c14 <HAL_RCC_GetSysClockFreq+0x40>
 8001bf8:	2b08      	cmp	r3, #8
 8001bfa:	f200 80bd 	bhi.w	8001d78 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d002      	beq.n	8001c08 <HAL_RCC_GetSysClockFreq+0x34>
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d003      	beq.n	8001c0e <HAL_RCC_GetSysClockFreq+0x3a>
 8001c06:	e0b7      	b.n	8001d78 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c08:	4b61      	ldr	r3, [pc, #388]	; (8001d90 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001c0a:	60bb      	str	r3, [r7, #8]
       break;
 8001c0c:	e0b7      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c0e:	4b61      	ldr	r3, [pc, #388]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001c10:	60bb      	str	r3, [r7, #8]
      break;
 8001c12:	e0b4      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c14:	4b5d      	ldr	r3, [pc, #372]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c1c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c1e:	4b5b      	ldr	r3, [pc, #364]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d04d      	beq.n	8001cc6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c2a:	4b58      	ldr	r3, [pc, #352]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	099b      	lsrs	r3, r3, #6
 8001c30:	461a      	mov	r2, r3
 8001c32:	f04f 0300 	mov.w	r3, #0
 8001c36:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001c3a:	f04f 0100 	mov.w	r1, #0
 8001c3e:	ea02 0800 	and.w	r8, r2, r0
 8001c42:	ea03 0901 	and.w	r9, r3, r1
 8001c46:	4640      	mov	r0, r8
 8001c48:	4649      	mov	r1, r9
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	014b      	lsls	r3, r1, #5
 8001c54:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c58:	0142      	lsls	r2, r0, #5
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	ebb0 0008 	subs.w	r0, r0, r8
 8001c62:	eb61 0109 	sbc.w	r1, r1, r9
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	018b      	lsls	r3, r1, #6
 8001c70:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c74:	0182      	lsls	r2, r0, #6
 8001c76:	1a12      	subs	r2, r2, r0
 8001c78:	eb63 0301 	sbc.w	r3, r3, r1
 8001c7c:	f04f 0000 	mov.w	r0, #0
 8001c80:	f04f 0100 	mov.w	r1, #0
 8001c84:	00d9      	lsls	r1, r3, #3
 8001c86:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c8a:	00d0      	lsls	r0, r2, #3
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	eb12 0208 	adds.w	r2, r2, r8
 8001c94:	eb43 0309 	adc.w	r3, r3, r9
 8001c98:	f04f 0000 	mov.w	r0, #0
 8001c9c:	f04f 0100 	mov.w	r1, #0
 8001ca0:	0259      	lsls	r1, r3, #9
 8001ca2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001ca6:	0250      	lsls	r0, r2, #9
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	4610      	mov	r0, r2
 8001cae:	4619      	mov	r1, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	f04f 0300 	mov.w	r3, #0
 8001cb8:	f7fe fa8c 	bl	80001d4 <__aeabi_uldivmod>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	e04a      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cc6:	4b31      	ldr	r3, [pc, #196]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	099b      	lsrs	r3, r3, #6
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f04f 0300 	mov.w	r3, #0
 8001cd2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001cd6:	f04f 0100 	mov.w	r1, #0
 8001cda:	ea02 0400 	and.w	r4, r2, r0
 8001cde:	ea03 0501 	and.w	r5, r3, r1
 8001ce2:	4620      	mov	r0, r4
 8001ce4:	4629      	mov	r1, r5
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	014b      	lsls	r3, r1, #5
 8001cf0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001cf4:	0142      	lsls	r2, r0, #5
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	1b00      	subs	r0, r0, r4
 8001cfc:	eb61 0105 	sbc.w	r1, r1, r5
 8001d00:	f04f 0200 	mov.w	r2, #0
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	018b      	lsls	r3, r1, #6
 8001d0a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001d0e:	0182      	lsls	r2, r0, #6
 8001d10:	1a12      	subs	r2, r2, r0
 8001d12:	eb63 0301 	sbc.w	r3, r3, r1
 8001d16:	f04f 0000 	mov.w	r0, #0
 8001d1a:	f04f 0100 	mov.w	r1, #0
 8001d1e:	00d9      	lsls	r1, r3, #3
 8001d20:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d24:	00d0      	lsls	r0, r2, #3
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	1912      	adds	r2, r2, r4
 8001d2c:	eb45 0303 	adc.w	r3, r5, r3
 8001d30:	f04f 0000 	mov.w	r0, #0
 8001d34:	f04f 0100 	mov.w	r1, #0
 8001d38:	0299      	lsls	r1, r3, #10
 8001d3a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001d3e:	0290      	lsls	r0, r2, #10
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4610      	mov	r0, r2
 8001d46:	4619      	mov	r1, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	f7fe fa40 	bl	80001d4 <__aeabi_uldivmod>
 8001d54:	4602      	mov	r2, r0
 8001d56:	460b      	mov	r3, r1
 8001d58:	4613      	mov	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	0c1b      	lsrs	r3, r3, #16
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	3301      	adds	r3, #1
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d74:	60bb      	str	r3, [r7, #8]
      break;
 8001d76:	e002      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001d7a:	60bb      	str	r3, [r7, #8]
      break;
 8001d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d7e:	68bb      	ldr	r3, [r7, #8]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	00f42400 	.word	0x00f42400
 8001d94:	007a1200 	.word	0x007a1200

08001d98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d9c:	4b03      	ldr	r3, [pc, #12]	; (8001dac <HAL_RCC_GetHCLKFreq+0x14>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	20000000 	.word	0x20000000

08001db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001db4:	f7ff fff0 	bl	8001d98 <HAL_RCC_GetHCLKFreq>
 8001db8:	4602      	mov	r2, r0
 8001dba:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	0a9b      	lsrs	r3, r3, #10
 8001dc0:	f003 0307 	and.w	r3, r3, #7
 8001dc4:	4903      	ldr	r1, [pc, #12]	; (8001dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dc6:	5ccb      	ldrb	r3, [r1, r3]
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	080037b8 	.word	0x080037b8

08001dd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ddc:	f7ff ffdc 	bl	8001d98 <HAL_RCC_GetHCLKFreq>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	0b5b      	lsrs	r3, r3, #13
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	4903      	ldr	r1, [pc, #12]	; (8001dfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dee:	5ccb      	ldrb	r3, [r1, r3]
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	080037b8 	.word	0x080037b8

08001e00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e03f      	b.n	8001e92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d106      	bne.n	8001e2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7fe fe22 	bl	8000a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2224      	movs	r2, #36	; 0x24
 8001e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 fddb 	bl	8002a00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	691a      	ldr	r2, [r3, #16]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	695a      	ldr	r2, [r3, #20]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68da      	ldr	r2, [r3, #12]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2220      	movs	r2, #32
 8001e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b08a      	sub	sp, #40	; 0x28
 8001e9e:	af02      	add	r7, sp, #8
 8001ea0:	60f8      	str	r0, [r7, #12]
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	603b      	str	r3, [r7, #0]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b20      	cmp	r3, #32
 8001eb8:	d17c      	bne.n	8001fb4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d002      	beq.n	8001ec6 <HAL_UART_Transmit+0x2c>
 8001ec0:	88fb      	ldrh	r3, [r7, #6]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e075      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <HAL_UART_Transmit+0x3e>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e06e      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2221      	movs	r2, #33	; 0x21
 8001eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001eee:	f7fe ffa1 	bl	8000e34 <HAL_GetTick>
 8001ef2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	88fa      	ldrh	r2, [r7, #6]
 8001ef8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	88fa      	ldrh	r2, [r7, #6]
 8001efe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f08:	d108      	bne.n	8001f1c <HAL_UART_Transmit+0x82>
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d104      	bne.n	8001f1c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	61bb      	str	r3, [r7, #24]
 8001f1a:	e003      	b.n	8001f24 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001f2c:	e02a      	b.n	8001f84 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	2200      	movs	r2, #0
 8001f36:	2180      	movs	r1, #128	; 0x80
 8001f38:	68f8      	ldr	r0, [r7, #12]
 8001f3a:	f000 fb1f 	bl	800257c <UART_WaitOnFlagUntilTimeout>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e036      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10b      	bne.n	8001f66 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	881b      	ldrh	r3, [r3, #0]
 8001f52:	461a      	mov	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	3302      	adds	r3, #2
 8001f62:	61bb      	str	r3, [r7, #24]
 8001f64:	e007      	b.n	8001f76 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	781a      	ldrb	r2, [r3, #0]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	3301      	adds	r3, #1
 8001f74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1cf      	bne.n	8001f2e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	9300      	str	r3, [sp, #0]
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	2200      	movs	r2, #0
 8001f96:	2140      	movs	r1, #64	; 0x40
 8001f98:	68f8      	ldr	r0, [r7, #12]
 8001f9a:	f000 faef 	bl	800257c <UART_WaitOnFlagUntilTimeout>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e006      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2220      	movs	r2, #32
 8001fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	e000      	b.n	8001fb6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001fb4:	2302      	movs	r3, #2
  }
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3720      	adds	r7, #32
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b084      	sub	sp, #16
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	2b20      	cmp	r3, #32
 8001fd6:	d11d      	bne.n	8002014 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d002      	beq.n	8001fe4 <HAL_UART_Receive_IT+0x26>
 8001fde:	88fb      	ldrh	r3, [r7, #6]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e016      	b.n	8002016 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d101      	bne.n	8001ff6 <HAL_UART_Receive_IT+0x38>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	e00f      	b.n	8002016 <HAL_UART_Receive_IT+0x58>
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2200      	movs	r2, #0
 8002002:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	461a      	mov	r2, r3
 8002008:	68b9      	ldr	r1, [r7, #8]
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f000 fb24 	bl	8002658 <UART_Start_Receive_IT>
 8002010:	4603      	mov	r3, r0
 8002012:	e000      	b.n	8002016 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002014:	2302      	movs	r3, #2
  }
}
 8002016:	4618      	mov	r0, r3
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b0ba      	sub	sp, #232	; 0xe8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002046:	2300      	movs	r3, #0
 8002048:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800204c:	2300      	movs	r3, #0
 800204e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002056:	f003 030f 	and.w	r3, r3, #15
 800205a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800205e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002062:	2b00      	cmp	r3, #0
 8002064:	d10f      	bne.n	8002086 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800206a:	f003 0320 	and.w	r3, r3, #32
 800206e:	2b00      	cmp	r3, #0
 8002070:	d009      	beq.n	8002086 <HAL_UART_IRQHandler+0x66>
 8002072:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002076:	f003 0320 	and.w	r3, r3, #32
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 fc03 	bl	800288a <UART_Receive_IT>
      return;
 8002084:	e256      	b.n	8002534 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002086:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 80de 	beq.w	800224c <HAL_UART_IRQHandler+0x22c>
 8002090:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	2b00      	cmp	r3, #0
 800209a:	d106      	bne.n	80020aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800209c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020a0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80d1 	beq.w	800224c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80020aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00b      	beq.n	80020ce <HAL_UART_IRQHandler+0xae>
 80020b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d005      	beq.n	80020ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f043 0201 	orr.w	r2, r3, #1
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d00b      	beq.n	80020f2 <HAL_UART_IRQHandler+0xd2>
 80020da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d005      	beq.n	80020f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	f043 0202 	orr.w	r2, r3, #2
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00b      	beq.n	8002116 <HAL_UART_IRQHandler+0xf6>
 80020fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b00      	cmp	r3, #0
 8002108:	d005      	beq.n	8002116 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	f043 0204 	orr.w	r2, r3, #4
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800211a:	f003 0308 	and.w	r3, r3, #8
 800211e:	2b00      	cmp	r3, #0
 8002120:	d011      	beq.n	8002146 <HAL_UART_IRQHandler+0x126>
 8002122:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002126:	f003 0320 	and.w	r3, r3, #32
 800212a:	2b00      	cmp	r3, #0
 800212c:	d105      	bne.n	800213a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800212e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b00      	cmp	r3, #0
 8002138:	d005      	beq.n	8002146 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	f043 0208 	orr.w	r2, r3, #8
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	2b00      	cmp	r3, #0
 800214c:	f000 81ed 	beq.w	800252a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002154:	f003 0320 	and.w	r3, r3, #32
 8002158:	2b00      	cmp	r3, #0
 800215a:	d008      	beq.n	800216e <HAL_UART_IRQHandler+0x14e>
 800215c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002160:	f003 0320 	and.w	r3, r3, #32
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f000 fb8e 	bl	800288a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002178:	2b40      	cmp	r3, #64	; 0x40
 800217a:	bf0c      	ite	eq
 800217c:	2301      	moveq	r3, #1
 800217e:	2300      	movne	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	f003 0308 	and.w	r3, r3, #8
 800218e:	2b00      	cmp	r3, #0
 8002190:	d103      	bne.n	800219a <HAL_UART_IRQHandler+0x17a>
 8002192:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002196:	2b00      	cmp	r3, #0
 8002198:	d04f      	beq.n	800223a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 fa96 	bl	80026cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021aa:	2b40      	cmp	r3, #64	; 0x40
 80021ac:	d141      	bne.n	8002232 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	3314      	adds	r3, #20
 80021b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021bc:	e853 3f00 	ldrex	r3, [r3]
 80021c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80021c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80021c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	3314      	adds	r3, #20
 80021d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80021da:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80021de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80021e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80021ea:	e841 2300 	strex	r3, r2, [r1]
 80021ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80021f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d1d9      	bne.n	80021ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d013      	beq.n	800222a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002206:	4a7d      	ldr	r2, [pc, #500]	; (80023fc <HAL_UART_IRQHandler+0x3dc>)
 8002208:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe ffc1 	bl	8001196 <HAL_DMA_Abort_IT>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d016      	beq.n	8002248 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800221e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002224:	4610      	mov	r0, r2
 8002226:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002228:	e00e      	b.n	8002248 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f990 	bl	8002550 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002230:	e00a      	b.n	8002248 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f98c 	bl	8002550 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002238:	e006      	b.n	8002248 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f000 f988 	bl	8002550 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002246:	e170      	b.n	800252a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002248:	bf00      	nop
    return;
 800224a:	e16e      	b.n	800252a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002250:	2b01      	cmp	r3, #1
 8002252:	f040 814a 	bne.w	80024ea <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	2b00      	cmp	r3, #0
 8002260:	f000 8143 	beq.w	80024ea <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002268:	f003 0310 	and.w	r3, r3, #16
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 813c 	beq.w	80024ea <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002272:	2300      	movs	r3, #0
 8002274:	60bb      	str	r3, [r7, #8]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	60bb      	str	r3, [r7, #8]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	60bb      	str	r3, [r7, #8]
 8002286:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002292:	2b40      	cmp	r3, #64	; 0x40
 8002294:	f040 80b4 	bne.w	8002400 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80022a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 8140 	beq.w	800252e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80022b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022b6:	429a      	cmp	r2, r3
 80022b8:	f080 8139 	bcs.w	800252e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022c2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022ce:	f000 8088 	beq.w	80023e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	330c      	adds	r3, #12
 80022d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80022e0:	e853 3f00 	ldrex	r3, [r3]
 80022e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80022e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80022ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	330c      	adds	r3, #12
 80022fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80022fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002302:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002306:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800230a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800230e:	e841 2300 	strex	r3, r2, [r1]
 8002312:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002316:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1d9      	bne.n	80022d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	3314      	adds	r3, #20
 8002324:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002326:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002328:	e853 3f00 	ldrex	r3, [r3]
 800232c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800232e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002330:	f023 0301 	bic.w	r3, r3, #1
 8002334:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	3314      	adds	r3, #20
 800233e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002342:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002346:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002348:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800234a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800234e:	e841 2300 	strex	r3, r2, [r1]
 8002352:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002354:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1e1      	bne.n	800231e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	3314      	adds	r3, #20
 8002360:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002362:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002364:	e853 3f00 	ldrex	r3, [r3]
 8002368:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800236a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800236c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002370:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	3314      	adds	r3, #20
 800237a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800237e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002380:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002382:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002384:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002386:	e841 2300 	strex	r3, r2, [r1]
 800238a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800238c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1e3      	bne.n	800235a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2220      	movs	r2, #32
 8002396:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	330c      	adds	r3, #12
 80023a6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023aa:	e853 3f00 	ldrex	r3, [r3]
 80023ae:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80023b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023b2:	f023 0310 	bic.w	r3, r3, #16
 80023b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	330c      	adds	r3, #12
 80023c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80023c4:	65ba      	str	r2, [r7, #88]	; 0x58
 80023c6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80023ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023cc:	e841 2300 	strex	r3, r2, [r1]
 80023d0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80023d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1e3      	bne.n	80023a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe fe6a 	bl	80010b6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	4619      	mov	r1, r3
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f8b6 	bl	8002564 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80023f8:	e099      	b.n	800252e <HAL_UART_IRQHandler+0x50e>
 80023fa:	bf00      	nop
 80023fc:	08002793 	.word	0x08002793
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002408:	b29b      	uxth	r3, r3
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002414:	b29b      	uxth	r3, r3
 8002416:	2b00      	cmp	r3, #0
 8002418:	f000 808b 	beq.w	8002532 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800241c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002420:	2b00      	cmp	r3, #0
 8002422:	f000 8086 	beq.w	8002532 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	330c      	adds	r3, #12
 800242c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800242e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002430:	e853 3f00 	ldrex	r3, [r3]
 8002434:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002438:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800243c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	330c      	adds	r3, #12
 8002446:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800244a:	647a      	str	r2, [r7, #68]	; 0x44
 800244c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800244e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002450:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002452:	e841 2300 	strex	r3, r2, [r1]
 8002456:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002458:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1e3      	bne.n	8002426 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	3314      	adds	r3, #20
 8002464:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002468:	e853 3f00 	ldrex	r3, [r3]
 800246c:	623b      	str	r3, [r7, #32]
   return(result);
 800246e:	6a3b      	ldr	r3, [r7, #32]
 8002470:	f023 0301 	bic.w	r3, r3, #1
 8002474:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	3314      	adds	r3, #20
 800247e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002482:	633a      	str	r2, [r7, #48]	; 0x30
 8002484:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002486:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002488:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800248a:	e841 2300 	strex	r3, r2, [r1]
 800248e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1e3      	bne.n	800245e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2220      	movs	r2, #32
 800249a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	330c      	adds	r3, #12
 80024aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	e853 3f00 	ldrex	r3, [r3]
 80024b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f023 0310 	bic.w	r3, r3, #16
 80024ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	330c      	adds	r3, #12
 80024c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80024c8:	61fa      	str	r2, [r7, #28]
 80024ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024cc:	69b9      	ldr	r1, [r7, #24]
 80024ce:	69fa      	ldr	r2, [r7, #28]
 80024d0:	e841 2300 	strex	r3, r2, [r1]
 80024d4:	617b      	str	r3, [r7, #20]
   return(result);
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1e3      	bne.n	80024a4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80024dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80024e0:	4619      	mov	r1, r3
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f83e 	bl	8002564 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80024e8:	e023      	b.n	8002532 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80024ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d009      	beq.n	800250a <HAL_UART_IRQHandler+0x4ea>
 80024f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 f959 	bl	80027ba <UART_Transmit_IT>
    return;
 8002508:	e014      	b.n	8002534 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800250a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800250e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002512:	2b00      	cmp	r3, #0
 8002514:	d00e      	beq.n	8002534 <HAL_UART_IRQHandler+0x514>
 8002516:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800251a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800251e:	2b00      	cmp	r3, #0
 8002520:	d008      	beq.n	8002534 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 f999 	bl	800285a <UART_EndTransmit_IT>
    return;
 8002528:	e004      	b.n	8002534 <HAL_UART_IRQHandler+0x514>
    return;
 800252a:	bf00      	nop
 800252c:	e002      	b.n	8002534 <HAL_UART_IRQHandler+0x514>
      return;
 800252e:	bf00      	nop
 8002530:	e000      	b.n	8002534 <HAL_UART_IRQHandler+0x514>
      return;
 8002532:	bf00      	nop
  }
}
 8002534:	37e8      	adds	r7, #232	; 0xe8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop

0800253c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b090      	sub	sp, #64	; 0x40
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	603b      	str	r3, [r7, #0]
 8002588:	4613      	mov	r3, r2
 800258a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800258c:	e050      	b.n	8002630 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800258e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002594:	d04c      	beq.n	8002630 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002596:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002598:	2b00      	cmp	r3, #0
 800259a:	d007      	beq.n	80025ac <UART_WaitOnFlagUntilTimeout+0x30>
 800259c:	f7fe fc4a 	bl	8000e34 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d241      	bcs.n	8002630 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	330c      	adds	r3, #12
 80025b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b6:	e853 3f00 	ldrex	r3, [r3]
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80025bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	330c      	adds	r3, #12
 80025ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025cc:	637a      	str	r2, [r7, #52]	; 0x34
 80025ce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025d4:	e841 2300 	strex	r3, r2, [r1]
 80025d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80025da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1e5      	bne.n	80025ac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	3314      	adds	r3, #20
 80025e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	e853 3f00 	ldrex	r3, [r3]
 80025ee:	613b      	str	r3, [r7, #16]
   return(result);
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	f023 0301 	bic.w	r3, r3, #1
 80025f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	3314      	adds	r3, #20
 80025fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002600:	623a      	str	r2, [r7, #32]
 8002602:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002604:	69f9      	ldr	r1, [r7, #28]
 8002606:	6a3a      	ldr	r2, [r7, #32]
 8002608:	e841 2300 	strex	r3, r2, [r1]
 800260c:	61bb      	str	r3, [r7, #24]
   return(result);
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1e5      	bne.n	80025e0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2220      	movs	r2, #32
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2220      	movs	r2, #32
 8002620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e00f      	b.n	8002650 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	4013      	ands	r3, r2
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	429a      	cmp	r2, r3
 800263e:	bf0c      	ite	eq
 8002640:	2301      	moveq	r3, #1
 8002642:	2300      	movne	r3, #0
 8002644:	b2db      	uxtb	r3, r3
 8002646:	461a      	mov	r2, r3
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	429a      	cmp	r2, r3
 800264c:	d09f      	beq.n	800258e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3740      	adds	r7, #64	; 0x40
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	4613      	mov	r3, r2
 8002664:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	68ba      	ldr	r2, [r7, #8]
 800266a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	88fa      	ldrh	r2, [r7, #6]
 8002670:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	88fa      	ldrh	r2, [r7, #6]
 8002676:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2200      	movs	r2, #0
 800267c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2222      	movs	r2, #34	; 0x22
 8002682:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68da      	ldr	r2, [r3, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800269c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	695a      	ldr	r2, [r3, #20]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f042 0201 	orr.w	r2, r2, #1
 80026ac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68da      	ldr	r2, [r3, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f042 0220 	orr.w	r2, r2, #32
 80026bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b095      	sub	sp, #84	; 0x54
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	330c      	adds	r3, #12
 80026da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026de:	e853 3f00 	ldrex	r3, [r3]
 80026e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80026e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80026ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	330c      	adds	r3, #12
 80026f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80026f4:	643a      	str	r2, [r7, #64]	; 0x40
 80026f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80026fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80026fc:	e841 2300 	strex	r3, r2, [r1]
 8002700:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1e5      	bne.n	80026d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	3314      	adds	r3, #20
 800270e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002710:	6a3b      	ldr	r3, [r7, #32]
 8002712:	e853 3f00 	ldrex	r3, [r3]
 8002716:	61fb      	str	r3, [r7, #28]
   return(result);
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f023 0301 	bic.w	r3, r3, #1
 800271e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	3314      	adds	r3, #20
 8002726:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002728:	62fa      	str	r2, [r7, #44]	; 0x2c
 800272a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800272c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800272e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002730:	e841 2300 	strex	r3, r2, [r1]
 8002734:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	2b00      	cmp	r3, #0
 800273a:	d1e5      	bne.n	8002708 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002740:	2b01      	cmp	r3, #1
 8002742:	d119      	bne.n	8002778 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	330c      	adds	r3, #12
 800274a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	e853 3f00 	ldrex	r3, [r3]
 8002752:	60bb      	str	r3, [r7, #8]
   return(result);
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f023 0310 	bic.w	r3, r3, #16
 800275a:	647b      	str	r3, [r7, #68]	; 0x44
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	330c      	adds	r3, #12
 8002762:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002764:	61ba      	str	r2, [r7, #24]
 8002766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002768:	6979      	ldr	r1, [r7, #20]
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	e841 2300 	strex	r3, r2, [r1]
 8002770:	613b      	str	r3, [r7, #16]
   return(result);
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d1e5      	bne.n	8002744 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2220      	movs	r2, #32
 800277c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002786:	bf00      	nop
 8002788:	3754      	adds	r7, #84	; 0x54
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr

08002792 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b084      	sub	sp, #16
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800279e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2200      	movs	r2, #0
 80027aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f7ff fecf 	bl	8002550 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80027b2:	bf00      	nop
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b085      	sub	sp, #20
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b21      	cmp	r3, #33	; 0x21
 80027cc:	d13e      	bne.n	800284c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027d6:	d114      	bne.n	8002802 <UART_Transmit_IT+0x48>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d110      	bne.n	8002802 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	881b      	ldrh	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	1c9a      	adds	r2, r3, #2
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	621a      	str	r2, [r3, #32]
 8002800:	e008      	b.n	8002814 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a1b      	ldr	r3, [r3, #32]
 8002806:	1c59      	adds	r1, r3, #1
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	6211      	str	r1, [r2, #32]
 800280c:	781a      	ldrb	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002818:	b29b      	uxth	r3, r3
 800281a:	3b01      	subs	r3, #1
 800281c:	b29b      	uxth	r3, r3
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	4619      	mov	r1, r3
 8002822:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10f      	bne.n	8002848 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68da      	ldr	r2, [r3, #12]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002836:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68da      	ldr	r2, [r3, #12]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002846:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002848:	2300      	movs	r3, #0
 800284a:	e000      	b.n	800284e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800284c:	2302      	movs	r3, #2
  }
}
 800284e:	4618      	mov	r0, r3
 8002850:	3714      	adds	r7, #20
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b082      	sub	sp, #8
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68da      	ldr	r2, [r3, #12]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002870:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2220      	movs	r2, #32
 8002876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff fe5e 	bl	800253c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b08c      	sub	sp, #48	; 0x30
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b22      	cmp	r3, #34	; 0x22
 800289c:	f040 80ab 	bne.w	80029f6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028a8:	d117      	bne.n	80028da <UART_Receive_IT+0x50>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d113      	bne.n	80028da <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d2:	1c9a      	adds	r2, r3, #2
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	629a      	str	r2, [r3, #40]	; 0x28
 80028d8:	e026      	b.n	8002928 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028de:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028ec:	d007      	beq.n	80028fe <UART_Receive_IT+0x74>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10a      	bne.n	800290c <UART_Receive_IT+0x82>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d106      	bne.n	800290c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	b2da      	uxtb	r2, r3
 8002906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002908:	701a      	strb	r2, [r3, #0]
 800290a:	e008      	b.n	800291e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	b2db      	uxtb	r3, r3
 8002914:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002918:	b2da      	uxtb	r2, r3
 800291a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800291c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002922:	1c5a      	adds	r2, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800292c:	b29b      	uxth	r3, r3
 800292e:	3b01      	subs	r3, #1
 8002930:	b29b      	uxth	r3, r3
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	4619      	mov	r1, r3
 8002936:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002938:	2b00      	cmp	r3, #0
 800293a:	d15a      	bne.n	80029f2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	68da      	ldr	r2, [r3, #12]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 0220 	bic.w	r2, r2, #32
 800294a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68da      	ldr	r2, [r3, #12]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800295a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	695a      	ldr	r2, [r3, #20]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0201 	bic.w	r2, r2, #1
 800296a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002978:	2b01      	cmp	r3, #1
 800297a:	d135      	bne.n	80029e8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	330c      	adds	r3, #12
 8002988:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	e853 3f00 	ldrex	r3, [r3]
 8002990:	613b      	str	r3, [r7, #16]
   return(result);
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	f023 0310 	bic.w	r3, r3, #16
 8002998:	627b      	str	r3, [r7, #36]	; 0x24
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	330c      	adds	r3, #12
 80029a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029a2:	623a      	str	r2, [r7, #32]
 80029a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a6:	69f9      	ldr	r1, [r7, #28]
 80029a8:	6a3a      	ldr	r2, [r7, #32]
 80029aa:	e841 2300 	strex	r3, r2, [r1]
 80029ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1e5      	bne.n	8002982 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0310 	and.w	r3, r3, #16
 80029c0:	2b10      	cmp	r3, #16
 80029c2:	d10a      	bne.n	80029da <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029c4:	2300      	movs	r3, #0
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	60fb      	str	r3, [r7, #12]
 80029d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80029de:	4619      	mov	r1, r3
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff fdbf 	bl	8002564 <HAL_UARTEx_RxEventCallback>
 80029e6:	e002      	b.n	80029ee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7fd ffe9 	bl	80009c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80029ee:	2300      	movs	r3, #0
 80029f0:	e002      	b.n	80029f8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80029f6:	2302      	movs	r3, #2
  }
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3730      	adds	r7, #48	; 0x30
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a04:	b09f      	sub	sp, #124	; 0x7c
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002a14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a16:	68d9      	ldr	r1, [r3, #12]
 8002a18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	ea40 0301 	orr.w	r3, r0, r1
 8002a20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	431a      	orrs	r2, r3
 8002a2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	431a      	orrs	r2, r3
 8002a32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002a3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002a44:	f021 010c 	bic.w	r1, r1, #12
 8002a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a4e:	430b      	orrs	r3, r1
 8002a50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002a5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a5e:	6999      	ldr	r1, [r3, #24]
 8002a60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	ea40 0301 	orr.w	r3, r0, r1
 8002a68:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	4bc5      	ldr	r3, [pc, #788]	; (8002d84 <UART_SetConfig+0x384>)
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d004      	beq.n	8002a7e <UART_SetConfig+0x7e>
 8002a74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	4bc3      	ldr	r3, [pc, #780]	; (8002d88 <UART_SetConfig+0x388>)
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d103      	bne.n	8002a86 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a7e:	f7ff f9ab 	bl	8001dd8 <HAL_RCC_GetPCLK2Freq>
 8002a82:	6778      	str	r0, [r7, #116]	; 0x74
 8002a84:	e002      	b.n	8002a8c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a86:	f7ff f993 	bl	8001db0 <HAL_RCC_GetPCLK1Freq>
 8002a8a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a94:	f040 80b6 	bne.w	8002c04 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a9a:	461c      	mov	r4, r3
 8002a9c:	f04f 0500 	mov.w	r5, #0
 8002aa0:	4622      	mov	r2, r4
 8002aa2:	462b      	mov	r3, r5
 8002aa4:	1891      	adds	r1, r2, r2
 8002aa6:	6439      	str	r1, [r7, #64]	; 0x40
 8002aa8:	415b      	adcs	r3, r3
 8002aaa:	647b      	str	r3, [r7, #68]	; 0x44
 8002aac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002ab0:	1912      	adds	r2, r2, r4
 8002ab2:	eb45 0303 	adc.w	r3, r5, r3
 8002ab6:	f04f 0000 	mov.w	r0, #0
 8002aba:	f04f 0100 	mov.w	r1, #0
 8002abe:	00d9      	lsls	r1, r3, #3
 8002ac0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ac4:	00d0      	lsls	r0, r2, #3
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	1911      	adds	r1, r2, r4
 8002acc:	6639      	str	r1, [r7, #96]	; 0x60
 8002ace:	416b      	adcs	r3, r5
 8002ad0:	667b      	str	r3, [r7, #100]	; 0x64
 8002ad2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	f04f 0300 	mov.w	r3, #0
 8002adc:	1891      	adds	r1, r2, r2
 8002ade:	63b9      	str	r1, [r7, #56]	; 0x38
 8002ae0:	415b      	adcs	r3, r3
 8002ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ae4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ae8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002aec:	f7fd fb72 	bl	80001d4 <__aeabi_uldivmod>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	4ba5      	ldr	r3, [pc, #660]	; (8002d8c <UART_SetConfig+0x38c>)
 8002af6:	fba3 2302 	umull	r2, r3, r3, r2
 8002afa:	095b      	lsrs	r3, r3, #5
 8002afc:	011e      	lsls	r6, r3, #4
 8002afe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b00:	461c      	mov	r4, r3
 8002b02:	f04f 0500 	mov.w	r5, #0
 8002b06:	4622      	mov	r2, r4
 8002b08:	462b      	mov	r3, r5
 8002b0a:	1891      	adds	r1, r2, r2
 8002b0c:	6339      	str	r1, [r7, #48]	; 0x30
 8002b0e:	415b      	adcs	r3, r3
 8002b10:	637b      	str	r3, [r7, #52]	; 0x34
 8002b12:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002b16:	1912      	adds	r2, r2, r4
 8002b18:	eb45 0303 	adc.w	r3, r5, r3
 8002b1c:	f04f 0000 	mov.w	r0, #0
 8002b20:	f04f 0100 	mov.w	r1, #0
 8002b24:	00d9      	lsls	r1, r3, #3
 8002b26:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002b2a:	00d0      	lsls	r0, r2, #3
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	1911      	adds	r1, r2, r4
 8002b32:	65b9      	str	r1, [r7, #88]	; 0x58
 8002b34:	416b      	adcs	r3, r5
 8002b36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002b38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	f04f 0300 	mov.w	r3, #0
 8002b42:	1891      	adds	r1, r2, r2
 8002b44:	62b9      	str	r1, [r7, #40]	; 0x28
 8002b46:	415b      	adcs	r3, r3
 8002b48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b4e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002b52:	f7fd fb3f 	bl	80001d4 <__aeabi_uldivmod>
 8002b56:	4602      	mov	r2, r0
 8002b58:	460b      	mov	r3, r1
 8002b5a:	4b8c      	ldr	r3, [pc, #560]	; (8002d8c <UART_SetConfig+0x38c>)
 8002b5c:	fba3 1302 	umull	r1, r3, r3, r2
 8002b60:	095b      	lsrs	r3, r3, #5
 8002b62:	2164      	movs	r1, #100	; 0x64
 8002b64:	fb01 f303 	mul.w	r3, r1, r3
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	3332      	adds	r3, #50	; 0x32
 8002b6e:	4a87      	ldr	r2, [pc, #540]	; (8002d8c <UART_SetConfig+0x38c>)
 8002b70:	fba2 2303 	umull	r2, r3, r2, r3
 8002b74:	095b      	lsrs	r3, r3, #5
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b7c:	441e      	add	r6, r3
 8002b7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b80:	4618      	mov	r0, r3
 8002b82:	f04f 0100 	mov.w	r1, #0
 8002b86:	4602      	mov	r2, r0
 8002b88:	460b      	mov	r3, r1
 8002b8a:	1894      	adds	r4, r2, r2
 8002b8c:	623c      	str	r4, [r7, #32]
 8002b8e:	415b      	adcs	r3, r3
 8002b90:	627b      	str	r3, [r7, #36]	; 0x24
 8002b92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b96:	1812      	adds	r2, r2, r0
 8002b98:	eb41 0303 	adc.w	r3, r1, r3
 8002b9c:	f04f 0400 	mov.w	r4, #0
 8002ba0:	f04f 0500 	mov.w	r5, #0
 8002ba4:	00dd      	lsls	r5, r3, #3
 8002ba6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002baa:	00d4      	lsls	r4, r2, #3
 8002bac:	4622      	mov	r2, r4
 8002bae:	462b      	mov	r3, r5
 8002bb0:	1814      	adds	r4, r2, r0
 8002bb2:	653c      	str	r4, [r7, #80]	; 0x50
 8002bb4:	414b      	adcs	r3, r1
 8002bb6:	657b      	str	r3, [r7, #84]	; 0x54
 8002bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	f04f 0300 	mov.w	r3, #0
 8002bc2:	1891      	adds	r1, r2, r2
 8002bc4:	61b9      	str	r1, [r7, #24]
 8002bc6:	415b      	adcs	r3, r3
 8002bc8:	61fb      	str	r3, [r7, #28]
 8002bca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bce:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002bd2:	f7fd faff 	bl	80001d4 <__aeabi_uldivmod>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	4b6c      	ldr	r3, [pc, #432]	; (8002d8c <UART_SetConfig+0x38c>)
 8002bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8002be0:	095b      	lsrs	r3, r3, #5
 8002be2:	2164      	movs	r1, #100	; 0x64
 8002be4:	fb01 f303 	mul.w	r3, r1, r3
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	3332      	adds	r3, #50	; 0x32
 8002bee:	4a67      	ldr	r2, [pc, #412]	; (8002d8c <UART_SetConfig+0x38c>)
 8002bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf4:	095b      	lsrs	r3, r3, #5
 8002bf6:	f003 0207 	and.w	r2, r3, #7
 8002bfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4432      	add	r2, r6
 8002c00:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c02:	e0b9      	b.n	8002d78 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c06:	461c      	mov	r4, r3
 8002c08:	f04f 0500 	mov.w	r5, #0
 8002c0c:	4622      	mov	r2, r4
 8002c0e:	462b      	mov	r3, r5
 8002c10:	1891      	adds	r1, r2, r2
 8002c12:	6139      	str	r1, [r7, #16]
 8002c14:	415b      	adcs	r3, r3
 8002c16:	617b      	str	r3, [r7, #20]
 8002c18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002c1c:	1912      	adds	r2, r2, r4
 8002c1e:	eb45 0303 	adc.w	r3, r5, r3
 8002c22:	f04f 0000 	mov.w	r0, #0
 8002c26:	f04f 0100 	mov.w	r1, #0
 8002c2a:	00d9      	lsls	r1, r3, #3
 8002c2c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002c30:	00d0      	lsls	r0, r2, #3
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	eb12 0804 	adds.w	r8, r2, r4
 8002c3a:	eb43 0905 	adc.w	r9, r3, r5
 8002c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f04f 0100 	mov.w	r1, #0
 8002c48:	f04f 0200 	mov.w	r2, #0
 8002c4c:	f04f 0300 	mov.w	r3, #0
 8002c50:	008b      	lsls	r3, r1, #2
 8002c52:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002c56:	0082      	lsls	r2, r0, #2
 8002c58:	4640      	mov	r0, r8
 8002c5a:	4649      	mov	r1, r9
 8002c5c:	f7fd faba 	bl	80001d4 <__aeabi_uldivmod>
 8002c60:	4602      	mov	r2, r0
 8002c62:	460b      	mov	r3, r1
 8002c64:	4b49      	ldr	r3, [pc, #292]	; (8002d8c <UART_SetConfig+0x38c>)
 8002c66:	fba3 2302 	umull	r2, r3, r3, r2
 8002c6a:	095b      	lsrs	r3, r3, #5
 8002c6c:	011e      	lsls	r6, r3, #4
 8002c6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c70:	4618      	mov	r0, r3
 8002c72:	f04f 0100 	mov.w	r1, #0
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	1894      	adds	r4, r2, r2
 8002c7c:	60bc      	str	r4, [r7, #8]
 8002c7e:	415b      	adcs	r3, r3
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c86:	1812      	adds	r2, r2, r0
 8002c88:	eb41 0303 	adc.w	r3, r1, r3
 8002c8c:	f04f 0400 	mov.w	r4, #0
 8002c90:	f04f 0500 	mov.w	r5, #0
 8002c94:	00dd      	lsls	r5, r3, #3
 8002c96:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002c9a:	00d4      	lsls	r4, r2, #3
 8002c9c:	4622      	mov	r2, r4
 8002c9e:	462b      	mov	r3, r5
 8002ca0:	1814      	adds	r4, r2, r0
 8002ca2:	64bc      	str	r4, [r7, #72]	; 0x48
 8002ca4:	414b      	adcs	r3, r1
 8002ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ca8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f04f 0100 	mov.w	r1, #0
 8002cb2:	f04f 0200 	mov.w	r2, #0
 8002cb6:	f04f 0300 	mov.w	r3, #0
 8002cba:	008b      	lsls	r3, r1, #2
 8002cbc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002cc0:	0082      	lsls	r2, r0, #2
 8002cc2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002cc6:	f7fd fa85 	bl	80001d4 <__aeabi_uldivmod>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	460b      	mov	r3, r1
 8002cce:	4b2f      	ldr	r3, [pc, #188]	; (8002d8c <UART_SetConfig+0x38c>)
 8002cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8002cd4:	095b      	lsrs	r3, r3, #5
 8002cd6:	2164      	movs	r1, #100	; 0x64
 8002cd8:	fb01 f303 	mul.w	r3, r1, r3
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	011b      	lsls	r3, r3, #4
 8002ce0:	3332      	adds	r3, #50	; 0x32
 8002ce2:	4a2a      	ldr	r2, [pc, #168]	; (8002d8c <UART_SetConfig+0x38c>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	095b      	lsrs	r3, r3, #5
 8002cea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cee:	441e      	add	r6, r3
 8002cf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f04f 0100 	mov.w	r1, #0
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	1894      	adds	r4, r2, r2
 8002cfe:	603c      	str	r4, [r7, #0]
 8002d00:	415b      	adcs	r3, r3
 8002d02:	607b      	str	r3, [r7, #4]
 8002d04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d08:	1812      	adds	r2, r2, r0
 8002d0a:	eb41 0303 	adc.w	r3, r1, r3
 8002d0e:	f04f 0400 	mov.w	r4, #0
 8002d12:	f04f 0500 	mov.w	r5, #0
 8002d16:	00dd      	lsls	r5, r3, #3
 8002d18:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002d1c:	00d4      	lsls	r4, r2, #3
 8002d1e:	4622      	mov	r2, r4
 8002d20:	462b      	mov	r3, r5
 8002d22:	eb12 0a00 	adds.w	sl, r2, r0
 8002d26:	eb43 0b01 	adc.w	fp, r3, r1
 8002d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f04f 0100 	mov.w	r1, #0
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	008b      	lsls	r3, r1, #2
 8002d3e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002d42:	0082      	lsls	r2, r0, #2
 8002d44:	4650      	mov	r0, sl
 8002d46:	4659      	mov	r1, fp
 8002d48:	f7fd fa44 	bl	80001d4 <__aeabi_uldivmod>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4b0e      	ldr	r3, [pc, #56]	; (8002d8c <UART_SetConfig+0x38c>)
 8002d52:	fba3 1302 	umull	r1, r3, r3, r2
 8002d56:	095b      	lsrs	r3, r3, #5
 8002d58:	2164      	movs	r1, #100	; 0x64
 8002d5a:	fb01 f303 	mul.w	r3, r1, r3
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	011b      	lsls	r3, r3, #4
 8002d62:	3332      	adds	r3, #50	; 0x32
 8002d64:	4a09      	ldr	r2, [pc, #36]	; (8002d8c <UART_SetConfig+0x38c>)
 8002d66:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6a:	095b      	lsrs	r3, r3, #5
 8002d6c:	f003 020f 	and.w	r2, r3, #15
 8002d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4432      	add	r2, r6
 8002d76:	609a      	str	r2, [r3, #8]
}
 8002d78:	bf00      	nop
 8002d7a:	377c      	adds	r7, #124	; 0x7c
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d82:	bf00      	nop
 8002d84:	40011000 	.word	0x40011000
 8002d88:	40011400 	.word	0x40011400
 8002d8c:	51eb851f 	.word	0x51eb851f

08002d90 <__errno>:
 8002d90:	4b01      	ldr	r3, [pc, #4]	; (8002d98 <__errno+0x8>)
 8002d92:	6818      	ldr	r0, [r3, #0]
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	2000000c 	.word	0x2000000c

08002d9c <__libc_init_array>:
 8002d9c:	b570      	push	{r4, r5, r6, lr}
 8002d9e:	4d0d      	ldr	r5, [pc, #52]	; (8002dd4 <__libc_init_array+0x38>)
 8002da0:	4c0d      	ldr	r4, [pc, #52]	; (8002dd8 <__libc_init_array+0x3c>)
 8002da2:	1b64      	subs	r4, r4, r5
 8002da4:	10a4      	asrs	r4, r4, #2
 8002da6:	2600      	movs	r6, #0
 8002da8:	42a6      	cmp	r6, r4
 8002daa:	d109      	bne.n	8002dc0 <__libc_init_array+0x24>
 8002dac:	4d0b      	ldr	r5, [pc, #44]	; (8002ddc <__libc_init_array+0x40>)
 8002dae:	4c0c      	ldr	r4, [pc, #48]	; (8002de0 <__libc_init_array+0x44>)
 8002db0:	f000 fce6 	bl	8003780 <_init>
 8002db4:	1b64      	subs	r4, r4, r5
 8002db6:	10a4      	asrs	r4, r4, #2
 8002db8:	2600      	movs	r6, #0
 8002dba:	42a6      	cmp	r6, r4
 8002dbc:	d105      	bne.n	8002dca <__libc_init_array+0x2e>
 8002dbe:	bd70      	pop	{r4, r5, r6, pc}
 8002dc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dc4:	4798      	blx	r3
 8002dc6:	3601      	adds	r6, #1
 8002dc8:	e7ee      	b.n	8002da8 <__libc_init_array+0xc>
 8002dca:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dce:	4798      	blx	r3
 8002dd0:	3601      	adds	r6, #1
 8002dd2:	e7f2      	b.n	8002dba <__libc_init_array+0x1e>
 8002dd4:	0800382c 	.word	0x0800382c
 8002dd8:	0800382c 	.word	0x0800382c
 8002ddc:	0800382c 	.word	0x0800382c
 8002de0:	08003830 	.word	0x08003830

08002de4 <memset>:
 8002de4:	4402      	add	r2, r0
 8002de6:	4603      	mov	r3, r0
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d100      	bne.n	8002dee <memset+0xa>
 8002dec:	4770      	bx	lr
 8002dee:	f803 1b01 	strb.w	r1, [r3], #1
 8002df2:	e7f9      	b.n	8002de8 <memset+0x4>

08002df4 <_puts_r>:
 8002df4:	b570      	push	{r4, r5, r6, lr}
 8002df6:	460e      	mov	r6, r1
 8002df8:	4605      	mov	r5, r0
 8002dfa:	b118      	cbz	r0, 8002e04 <_puts_r+0x10>
 8002dfc:	6983      	ldr	r3, [r0, #24]
 8002dfe:	b90b      	cbnz	r3, 8002e04 <_puts_r+0x10>
 8002e00:	f000 fa48 	bl	8003294 <__sinit>
 8002e04:	69ab      	ldr	r3, [r5, #24]
 8002e06:	68ac      	ldr	r4, [r5, #8]
 8002e08:	b913      	cbnz	r3, 8002e10 <_puts_r+0x1c>
 8002e0a:	4628      	mov	r0, r5
 8002e0c:	f000 fa42 	bl	8003294 <__sinit>
 8002e10:	4b2c      	ldr	r3, [pc, #176]	; (8002ec4 <_puts_r+0xd0>)
 8002e12:	429c      	cmp	r4, r3
 8002e14:	d120      	bne.n	8002e58 <_puts_r+0x64>
 8002e16:	686c      	ldr	r4, [r5, #4]
 8002e18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e1a:	07db      	lsls	r3, r3, #31
 8002e1c:	d405      	bmi.n	8002e2a <_puts_r+0x36>
 8002e1e:	89a3      	ldrh	r3, [r4, #12]
 8002e20:	0598      	lsls	r0, r3, #22
 8002e22:	d402      	bmi.n	8002e2a <_puts_r+0x36>
 8002e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e26:	f000 fad3 	bl	80033d0 <__retarget_lock_acquire_recursive>
 8002e2a:	89a3      	ldrh	r3, [r4, #12]
 8002e2c:	0719      	lsls	r1, r3, #28
 8002e2e:	d51d      	bpl.n	8002e6c <_puts_r+0x78>
 8002e30:	6923      	ldr	r3, [r4, #16]
 8002e32:	b1db      	cbz	r3, 8002e6c <_puts_r+0x78>
 8002e34:	3e01      	subs	r6, #1
 8002e36:	68a3      	ldr	r3, [r4, #8]
 8002e38:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	60a3      	str	r3, [r4, #8]
 8002e40:	bb39      	cbnz	r1, 8002e92 <_puts_r+0x9e>
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	da38      	bge.n	8002eb8 <_puts_r+0xc4>
 8002e46:	4622      	mov	r2, r4
 8002e48:	210a      	movs	r1, #10
 8002e4a:	4628      	mov	r0, r5
 8002e4c:	f000 f848 	bl	8002ee0 <__swbuf_r>
 8002e50:	3001      	adds	r0, #1
 8002e52:	d011      	beq.n	8002e78 <_puts_r+0x84>
 8002e54:	250a      	movs	r5, #10
 8002e56:	e011      	b.n	8002e7c <_puts_r+0x88>
 8002e58:	4b1b      	ldr	r3, [pc, #108]	; (8002ec8 <_puts_r+0xd4>)
 8002e5a:	429c      	cmp	r4, r3
 8002e5c:	d101      	bne.n	8002e62 <_puts_r+0x6e>
 8002e5e:	68ac      	ldr	r4, [r5, #8]
 8002e60:	e7da      	b.n	8002e18 <_puts_r+0x24>
 8002e62:	4b1a      	ldr	r3, [pc, #104]	; (8002ecc <_puts_r+0xd8>)
 8002e64:	429c      	cmp	r4, r3
 8002e66:	bf08      	it	eq
 8002e68:	68ec      	ldreq	r4, [r5, #12]
 8002e6a:	e7d5      	b.n	8002e18 <_puts_r+0x24>
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	4628      	mov	r0, r5
 8002e70:	f000 f888 	bl	8002f84 <__swsetup_r>
 8002e74:	2800      	cmp	r0, #0
 8002e76:	d0dd      	beq.n	8002e34 <_puts_r+0x40>
 8002e78:	f04f 35ff 	mov.w	r5, #4294967295
 8002e7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e7e:	07da      	lsls	r2, r3, #31
 8002e80:	d405      	bmi.n	8002e8e <_puts_r+0x9a>
 8002e82:	89a3      	ldrh	r3, [r4, #12]
 8002e84:	059b      	lsls	r3, r3, #22
 8002e86:	d402      	bmi.n	8002e8e <_puts_r+0x9a>
 8002e88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e8a:	f000 faa2 	bl	80033d2 <__retarget_lock_release_recursive>
 8002e8e:	4628      	mov	r0, r5
 8002e90:	bd70      	pop	{r4, r5, r6, pc}
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	da04      	bge.n	8002ea0 <_puts_r+0xac>
 8002e96:	69a2      	ldr	r2, [r4, #24]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	dc06      	bgt.n	8002eaa <_puts_r+0xb6>
 8002e9c:	290a      	cmp	r1, #10
 8002e9e:	d004      	beq.n	8002eaa <_puts_r+0xb6>
 8002ea0:	6823      	ldr	r3, [r4, #0]
 8002ea2:	1c5a      	adds	r2, r3, #1
 8002ea4:	6022      	str	r2, [r4, #0]
 8002ea6:	7019      	strb	r1, [r3, #0]
 8002ea8:	e7c5      	b.n	8002e36 <_puts_r+0x42>
 8002eaa:	4622      	mov	r2, r4
 8002eac:	4628      	mov	r0, r5
 8002eae:	f000 f817 	bl	8002ee0 <__swbuf_r>
 8002eb2:	3001      	adds	r0, #1
 8002eb4:	d1bf      	bne.n	8002e36 <_puts_r+0x42>
 8002eb6:	e7df      	b.n	8002e78 <_puts_r+0x84>
 8002eb8:	6823      	ldr	r3, [r4, #0]
 8002eba:	250a      	movs	r5, #10
 8002ebc:	1c5a      	adds	r2, r3, #1
 8002ebe:	6022      	str	r2, [r4, #0]
 8002ec0:	701d      	strb	r5, [r3, #0]
 8002ec2:	e7db      	b.n	8002e7c <_puts_r+0x88>
 8002ec4:	080037e4 	.word	0x080037e4
 8002ec8:	08003804 	.word	0x08003804
 8002ecc:	080037c4 	.word	0x080037c4

08002ed0 <puts>:
 8002ed0:	4b02      	ldr	r3, [pc, #8]	; (8002edc <puts+0xc>)
 8002ed2:	4601      	mov	r1, r0
 8002ed4:	6818      	ldr	r0, [r3, #0]
 8002ed6:	f7ff bf8d 	b.w	8002df4 <_puts_r>
 8002eda:	bf00      	nop
 8002edc:	2000000c 	.word	0x2000000c

08002ee0 <__swbuf_r>:
 8002ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ee2:	460e      	mov	r6, r1
 8002ee4:	4614      	mov	r4, r2
 8002ee6:	4605      	mov	r5, r0
 8002ee8:	b118      	cbz	r0, 8002ef2 <__swbuf_r+0x12>
 8002eea:	6983      	ldr	r3, [r0, #24]
 8002eec:	b90b      	cbnz	r3, 8002ef2 <__swbuf_r+0x12>
 8002eee:	f000 f9d1 	bl	8003294 <__sinit>
 8002ef2:	4b21      	ldr	r3, [pc, #132]	; (8002f78 <__swbuf_r+0x98>)
 8002ef4:	429c      	cmp	r4, r3
 8002ef6:	d12b      	bne.n	8002f50 <__swbuf_r+0x70>
 8002ef8:	686c      	ldr	r4, [r5, #4]
 8002efa:	69a3      	ldr	r3, [r4, #24]
 8002efc:	60a3      	str	r3, [r4, #8]
 8002efe:	89a3      	ldrh	r3, [r4, #12]
 8002f00:	071a      	lsls	r2, r3, #28
 8002f02:	d52f      	bpl.n	8002f64 <__swbuf_r+0x84>
 8002f04:	6923      	ldr	r3, [r4, #16]
 8002f06:	b36b      	cbz	r3, 8002f64 <__swbuf_r+0x84>
 8002f08:	6923      	ldr	r3, [r4, #16]
 8002f0a:	6820      	ldr	r0, [r4, #0]
 8002f0c:	1ac0      	subs	r0, r0, r3
 8002f0e:	6963      	ldr	r3, [r4, #20]
 8002f10:	b2f6      	uxtb	r6, r6
 8002f12:	4283      	cmp	r3, r0
 8002f14:	4637      	mov	r7, r6
 8002f16:	dc04      	bgt.n	8002f22 <__swbuf_r+0x42>
 8002f18:	4621      	mov	r1, r4
 8002f1a:	4628      	mov	r0, r5
 8002f1c:	f000 f926 	bl	800316c <_fflush_r>
 8002f20:	bb30      	cbnz	r0, 8002f70 <__swbuf_r+0x90>
 8002f22:	68a3      	ldr	r3, [r4, #8]
 8002f24:	3b01      	subs	r3, #1
 8002f26:	60a3      	str	r3, [r4, #8]
 8002f28:	6823      	ldr	r3, [r4, #0]
 8002f2a:	1c5a      	adds	r2, r3, #1
 8002f2c:	6022      	str	r2, [r4, #0]
 8002f2e:	701e      	strb	r6, [r3, #0]
 8002f30:	6963      	ldr	r3, [r4, #20]
 8002f32:	3001      	adds	r0, #1
 8002f34:	4283      	cmp	r3, r0
 8002f36:	d004      	beq.n	8002f42 <__swbuf_r+0x62>
 8002f38:	89a3      	ldrh	r3, [r4, #12]
 8002f3a:	07db      	lsls	r3, r3, #31
 8002f3c:	d506      	bpl.n	8002f4c <__swbuf_r+0x6c>
 8002f3e:	2e0a      	cmp	r6, #10
 8002f40:	d104      	bne.n	8002f4c <__swbuf_r+0x6c>
 8002f42:	4621      	mov	r1, r4
 8002f44:	4628      	mov	r0, r5
 8002f46:	f000 f911 	bl	800316c <_fflush_r>
 8002f4a:	b988      	cbnz	r0, 8002f70 <__swbuf_r+0x90>
 8002f4c:	4638      	mov	r0, r7
 8002f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f50:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <__swbuf_r+0x9c>)
 8002f52:	429c      	cmp	r4, r3
 8002f54:	d101      	bne.n	8002f5a <__swbuf_r+0x7a>
 8002f56:	68ac      	ldr	r4, [r5, #8]
 8002f58:	e7cf      	b.n	8002efa <__swbuf_r+0x1a>
 8002f5a:	4b09      	ldr	r3, [pc, #36]	; (8002f80 <__swbuf_r+0xa0>)
 8002f5c:	429c      	cmp	r4, r3
 8002f5e:	bf08      	it	eq
 8002f60:	68ec      	ldreq	r4, [r5, #12]
 8002f62:	e7ca      	b.n	8002efa <__swbuf_r+0x1a>
 8002f64:	4621      	mov	r1, r4
 8002f66:	4628      	mov	r0, r5
 8002f68:	f000 f80c 	bl	8002f84 <__swsetup_r>
 8002f6c:	2800      	cmp	r0, #0
 8002f6e:	d0cb      	beq.n	8002f08 <__swbuf_r+0x28>
 8002f70:	f04f 37ff 	mov.w	r7, #4294967295
 8002f74:	e7ea      	b.n	8002f4c <__swbuf_r+0x6c>
 8002f76:	bf00      	nop
 8002f78:	080037e4 	.word	0x080037e4
 8002f7c:	08003804 	.word	0x08003804
 8002f80:	080037c4 	.word	0x080037c4

08002f84 <__swsetup_r>:
 8002f84:	4b32      	ldr	r3, [pc, #200]	; (8003050 <__swsetup_r+0xcc>)
 8002f86:	b570      	push	{r4, r5, r6, lr}
 8002f88:	681d      	ldr	r5, [r3, #0]
 8002f8a:	4606      	mov	r6, r0
 8002f8c:	460c      	mov	r4, r1
 8002f8e:	b125      	cbz	r5, 8002f9a <__swsetup_r+0x16>
 8002f90:	69ab      	ldr	r3, [r5, #24]
 8002f92:	b913      	cbnz	r3, 8002f9a <__swsetup_r+0x16>
 8002f94:	4628      	mov	r0, r5
 8002f96:	f000 f97d 	bl	8003294 <__sinit>
 8002f9a:	4b2e      	ldr	r3, [pc, #184]	; (8003054 <__swsetup_r+0xd0>)
 8002f9c:	429c      	cmp	r4, r3
 8002f9e:	d10f      	bne.n	8002fc0 <__swsetup_r+0x3c>
 8002fa0:	686c      	ldr	r4, [r5, #4]
 8002fa2:	89a3      	ldrh	r3, [r4, #12]
 8002fa4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002fa8:	0719      	lsls	r1, r3, #28
 8002faa:	d42c      	bmi.n	8003006 <__swsetup_r+0x82>
 8002fac:	06dd      	lsls	r5, r3, #27
 8002fae:	d411      	bmi.n	8002fd4 <__swsetup_r+0x50>
 8002fb0:	2309      	movs	r3, #9
 8002fb2:	6033      	str	r3, [r6, #0]
 8002fb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002fb8:	81a3      	strh	r3, [r4, #12]
 8002fba:	f04f 30ff 	mov.w	r0, #4294967295
 8002fbe:	e03e      	b.n	800303e <__swsetup_r+0xba>
 8002fc0:	4b25      	ldr	r3, [pc, #148]	; (8003058 <__swsetup_r+0xd4>)
 8002fc2:	429c      	cmp	r4, r3
 8002fc4:	d101      	bne.n	8002fca <__swsetup_r+0x46>
 8002fc6:	68ac      	ldr	r4, [r5, #8]
 8002fc8:	e7eb      	b.n	8002fa2 <__swsetup_r+0x1e>
 8002fca:	4b24      	ldr	r3, [pc, #144]	; (800305c <__swsetup_r+0xd8>)
 8002fcc:	429c      	cmp	r4, r3
 8002fce:	bf08      	it	eq
 8002fd0:	68ec      	ldreq	r4, [r5, #12]
 8002fd2:	e7e6      	b.n	8002fa2 <__swsetup_r+0x1e>
 8002fd4:	0758      	lsls	r0, r3, #29
 8002fd6:	d512      	bpl.n	8002ffe <__swsetup_r+0x7a>
 8002fd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fda:	b141      	cbz	r1, 8002fee <__swsetup_r+0x6a>
 8002fdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fe0:	4299      	cmp	r1, r3
 8002fe2:	d002      	beq.n	8002fea <__swsetup_r+0x66>
 8002fe4:	4630      	mov	r0, r6
 8002fe6:	f000 fa59 	bl	800349c <_free_r>
 8002fea:	2300      	movs	r3, #0
 8002fec:	6363      	str	r3, [r4, #52]	; 0x34
 8002fee:	89a3      	ldrh	r3, [r4, #12]
 8002ff0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002ff4:	81a3      	strh	r3, [r4, #12]
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	6063      	str	r3, [r4, #4]
 8002ffa:	6923      	ldr	r3, [r4, #16]
 8002ffc:	6023      	str	r3, [r4, #0]
 8002ffe:	89a3      	ldrh	r3, [r4, #12]
 8003000:	f043 0308 	orr.w	r3, r3, #8
 8003004:	81a3      	strh	r3, [r4, #12]
 8003006:	6923      	ldr	r3, [r4, #16]
 8003008:	b94b      	cbnz	r3, 800301e <__swsetup_r+0x9a>
 800300a:	89a3      	ldrh	r3, [r4, #12]
 800300c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003014:	d003      	beq.n	800301e <__swsetup_r+0x9a>
 8003016:	4621      	mov	r1, r4
 8003018:	4630      	mov	r0, r6
 800301a:	f000 f9ff 	bl	800341c <__smakebuf_r>
 800301e:	89a0      	ldrh	r0, [r4, #12]
 8003020:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003024:	f010 0301 	ands.w	r3, r0, #1
 8003028:	d00a      	beq.n	8003040 <__swsetup_r+0xbc>
 800302a:	2300      	movs	r3, #0
 800302c:	60a3      	str	r3, [r4, #8]
 800302e:	6963      	ldr	r3, [r4, #20]
 8003030:	425b      	negs	r3, r3
 8003032:	61a3      	str	r3, [r4, #24]
 8003034:	6923      	ldr	r3, [r4, #16]
 8003036:	b943      	cbnz	r3, 800304a <__swsetup_r+0xc6>
 8003038:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800303c:	d1ba      	bne.n	8002fb4 <__swsetup_r+0x30>
 800303e:	bd70      	pop	{r4, r5, r6, pc}
 8003040:	0781      	lsls	r1, r0, #30
 8003042:	bf58      	it	pl
 8003044:	6963      	ldrpl	r3, [r4, #20]
 8003046:	60a3      	str	r3, [r4, #8]
 8003048:	e7f4      	b.n	8003034 <__swsetup_r+0xb0>
 800304a:	2000      	movs	r0, #0
 800304c:	e7f7      	b.n	800303e <__swsetup_r+0xba>
 800304e:	bf00      	nop
 8003050:	2000000c 	.word	0x2000000c
 8003054:	080037e4 	.word	0x080037e4
 8003058:	08003804 	.word	0x08003804
 800305c:	080037c4 	.word	0x080037c4

08003060 <__sflush_r>:
 8003060:	898a      	ldrh	r2, [r1, #12]
 8003062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003066:	4605      	mov	r5, r0
 8003068:	0710      	lsls	r0, r2, #28
 800306a:	460c      	mov	r4, r1
 800306c:	d458      	bmi.n	8003120 <__sflush_r+0xc0>
 800306e:	684b      	ldr	r3, [r1, #4]
 8003070:	2b00      	cmp	r3, #0
 8003072:	dc05      	bgt.n	8003080 <__sflush_r+0x20>
 8003074:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003076:	2b00      	cmp	r3, #0
 8003078:	dc02      	bgt.n	8003080 <__sflush_r+0x20>
 800307a:	2000      	movs	r0, #0
 800307c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003080:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003082:	2e00      	cmp	r6, #0
 8003084:	d0f9      	beq.n	800307a <__sflush_r+0x1a>
 8003086:	2300      	movs	r3, #0
 8003088:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800308c:	682f      	ldr	r7, [r5, #0]
 800308e:	602b      	str	r3, [r5, #0]
 8003090:	d032      	beq.n	80030f8 <__sflush_r+0x98>
 8003092:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003094:	89a3      	ldrh	r3, [r4, #12]
 8003096:	075a      	lsls	r2, r3, #29
 8003098:	d505      	bpl.n	80030a6 <__sflush_r+0x46>
 800309a:	6863      	ldr	r3, [r4, #4]
 800309c:	1ac0      	subs	r0, r0, r3
 800309e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80030a0:	b10b      	cbz	r3, 80030a6 <__sflush_r+0x46>
 80030a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030a4:	1ac0      	subs	r0, r0, r3
 80030a6:	2300      	movs	r3, #0
 80030a8:	4602      	mov	r2, r0
 80030aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80030ac:	6a21      	ldr	r1, [r4, #32]
 80030ae:	4628      	mov	r0, r5
 80030b0:	47b0      	blx	r6
 80030b2:	1c43      	adds	r3, r0, #1
 80030b4:	89a3      	ldrh	r3, [r4, #12]
 80030b6:	d106      	bne.n	80030c6 <__sflush_r+0x66>
 80030b8:	6829      	ldr	r1, [r5, #0]
 80030ba:	291d      	cmp	r1, #29
 80030bc:	d82c      	bhi.n	8003118 <__sflush_r+0xb8>
 80030be:	4a2a      	ldr	r2, [pc, #168]	; (8003168 <__sflush_r+0x108>)
 80030c0:	40ca      	lsrs	r2, r1
 80030c2:	07d6      	lsls	r6, r2, #31
 80030c4:	d528      	bpl.n	8003118 <__sflush_r+0xb8>
 80030c6:	2200      	movs	r2, #0
 80030c8:	6062      	str	r2, [r4, #4]
 80030ca:	04d9      	lsls	r1, r3, #19
 80030cc:	6922      	ldr	r2, [r4, #16]
 80030ce:	6022      	str	r2, [r4, #0]
 80030d0:	d504      	bpl.n	80030dc <__sflush_r+0x7c>
 80030d2:	1c42      	adds	r2, r0, #1
 80030d4:	d101      	bne.n	80030da <__sflush_r+0x7a>
 80030d6:	682b      	ldr	r3, [r5, #0]
 80030d8:	b903      	cbnz	r3, 80030dc <__sflush_r+0x7c>
 80030da:	6560      	str	r0, [r4, #84]	; 0x54
 80030dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030de:	602f      	str	r7, [r5, #0]
 80030e0:	2900      	cmp	r1, #0
 80030e2:	d0ca      	beq.n	800307a <__sflush_r+0x1a>
 80030e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80030e8:	4299      	cmp	r1, r3
 80030ea:	d002      	beq.n	80030f2 <__sflush_r+0x92>
 80030ec:	4628      	mov	r0, r5
 80030ee:	f000 f9d5 	bl	800349c <_free_r>
 80030f2:	2000      	movs	r0, #0
 80030f4:	6360      	str	r0, [r4, #52]	; 0x34
 80030f6:	e7c1      	b.n	800307c <__sflush_r+0x1c>
 80030f8:	6a21      	ldr	r1, [r4, #32]
 80030fa:	2301      	movs	r3, #1
 80030fc:	4628      	mov	r0, r5
 80030fe:	47b0      	blx	r6
 8003100:	1c41      	adds	r1, r0, #1
 8003102:	d1c7      	bne.n	8003094 <__sflush_r+0x34>
 8003104:	682b      	ldr	r3, [r5, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d0c4      	beq.n	8003094 <__sflush_r+0x34>
 800310a:	2b1d      	cmp	r3, #29
 800310c:	d001      	beq.n	8003112 <__sflush_r+0xb2>
 800310e:	2b16      	cmp	r3, #22
 8003110:	d101      	bne.n	8003116 <__sflush_r+0xb6>
 8003112:	602f      	str	r7, [r5, #0]
 8003114:	e7b1      	b.n	800307a <__sflush_r+0x1a>
 8003116:	89a3      	ldrh	r3, [r4, #12]
 8003118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800311c:	81a3      	strh	r3, [r4, #12]
 800311e:	e7ad      	b.n	800307c <__sflush_r+0x1c>
 8003120:	690f      	ldr	r7, [r1, #16]
 8003122:	2f00      	cmp	r7, #0
 8003124:	d0a9      	beq.n	800307a <__sflush_r+0x1a>
 8003126:	0793      	lsls	r3, r2, #30
 8003128:	680e      	ldr	r6, [r1, #0]
 800312a:	bf08      	it	eq
 800312c:	694b      	ldreq	r3, [r1, #20]
 800312e:	600f      	str	r7, [r1, #0]
 8003130:	bf18      	it	ne
 8003132:	2300      	movne	r3, #0
 8003134:	eba6 0807 	sub.w	r8, r6, r7
 8003138:	608b      	str	r3, [r1, #8]
 800313a:	f1b8 0f00 	cmp.w	r8, #0
 800313e:	dd9c      	ble.n	800307a <__sflush_r+0x1a>
 8003140:	6a21      	ldr	r1, [r4, #32]
 8003142:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003144:	4643      	mov	r3, r8
 8003146:	463a      	mov	r2, r7
 8003148:	4628      	mov	r0, r5
 800314a:	47b0      	blx	r6
 800314c:	2800      	cmp	r0, #0
 800314e:	dc06      	bgt.n	800315e <__sflush_r+0xfe>
 8003150:	89a3      	ldrh	r3, [r4, #12]
 8003152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003156:	81a3      	strh	r3, [r4, #12]
 8003158:	f04f 30ff 	mov.w	r0, #4294967295
 800315c:	e78e      	b.n	800307c <__sflush_r+0x1c>
 800315e:	4407      	add	r7, r0
 8003160:	eba8 0800 	sub.w	r8, r8, r0
 8003164:	e7e9      	b.n	800313a <__sflush_r+0xda>
 8003166:	bf00      	nop
 8003168:	20400001 	.word	0x20400001

0800316c <_fflush_r>:
 800316c:	b538      	push	{r3, r4, r5, lr}
 800316e:	690b      	ldr	r3, [r1, #16]
 8003170:	4605      	mov	r5, r0
 8003172:	460c      	mov	r4, r1
 8003174:	b913      	cbnz	r3, 800317c <_fflush_r+0x10>
 8003176:	2500      	movs	r5, #0
 8003178:	4628      	mov	r0, r5
 800317a:	bd38      	pop	{r3, r4, r5, pc}
 800317c:	b118      	cbz	r0, 8003186 <_fflush_r+0x1a>
 800317e:	6983      	ldr	r3, [r0, #24]
 8003180:	b90b      	cbnz	r3, 8003186 <_fflush_r+0x1a>
 8003182:	f000 f887 	bl	8003294 <__sinit>
 8003186:	4b14      	ldr	r3, [pc, #80]	; (80031d8 <_fflush_r+0x6c>)
 8003188:	429c      	cmp	r4, r3
 800318a:	d11b      	bne.n	80031c4 <_fflush_r+0x58>
 800318c:	686c      	ldr	r4, [r5, #4]
 800318e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0ef      	beq.n	8003176 <_fflush_r+0xa>
 8003196:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003198:	07d0      	lsls	r0, r2, #31
 800319a:	d404      	bmi.n	80031a6 <_fflush_r+0x3a>
 800319c:	0599      	lsls	r1, r3, #22
 800319e:	d402      	bmi.n	80031a6 <_fflush_r+0x3a>
 80031a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031a2:	f000 f915 	bl	80033d0 <__retarget_lock_acquire_recursive>
 80031a6:	4628      	mov	r0, r5
 80031a8:	4621      	mov	r1, r4
 80031aa:	f7ff ff59 	bl	8003060 <__sflush_r>
 80031ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80031b0:	07da      	lsls	r2, r3, #31
 80031b2:	4605      	mov	r5, r0
 80031b4:	d4e0      	bmi.n	8003178 <_fflush_r+0xc>
 80031b6:	89a3      	ldrh	r3, [r4, #12]
 80031b8:	059b      	lsls	r3, r3, #22
 80031ba:	d4dd      	bmi.n	8003178 <_fflush_r+0xc>
 80031bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031be:	f000 f908 	bl	80033d2 <__retarget_lock_release_recursive>
 80031c2:	e7d9      	b.n	8003178 <_fflush_r+0xc>
 80031c4:	4b05      	ldr	r3, [pc, #20]	; (80031dc <_fflush_r+0x70>)
 80031c6:	429c      	cmp	r4, r3
 80031c8:	d101      	bne.n	80031ce <_fflush_r+0x62>
 80031ca:	68ac      	ldr	r4, [r5, #8]
 80031cc:	e7df      	b.n	800318e <_fflush_r+0x22>
 80031ce:	4b04      	ldr	r3, [pc, #16]	; (80031e0 <_fflush_r+0x74>)
 80031d0:	429c      	cmp	r4, r3
 80031d2:	bf08      	it	eq
 80031d4:	68ec      	ldreq	r4, [r5, #12]
 80031d6:	e7da      	b.n	800318e <_fflush_r+0x22>
 80031d8:	080037e4 	.word	0x080037e4
 80031dc:	08003804 	.word	0x08003804
 80031e0:	080037c4 	.word	0x080037c4

080031e4 <std>:
 80031e4:	2300      	movs	r3, #0
 80031e6:	b510      	push	{r4, lr}
 80031e8:	4604      	mov	r4, r0
 80031ea:	e9c0 3300 	strd	r3, r3, [r0]
 80031ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80031f2:	6083      	str	r3, [r0, #8]
 80031f4:	8181      	strh	r1, [r0, #12]
 80031f6:	6643      	str	r3, [r0, #100]	; 0x64
 80031f8:	81c2      	strh	r2, [r0, #14]
 80031fa:	6183      	str	r3, [r0, #24]
 80031fc:	4619      	mov	r1, r3
 80031fe:	2208      	movs	r2, #8
 8003200:	305c      	adds	r0, #92	; 0x5c
 8003202:	f7ff fdef 	bl	8002de4 <memset>
 8003206:	4b05      	ldr	r3, [pc, #20]	; (800321c <std+0x38>)
 8003208:	6263      	str	r3, [r4, #36]	; 0x24
 800320a:	4b05      	ldr	r3, [pc, #20]	; (8003220 <std+0x3c>)
 800320c:	62a3      	str	r3, [r4, #40]	; 0x28
 800320e:	4b05      	ldr	r3, [pc, #20]	; (8003224 <std+0x40>)
 8003210:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003212:	4b05      	ldr	r3, [pc, #20]	; (8003228 <std+0x44>)
 8003214:	6224      	str	r4, [r4, #32]
 8003216:	6323      	str	r3, [r4, #48]	; 0x30
 8003218:	bd10      	pop	{r4, pc}
 800321a:	bf00      	nop
 800321c:	08003611 	.word	0x08003611
 8003220:	08003633 	.word	0x08003633
 8003224:	0800366b 	.word	0x0800366b
 8003228:	0800368f 	.word	0x0800368f

0800322c <_cleanup_r>:
 800322c:	4901      	ldr	r1, [pc, #4]	; (8003234 <_cleanup_r+0x8>)
 800322e:	f000 b8af 	b.w	8003390 <_fwalk_reent>
 8003232:	bf00      	nop
 8003234:	0800316d 	.word	0x0800316d

08003238 <__sfmoreglue>:
 8003238:	b570      	push	{r4, r5, r6, lr}
 800323a:	1e4a      	subs	r2, r1, #1
 800323c:	2568      	movs	r5, #104	; 0x68
 800323e:	4355      	muls	r5, r2
 8003240:	460e      	mov	r6, r1
 8003242:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003246:	f000 f979 	bl	800353c <_malloc_r>
 800324a:	4604      	mov	r4, r0
 800324c:	b140      	cbz	r0, 8003260 <__sfmoreglue+0x28>
 800324e:	2100      	movs	r1, #0
 8003250:	e9c0 1600 	strd	r1, r6, [r0]
 8003254:	300c      	adds	r0, #12
 8003256:	60a0      	str	r0, [r4, #8]
 8003258:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800325c:	f7ff fdc2 	bl	8002de4 <memset>
 8003260:	4620      	mov	r0, r4
 8003262:	bd70      	pop	{r4, r5, r6, pc}

08003264 <__sfp_lock_acquire>:
 8003264:	4801      	ldr	r0, [pc, #4]	; (800326c <__sfp_lock_acquire+0x8>)
 8003266:	f000 b8b3 	b.w	80033d0 <__retarget_lock_acquire_recursive>
 800326a:	bf00      	nop
 800326c:	20000230 	.word	0x20000230

08003270 <__sfp_lock_release>:
 8003270:	4801      	ldr	r0, [pc, #4]	; (8003278 <__sfp_lock_release+0x8>)
 8003272:	f000 b8ae 	b.w	80033d2 <__retarget_lock_release_recursive>
 8003276:	bf00      	nop
 8003278:	20000230 	.word	0x20000230

0800327c <__sinit_lock_acquire>:
 800327c:	4801      	ldr	r0, [pc, #4]	; (8003284 <__sinit_lock_acquire+0x8>)
 800327e:	f000 b8a7 	b.w	80033d0 <__retarget_lock_acquire_recursive>
 8003282:	bf00      	nop
 8003284:	2000022b 	.word	0x2000022b

08003288 <__sinit_lock_release>:
 8003288:	4801      	ldr	r0, [pc, #4]	; (8003290 <__sinit_lock_release+0x8>)
 800328a:	f000 b8a2 	b.w	80033d2 <__retarget_lock_release_recursive>
 800328e:	bf00      	nop
 8003290:	2000022b 	.word	0x2000022b

08003294 <__sinit>:
 8003294:	b510      	push	{r4, lr}
 8003296:	4604      	mov	r4, r0
 8003298:	f7ff fff0 	bl	800327c <__sinit_lock_acquire>
 800329c:	69a3      	ldr	r3, [r4, #24]
 800329e:	b11b      	cbz	r3, 80032a8 <__sinit+0x14>
 80032a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032a4:	f7ff bff0 	b.w	8003288 <__sinit_lock_release>
 80032a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80032ac:	6523      	str	r3, [r4, #80]	; 0x50
 80032ae:	4b13      	ldr	r3, [pc, #76]	; (80032fc <__sinit+0x68>)
 80032b0:	4a13      	ldr	r2, [pc, #76]	; (8003300 <__sinit+0x6c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80032b6:	42a3      	cmp	r3, r4
 80032b8:	bf04      	itt	eq
 80032ba:	2301      	moveq	r3, #1
 80032bc:	61a3      	streq	r3, [r4, #24]
 80032be:	4620      	mov	r0, r4
 80032c0:	f000 f820 	bl	8003304 <__sfp>
 80032c4:	6060      	str	r0, [r4, #4]
 80032c6:	4620      	mov	r0, r4
 80032c8:	f000 f81c 	bl	8003304 <__sfp>
 80032cc:	60a0      	str	r0, [r4, #8]
 80032ce:	4620      	mov	r0, r4
 80032d0:	f000 f818 	bl	8003304 <__sfp>
 80032d4:	2200      	movs	r2, #0
 80032d6:	60e0      	str	r0, [r4, #12]
 80032d8:	2104      	movs	r1, #4
 80032da:	6860      	ldr	r0, [r4, #4]
 80032dc:	f7ff ff82 	bl	80031e4 <std>
 80032e0:	68a0      	ldr	r0, [r4, #8]
 80032e2:	2201      	movs	r2, #1
 80032e4:	2109      	movs	r1, #9
 80032e6:	f7ff ff7d 	bl	80031e4 <std>
 80032ea:	68e0      	ldr	r0, [r4, #12]
 80032ec:	2202      	movs	r2, #2
 80032ee:	2112      	movs	r1, #18
 80032f0:	f7ff ff78 	bl	80031e4 <std>
 80032f4:	2301      	movs	r3, #1
 80032f6:	61a3      	str	r3, [r4, #24]
 80032f8:	e7d2      	b.n	80032a0 <__sinit+0xc>
 80032fa:	bf00      	nop
 80032fc:	080037c0 	.word	0x080037c0
 8003300:	0800322d 	.word	0x0800322d

08003304 <__sfp>:
 8003304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003306:	4607      	mov	r7, r0
 8003308:	f7ff ffac 	bl	8003264 <__sfp_lock_acquire>
 800330c:	4b1e      	ldr	r3, [pc, #120]	; (8003388 <__sfp+0x84>)
 800330e:	681e      	ldr	r6, [r3, #0]
 8003310:	69b3      	ldr	r3, [r6, #24]
 8003312:	b913      	cbnz	r3, 800331a <__sfp+0x16>
 8003314:	4630      	mov	r0, r6
 8003316:	f7ff ffbd 	bl	8003294 <__sinit>
 800331a:	3648      	adds	r6, #72	; 0x48
 800331c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003320:	3b01      	subs	r3, #1
 8003322:	d503      	bpl.n	800332c <__sfp+0x28>
 8003324:	6833      	ldr	r3, [r6, #0]
 8003326:	b30b      	cbz	r3, 800336c <__sfp+0x68>
 8003328:	6836      	ldr	r6, [r6, #0]
 800332a:	e7f7      	b.n	800331c <__sfp+0x18>
 800332c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003330:	b9d5      	cbnz	r5, 8003368 <__sfp+0x64>
 8003332:	4b16      	ldr	r3, [pc, #88]	; (800338c <__sfp+0x88>)
 8003334:	60e3      	str	r3, [r4, #12]
 8003336:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800333a:	6665      	str	r5, [r4, #100]	; 0x64
 800333c:	f000 f847 	bl	80033ce <__retarget_lock_init_recursive>
 8003340:	f7ff ff96 	bl	8003270 <__sfp_lock_release>
 8003344:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003348:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800334c:	6025      	str	r5, [r4, #0]
 800334e:	61a5      	str	r5, [r4, #24]
 8003350:	2208      	movs	r2, #8
 8003352:	4629      	mov	r1, r5
 8003354:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003358:	f7ff fd44 	bl	8002de4 <memset>
 800335c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003360:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003364:	4620      	mov	r0, r4
 8003366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003368:	3468      	adds	r4, #104	; 0x68
 800336a:	e7d9      	b.n	8003320 <__sfp+0x1c>
 800336c:	2104      	movs	r1, #4
 800336e:	4638      	mov	r0, r7
 8003370:	f7ff ff62 	bl	8003238 <__sfmoreglue>
 8003374:	4604      	mov	r4, r0
 8003376:	6030      	str	r0, [r6, #0]
 8003378:	2800      	cmp	r0, #0
 800337a:	d1d5      	bne.n	8003328 <__sfp+0x24>
 800337c:	f7ff ff78 	bl	8003270 <__sfp_lock_release>
 8003380:	230c      	movs	r3, #12
 8003382:	603b      	str	r3, [r7, #0]
 8003384:	e7ee      	b.n	8003364 <__sfp+0x60>
 8003386:	bf00      	nop
 8003388:	080037c0 	.word	0x080037c0
 800338c:	ffff0001 	.word	0xffff0001

08003390 <_fwalk_reent>:
 8003390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003394:	4606      	mov	r6, r0
 8003396:	4688      	mov	r8, r1
 8003398:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800339c:	2700      	movs	r7, #0
 800339e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80033a2:	f1b9 0901 	subs.w	r9, r9, #1
 80033a6:	d505      	bpl.n	80033b4 <_fwalk_reent+0x24>
 80033a8:	6824      	ldr	r4, [r4, #0]
 80033aa:	2c00      	cmp	r4, #0
 80033ac:	d1f7      	bne.n	800339e <_fwalk_reent+0xe>
 80033ae:	4638      	mov	r0, r7
 80033b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033b4:	89ab      	ldrh	r3, [r5, #12]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d907      	bls.n	80033ca <_fwalk_reent+0x3a>
 80033ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80033be:	3301      	adds	r3, #1
 80033c0:	d003      	beq.n	80033ca <_fwalk_reent+0x3a>
 80033c2:	4629      	mov	r1, r5
 80033c4:	4630      	mov	r0, r6
 80033c6:	47c0      	blx	r8
 80033c8:	4307      	orrs	r7, r0
 80033ca:	3568      	adds	r5, #104	; 0x68
 80033cc:	e7e9      	b.n	80033a2 <_fwalk_reent+0x12>

080033ce <__retarget_lock_init_recursive>:
 80033ce:	4770      	bx	lr

080033d0 <__retarget_lock_acquire_recursive>:
 80033d0:	4770      	bx	lr

080033d2 <__retarget_lock_release_recursive>:
 80033d2:	4770      	bx	lr

080033d4 <__swhatbuf_r>:
 80033d4:	b570      	push	{r4, r5, r6, lr}
 80033d6:	460e      	mov	r6, r1
 80033d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033dc:	2900      	cmp	r1, #0
 80033de:	b096      	sub	sp, #88	; 0x58
 80033e0:	4614      	mov	r4, r2
 80033e2:	461d      	mov	r5, r3
 80033e4:	da07      	bge.n	80033f6 <__swhatbuf_r+0x22>
 80033e6:	2300      	movs	r3, #0
 80033e8:	602b      	str	r3, [r5, #0]
 80033ea:	89b3      	ldrh	r3, [r6, #12]
 80033ec:	061a      	lsls	r2, r3, #24
 80033ee:	d410      	bmi.n	8003412 <__swhatbuf_r+0x3e>
 80033f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033f4:	e00e      	b.n	8003414 <__swhatbuf_r+0x40>
 80033f6:	466a      	mov	r2, sp
 80033f8:	f000 f970 	bl	80036dc <_fstat_r>
 80033fc:	2800      	cmp	r0, #0
 80033fe:	dbf2      	blt.n	80033e6 <__swhatbuf_r+0x12>
 8003400:	9a01      	ldr	r2, [sp, #4]
 8003402:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003406:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800340a:	425a      	negs	r2, r3
 800340c:	415a      	adcs	r2, r3
 800340e:	602a      	str	r2, [r5, #0]
 8003410:	e7ee      	b.n	80033f0 <__swhatbuf_r+0x1c>
 8003412:	2340      	movs	r3, #64	; 0x40
 8003414:	2000      	movs	r0, #0
 8003416:	6023      	str	r3, [r4, #0]
 8003418:	b016      	add	sp, #88	; 0x58
 800341a:	bd70      	pop	{r4, r5, r6, pc}

0800341c <__smakebuf_r>:
 800341c:	898b      	ldrh	r3, [r1, #12]
 800341e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003420:	079d      	lsls	r5, r3, #30
 8003422:	4606      	mov	r6, r0
 8003424:	460c      	mov	r4, r1
 8003426:	d507      	bpl.n	8003438 <__smakebuf_r+0x1c>
 8003428:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800342c:	6023      	str	r3, [r4, #0]
 800342e:	6123      	str	r3, [r4, #16]
 8003430:	2301      	movs	r3, #1
 8003432:	6163      	str	r3, [r4, #20]
 8003434:	b002      	add	sp, #8
 8003436:	bd70      	pop	{r4, r5, r6, pc}
 8003438:	ab01      	add	r3, sp, #4
 800343a:	466a      	mov	r2, sp
 800343c:	f7ff ffca 	bl	80033d4 <__swhatbuf_r>
 8003440:	9900      	ldr	r1, [sp, #0]
 8003442:	4605      	mov	r5, r0
 8003444:	4630      	mov	r0, r6
 8003446:	f000 f879 	bl	800353c <_malloc_r>
 800344a:	b948      	cbnz	r0, 8003460 <__smakebuf_r+0x44>
 800344c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003450:	059a      	lsls	r2, r3, #22
 8003452:	d4ef      	bmi.n	8003434 <__smakebuf_r+0x18>
 8003454:	f023 0303 	bic.w	r3, r3, #3
 8003458:	f043 0302 	orr.w	r3, r3, #2
 800345c:	81a3      	strh	r3, [r4, #12]
 800345e:	e7e3      	b.n	8003428 <__smakebuf_r+0xc>
 8003460:	4b0d      	ldr	r3, [pc, #52]	; (8003498 <__smakebuf_r+0x7c>)
 8003462:	62b3      	str	r3, [r6, #40]	; 0x28
 8003464:	89a3      	ldrh	r3, [r4, #12]
 8003466:	6020      	str	r0, [r4, #0]
 8003468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800346c:	81a3      	strh	r3, [r4, #12]
 800346e:	9b00      	ldr	r3, [sp, #0]
 8003470:	6163      	str	r3, [r4, #20]
 8003472:	9b01      	ldr	r3, [sp, #4]
 8003474:	6120      	str	r0, [r4, #16]
 8003476:	b15b      	cbz	r3, 8003490 <__smakebuf_r+0x74>
 8003478:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800347c:	4630      	mov	r0, r6
 800347e:	f000 f93f 	bl	8003700 <_isatty_r>
 8003482:	b128      	cbz	r0, 8003490 <__smakebuf_r+0x74>
 8003484:	89a3      	ldrh	r3, [r4, #12]
 8003486:	f023 0303 	bic.w	r3, r3, #3
 800348a:	f043 0301 	orr.w	r3, r3, #1
 800348e:	81a3      	strh	r3, [r4, #12]
 8003490:	89a0      	ldrh	r0, [r4, #12]
 8003492:	4305      	orrs	r5, r0
 8003494:	81a5      	strh	r5, [r4, #12]
 8003496:	e7cd      	b.n	8003434 <__smakebuf_r+0x18>
 8003498:	0800322d 	.word	0x0800322d

0800349c <_free_r>:
 800349c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800349e:	2900      	cmp	r1, #0
 80034a0:	d048      	beq.n	8003534 <_free_r+0x98>
 80034a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034a6:	9001      	str	r0, [sp, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f1a1 0404 	sub.w	r4, r1, #4
 80034ae:	bfb8      	it	lt
 80034b0:	18e4      	addlt	r4, r4, r3
 80034b2:	f000 f947 	bl	8003744 <__malloc_lock>
 80034b6:	4a20      	ldr	r2, [pc, #128]	; (8003538 <_free_r+0x9c>)
 80034b8:	9801      	ldr	r0, [sp, #4]
 80034ba:	6813      	ldr	r3, [r2, #0]
 80034bc:	4615      	mov	r5, r2
 80034be:	b933      	cbnz	r3, 80034ce <_free_r+0x32>
 80034c0:	6063      	str	r3, [r4, #4]
 80034c2:	6014      	str	r4, [r2, #0]
 80034c4:	b003      	add	sp, #12
 80034c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80034ca:	f000 b941 	b.w	8003750 <__malloc_unlock>
 80034ce:	42a3      	cmp	r3, r4
 80034d0:	d90b      	bls.n	80034ea <_free_r+0x4e>
 80034d2:	6821      	ldr	r1, [r4, #0]
 80034d4:	1862      	adds	r2, r4, r1
 80034d6:	4293      	cmp	r3, r2
 80034d8:	bf04      	itt	eq
 80034da:	681a      	ldreq	r2, [r3, #0]
 80034dc:	685b      	ldreq	r3, [r3, #4]
 80034de:	6063      	str	r3, [r4, #4]
 80034e0:	bf04      	itt	eq
 80034e2:	1852      	addeq	r2, r2, r1
 80034e4:	6022      	streq	r2, [r4, #0]
 80034e6:	602c      	str	r4, [r5, #0]
 80034e8:	e7ec      	b.n	80034c4 <_free_r+0x28>
 80034ea:	461a      	mov	r2, r3
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	b10b      	cbz	r3, 80034f4 <_free_r+0x58>
 80034f0:	42a3      	cmp	r3, r4
 80034f2:	d9fa      	bls.n	80034ea <_free_r+0x4e>
 80034f4:	6811      	ldr	r1, [r2, #0]
 80034f6:	1855      	adds	r5, r2, r1
 80034f8:	42a5      	cmp	r5, r4
 80034fa:	d10b      	bne.n	8003514 <_free_r+0x78>
 80034fc:	6824      	ldr	r4, [r4, #0]
 80034fe:	4421      	add	r1, r4
 8003500:	1854      	adds	r4, r2, r1
 8003502:	42a3      	cmp	r3, r4
 8003504:	6011      	str	r1, [r2, #0]
 8003506:	d1dd      	bne.n	80034c4 <_free_r+0x28>
 8003508:	681c      	ldr	r4, [r3, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	6053      	str	r3, [r2, #4]
 800350e:	4421      	add	r1, r4
 8003510:	6011      	str	r1, [r2, #0]
 8003512:	e7d7      	b.n	80034c4 <_free_r+0x28>
 8003514:	d902      	bls.n	800351c <_free_r+0x80>
 8003516:	230c      	movs	r3, #12
 8003518:	6003      	str	r3, [r0, #0]
 800351a:	e7d3      	b.n	80034c4 <_free_r+0x28>
 800351c:	6825      	ldr	r5, [r4, #0]
 800351e:	1961      	adds	r1, r4, r5
 8003520:	428b      	cmp	r3, r1
 8003522:	bf04      	itt	eq
 8003524:	6819      	ldreq	r1, [r3, #0]
 8003526:	685b      	ldreq	r3, [r3, #4]
 8003528:	6063      	str	r3, [r4, #4]
 800352a:	bf04      	itt	eq
 800352c:	1949      	addeq	r1, r1, r5
 800352e:	6021      	streq	r1, [r4, #0]
 8003530:	6054      	str	r4, [r2, #4]
 8003532:	e7c7      	b.n	80034c4 <_free_r+0x28>
 8003534:	b003      	add	sp, #12
 8003536:	bd30      	pop	{r4, r5, pc}
 8003538:	20000094 	.word	0x20000094

0800353c <_malloc_r>:
 800353c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800353e:	1ccd      	adds	r5, r1, #3
 8003540:	f025 0503 	bic.w	r5, r5, #3
 8003544:	3508      	adds	r5, #8
 8003546:	2d0c      	cmp	r5, #12
 8003548:	bf38      	it	cc
 800354a:	250c      	movcc	r5, #12
 800354c:	2d00      	cmp	r5, #0
 800354e:	4606      	mov	r6, r0
 8003550:	db01      	blt.n	8003556 <_malloc_r+0x1a>
 8003552:	42a9      	cmp	r1, r5
 8003554:	d903      	bls.n	800355e <_malloc_r+0x22>
 8003556:	230c      	movs	r3, #12
 8003558:	6033      	str	r3, [r6, #0]
 800355a:	2000      	movs	r0, #0
 800355c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800355e:	f000 f8f1 	bl	8003744 <__malloc_lock>
 8003562:	4921      	ldr	r1, [pc, #132]	; (80035e8 <_malloc_r+0xac>)
 8003564:	680a      	ldr	r2, [r1, #0]
 8003566:	4614      	mov	r4, r2
 8003568:	b99c      	cbnz	r4, 8003592 <_malloc_r+0x56>
 800356a:	4f20      	ldr	r7, [pc, #128]	; (80035ec <_malloc_r+0xb0>)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	b923      	cbnz	r3, 800357a <_malloc_r+0x3e>
 8003570:	4621      	mov	r1, r4
 8003572:	4630      	mov	r0, r6
 8003574:	f000 f83c 	bl	80035f0 <_sbrk_r>
 8003578:	6038      	str	r0, [r7, #0]
 800357a:	4629      	mov	r1, r5
 800357c:	4630      	mov	r0, r6
 800357e:	f000 f837 	bl	80035f0 <_sbrk_r>
 8003582:	1c43      	adds	r3, r0, #1
 8003584:	d123      	bne.n	80035ce <_malloc_r+0x92>
 8003586:	230c      	movs	r3, #12
 8003588:	6033      	str	r3, [r6, #0]
 800358a:	4630      	mov	r0, r6
 800358c:	f000 f8e0 	bl	8003750 <__malloc_unlock>
 8003590:	e7e3      	b.n	800355a <_malloc_r+0x1e>
 8003592:	6823      	ldr	r3, [r4, #0]
 8003594:	1b5b      	subs	r3, r3, r5
 8003596:	d417      	bmi.n	80035c8 <_malloc_r+0x8c>
 8003598:	2b0b      	cmp	r3, #11
 800359a:	d903      	bls.n	80035a4 <_malloc_r+0x68>
 800359c:	6023      	str	r3, [r4, #0]
 800359e:	441c      	add	r4, r3
 80035a0:	6025      	str	r5, [r4, #0]
 80035a2:	e004      	b.n	80035ae <_malloc_r+0x72>
 80035a4:	6863      	ldr	r3, [r4, #4]
 80035a6:	42a2      	cmp	r2, r4
 80035a8:	bf0c      	ite	eq
 80035aa:	600b      	streq	r3, [r1, #0]
 80035ac:	6053      	strne	r3, [r2, #4]
 80035ae:	4630      	mov	r0, r6
 80035b0:	f000 f8ce 	bl	8003750 <__malloc_unlock>
 80035b4:	f104 000b 	add.w	r0, r4, #11
 80035b8:	1d23      	adds	r3, r4, #4
 80035ba:	f020 0007 	bic.w	r0, r0, #7
 80035be:	1ac2      	subs	r2, r0, r3
 80035c0:	d0cc      	beq.n	800355c <_malloc_r+0x20>
 80035c2:	1a1b      	subs	r3, r3, r0
 80035c4:	50a3      	str	r3, [r4, r2]
 80035c6:	e7c9      	b.n	800355c <_malloc_r+0x20>
 80035c8:	4622      	mov	r2, r4
 80035ca:	6864      	ldr	r4, [r4, #4]
 80035cc:	e7cc      	b.n	8003568 <_malloc_r+0x2c>
 80035ce:	1cc4      	adds	r4, r0, #3
 80035d0:	f024 0403 	bic.w	r4, r4, #3
 80035d4:	42a0      	cmp	r0, r4
 80035d6:	d0e3      	beq.n	80035a0 <_malloc_r+0x64>
 80035d8:	1a21      	subs	r1, r4, r0
 80035da:	4630      	mov	r0, r6
 80035dc:	f000 f808 	bl	80035f0 <_sbrk_r>
 80035e0:	3001      	adds	r0, #1
 80035e2:	d1dd      	bne.n	80035a0 <_malloc_r+0x64>
 80035e4:	e7cf      	b.n	8003586 <_malloc_r+0x4a>
 80035e6:	bf00      	nop
 80035e8:	20000094 	.word	0x20000094
 80035ec:	20000098 	.word	0x20000098

080035f0 <_sbrk_r>:
 80035f0:	b538      	push	{r3, r4, r5, lr}
 80035f2:	4d06      	ldr	r5, [pc, #24]	; (800360c <_sbrk_r+0x1c>)
 80035f4:	2300      	movs	r3, #0
 80035f6:	4604      	mov	r4, r0
 80035f8:	4608      	mov	r0, r1
 80035fa:	602b      	str	r3, [r5, #0]
 80035fc:	f7fd fb42 	bl	8000c84 <_sbrk>
 8003600:	1c43      	adds	r3, r0, #1
 8003602:	d102      	bne.n	800360a <_sbrk_r+0x1a>
 8003604:	682b      	ldr	r3, [r5, #0]
 8003606:	b103      	cbz	r3, 800360a <_sbrk_r+0x1a>
 8003608:	6023      	str	r3, [r4, #0]
 800360a:	bd38      	pop	{r3, r4, r5, pc}
 800360c:	20000234 	.word	0x20000234

08003610 <__sread>:
 8003610:	b510      	push	{r4, lr}
 8003612:	460c      	mov	r4, r1
 8003614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003618:	f000 f8a0 	bl	800375c <_read_r>
 800361c:	2800      	cmp	r0, #0
 800361e:	bfab      	itete	ge
 8003620:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003622:	89a3      	ldrhlt	r3, [r4, #12]
 8003624:	181b      	addge	r3, r3, r0
 8003626:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800362a:	bfac      	ite	ge
 800362c:	6563      	strge	r3, [r4, #84]	; 0x54
 800362e:	81a3      	strhlt	r3, [r4, #12]
 8003630:	bd10      	pop	{r4, pc}

08003632 <__swrite>:
 8003632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003636:	461f      	mov	r7, r3
 8003638:	898b      	ldrh	r3, [r1, #12]
 800363a:	05db      	lsls	r3, r3, #23
 800363c:	4605      	mov	r5, r0
 800363e:	460c      	mov	r4, r1
 8003640:	4616      	mov	r6, r2
 8003642:	d505      	bpl.n	8003650 <__swrite+0x1e>
 8003644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003648:	2302      	movs	r3, #2
 800364a:	2200      	movs	r2, #0
 800364c:	f000 f868 	bl	8003720 <_lseek_r>
 8003650:	89a3      	ldrh	r3, [r4, #12]
 8003652:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003656:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800365a:	81a3      	strh	r3, [r4, #12]
 800365c:	4632      	mov	r2, r6
 800365e:	463b      	mov	r3, r7
 8003660:	4628      	mov	r0, r5
 8003662:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003666:	f000 b817 	b.w	8003698 <_write_r>

0800366a <__sseek>:
 800366a:	b510      	push	{r4, lr}
 800366c:	460c      	mov	r4, r1
 800366e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003672:	f000 f855 	bl	8003720 <_lseek_r>
 8003676:	1c43      	adds	r3, r0, #1
 8003678:	89a3      	ldrh	r3, [r4, #12]
 800367a:	bf15      	itete	ne
 800367c:	6560      	strne	r0, [r4, #84]	; 0x54
 800367e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003682:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003686:	81a3      	strheq	r3, [r4, #12]
 8003688:	bf18      	it	ne
 800368a:	81a3      	strhne	r3, [r4, #12]
 800368c:	bd10      	pop	{r4, pc}

0800368e <__sclose>:
 800368e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003692:	f000 b813 	b.w	80036bc <_close_r>
	...

08003698 <_write_r>:
 8003698:	b538      	push	{r3, r4, r5, lr}
 800369a:	4d07      	ldr	r5, [pc, #28]	; (80036b8 <_write_r+0x20>)
 800369c:	4604      	mov	r4, r0
 800369e:	4608      	mov	r0, r1
 80036a0:	4611      	mov	r1, r2
 80036a2:	2200      	movs	r2, #0
 80036a4:	602a      	str	r2, [r5, #0]
 80036a6:	461a      	mov	r2, r3
 80036a8:	f7fd f9a0 	bl	80009ec <_write>
 80036ac:	1c43      	adds	r3, r0, #1
 80036ae:	d102      	bne.n	80036b6 <_write_r+0x1e>
 80036b0:	682b      	ldr	r3, [r5, #0]
 80036b2:	b103      	cbz	r3, 80036b6 <_write_r+0x1e>
 80036b4:	6023      	str	r3, [r4, #0]
 80036b6:	bd38      	pop	{r3, r4, r5, pc}
 80036b8:	20000234 	.word	0x20000234

080036bc <_close_r>:
 80036bc:	b538      	push	{r3, r4, r5, lr}
 80036be:	4d06      	ldr	r5, [pc, #24]	; (80036d8 <_close_r+0x1c>)
 80036c0:	2300      	movs	r3, #0
 80036c2:	4604      	mov	r4, r0
 80036c4:	4608      	mov	r0, r1
 80036c6:	602b      	str	r3, [r5, #0]
 80036c8:	f7fd faa7 	bl	8000c1a <_close>
 80036cc:	1c43      	adds	r3, r0, #1
 80036ce:	d102      	bne.n	80036d6 <_close_r+0x1a>
 80036d0:	682b      	ldr	r3, [r5, #0]
 80036d2:	b103      	cbz	r3, 80036d6 <_close_r+0x1a>
 80036d4:	6023      	str	r3, [r4, #0]
 80036d6:	bd38      	pop	{r3, r4, r5, pc}
 80036d8:	20000234 	.word	0x20000234

080036dc <_fstat_r>:
 80036dc:	b538      	push	{r3, r4, r5, lr}
 80036de:	4d07      	ldr	r5, [pc, #28]	; (80036fc <_fstat_r+0x20>)
 80036e0:	2300      	movs	r3, #0
 80036e2:	4604      	mov	r4, r0
 80036e4:	4608      	mov	r0, r1
 80036e6:	4611      	mov	r1, r2
 80036e8:	602b      	str	r3, [r5, #0]
 80036ea:	f7fd faa2 	bl	8000c32 <_fstat>
 80036ee:	1c43      	adds	r3, r0, #1
 80036f0:	d102      	bne.n	80036f8 <_fstat_r+0x1c>
 80036f2:	682b      	ldr	r3, [r5, #0]
 80036f4:	b103      	cbz	r3, 80036f8 <_fstat_r+0x1c>
 80036f6:	6023      	str	r3, [r4, #0]
 80036f8:	bd38      	pop	{r3, r4, r5, pc}
 80036fa:	bf00      	nop
 80036fc:	20000234 	.word	0x20000234

08003700 <_isatty_r>:
 8003700:	b538      	push	{r3, r4, r5, lr}
 8003702:	4d06      	ldr	r5, [pc, #24]	; (800371c <_isatty_r+0x1c>)
 8003704:	2300      	movs	r3, #0
 8003706:	4604      	mov	r4, r0
 8003708:	4608      	mov	r0, r1
 800370a:	602b      	str	r3, [r5, #0]
 800370c:	f7fd faa1 	bl	8000c52 <_isatty>
 8003710:	1c43      	adds	r3, r0, #1
 8003712:	d102      	bne.n	800371a <_isatty_r+0x1a>
 8003714:	682b      	ldr	r3, [r5, #0]
 8003716:	b103      	cbz	r3, 800371a <_isatty_r+0x1a>
 8003718:	6023      	str	r3, [r4, #0]
 800371a:	bd38      	pop	{r3, r4, r5, pc}
 800371c:	20000234 	.word	0x20000234

08003720 <_lseek_r>:
 8003720:	b538      	push	{r3, r4, r5, lr}
 8003722:	4d07      	ldr	r5, [pc, #28]	; (8003740 <_lseek_r+0x20>)
 8003724:	4604      	mov	r4, r0
 8003726:	4608      	mov	r0, r1
 8003728:	4611      	mov	r1, r2
 800372a:	2200      	movs	r2, #0
 800372c:	602a      	str	r2, [r5, #0]
 800372e:	461a      	mov	r2, r3
 8003730:	f7fd fa9a 	bl	8000c68 <_lseek>
 8003734:	1c43      	adds	r3, r0, #1
 8003736:	d102      	bne.n	800373e <_lseek_r+0x1e>
 8003738:	682b      	ldr	r3, [r5, #0]
 800373a:	b103      	cbz	r3, 800373e <_lseek_r+0x1e>
 800373c:	6023      	str	r3, [r4, #0]
 800373e:	bd38      	pop	{r3, r4, r5, pc}
 8003740:	20000234 	.word	0x20000234

08003744 <__malloc_lock>:
 8003744:	4801      	ldr	r0, [pc, #4]	; (800374c <__malloc_lock+0x8>)
 8003746:	f7ff be43 	b.w	80033d0 <__retarget_lock_acquire_recursive>
 800374a:	bf00      	nop
 800374c:	2000022c 	.word	0x2000022c

08003750 <__malloc_unlock>:
 8003750:	4801      	ldr	r0, [pc, #4]	; (8003758 <__malloc_unlock+0x8>)
 8003752:	f7ff be3e 	b.w	80033d2 <__retarget_lock_release_recursive>
 8003756:	bf00      	nop
 8003758:	2000022c 	.word	0x2000022c

0800375c <_read_r>:
 800375c:	b538      	push	{r3, r4, r5, lr}
 800375e:	4d07      	ldr	r5, [pc, #28]	; (800377c <_read_r+0x20>)
 8003760:	4604      	mov	r4, r0
 8003762:	4608      	mov	r0, r1
 8003764:	4611      	mov	r1, r2
 8003766:	2200      	movs	r2, #0
 8003768:	602a      	str	r2, [r5, #0]
 800376a:	461a      	mov	r2, r3
 800376c:	f7fd fa38 	bl	8000be0 <_read>
 8003770:	1c43      	adds	r3, r0, #1
 8003772:	d102      	bne.n	800377a <_read_r+0x1e>
 8003774:	682b      	ldr	r3, [r5, #0]
 8003776:	b103      	cbz	r3, 800377a <_read_r+0x1e>
 8003778:	6023      	str	r3, [r4, #0]
 800377a:	bd38      	pop	{r3, r4, r5, pc}
 800377c:	20000234 	.word	0x20000234

08003780 <_init>:
 8003780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003782:	bf00      	nop
 8003784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003786:	bc08      	pop	{r3}
 8003788:	469e      	mov	lr, r3
 800378a:	4770      	bx	lr

0800378c <_fini>:
 800378c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800378e:	bf00      	nop
 8003790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003792:	bc08      	pop	{r3}
 8003794:	469e      	mov	lr, r3
 8003796:	4770      	bx	lr
