

================================================================
== Vivado HLS Report for 'Inverse'
================================================================
* Date:           Fri Jan 31 23:06:02 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.501|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    8|    1|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 2  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 4  |    4|    4|         1|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    320|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    224|
|Register         |        -|      -|     110|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     110|    544|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |xf_division_lut_U  |Inverse_xf_divisibkb  |        4|  0|   0|  2049|   16|     1|        32784|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |        4|  0|   0|  2049|   16|     1|        32784|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |B_L_fu_355_p2     |     +    |      0|  0|  15|           5|           5|
    |pos_4_fu_375_p2   |     +    |      0|  0|  12|           3|           1|
    |pos_5_fu_410_p2   |     +    |      0|  0|  12|           3|           1|
    |pos_7_fu_445_p2   |     +    |      0|  0|  12|           3|           1|
    |pos_fu_320_p2     |     +    |      0|  0|  12|           3|           1|
    |tmp_33_fu_361_p2  |     +    |      0|  0|  15|           2|           5|
    |N_fu_521_p2       |     -    |      0|  0|  15|           5|           5|
    |tmp_15_fu_326_p2  |     -    |      0|  0|  12|           2|           3|
    |tmp_21_fu_381_p2  |     -    |      0|  0|  12|           2|           3|
    |tmp_25_fu_451_p2  |     -    |      0|  0|  12|           2|           3|
    |tmp_29_fu_416_p2  |     -    |      0|  0|  12|           2|           3|
    |ap_condition_171  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_174  |    and   |      0|  0|   2|           1|           1|
    |tmp_10_fu_300_p2  |   icmp   |      0|  0|   9|           4|           1|
    |tmp_11_fu_306_p2  |   icmp   |      0|  0|   9|           4|           1|
    |tmp_17_fu_341_p2  |   icmp   |      0|  0|   9|           4|           1|
    |tmp_23_fu_396_p2  |   icmp   |      0|  0|   9|           4|           1|
    |tmp_27_fu_466_p2  |   icmp   |      0|  0|   9|           4|           1|
    |tmp_31_fu_431_p2  |   icmp   |      0|  0|   9|           4|           1|
    |tmp_32_fu_472_p2  |   icmp   |      0|  0|  11|           5|           1|
    |tmp_8_fu_288_p2   |   icmp   |      0|  0|  13|          16|           1|
    |tmp_9_fu_294_p2   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_16_fu_336_p2  |   lshr   |      0|  0|  11|           4|           4|
    |tmp_22_fu_391_p2  |   lshr   |      0|  0|  11|           4|           4|
    |tmp_26_fu_461_p2  |   lshr   |      0|  0|  11|           4|           4|
    |tmp_30_fu_426_p2  |   lshr   |      0|  0|  11|           4|           4|
    |index_fu_508_p3   |  select  |      0|  0|  11|           1|          11|
    |tmp_34_fu_483_p2  |    shl   |      0|  0|  33|          15|          15|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 320|         115|          84|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |N_write_assign_reg_233                   |   9|          2|    8|         16|
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_phi_mux_N_write_assign_phi_fu_236_p4  |   9|          2|    8|         16|
    |ap_phi_mux_block_2_phi_fu_186_p8         |  27|          5|    4|         20|
    |ap_phi_mux_p_0_in_phi_fu_246_p4          |   9|          2|   16|         32|
    |ap_phi_mux_pos_6_phi_fu_169_p8           |  27|          5|    3|         15|
    |ap_return_0                              |   9|          2|   16|         32|
    |ap_return_1                              |   9|          2|    8|         16|
    |p_0_in_reg_242                           |   9|          2|   16|         32|
    |pos_6_ph1_reg_122                        |   9|          2|    3|          6|
    |pos_6_ph2_reg_133                        |   9|          2|    3|          6|
    |pos_6_ph3_reg_144                        |   9|          2|    3|          6|
    |pos_6_ph_reg_155                         |   9|          2|    3|          6|
    |tmp1_reg_111                             |   9|          2|    3|          6|
    |tmp_1_reg_200                            |   9|          2|    3|          6|
    |tmp_2_reg_211                            |   9|          2|    3|          6|
    |tmp_3_reg_222                            |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 224|         47|  104|        236|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |B_L_reg_606             |   5|   0|    5|          0|
    |N_write_assign_reg_233  |   8|   0|    8|          0|
    |ap_CS_fsm               |   8|   0|    8|          0|
    |ap_return_0_preg        |  16|   0|   32|         16|
    |ap_return_1_preg        |   8|   0|    8|          0|
    |p_0_in_reg_242          |  16|   0|   16|          0|
    |pos_6_ph1_reg_122       |   3|   0|    3|          0|
    |pos_6_ph2_reg_133       |   3|   0|    3|          0|
    |pos_6_ph3_reg_144       |   3|   0|    3|          0|
    |pos_6_ph_reg_155        |   3|   0|    3|          0|
    |tmp1_reg_111            |   3|   0|    3|          0|
    |tmp_10_reg_586          |   1|   0|    1|          0|
    |tmp_11_reg_590          |   1|   0|    1|          0|
    |tmp_1_reg_200           |   3|   0|    3|          0|
    |tmp_2_reg_211           |   3|   0|    3|          0|
    |tmp_33_reg_612          |   5|   0|    5|          0|
    |tmp_3_reg_222           |   3|   0|    3|          0|
    |tmp_8_reg_578           |   1|   0|    1|          0|
    |tmp_9_reg_582           |   1|   0|    1|          0|
    |tmpx_4_reg_563          |   4|   0|    4|          0|
    |tmpx_5_reg_568          |   4|   0|    4|          0|
    |tmpx_6_reg_573          |   4|   0|    4|          0|
    |tmpx_reg_558            |   4|   0|    4|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 110|   0|  126|         16|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_return_0  | out |   32| ap_ctrl_hs |    Inverse   | return value |
|ap_return_1  | out |    8| ap_ctrl_hs |    Inverse   | return value |
|x            |  in |   16|   ap_none  |       x      |    scalar    |
|N_read       |  in |    8|   ap_none  |    N_read    |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

