#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 18 02:42:10 2020
# Process ID: 8932
# Current directory: C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.runs/synth_1
# Command line: vivado.exe -log sinus_gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sinus_gen.tcl
# Log file: C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.runs/synth_1/sinus_gen.vds
# Journal file: C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sinus_gen.tcl -notrace
Command: synth_design -top sinus_gen -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16648 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.094 ; gain = 97.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sinus_gen' [C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.srcs/sources_1/new/sinus_gen.v:4]
	Parameter SIZE bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'sine.mem' is read successfully [C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.srcs/sources_1/new/sinus_gen.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sinus_gen' (1#1) [C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.srcs/sources_1/new/sinus_gen.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 504.250 ; gain = 152.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 504.250 ; gain = 152.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 504.250 ; gain = 152.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5544] ROM "rom_memory" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_reg_rep was removed.  [C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.srcs/sources_1/new/sinus_gen.v:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 504.250 ; gain = 152.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sinus_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'sinus_reg[9]' (FD) to 'sinus_reg[10]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[10]' (FD) to 'sinus_reg[11]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[11]' (FD) to 'sinus_reg[12]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[12]' (FD) to 'sinus_reg[13]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[13]' (FD) to 'sinus_reg[14]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[14]' (FD) to 'sinus_reg[15]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[15]' (FD) to 'sinus_reg[16]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[16]' (FD) to 'sinus_reg[17]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[17]' (FD) to 'sinus_reg[18]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[18]' (FD) to 'sinus_reg[19]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[19]' (FD) to 'sinus_reg[20]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[20]' (FD) to 'sinus_reg[21]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[21]' (FD) to 'sinus_reg[22]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[22]' (FD) to 'sinus_reg[23]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[23]' (FD) to 'sinus_reg[24]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[24]' (FD) to 'sinus_reg[25]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[25]' (FD) to 'sinus_reg[26]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[26]' (FD) to 'sinus_reg[27]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[27]' (FD) to 'sinus_reg[28]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[28]' (FD) to 'sinus_reg[29]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[29]' (FD) to 'sinus_reg[30]'
INFO: [Synth 8-3886] merging instance 'sinus_reg[30]' (FD) to 'sinus_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sinus_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT4   |     8|
|6     |LUT6   |     6|
|7     |FDRE   |    44|
|8     |FDSE   |     1|
|9     |IBUF   |     1|
|10    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   112|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.000 ; gain = 319.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.000 ; gain = 319.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 671.000 ; gain = 319.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 774.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 774.375 ; gain = 435.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 774.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.runs/synth_1/sinus_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sinus_gen_utilization_synth.rpt -pb sinus_gen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 18 02:42:32 2020...
