<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1712652110">
  <File Type="REPORTS-TCL" Name="simple_arm_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="simple_arm_wrapper.tcl"/>
  <File Type="RDS-DCP" Name="simple_arm_wrapper.dcp"/>
  <File Type="RDS-RDS" Name="simple_arm_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="simple_arm_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="simple_arm_wrapper_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../step1/interrupt_arm/lab2_interrupt_arm/lab2_interrupt_arm.srcs/sources_1/bd/simple_arm/simple_arm.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../step1/simple_arm/lab2_simple_arm/lab2_simple_arm.srcs/sources_1/bd/simple_arm/simple_arm.bd"/>
        <Attr Name="ImportTime" Val="1712651579"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../step1/interrupt_arm/lab2_interrupt_arm/lab2_interrupt_arm.gen/sources_1/bd/simple_arm/hdl/simple_arm_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="simple_arm_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="simple_arm_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="simple_arm_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="simple_arm_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="simple_arm_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="simple_arm_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="simple_arm_axi_gpio_0_0"/>
</GenRun>
