<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PDS-2024: arch Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">PDS-2024
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="classsequential__divider.html">sequential_divider</a></li><li class="navelem"><a class="el" href="classsequential__divider_1_1arch.html">arch</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">arch Architecture Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Sequential divider architecture implementing long division.  
 <a href="classsequential__divider_1_1arch.html#details">More...</a></p>
<b>Architecture &gt;&gt; </b><a class="el" href="classsequential__divider_1_1arch.html">arch</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a516ef2235e4b1a6f9c2cdb64847aeee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a516ef2235e4b1a6f9c2cdb64847aeee3">state_reg_control_path</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classsequential__divider.html#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider.html#ab86c7a8eec3a8327e506892977f85708">rst_i</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a516ef2235e4b1a6f9c2cdb64847aeee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process that updates the state register.  <a href="#a516ef2235e4b1a6f9c2cdb64847aeee3"></a><br /></td></tr>
<tr class="memitem:a328c2e233e9526e9d4cb96a2ac91c6bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a328c2e233e9526e9d4cb96a2ac91c6bf">next_state_path</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classsequential__divider_1_1arch.html#ad1806f6cfc8ad7dc9f65dbb6ecba33e6">state_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider.html#aa95b3129a62cbf95e328fe1bf0d3fcb9">start_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#ae23909839f47695bacaa1c2524c23731">bit_c_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider.html#a3b83b94ce784292f2fa14651f226b61c">b_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider.html#a6efc80214fd042989784059710facf1e">a_i</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a328c2e233e9526e9d4cb96a2ac91c6bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process that determines the next state.  <a href="#a328c2e233e9526e9d4cb96a2ac91c6bf"></a><br /></td></tr>
<tr class="memitem:a9597abca0234ad077487046a92fd637d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a9597abca0234ad077487046a92fd637d">data_reg</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classsequential__divider.html#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider.html#ab86c7a8eec3a8327e506892977f85708">rst_i</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a9597abca0234ad077487046a92fd637d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return to idle state for next division.  <a href="#a9597abca0234ad077487046a92fd637d"></a><br /></td></tr>
<tr class="memitem:aa326293e9fc06b555abe4860e1398179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#aa326293e9fc06b555abe4860e1398179">data_path</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classsequential__divider_1_1arch.html#ad1806f6cfc8ad7dc9f65dbb6ecba33e6">state_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#adb0d2b404aa97607abd73c5f689687a7">div_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#a5910c71ede049dd3988090b83603a3bf">q_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#ab9dcf9a0d02aa8f09c1cac680b56951f">rem_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#ae23909839f47695bacaa1c2524c23731">bit_c_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider.html#a6efc80214fd042989784059710facf1e">a_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider.html#a3b83b94ce784292f2fa14651f226b61c">b_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#aebf0c1b8332def97766760cfcc80665e">b_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#acc30eadff05cea5cbbdc5bef7fd3a142">rem_t_reg</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#a136860fce3dcce80961dc8ba06358806">rem_next</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#a449ed403811d5fc441d69c5d97e6ce07">altb</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classsequential__divider_1_1arch.html#a69ec41a014cd6a1966ab816c31c38c42">division_by_zero</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:aa326293e9fc06b555abe4860e1398179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process that updates data registers.  <a href="#aa326293e9fc06b555abe4860e1398179"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a8fb15ac53a595ac5852b5b82fc8970b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a8fb15ac53a595ac5852b5b82fc8970b0">t_state</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">idle</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">start</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">divide</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">done</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8fb15ac53a595ac5852b5b82fc8970b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">States of the divider machine.  <a href="#a8fb15ac53a595ac5852b5b82fc8970b0"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ad1806f6cfc8ad7dc9f65dbb6ecba33e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#ad1806f6cfc8ad7dc9f65dbb6ecba33e6">state_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classsequential__divider_1_1arch.html#a8fb15ac53a595ac5852b5b82fc8970b0">t_state</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad1806f6cfc8ad7dc9f65dbb6ecba33e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal signal declarations Current and next state.  <a href="#ad1806f6cfc8ad7dc9f65dbb6ecba33e6"></a><br /></td></tr>
<tr class="memitem:aeaaabf450775d2d7defff345afa661c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#aeaaabf450775d2d7defff345afa661c9">state_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classsequential__divider_1_1arch.html#a8fb15ac53a595ac5852b5b82fc8970b0">t_state</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aeaaabf450775d2d7defff345afa661c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current and next state.  <a href="#aeaaabf450775d2d7defff345afa661c9"></a><br /></td></tr>
<tr class="memitem:ab9dcf9a0d02aa8f09c1cac680b56951f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#ab9dcf9a0d02aa8f09c1cac680b56951f">rem_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab9dcf9a0d02aa8f09c1cac680b56951f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remainder registers.  <a href="#ab9dcf9a0d02aa8f09c1cac680b56951f"></a><br /></td></tr>
<tr class="memitem:a136860fce3dcce80961dc8ba06358806"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a136860fce3dcce80961dc8ba06358806">rem_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a136860fce3dcce80961dc8ba06358806"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remainder registers.  <a href="#a136860fce3dcce80961dc8ba06358806"></a><br /></td></tr>
<tr class="memitem:acc30eadff05cea5cbbdc5bef7fd3a142"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#acc30eadff05cea5cbbdc5bef7fd3a142">rem_t_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:acc30eadff05cea5cbbdc5bef7fd3a142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temporary remainder register.  <a href="#acc30eadff05cea5cbbdc5bef7fd3a142"></a><br /></td></tr>
<tr class="memitem:a82afd3db17855d9dc3724dea61c996ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a82afd3db17855d9dc3724dea61c996ca">rem_t_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a82afd3db17855d9dc3724dea61c996ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temporary remainder register.  <a href="#a82afd3db17855d9dc3724dea61c996ca"></a><br /></td></tr>
<tr class="memitem:adb0d2b404aa97607abd73c5f689687a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#adb0d2b404aa97607abd73c5f689687a7">div_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adb0d2b404aa97607abd73c5f689687a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dividend register.  <a href="#adb0d2b404aa97607abd73c5f689687a7"></a><br /></td></tr>
<tr class="memitem:adf91825071cf52cbc3200b4ec52a1430"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#adf91825071cf52cbc3200b4ec52a1430">div_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adf91825071cf52cbc3200b4ec52a1430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dividend register.  <a href="#adf91825071cf52cbc3200b4ec52a1430"></a><br /></td></tr>
<tr class="memitem:a5910c71ede049dd3988090b83603a3bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a5910c71ede049dd3988090b83603a3bf">q_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5910c71ede049dd3988090b83603a3bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quotient register.  <a href="#a5910c71ede049dd3988090b83603a3bf"></a><br /></td></tr>
<tr class="memitem:a0db57f159753606fc3a6f5db8fd31da0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a0db57f159753606fc3a6f5db8fd31da0">q_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0db57f159753606fc3a6f5db8fd31da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quotient register.  <a href="#a0db57f159753606fc3a6f5db8fd31da0"></a><br /></td></tr>
<tr class="memitem:aebf0c1b8332def97766760cfcc80665e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#aebf0c1b8332def97766760cfcc80665e">b_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aebf0c1b8332def97766760cfcc80665e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor register.  <a href="#aebf0c1b8332def97766760cfcc80665e"></a><br /></td></tr>
<tr class="memitem:a31da686ca154eba928188e3014df1ae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a31da686ca154eba928188e3014df1ae2">b_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a31da686ca154eba928188e3014df1ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor register.  <a href="#a31da686ca154eba928188e3014df1ae2"></a><br /></td></tr>
<tr class="memitem:ae23909839f47695bacaa1c2524c23731"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#ae23909839f47695bacaa1c2524c23731">bit_c_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae23909839f47695bacaa1c2524c23731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Iteration counter.  <a href="#ae23909839f47695bacaa1c2524c23731"></a><br /></td></tr>
<tr class="memitem:af0752db9ee2b505d62971ef757be95eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#af0752db9ee2b505d62971ef757be95eb">bit_c_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af0752db9ee2b505d62971ef757be95eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Iteration counter.  <a href="#af0752db9ee2b505d62971ef757be95eb"></a><br /></td></tr>
<tr class="memitem:a69ec41a014cd6a1966ab816c31c38c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a69ec41a014cd6a1966ab816c31c38c42">division_by_zero</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a69ec41a014cd6a1966ab816c31c38c42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag indicating division by zero.  <a href="#a69ec41a014cd6a1966ab816c31c38c42"></a><br /></td></tr>
<tr class="memitem:a4c8a9bfe5675e529f043f333e07fc648"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a4c8a9bfe5675e529f043f333e07fc648">ready_pulse</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4c8a9bfe5675e529f043f333e07fc648"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag indicating division by zero.  <a href="#a4c8a9bfe5675e529f043f333e07fc648"></a><br /></td></tr>
<tr class="memitem:a449ed403811d5fc441d69c5d97e6ce07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsequential__divider_1_1arch.html#a449ed403811d5fc441d69c5d97e6ce07">altb</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a449ed403811d5fc441d69c5d97e6ce07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag indicating if dividend &lt; divisor.  <a href="#a449ed403811d5fc441d69c5d97e6ce07"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Sequential divider architecture implementing long division. </p>
<p >Architecture definition</p>
<p >This architecture uses state machines and data registers to implement the division algorithm. </p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="aa326293e9fc06b555abe4860e1398179" name="aa326293e9fc06b555abe4860e1398179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa326293e9fc06b555abe4860e1398179">&#9670;&#160;</a></span>data_path()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> data_path</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#ad1806f6cfc8ad7dc9f65dbb6ecba33e6">state_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#adb0d2b404aa97607abd73c5f689687a7">div_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#a5910c71ede049dd3988090b83603a3bf">q_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#ab9dcf9a0d02aa8f09c1cac680b56951f">rem_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#ae23909839f47695bacaa1c2524c23731">bit_c_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider.html#a6efc80214fd042989784059710facf1e">a_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider.html#a3b83b94ce784292f2fa14651f226b61c">b_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#aebf0c1b8332def97766760cfcc80665e">b_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#acc30eadff05cea5cbbdc5bef7fd3a142">rem_t_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#a136860fce3dcce80961dc8ba06358806">rem_next</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#a449ed403811d5fc441d69c5d97e6ce07">altb</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#a69ec41a014cd6a1966ab816c31c38c42">division_by_zero</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Process that updates data registers. </p>
<p >This process stores intermediate results and manages control signals. </p>

</div>
</div>
<a id="a9597abca0234ad077487046a92fd637d" name="a9597abca0234ad077487046a92fd637d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9597abca0234ad077487046a92fd637d">&#9670;&#160;</a></span>data_reg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> data_reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider.html#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider.html#ab86c7a8eec3a8327e506892977f85708">rst_i</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return to idle state for next division. </p>

</div>
</div>
<a id="a328c2e233e9526e9d4cb96a2ac91c6bf" name="a328c2e233e9526e9d4cb96a2ac91c6bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328c2e233e9526e9d4cb96a2ac91c6bf">&#9670;&#160;</a></span>next_state_path()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> next_state_path</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#ad1806f6cfc8ad7dc9f65dbb6ecba33e6">state_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider.html#aa95b3129a62cbf95e328fe1bf0d3fcb9">start_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider_1_1arch.html#ae23909839f47695bacaa1c2524c23731">bit_c_reg</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider.html#a3b83b94ce784292f2fa14651f226b61c">b_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider.html#a6efc80214fd042989784059710facf1e">a_i</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Process that determines the next state. </p>
<p >This process evaluates the current state and inputs to decide the next state in the FSM. </p>

</div>
</div>
<a id="a516ef2235e4b1a6f9c2cdb64847aeee3" name="a516ef2235e4b1a6f9c2cdb64847aeee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516ef2235e4b1a6f9c2cdb64847aeee3">&#9670;&#160;</a></span>state_reg_control_path()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> state_reg_control_path</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider.html#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classsequential__divider.html#ab86c7a8eec3a8327e506892977f85708">rst_i</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Process that updates the state register. </p>
<p >This process updates the state register on the rising clock edge or resets it when rst_i is high. </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a449ed403811d5fc441d69c5d97e6ce07" name="a449ed403811d5fc441d69c5d97e6ce07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449ed403811d5fc441d69c5d97e6ce07">&#9670;&#160;</a></span>altb</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#a449ed403811d5fc441d69c5d97e6ce07">altb</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag indicating if dividend &lt; divisor. </p>

</div>
</div>
<a id="a31da686ca154eba928188e3014df1ae2" name="a31da686ca154eba928188e3014df1ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31da686ca154eba928188e3014df1ae2">&#9670;&#160;</a></span>b_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#a31da686ca154eba928188e3014df1ae2">b_next</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Divisor register. </p>

</div>
</div>
<a id="aebf0c1b8332def97766760cfcc80665e" name="aebf0c1b8332def97766760cfcc80665e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf0c1b8332def97766760cfcc80665e">&#9670;&#160;</a></span>b_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#aebf0c1b8332def97766760cfcc80665e">b_reg</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Divisor register. </p>

</div>
</div>
<a id="af0752db9ee2b505d62971ef757be95eb" name="af0752db9ee2b505d62971ef757be95eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0752db9ee2b505d62971ef757be95eb">&#9670;&#160;</a></span>bit_c_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#af0752db9ee2b505d62971ef757be95eb">bit_c_next</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Iteration counter. </p>

</div>
</div>
<a id="ae23909839f47695bacaa1c2524c23731" name="ae23909839f47695bacaa1c2524c23731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23909839f47695bacaa1c2524c23731">&#9670;&#160;</a></span>bit_c_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#ae23909839f47695bacaa1c2524c23731">bit_c_reg</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Iteration counter. </p>

</div>
</div>
<a id="adf91825071cf52cbc3200b4ec52a1430" name="adf91825071cf52cbc3200b4ec52a1430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf91825071cf52cbc3200b4ec52a1430">&#9670;&#160;</a></span>div_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#adf91825071cf52cbc3200b4ec52a1430">div_next</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Dividend register. </p>

</div>
</div>
<a id="adb0d2b404aa97607abd73c5f689687a7" name="adb0d2b404aa97607abd73c5f689687a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0d2b404aa97607abd73c5f689687a7">&#9670;&#160;</a></span>div_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#adb0d2b404aa97607abd73c5f689687a7">div_reg</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Dividend register. </p>

</div>
</div>
<a id="a69ec41a014cd6a1966ab816c31c38c42" name="a69ec41a014cd6a1966ab816c31c38c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ec41a014cd6a1966ab816c31c38c42">&#9670;&#160;</a></span>division_by_zero</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#a69ec41a014cd6a1966ab816c31c38c42">division_by_zero</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag indicating division by zero. </p>

</div>
</div>
<a id="a0db57f159753606fc3a6f5db8fd31da0" name="a0db57f159753606fc3a6f5db8fd31da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db57f159753606fc3a6f5db8fd31da0">&#9670;&#160;</a></span>q_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#a0db57f159753606fc3a6f5db8fd31da0">q_next</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Quotient register. </p>

</div>
</div>
<a id="a5910c71ede049dd3988090b83603a3bf" name="a5910c71ede049dd3988090b83603a3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5910c71ede049dd3988090b83603a3bf">&#9670;&#160;</a></span>q_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#a5910c71ede049dd3988090b83603a3bf">q_reg</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Quotient register. </p>

</div>
</div>
<a id="a4c8a9bfe5675e529f043f333e07fc648" name="a4c8a9bfe5675e529f043f333e07fc648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c8a9bfe5675e529f043f333e07fc648">&#9670;&#160;</a></span>ready_pulse</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#a4c8a9bfe5675e529f043f333e07fc648">ready_pulse</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag indicating division by zero. </p>

</div>
</div>
<a id="a136860fce3dcce80961dc8ba06358806" name="a136860fce3dcce80961dc8ba06358806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136860fce3dcce80961dc8ba06358806">&#9670;&#160;</a></span>rem_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#a136860fce3dcce80961dc8ba06358806">rem_next</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Remainder registers. </p>

</div>
</div>
<a id="ab9dcf9a0d02aa8f09c1cac680b56951f" name="ab9dcf9a0d02aa8f09c1cac680b56951f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9dcf9a0d02aa8f09c1cac680b56951f">&#9670;&#160;</a></span>rem_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#ab9dcf9a0d02aa8f09c1cac680b56951f">rem_reg</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Remainder registers. </p>

</div>
</div>
<a id="a82afd3db17855d9dc3724dea61c996ca" name="a82afd3db17855d9dc3724dea61c996ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82afd3db17855d9dc3724dea61c996ca">&#9670;&#160;</a></span>rem_t_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#a82afd3db17855d9dc3724dea61c996ca">rem_t_next</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Temporary remainder register. </p>

</div>
</div>
<a id="acc30eadff05cea5cbbdc5bef7fd3a142" name="acc30eadff05cea5cbbdc5bef7fd3a142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc30eadff05cea5cbbdc5bef7fd3a142">&#9670;&#160;</a></span>rem_t_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#acc30eadff05cea5cbbdc5bef7fd3a142">rem_t_reg</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Temporary remainder register. </p>

</div>
</div>
<a id="aeaaabf450775d2d7defff345afa661c9" name="aeaaabf450775d2d7defff345afa661c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaaabf450775d2d7defff345afa661c9">&#9670;&#160;</a></span>state_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#aeaaabf450775d2d7defff345afa661c9">state_next</a> <b><b><a class="el" href="classsequential__divider_1_1arch.html#a8fb15ac53a595ac5852b5b82fc8970b0">t_state</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Current and next state. </p>

</div>
</div>
<a id="ad1806f6cfc8ad7dc9f65dbb6ecba33e6" name="ad1806f6cfc8ad7dc9f65dbb6ecba33e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1806f6cfc8ad7dc9f65dbb6ecba33e6">&#9670;&#160;</a></span>state_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#ad1806f6cfc8ad7dc9f65dbb6ecba33e6">state_reg</a> <b><b><a class="el" href="classsequential__divider_1_1arch.html#a8fb15ac53a595ac5852b5b82fc8970b0">t_state</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal signal declarations Current and next state. </p>

</div>
</div>
<a id="a8fb15ac53a595ac5852b5b82fc8970b0" name="a8fb15ac53a595ac5852b5b82fc8970b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb15ac53a595ac5852b5b82fc8970b0">&#9670;&#160;</a></span>t_state</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsequential__divider_1_1arch.html#a8fb15ac53a595ac5852b5b82fc8970b0">t_state</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">idle</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">start</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">divide</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">done</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>States of the divider machine. </p>
<p >State machine enumeration for division process </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>69/<a class="el" href="sequential__divider_8vhd.html">sequential_divider.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
