#!/usr/bin/env python3
"""
PyHDLio Unified Example: AST + pyVHDLModel Integration
Demonstrates VHDL parsing using both PyHDLio AST and pyVHDLModel approaches.
"""

import os
import sys

# Add PyHDLio to path for example execution
sys.path.insert(0, os.path.join(os.path.dirname(__file__), '..', '..', '..'))

from hdlio.vhdl.parse_vhdl import parse_vhdl, VHDLSyntaxError
from hdlio.vhdl.reporter import report_entities, report_entity, report_generics, report_ports_flat, report_ports_grouped
from hdlio.vhdl.converters.pyvhdlmodel_converter import convert_to_pyvhdlmodel

def demonstrate_ast_approach(vhdl_file):
    """Demonstrate PyHDLio AST approach - lightweight and fast."""
    print("=" * 70)
    print("ğŸ”§ PyHDLio AST Approach (Lightweight & Fast)")
    print("=" * 70)

    try:
        # Parse using PyHDLio AST
        module = parse_vhdl(vhdl_file, mode='ast')

        # Display using enhanced reporter (automatically detects AST type)
        print("ğŸ“Š AST Entity Report:")
        print(report_entities(module))

        # Demonstrate programmatic AST access
        print("\n--- ğŸ” Programmatic AST Access ---")
        for entity in module.entities:
            print(f"ğŸ—ï¸  Entity: {entity.name}")
            print(f"   ğŸ“„ Generics: {len(entity.generics)}")
            print(f"   ğŸ”Œ Ports: {len(entity.ports)}")
            print(f"   ğŸ“¦ Port Groups: {len(entity.port_groups)}")

            # Show generic details
            if entity.generics:
                print("   ğŸ“„ Generic Details:")
                for generic in entity.generics:
                    default = f" = {generic.default_value}" if generic.default_value else ""
                    print(f"      {generic.name}: {generic.type}{default}")

            # Show port group structure with proximity-based grouping
            if entity.port_groups:
                print("   ğŸ“¦ Port Group Structure (Source Proximity):")
                for i, group in enumerate(entity.port_groups, 1):
                    port_names = [port.name for port in group.ports]
                    print(f"      Group {i}: {', '.join(port_names)}")

        print("\nâœ… AST Approach: Fast, lightweight, perfect for quick analysis")

    except Exception as e:
        print(f"âŒ AST approach error: {e}")
        import traceback
        traceback.print_exc()

def demonstrate_model_approach(vhdl_file):
    """Demonstrate pyVHDLModel approach - rich object hierarchy."""
    print("\n" + "=" * 70)
    print("ğŸ›ï¸  pyVHDLModel Approach (Rich Object Hierarchy)")
    print("=" * 70)

    try:
        # Parse with PyHDLio first
        module = parse_vhdl(vhdl_file, mode='ast')
        
        # Convert to pyVHDLModel entities
        print("ğŸ”„ Converting PyHDLio AST â†’ pyVHDLModel...")
        pyvhdlmodel_entities = convert_to_pyvhdlmodel(module)
        print(f"âœ… Converted {len(pyvhdlmodel_entities)} entity(ies)")

        # Display using enhanced reporter (automatically detects pyVHDLModel type)
        print("\nğŸ“Š pyVHDLModel Entity Report:")
        entity = pyvhdlmodel_entities[0]
        print(report_entity(entity))

        # Demonstrate rich object model access
        print("\n--- ğŸ” Programmatic pyVHDLModel Access ---")
        print(f"ğŸ—ï¸  Entity: {entity.Identifier}")
        print(f"   ğŸ“„ Generic Items: {len(entity.GenericItems)}")
        print(f"   ğŸ”Œ Port Items: {len(entity.PortItems)}")
        print(f"   ğŸ“¦ Port Groups: {len(entity.PortGroups)}")

        # Show rich generic access
        if entity.GenericItems:
            print("   ğŸ“„ Rich Generic Objects:")
            for generic in entity.GenericItems:
                name = generic.Identifiers[0]
                subtype = generic.Subtype
                mode = generic.Mode.name if generic.Mode else "unknown"
                default = generic.DefaultExpression
                print(f"      {name}: {mode} {subtype} := {default}")

        # Show rich port group objects
        if entity.PortGroups:
            print("   ğŸ“¦ Rich Port Group Objects:")
            for i, group in enumerate(entity.PortGroups, 1):
                print(f"      Group {i} ({len(group.Ports)} ports):")
                for port in group.Ports:
                    name = port.Identifiers[0]
                    mode = port.Mode.name.lower()
                    subtype = port.Subtype
                    print(f"        - {name}: {mode} {subtype}")

        # Show the object model benefits
        print("\nğŸ¯ Object Model Benefits:")
        print("   âœ… Standards-compliant VHDL entity representation")
        print("   âœ… Rich type system with Mode enumerations")
        print("   âœ… Proper Expression objects for defaults")
        print("   âœ… Port grouping preserved from source proximity")
        print("   âœ… Compatible with pyVHDLModel ecosystem")

    except Exception as e:
        print(f"âŒ Model approach error: {e}")
        import traceback
        traceback.print_exc()

def demonstrate_reporter_overloads(vhdl_file):
    """Demonstrate the enhanced reporter with function overloads."""
    print("\n" + "=" * 70)
    print("ğŸ”€ Enhanced Reporter: Function Overloads Demo")
    print("=" * 70)

    try:
        # Parse and convert
        module = parse_vhdl(vhdl_file, mode='ast')
        pyvhdlmodel_entities = convert_to_pyvhdlmodel(module)
        
        ast_entity = module.entities[0]
        model_entity = pyvhdlmodel_entities[0]

        print("ğŸ­ Same Function Names, Different Object Types:")
        print("-" * 50)

        # Test overloads with different object types
        print("ğŸ“„ report_generics() with AST entity:")
        print(report_generics(ast_entity))

        print("\nğŸ“„ report_generics() with pyVHDLModel entity:")
        print(report_generics(model_entity))

        print("\nğŸ“¦ report_ports_grouped() with AST entity:")
        print(report_ports_grouped(ast_entity))

        print("\nğŸ“¦ report_ports_grouped() with pyVHDLModel entity:")
        print(report_ports_grouped(model_entity))

        print("\nğŸ‰ Function Overload Benefits:")
        print("   âœ… Same API for both object types")
        print("   âœ… Type safety with IDE support")
        print("   âœ… Automatic dispatch to correct implementation")
        print("   âœ… Backward compatibility maintained")

    except Exception as e:
        print(f"âŒ Overload demo error: {e}")

def compare_approaches():
    """Compare the two approaches."""
    print("\n" + "=" * 70)
    print("âš–ï¸  Approach Comparison & Recommendations")
    print("=" * 70)

    comparison = """
ğŸ”§ PyHDLio AST Approach:
  âœ… Lightweight and fast parsing
  âœ… Minimal dependencies (antlr4-python3-runtime)
  âœ… Source-proximity port grouping preserved
  âœ… Perfect for quick analysis and reporting
  âœ… Simple data structures (dataclasses)
  âœ… Currently implemented and stable

ğŸ›ï¸  pyVHDLModel Approach:
  âœ… Rich, standards-compliant object model
  âœ… Full VHDL semantic support
  âœ… Ecosystem compatibility (pyVHDLModel tools)
  âœ… Advanced analysis capabilities
  âœ… Proper type system (Mode enums, Expression objects)
  âœ… Port grouping enhanced with object model
  âš ï¸  Higher memory overhead
  âš ï¸  Additional dependencies (pyTooling, pyVHDLModel)

ğŸ”€ Enhanced Reporter with Overloads:
  âœ… Same function names work with both approaches
  âœ… Type-safe dispatch based on object type
  âœ… Seamless transition between approaches
  âœ… Backward compatibility maintained
  âœ… IDE support and IntelliSense

ğŸ“‹ Recommendations:
  ğŸ¯ Use AST approach for:
     - Quick parsing and validation
     - Simple entity reporting
     - Lightweight tools and scripts
     - Educational purposes

  ğŸ¯ Use pyVHDLModel approach for:
     - Complex VHDL analysis
     - Tool integration with pyVHDLModel ecosystem
     - Standards-compliant processing
     - Advanced semantic analysis

  ğŸ¯ Use Both approaches when:
     - Building comprehensive VHDL tools
     - Need both speed (AST) and richness (Model)
     - Migrating from simple to complex analysis
"""
    print(comparison)

def main():
    """Main demonstration function."""
    vhdl_file = os.path.join(os.path.dirname(__file__), "simple.vhd")

    print("ğŸš€ PyHDLio Unified Example: AST + pyVHDLModel Integration")
    print(f"ğŸ“‚ Analyzing: {os.path.basename(vhdl_file)}")
    print(f"ğŸ¯ Demonstrating dual-mode VHDL parsing with port grouping")

    if not os.path.exists(vhdl_file):
        print(f"âŒ Error: VHDL file not found: {vhdl_file}")
        return

    try:
        # Demonstrate all approaches
        demonstrate_ast_approach(vhdl_file)
        demonstrate_model_approach(vhdl_file)
        demonstrate_reporter_overloads(vhdl_file)
        compare_approaches()
        
        print("\n" + "=" * 70)
        print("ğŸ‰ Integration Complete!")
        print("âœ… Both PyHDLio AST and pyVHDLModel approaches working")
        print("âœ… Port grouping preserved across both approaches")
        print("âœ… Enhanced reporter with function overloads operational")
        print("âœ… Seamless API for dual-mode VHDL analysis")
        print("=" * 70)

    except VHDLSyntaxError as e:
        print(f"âŒ VHDL syntax error: {e}")
    except Exception as e:
        print(f"âŒ Unexpected error: {e}")
        import traceback
        traceback.print_exc()

if __name__ == "__main__":
    main()
