<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003751A1-20030102-D00000.TIF SYSTEM "US20030003751A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00001.TIF SYSTEM "US20030003751A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00002.TIF SYSTEM "US20030003751A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00003.TIF SYSTEM "US20030003751A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00004.TIF SYSTEM "US20030003751A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00005.TIF SYSTEM "US20030003751A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00006.TIF SYSTEM "US20030003751A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00007.TIF SYSTEM "US20030003751A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00008.TIF SYSTEM "US20030003751A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00009.TIF SYSTEM "US20030003751A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00010.TIF SYSTEM "US20030003751A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030003751A1-20030102-D00011.TIF SYSTEM "US20030003751A1-20030102-D00011.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003751</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09891306</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010627</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/311</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>696000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>SIDEWALL SPACER DEFINITION OF GATES</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Todd</given-name>
<middle-name>P.</middle-name>
<family-name>Lukanc</family-name>
</name>
<residence>
<residence-us>
<city>San Jose</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Christopher</given-name>
<middle-name>F.</middle-name>
<family-name>Lyons</family-name>
</name>
<residence>
<residence-us>
<city>Fremont</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>ADVANCED MICRO DEVICES, INC.</organization-name>
<assignee-type>02</assignee-type>
</assignee>
<correspondence-address>
<name-1>David A. Blumenthal</name-1>
<name-2>FOLEY &amp; LARDNER</name-2>
<address>
<address-1>Washington Harbour</address-1>
<address-2>3000 K Street, N.W., Suite 500</address-2>
<city>Washington</city>
<state>DC</state>
<postalcode>20007-5109</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A method of forming features on a semiconductor device uses sidewall spacers, and includes providing a sidewall template having first and second sidewall regions. A spacer layer of a spacer material is formed over the sidewall template. The spacer layer is then etched in a first etch to remove a first region of the spacer layer over the first sidewall region while leaving a second region of the spacer layer over the second sidewall region. The spacer layer is again etched in a second etch to for at least one sidewall spacer. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">RELATED APPLICATIONS </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This application is related to application docket number D573 entitled &ldquo;SIDEWALL PATTERNING FOR SUB 100 NM GATE CONDUCTORS&rdquo;. </paragraph>
</section>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> This invention relates generally to the definition of sub-lithographic structures through the formation of sidewall spacers. In particular, this invention relates to sidewall spacer definition of sub-lithographic structures in semiconductor device fabrication. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> A continuing trend in semiconductor devices is the reduction of feature size to decrease the distance between components on devices and thus increase device speed and computational power. Photolithographic processes used for forming features have addressed the reduction in size and lowered the critical dimension (CD) attainable in a device, at least in part, through the use of ever decreasing wavelengths of electromagnetic radiation, i.e., light, to expose feature patterns on photoresist. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> One important feature whose size is often determined by the CD in a semiconductor device is the gate. A typical gate fabrication process is shown in FIGS. <highlight><bold>1</bold></highlight>A-<highlight><bold>1</bold></highlight>D. In <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A, gate oxide <highlight><bold>110</bold></highlight> is formed on a semiconductor substrate <highlight><bold>100</bold></highlight> between field oxide regions <highlight><bold>102</bold></highlight>. A gate material layer <highlight><bold>112</bold></highlight>, such as polycrystalline silicon, i.e., polysilicon, is formed on the gate oxide <highlight><bold>110</bold></highlight> and over the field oxide regions <highlight><bold>102</bold></highlight>. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 1B, a</cross-reference> photoresist mask <highlight><bold>114</bold></highlight> is formed on the gate material layer <highlight><bold>112</bold></highlight>. The photoresist mask <highlight><bold>114</bold></highlight> is formed by exposing a blanket photoresist layer to actuating radiation through a photomask with a pattern of the gate to be formed, and then developing the exposed photoresist. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 1</cross-reference>C, the gate <highlight><bold>116</bold></highlight> is formed by patterning the gate material layer <highlight><bold>112</bold></highlight> using the photoresist mask <highlight><bold>114</bold></highlight> as an etch mask. As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>D, after the gate <highlight><bold>116</bold></highlight> is patterned by etching, the photoresist mask <highlight><bold>114</bold></highlight> is removed. Subsequently, further processing to complete the semiconductor device is performed. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a top view of the structure of <cross-reference target="DRAWINGS">FIG. 1D</cross-reference> with completed gate <highlight><bold>116</bold></highlight>. The patterned gate material includes both the gate <highlight><bold>116</bold></highlight> and a wider region <highlight><bold>118</bold></highlight> of gate material for contacting to subsequent metallization, if desired. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> According to an embodiment of the invention, there is provided a method for forming a small structure using spacers for definition of the structure. The method comprises a number of steps including: providing a sidewall template having a first sidewall region and a second sidewall region over a semiconductor substrate, forming a spacer layer comprising a spacer material over the sidewall template, performing a first etching of the spacer layer to remove a first region of the spacer layer over the first sidewall region while leaving a second region of the spacer layer over the second sidewall region, and performing a second etching of the spacer layer to form at least one sidewall spacer having a width, the at least one spacer adjacent the second sidewall region. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The first etching step may be performed, for example, using a break mask, where the exposed first region of the spacer layer is etched through the break mask.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> These and other advantages of the present invention will become more fully apparent from the following detailed description when read in conjunction with the accompanying drawings with like reference numerals indicating corresponding parts throughout, wherein: </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> FIGS. <highlight><bold>1</bold></highlight>A-<highlight><bold>1</bold></highlight>D illustrate side cross-sectional views of a semiconductor device formed according to a conventional method of forming a gate. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> illustrates a top view of the structure of <cross-reference target="DRAWINGS">FIG. 1D</cross-reference>. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>G illustrate side cross-sectional views of a semiconductor device according to an embodiment of a method of the present invention. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> FIGS. <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>F illustrate top views of the structures illustrated in FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>G. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> FIGS. <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>E illustrate side cross-sectional views of a semiconductor device according to another embodiment of a method of the present invention. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> FIGS. <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C illustrate top views of the structures illustrated in FIGS. <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>E. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> FIGS. <highlight><bold>7</bold></highlight>A-<highlight><bold>7</bold></highlight>D illustrate side cross-sectional views of a semiconductor device according to another embodiment of a method of the present invention. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> FIGS. <highlight><bold>8</bold></highlight>A-<highlight><bold>8</bold></highlight>C illustrate top views of the structures illustrated in FIGS. <highlight><bold>7</bold></highlight>A-<highlight><bold>7</bold></highlight>D. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The present inventors have realized that it would be possible to form features, such as gates, with small widths using sidewall spacers for defining the structure of the features. Specifically, the sidewall spacers are formed from a material adjacent a sidewall of a sidewall template structure. Prior to forming the sidewall spacers, some of the material that is adjacent to a portion of the sidewall is removed. A variety of sidewall template structure shapes can be employed. Likewise, the sidewall spacer material can be varied. Thus, a large variety of shapes of the sidewall spacer structure can be readily achieved. Furthermore, the sidewall spacer structure is created in a second etch where structures wider than the sidewall spacers can simultaneously be formed. Thus, a structure including both wider regions and regions with the width of the sidewall spacer can be formed during the second etch. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>G illustrate a method according to a first embodiment of the invention. <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> illustrates initial steps in a method of forming a semiconductor device. A sidewall template <highlight><bold>210</bold></highlight> comprising sidewall template material is formed over the semiconductor substrate <highlight><bold>200</bold></highlight>. An underlying layer <highlight><bold>202</bold></highlight>, which may include sublayers, may be formed prior to forming the sidewall template <highlight><bold>210</bold></highlight> depending on the device to be ultimately formed. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The sidewall template material may be formed by conventional techniques. For example, the sidewall template material may be formed by chemical vapor depositition (CVD), plasma enhanced chemical vapor deposition (PECVD), sputtering, or evaporation. If the sidewall template material is formed by a blanket deposition technique, the sidewall template <highlight><bold>210</bold></highlight> may then be formed by patterning the sidewall template material using conventional photolithograhic techniques, for example. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> Alternatively, the sidewall template <highlight><bold>210</bold></highlight> may be formed by selectively depositing the sidewall template material. In this case, it may be desired to form a region of nucleation material prior to depositing the sidewall template material so that the sidewall template material deposits selectively upon the nucleation material. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The sidewall template material may be, for example, an oxide such as silicon oxide or silicon dioxide, a nitride such as silicon nitride or a polymer such as resist material. The particular sidewall template material used will depend, in part, upon whether the sidewall template material is to be ultimately removed or is to be left as part of the device. For example, if the sidewall template material is to be ultimately removed, it may be desirable to form the sidewall template material of a resist material which may be easily removed by ashing. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> shows a top view of the sidewall template <highlight><bold>210</bold></highlight> on the substrate <highlight><bold>200</bold></highlight>. Although <cross-reference target="DRAWINGS">FIGS. 3A and 4A</cross-reference> show the sidewall template to have rectangular cross-sections, the sidewall template <highlight><bold>210</bold></highlight> may have other shapes. For example, the top surface (and bottom surface) of the sidewall template <highlight><bold>210</bold></highlight> may have a triangular or circular shape. Furthermore, the sidewall template need not have a uniform height, but may have a greater height in some regions than in other regions. In any case the sidewall template <highlight><bold>210</bold></highlight> has sidewalls. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Now referring to <cross-reference target="DRAWINGS">FIG. 3B, a</cross-reference> spacer layer <highlight><bold>212</bold></highlight> comprising a spacer material is formed over the sidewall template <highlight><bold>210</bold></highlight>. The spacer layer <highlight><bold>212</bold></highlight> will ultimately be formed into structures including regions having the width of sidewall spacers. Prior to the sidewall template layer <highlight><bold>210</bold></highlight> being formed, the underlying <highlight><bold>202</bold></highlight> may optionally be formed. For example, if the structure to be formed from the spacer layer <highlight><bold>212</bold></highlight> is a gate, the underlying layer <highlight><bold>202</bold></highlight> may comprise a gate insulating layer such as an oxide or a nitride. For example, if the spacer layer <highlight><bold>212</bold></highlight> is to be formed into a gate, the underlying layer <highlight><bold>202</bold></highlight> may be silicon dioxide. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> The spacer layer <highlight><bold>212</bold></highlight> may be formed by conventional deposition techniques such as CVD, PECVD, sputtering, or evaporation. If the spacer layer <highlight><bold>212</bold></highlight> is to be ultimately formed into a gate, the spacer layer <highlight><bold>212</bold></highlight> may be formed of a material comprising, for example, silicon, such as polysilicon or amorphous silicon. If the spacer layer <highlight><bold>212</bold></highlight> is to be formed into a gate comprising polysilicon, the spacer layer <highlight><bold>212</bold></highlight> may also comprise sublayers to reduce the sheet resistance of the spacer layer, or to act as a diffusion barrier layer. For example, the sublayers of the gate may be refractory metals, refractory metal silicides or refractory metal nitrides. Examples of appropriate sublayers include titanium, tungsten, titanium silicide, cobalt silicide, tungsten silicide, titanium nitride and tungsten nitride. <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> shows a top view of the structure of <cross-reference target="DRAWINGS">FIG. 3B</cross-reference>. The portion of the spacer template <highlight><bold>210</bold></highlight> that is under another layer is shown by the dashed lines. In <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> all of the spacer template <highlight><bold>210</bold></highlight> is under another layer. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3C</cross-reference> shows a break mask <highlight><bold>220</bold></highlight> formed on the spacer layer <highlight><bold>212</bold></highlight>. The break mask <highlight><bold>220</bold></highlight> exposes a first region <highlight><bold>222</bold></highlight> of the spacer layer where the first region <highlight><bold>222</bold></highlight> is over a first sidewall region <highlight><bold>224</bold></highlight> of the sidewall template <highlight><bold>210</bold></highlight>. The break mask <highlight><bold>220</bold></highlight> shields a second region <highlight><bold>226</bold></highlight> of the spacer layer <highlight><bold>212</bold></highlight> that is over a second sidewall region <highlight><bold>228</bold></highlight> of patterned sidewall template layer <highlight><bold>210</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> The break mask <highlight><bold>220</bold></highlight> may be formed, for example, of photoresist. The break mask <highlight><bold>220</bold></highlight> may be formed, for example, by spinning on the photoresist, selectively exposing the photoresist to actuating light through a photomask, and developing the photoresist. Techniques of forming photoresist masks are known in the art. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> After the break mask <highlight><bold>220</bold></highlight> is formed, the regions of the spacer layer <highlight><bold>212</bold></highlight> which are exposed by the break mask <highlight><bold>220</bold></highlight> may be removed by etching the spacer layer <highlight><bold>212</bold></highlight> through an aperture <highlight><bold>221</bold></highlight> of the break mask <highlight><bold>220</bold></highlight>. Either an isotropic etch or an anisotropic etch may be used. Thus, either a wet or dry etch is appropriate. In this first etching of the spacer layer <highlight><bold>212</bold></highlight>, the first region <highlight><bold>222</bold></highlight> of the spacer layer <highlight><bold>212</bold></highlight> is etched away. After the first etching the only region of the spacer layer <highlight><bold>212</bold></highlight> which remains adjacent the sidewall of the sidewall template <highlight><bold>210</bold></highlight> is the second region <highlight><bold>226</bold></highlight>. Thus, only the second region <highlight><bold>226</bold></highlight> comprising the spacer material will ultimately form sidewall spacers. <cross-reference target="DRAWINGS">FIG. 4C</cross-reference> shows a top view of the structure of <cross-reference target="DRAWINGS">FIG. 3C</cross-reference> where the spacer layer <highlight><bold>212</bold></highlight> is exposed through aperture <highlight><bold>221</bold></highlight>, but the spacer template <highlight><bold>210</bold></highlight> remains under spacer layer <highlight><bold>212</bold></highlight>. <cross-reference target="DRAWINGS">FIG. 3C</cross-reference> is a sideview of <cross-reference target="DRAWINGS">FIG. 4C</cross-reference> along the line <highlight><bold>3</bold></highlight>C-<highlight><bold>3</bold></highlight>C. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> After the first etching, the break mask <highlight><bold>220</bold></highlight> is removed as shown in <cross-reference target="DRAWINGS">FIG. 3D</cross-reference>. <cross-reference target="DRAWINGS">FIG. 4D</cross-reference> shows a top view of the structure of <cross-reference target="DRAWINGS">FIG. 3D</cross-reference> where a portion of the spacer template <highlight><bold>210</bold></highlight> and underlying layer <highlight><bold>202</bold></highlight> are exposed. <cross-reference target="DRAWINGS">FIG. 3D</cross-reference> is a sideview of <cross-reference target="DRAWINGS">FIG. 4D</cross-reference> along the line <highlight><bold>3</bold></highlight>D-<highlight><bold>3</bold></highlight>D. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3E</cross-reference> illustrates steps in the embodiment of the method of the present invention where a field region comprising the spacer material is patterned while a sidewall spacer of the spacer material is also formed as described below. A field region mask <highlight><bold>230</bold></highlight> is formed on the spacer layer <highlight><bold>212</bold></highlight>. The width of the field region mask <highlight><bold>230</bold></highlight> is shown as W<highlight><subscript>f </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 3E</cross-reference>. <cross-reference target="DRAWINGS">FIG. 4E</cross-reference> shows a top view of the structure of <cross-reference target="DRAWINGS">FIG. 3E</cross-reference>. <cross-reference target="DRAWINGS">FIG. 3E</cross-reference> is a sideview of <cross-reference target="DRAWINGS">FIG. 4C</cross-reference> along the line <highlight><bold>3</bold></highlight>E-<highlight><bold>3</bold></highlight>E. The spacer layer <highlight><bold>212</bold></highlight> is then etched in a second etch using the field region mask <highlight><bold>230</bold></highlight> as an etch mask and the field region mask <highlight><bold>230</bold></highlight> may then be removed resulting in the structure shown in <cross-reference target="DRAWINGS">FIG. 3F</cross-reference>. <cross-reference target="DRAWINGS">FIG. 3F</cross-reference> shows a field region <highlight><bold>232</bold></highlight> of the spacer layer <highlight><bold>212</bold></highlight> with a width W<highlight><subscript>f</subscript></highlight>. The second etch should be performed for a sufficient time to remove regions of the spacer layer except for the regions under the field region mask and the second region of the spacer layer <highlight><bold>212</bold></highlight>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4F</cross-reference> is a top view of the structure of <cross-reference target="DRAWINGS">FIG. 3F</cross-reference>. Conversely, <cross-reference target="DRAWINGS">FIG. 3F</cross-reference> shows a side view of the structure of <cross-reference target="DRAWINGS">FIG. 4F</cross-reference> along the line <highlight><bold>3</bold></highlight>F-<highlight><bold>3</bold></highlight>F. As can be seen in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>F, when the spacer layer <highlight><bold>212</bold></highlight> is etched in the second etch, not only the field region <highlight><bold>232</bold></highlight> of the spacer material remains, but also a sidewall spacer <highlight><bold>234</bold></highlight>. In order that sidewall spacer <highlight><bold>34</bold></highlight> is formed, it is preferable that the second etch be an anisotropic etch, such as a reactive ion etch (RIE). The sidewall spacer <highlight><bold>234</bold></highlight> has a width W<highlight><subscript>s</subscript></highlight>. The field region <highlight><bold>232</bold></highlight> contacts the sidewall spacer <highlight><bold>234</bold></highlight> creating an overall structure with a width of the sidewall spacer of W<highlight><subscript>s </subscript></highlight>over one part of the structure and the width of the field region of W<highlight><subscript>f </subscript></highlight>over another part of the structure, where W<highlight><subscript>f</subscript></highlight>&gt;W<highlight><subscript>s</subscript></highlight>. Thus the present invention, as embodied in this first embodiment, allows the definition of structures where at least a portion of the structure has a width of only a sidewall spacer. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The sidewall spacer <highlight><bold>234</bold></highlight> may be used as a gate, for example, while the field region <highlight><bold>232</bold></highlight> may be used as a contact region of the gate to be contacted by subsequently formed metallization. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3G</cross-reference> is a sideview of the structure of <cross-reference target="DRAWINGS">FIG. 4F</cross-reference> along the line <highlight><bold>3</bold></highlight>G-<highlight><bold>3</bold></highlight>G. The sidewall spacer <highlight><bold>234</bold></highlight> with width W<highlight><subscript>s </subscript></highlight>can be seen in this side view alongside the sidewall template <highlight><bold>210</bold></highlight>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> In this first embodiment a field region mask was used to create a structure with a field region with a width larger than that of the sidewall spacer of the structure. Alternatively, no field region mask may be formed, and the second etch will then form a spacer layer comprising only a sidewall spacer. Also, although <cross-reference target="DRAWINGS">FIG. 4F</cross-reference> shows the field region contacting the sidewall spacer, the field region may instead not contact the sidewall spacer, but may be separate from the sidewall spacer. Provided that the spacer material is formed over the sidewall template <highlight><bold>210</bold></highlight> with good step coverage, the width of the sidewall spacer will depend in large part on the thickness of the spacer material. In general, a thicker spacer layer will result in a sidewall spacer with a greater width W<highlight><subscript>s</subscript></highlight>. Thus, provided the step coverage of the spacer layer remains good for thinner layers, the sidewall spacer width WS can be controlled to be quite small. For example, the width W<highlight><subscript>s </subscript></highlight>may be less than approximately 100 &angst; or may be less than approximately 50 &angst; as desired. In practice, the width W<highlight><subscript>s </subscript></highlight>may be as large as several hundred &angst;, for example approximately 500 &angst;, or may be only approximately 50 &angst;. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> In the first embodiment the sidewall spacer <highlight><bold>234</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 4F</cross-reference> of the spacer layer <highlight><bold>212</bold></highlight> had the shape of a straight line. Alternatively, in the first etch, portions of the spacer material may be removed such that when the second etch is performed spacer material is formed around a corner of the sidewall template <highlight><bold>210</bold></highlight>. The sidewall spacer thus formed will not be shaped as a straight line. Instead, one portion of the sidewall spacer will travel in a direction perpendicular to another portion of the sidewall spacer, assuming that the sidewall template <highlight><bold>210</bold></highlight> is shaped with 90&deg; angles. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> It is anticipated that the sidewall template <highlight><bold>210</bold></highlight> may be shaped such that its top surface has other than a rectangular shape. For example, the top surface may have a circular or triangular shape. In this case the sidewall spacer thus formed may travel in an arc of a circle, or may form an angle other than 90&deg;, respectively. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> In FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>G and <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>F, each of the field regions <highlight><bold>232</bold></highlight> contacts a respective sidewall spacer <highlight><bold>234</bold></highlight>. Alternatively, some field regions may be formed that do not contact respective sidewall spacers <highlight><bold>234</bold></highlight>. For example, if the sidewall spacers <highlight><bold>234</bold></highlight> are to be narrow gates, the wider field regions not contacting a respective sidewall spacer <highlight><bold>234</bold></highlight> may be wide gates, or may define electrical &ldquo;routing&rdquo; connectors. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> In FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>G and <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>F, the layer <highlight><bold>212</bold></highlight> is patterned to form field region <highlight><bold>232</bold></highlight> and sidewall spacer <highlight><bold>234</bold></highlight>, but underlying layer <highlight><bold>202</bold></highlight> is not patterned using the patterned layer <highlight><bold>212</bold></highlight>. Alternatively, field region <highlight><bold>232</bold></highlight> and sidewall spacer <highlight><bold>234</bold></highlight> may be used as an etch mask to pattern the underlying layer <highlight><bold>202</bold></highlight>. If the patterned underlying layer <highlight><bold>202</bold></highlight> is to be used as a gate, the layer <highlight><bold>202</bold></highlight> should comprise an appropriate gate material, as is known in the art. As yet another alternative, the underlying layer <highlight><bold>202</bold></highlight> may be patterned using the field region <highlight><bold>232</bold></highlight> and spacer <highlight><bold>234</bold></highlight>, and the patterned underlying layer <highlight><bold>202</bold></highlight> may then be used as a mask to further pattern layers (not shown) underlying the underlying layer <highlight><bold>202</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> FIGS. <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>E illustrate a method according to a second embodiment of the invention. The steps of forming the sidewall template <highlight><bold>310</bold></highlight>, spacer layer <highlight><bold>312</bold></highlight> and break mask <highlight><bold>320</bold></highlight> over the substrate <highlight><bold>300</bold></highlight> and the underlying layer <highlight><bold>302</bold></highlight> are similar to that of the first embodiment and will not repeated here. However, in the second embodiment a field region of the spacer layer is formed where the field region comprises a first subregion of the field region and a second subregion of the field region, where the first and second subregions are not contiguous and both contact the same sidewall spacer of the spacer layer, as described below. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> corresponds to <cross-reference target="DRAWINGS">FIG. 3C</cross-reference> of the first embodiment, i.e., the break mask <highlight><bold>320</bold></highlight> has been formed exposing the underlying spacer layer <highlight><bold>312</bold></highlight>. A second region of the spacer layer <highlight><bold>312</bold></highlight> over a second sidewall region of the sidewall template <highlight><bold>310</bold></highlight> is shielded by the break mask <highlight><bold>320</bold></highlight>. This second region comprises a first subregion <highlight><bold>326</bold></highlight><highlight><italic>a </italic></highlight>and a second subregion <highlight><bold>326</bold></highlight><highlight><italic>b </italic></highlight>that are not contiguous. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> is a top view of the structure shown in <cross-reference target="DRAWINGS">FIG. 5A</cross-reference>. As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>A, the break mask <highlight><bold>320</bold></highlight> has two apertures <highlight><bold>321</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>321</bold></highlight><highlight><italic>b </italic></highlight>that expose two separated regions of the spacer layer <highlight><bold>312</bold></highlight>. <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> is a side view of the structure of <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> along the line <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>A. <cross-reference target="DRAWINGS">FIG. 5B</cross-reference> is a side view along line <highlight><bold>5</bold></highlight>B-<highlight><bold>5</bold></highlight>B of <cross-reference target="DRAWINGS">FIG. 6A</cross-reference>. As can be seen in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>B, the break mask <highlight><bold>320</bold></highlight> exposes a first region of the spacer layer <highlight><bold>312</bold></highlight> over a first sidewall region <highlight><bold>324</bold></highlight> of the sidewall template <highlight><bold>310</bold></highlight>, where the first region includes a first subregion <highlight><bold>322</bold></highlight><highlight><italic>a </italic></highlight>and second subregion <highlight><bold>322</bold></highlight><highlight><italic>b </italic></highlight>that are not contiguous. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5C</cross-reference> illustrates further steps in the method of the second embodiment. After the break mask <highlight><bold>320</bold></highlight> is formed exposing the spacer layer <highlight><bold>312</bold></highlight>, the spacer layer <highlight><bold>312</bold></highlight> is etched using the break mask <highlight><bold>320</bold></highlight> as an etch mask in a similar fashion to the first embodiment. Subsequently a field region mask <highlight><bold>330</bold></highlight> is formed over the spacer layer <highlight><bold>312</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 5C</cross-reference>. The width of the field region mask is W<highlight><subscript>f </subscript></highlight>as shown. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> is a top view of the structure of <cross-reference target="DRAWINGS">FIG. 5C</cross-reference>. Conversely, <cross-reference target="DRAWINGS">FIG. 5C</cross-reference> is a sideview of the structure of <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> along the line <highlight><bold>5</bold></highlight>C-<highlight><bold>5</bold></highlight>C. In <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> it can be seen that the field region mask <highlight><bold>330</bold></highlight> is divided into four field region mask subregions, <highlight><bold>330</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>330</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>330</bold></highlight><highlight><italic>c </italic></highlight>and <highlight><bold>330</bold></highlight><highlight><italic>d</italic></highlight>. The field region mask subregions <highlight><bold>330</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>330</bold></highlight><highlight><italic>c </italic></highlight>are over respective opposing ends of the first spacer layer subregion <highlight><bold>326</bold></highlight><highlight><italic>a</italic></highlight>, while the field region mask subregions <highlight><bold>330</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>330</bold></highlight><highlight><italic>d </italic></highlight>are over respective opposing ends of the second spacer layer subregion <highlight><bold>326</bold></highlight><highlight><italic>b</italic></highlight>. The spacer layer <highlight><bold>312</bold></highlight> is then etched in a second etch using the field region mask <highlight><bold>330</bold></highlight> as an etch mask in a similar fashion as in the first embodiment. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5D</cross-reference> shows the structure of the device after the second etch has been performed and the field region mask <highlight><bold>330</bold></highlight> has been removed. <cross-reference target="DRAWINGS">FIG. 6C</cross-reference> is a top view of the structure of <cross-reference target="DRAWINGS">FIG. 5D</cross-reference> where the underlying layer <highlight><bold>302</bold></highlight> and most of the patterned spacer template <highlight><bold>310</bold></highlight> are exposed. <cross-reference target="DRAWINGS">FIG. 5D</cross-reference> is a side view of the structure of <cross-reference target="DRAWINGS">FIG. 6C</cross-reference> along the line <highlight><bold>5</bold></highlight>D-<highlight><bold>5</bold></highlight>D. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>C, after the second etch has been performed, the at least one sidewall spacer <highlight><bold>334</bold></highlight> comprises sidewall spacers <highlight><bold>334</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>334</bold></highlight><highlight><italic>b</italic></highlight>. At this point the spacer layer <highlight><bold>312</bold></highlight> comprises, in addition to the sidewall spacers <highlight><bold>334</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>334</bold></highlight><highlight><italic>b</italic></highlight>, field region subregions <highlight><bold>332</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>332</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>332</bold></highlight><highlight><italic>c </italic></highlight>and <highlight><bold>332</bold></highlight><highlight><italic>d</italic></highlight>. The field region subregions <highlight><bold>332</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>332</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>332</bold></highlight><highlight><italic>c </italic></highlight>and <highlight><bold>332</bold></highlight><highlight><italic>d </italic></highlight>were formed during the second etch and were under the respective field region mask subregions <highlight><bold>334</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>334</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>334</bold></highlight><highlight><italic>c </italic></highlight>and <highlight><bold>334</bold></highlight><highlight><italic>d </italic></highlight>during that etch. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> The field region subregions <highlight><bold>332</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>332</bold></highlight><highlight><italic>c </italic></highlight>contact opposing ends of the first sidewall spacer <highlight><bold>334</bold></highlight><highlight><italic>a</italic></highlight>, while the field region subregions <highlight><bold>332</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>332</bold></highlight><highlight><italic>d </italic></highlight>contact opposing ends of the second sidewall spacer <highlight><bold>334</bold></highlight><highlight><italic>b</italic></highlight>. The field region subregions <highlight><bold>332</bold></highlight><highlight><italic>a</italic></highlight>-<highlight><bold>332</bold></highlight><highlight><italic>d </italic></highlight>have a width W<highlight><subscript>f </subscript></highlight>that is greater than the width W<highlight><subscript>s </subscript></highlight>of the spacers <highlight><bold>334</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>334</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5E</cross-reference> is a side view of the structure of <cross-reference target="DRAWINGS">FIG. 6C</cross-reference> along the line <highlight><bold>5</bold></highlight>E-<highlight><bold>5</bold></highlight>E. <cross-reference target="DRAWINGS">FIG. 5E</cross-reference> shows the two sidewall spacers <highlight><bold>334</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>334</bold></highlight><highlight><italic>b </italic></highlight>alongside the sidewall of the sidewall template <highlight><bold>310</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> As in FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>G and <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>F, in FIGS. <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>E and <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C, each of the field regions contacts a respective sidewall spacer. Alternatively, some field regions may be formed that do not contact respective sidewall spacers. The wider field regions not contacting a respective sidewall spacer may be wide gates, or may define electrical &ldquo;routing&rdquo; connectors, for example. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> In a similar fashion to FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>G and <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>F, in FIGS. <highlight><bold>5</bold></highlight>A-<highlight><bold>5</bold></highlight>E and <highlight><bold>6</bold></highlight>A-<highlight><bold>6</bold></highlight>C, the layer <highlight><bold>312</bold></highlight> is patterned to form field regions <highlight><bold>332</bold></highlight><highlight><italic>a</italic></highlight>-<highlight><bold>332</bold></highlight><highlight><italic>d </italic></highlight>and sidewall spacers <highlight><bold>334</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>334</bold></highlight><highlight><italic>b</italic></highlight>, but underlying layer <highlight><bold>302</bold></highlight> is not patterned using the patterned layer <highlight><bold>312</bold></highlight>. Alternatively, field regions <highlight><bold>332</bold></highlight><highlight><italic>a</italic></highlight>-<highlight><bold>332</bold></highlight><highlight><italic>d </italic></highlight>and sidewall spacers <highlight><bold>334</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>334</bold></highlight><highlight><italic>b </italic></highlight>may be used as an etch mask to pattern the underlying layer <highlight><bold>302</bold></highlight>. As yet another alternative, the underlying layer <highlight><bold>302</bold></highlight> may be patterned using the field regions <highlight><bold>332</bold></highlight><highlight><italic>a</italic></highlight>-<highlight><bold>332</bold></highlight><highlight><italic>d </italic></highlight>and sidewall spacers <highlight><bold>334</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>334</bold></highlight><highlight><italic>b</italic></highlight>, and the patterned underlying layer <highlight><bold>302</bold></highlight> may then be used as a mask to further pattern layers (not shown) underlying the underlying layer <highlight><bold>302</bold></highlight>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> FIGS. <highlight><bold>7</bold></highlight>A-<highlight><bold>7</bold></highlight>D illustrate a method according to a third embodiment of the invention. In this embodiment the sidewall template <highlight><bold>410</bold></highlight> comprises a first sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and a second sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>b</italic></highlight>, where the regions <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>410</bold></highlight><highlight><italic>b </italic></highlight>are not contiguous. In this third embodiment at least two sidewall spacers are formed, with at least one sidewall spacer being formed on the respective sidewalls of each of the first and second sidewall template regions <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>410</bold></highlight><highlight><italic>b</italic></highlight>, as described below. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> In a similar fashion to the first two embodiments, in this third embodiment, a sidewall template <highlight><bold>410</bold></highlight> is formed over an underlayer <highlight><bold>402</bold></highlight> and a substrate <highlight><bold>400</bold></highlight>, a spacer layer <highlight><bold>412</bold></highlight> is formed over the sidewall template <highlight><bold>410</bold></highlight>, and a break mask <highlight><bold>420</bold></highlight> is formed exposing a portion of the spacer layer <highlight><bold>412</bold></highlight>. Such a structure with the break mask <highlight><bold>420</bold></highlight> exposing the spacer layer <highlight><bold>412</bold></highlight> is shown in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference>. In this third embodiment the sidewall template <highlight><bold>410</bold></highlight> comprises a first sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and a second sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>b </italic></highlight>where the regions are not contiguous. The sidewall template <highlight><bold>410</bold></highlight> is not exposed at this point as shown in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference>. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8A</cross-reference> is a top view of the structure shown in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference>. Correspondingly, <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> is a side cross-sectional view of the structure of <cross-reference target="DRAWINGS">FIG. 8A</cross-reference> along the line <highlight><bold>7</bold></highlight>A-<highlight><bold>7</bold></highlight>A. As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>A, the break mask <highlight><bold>420</bold></highlight> has an aperture <highlight><bold>421</bold></highlight> that exposes the spacer layer <highlight><bold>412</bold></highlight> over both the first sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and the second sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> Referring again to <cross-reference target="DRAWINGS">FIG. 7</cross-reference>A, the break mask <highlight><bold>420</bold></highlight> exposes the spacer layer <highlight><bold>412</bold></highlight> such that first regions <highlight><bold>422</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>422</bold></highlight><highlight><italic>b </italic></highlight>of the spacer layer <highlight><bold>412</bold></highlight>, which are respectively over first sidewall regions <highlight><bold>424</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>424</bold></highlight><highlight><italic>b </italic></highlight>of the respective first sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and the second sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>b</italic></highlight>, are exposed. On the other hand, second regions <highlight><bold>426</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>426</bold></highlight><highlight><italic>b </italic></highlight>of the spacer layer <highlight><bold>412</bold></highlight>, which are respectively over second sidewall regions <highlight><bold>428</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>428</bold></highlight><highlight><italic>b </italic></highlight>of the respective first sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and the second sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>b</italic></highlight>, are shielded by the break mask <highlight><bold>420</bold></highlight>. A first etch is then performed to remove portions of the spacer layer <highlight><bold>412</bold></highlight> which are exposed by the break mask <highlight><bold>420</bold></highlight>. These removed portions include the first regions <highlight><bold>422</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>422</bold></highlight><highlight><italic>b</italic></highlight>. Second regions <highlight><bold>426</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>426</bold></highlight><highlight><italic>b</italic></highlight>, which were shielded during the etch are not removed during the first etch. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> After the first etch is performed a field region mask <highlight><bold>430</bold></highlight> is formed over the spacer layer <highlight><bold>412</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 7B</cross-reference>. As with the first and second embodiments, in this third embodiment the field region mask <highlight><bold>430</bold></highlight> may be a photoresist mask. <cross-reference target="DRAWINGS">FIG. 8B</cross-reference> shows a top view of the structure of <cross-reference target="DRAWINGS">FIG. 7B</cross-reference>. Conversely <cross-reference target="DRAWINGS">FIG. 7B</cross-reference> is a side view of the structure of <cross-reference target="DRAWINGS">FIG. 8B</cross-reference> along the line <highlight><bold>7</bold></highlight>B-<highlight><bold>7</bold></highlight>B. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> Referring again to <cross-reference target="DRAWINGS">FIG. 8</cross-reference>B, the field region mask <highlight><bold>430</bold></highlight> has a width W<highlight><subscript>f</subscript></highlight>. The field region mask <highlight><bold>430</bold></highlight> extends over both a portion of the second region <highlight><bold>426</bold></highlight><highlight><italic>a </italic></highlight>and the second region <highlight><bold>426</bold></highlight><highlight><italic>b </italic></highlight>adjacent the respective first and second sidewall template regions <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>410</bold></highlight><highlight><italic>b</italic></highlight>. A second etch is then performed using the field region mask <highlight><bold>430</bold></highlight> as an etch mask as in the first two embodiments. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> The field region mask <highlight><bold>430</bold></highlight> is then removed resulting in the structure shown in <cross-reference target="DRAWINGS">FIG. 7C</cross-reference>. <cross-reference target="DRAWINGS">FIG. 8C</cross-reference> is a top view of the structure of <cross-reference target="DRAWINGS">FIG. 7C</cross-reference>. <cross-reference target="DRAWINGS">FIG. 7C</cross-reference> is a side view of the structure of <cross-reference target="DRAWINGS">FIG. 8C</cross-reference> along the line <highlight><bold>7</bold></highlight>C-<highlight><bold>7</bold></highlight>C. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> Referring again to <cross-reference target="DRAWINGS">FIG. 8</cross-reference>C, the spacer layer <highlight><bold>412</bold></highlight> now comprises a first sidewall spacer <highlight><bold>434</bold></highlight><highlight><italic>a </italic></highlight>adjacent the first sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and a second sidewall spacer <highlight><bold>434</bold></highlight><highlight><italic>b </italic></highlight>adjacent the second sidewall template region <highlight><bold>410</bold></highlight><highlight><italic>b</italic></highlight>. The spacer layer <highlight><bold>412</bold></highlight> also comprises a field region <highlight><bold>432</bold></highlight> that contacts both the first and second sidewall spacers <highlight><bold>434</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>434</bold></highlight><highlight><italic>b</italic></highlight>. The width W<highlight><subscript>f </subscript></highlight>of the field region <highlight><bold>432</bold></highlight> is greater than the width W<highlight><subscript>s </subscript></highlight>of the sidewall spacers <highlight><bold>434</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>434</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7D</cross-reference> is a side view of the structure of <cross-reference target="DRAWINGS">FIG. 8C</cross-reference> along the line <highlight><bold>7</bold></highlight>D-<highlight><bold>7</bold></highlight>D. The field region <highlight><bold>432</bold></highlight> can be seen contacting both the first and second sidewall spacers <highlight><bold>434</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>434</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> After the second etch, the first and second sidewall template regions <highlight><bold>410</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>410</bold></highlight><highlight><italic>b </italic></highlight>can be removed if desired. Alternatively the sidewall template regions may remain and may be covered by an interlevel dielectric (ILD). </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> As in FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>G and <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>F, in FIGS. <highlight><bold>7</bold></highlight>A-<highlight><bold>7</bold></highlight>D and <highlight><bold>8</bold></highlight>A-<highlight><bold>8</bold></highlight>C, each of the field regions contacts a respective sidewall spacer. Alternatively, some field regions may be formed that do not contact respective sidewall spacers. The wider field regions not contacting a respective sidewall spacer may be wide gates, or may define electrical &ldquo;routing&rdquo; connectors, for example. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> In a similar fashion to FIGS. <highlight><bold>3</bold></highlight>A-<highlight><bold>3</bold></highlight>G and <highlight><bold>4</bold></highlight>A-<highlight><bold>4</bold></highlight>F, in FIGS. <highlight><bold>7</bold></highlight>A-<highlight><bold>7</bold></highlight>D and <highlight><bold>8</bold></highlight>A-<highlight><bold>8</bold></highlight>C, the layer <highlight><bold>412</bold></highlight> is patterned to form field region <highlight><bold>432</bold></highlight> and sidewall spacers <highlight><bold>434</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>434</bold></highlight><highlight><italic>b</italic></highlight>, but underlying layer <highlight><bold>402</bold></highlight> is not patterned using the patterned layer <highlight><bold>412</bold></highlight>. Alternatively, field region <highlight><bold>432</bold></highlight> and sidewall spacers <highlight><bold>434</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>434</bold></highlight><highlight><italic>b </italic></highlight>may be used as an etch mask to pattern the underlying layer <highlight><bold>402</bold></highlight>. As yet another alternative, the underlying layer <highlight><bold>402</bold></highlight> may be patterned using the field region <highlight><bold>432</bold></highlight> and sidewall spacers <highlight><bold>434</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>434</bold></highlight><highlight><italic>b</italic></highlight>, and the patterned underlying layer <highlight><bold>402</bold></highlight> may then be used as a mask to further pattern layers (not shown) underlying the underlying layer <highlight><bold>402</bold></highlight>. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> The methods as described above have significant advantages, especially in gate formation technology. Using the methods described here, one can fully define a gate with the added advantage of almost no limitation on how narrow the critical gate width is. Another advantage of the methods described above is that &ldquo;field&rdquo; or &ldquo;wide poly&rdquo; patterns can be connected to spacer patterns thus making the concept of making narrow gates practical and feasible. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> While there has been illustrated and described what is at present considered to be a preferred embodiment of the present invention, it will be understood by those skilled in the art that various changes and modifications may be made, and equivalents may be substituted for elements thereof without departing from the true scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the central scope thereof. Therefore, it is intended that this invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out the invention, but that the invention will include all embodiments falling within the scope of the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method of forming a semiconductor device comprising the steps of: 
<claim-text>providing a sidewall template having a first sidewall region and a second sidewall region over a semiconductor substrate; </claim-text>
<claim-text>forming a spacer layer comprising a spacer material over the sidewall template; </claim-text>
<claim-text>performing a first etching of the spacer layer to remove a first region of the spacer layer over the first sidewall region while leaving a second region of the spacer layer over the second sidewall region; and </claim-text>
<claim-text>performing a second etching of the spacer layer to form at least one sidewall spacer having a width, the at least one sidewall spacer adjacent the second sidewall region. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the width is less than 100 &angst;. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of claim 1, &angst; wherein the width is between 50 &angst; and 500 &angst;. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising: 
<claim-text>forming a break mask over the spacer layer exposing the first region of the spacer layer prior to the first etching step, wherein during the first etching step the exposed first region is etched through the break mask. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the first etching step comprises an isotropic etch. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the first etching step comprises an anisotropic etch. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the break mask is a patterned photoresist mask. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the step of: 
<claim-text>removing the sidewall template after the performing a second etching. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the step of: 
<claim-text>forming an interlevel dielectric (ILD) over the spacer layer and the sidewall template after the second etching step. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the providing a sidewall template step comprises: 
<claim-text>forming sidewall template material over the semiconductor substrate; and </claim-text>
<claim-text>patterning the sidewall template material to form the sidewall template layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the providing a patterned sidewall template step comprises: 
<claim-text>selectively depositing sidewall template material to form the sidewall template. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the sidewall template comprises one of an oxide, a nitride and a resist. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the sidewall template comprises silicon dioxide. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the step of forming a spacer layer comprises: 
<claim-text>blanket depositing the spacer material. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the forming a spacer layer step comprises: 
<claim-text>depositing the spacer material by one of chemical vapor deposition, plasma enhanced chemical vapor deposition, sputtering, and evaporation. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the spacer material comprises silicon. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein the spacer material comprises polysilicon. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein the spacer material further comprises a silicide or a nitride. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 18</dependent-claim-reference>, wherein the silicide comprises a refractory metal silicide. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 19</dependent-claim-reference>, wherein the silicide comprises one of titanium silicide, cobalt silicide and tungsten silicide. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the second etching step patterns a field region of the spacer material adjacent and in contact with the at least one sidewall spacer, wherein the width of the at least one sidewall spacer is less than a width of the patterned field region. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the step of: 
<claim-text>forming a gate insulating layer over the semiconductor substrate prior to forming the sidewall template, and wherein the at least one sidewall spacer forms a gate over the gate insulating layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, further comprising the step of: 
<claim-text>forming a gate insulating layer over the semiconductor substrate prior to forming the sidewall template, wherein the at least one sidewall spacer forms a gate over the gate insulating layer, and wherein the patterned field region forms a contact region. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, wherein the patterned field region comprises a first field region subregion and a second field region subregion, the first field region subregion contacting a first end of the at least one sidewall spacer and the second field region subregion contacting a second end of the at least one sidewall spacer opposite to the first end. </claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, wherein the at least one sidewall spacer comprises a first sidewall spacer and a second sidewall spacer, the first sidewall spacer contacting a first end of the field region and the second sidewall spacer contacting a second end of the field region opposite to the first end. </claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, wherein the at least one sidewall spacer comprises a first sidewall spacer and a second sidewall spacer, the field region comprises a first field region subregion, a second field region subregion, a third field region subregion and a fourth field region subregion, the first and second field region subregions contacting respective opposite ends of the first sidewall spacer, the third and fourth field region subregions contacting respective opposite ends of the second sidewall spacer. </claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference>, wherein the second etching step also patterns a second field region, wherein the patterned second field region does not contact any of the at least one sidewall spacer, and wherein the width of the at least one sidewall spacer is less than a width of the patterned second field region. </claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising: 
<claim-text>providing a first underlying layer over the semiconductor substrate prior to forming the sidewall template and the spacer layer; </claim-text>
<claim-text>removing the sidewall template; and </claim-text>
<claim-text>etching the first underlying layer using the at least one sidewall spacer as an etch mask to provide a patterned first underlying layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference>, further comprising: 
<claim-text>providing a second underlying layer over the semiconductor substrate prior to providing the first underlying layer; and </claim-text>
<claim-text>etching the second underlying layer using the patterned first underlying layer as an etch mask.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3F</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003751A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003751A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003751A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003751A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003751A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003751A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003751A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003751A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003751A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030003751A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030003751A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030003751A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
