// Seed: 1471134722
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  logic id_5;
  logic id_6;
  wor id_7, id_8;
  logic id_9;
  assign id_7[1] = 1;
  logic id_10;
  assign id_2 = id_3;
  logic id_11, id_12;
endmodule
