{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 05 09:00:34 2026 " "Info: Processing started: Mon Jan 05 09:00:34 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine_Top -c ModelMachine_Top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine_Top -c ModelMachine_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst2\|x\[6\] memory lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in 13.12 MHz 76.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 13.12 MHz between source register \"ir:inst2\|x\[6\]\" and destination memory \"lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in\" (period= 76.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "35.700 ns + Longest register memory " "Info: + Longest register to memory delay is 35.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst2\|x\[6\] 1 REG LC6_B23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B23; Fanout = 15; REG Node = 'ir:inst2\|x\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst2|x[6] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 2.500 ns controller:inst5\|Equal4~7 2 COMB LC8_B23 4 " "Info: 2: + IC(0.600 ns) + CELL(1.900 ns) = 2.500 ns; Loc. = LC8_B23; Fanout = 4; COMB Node = 'controller:inst5\|Equal4~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ir:inst2|x[6] controller:inst5|Equal4~7 } "NODE_NAME" } } { "controller.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/controller.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.900 ns) 6.800 ns controller:inst5\|DR\[1\]~4 3 COMB LC4_B21 10 " "Info: 3: + IC(2.400 ns) + CELL(1.900 ns) = 6.800 ns; Loc. = LC4_B21; Fanout = 10; COMB Node = 'controller:inst5\|DR\[1\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { controller:inst5|Equal4~7 controller:inst5|DR[1]~4 } "NODE_NAME" } } { "controller.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/controller.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 9.300 ns reg_group:inst12\|d\[7\]~64 4 COMB LC5_B21 8 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 9.300 ns; Loc. = LC5_B21; Fanout = 8; COMB Node = 'reg_group:inst12\|d\[7\]~64'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { controller:inst5|DR[1]~4 reg_group:inst12|d[7]~64 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 13.700 ns reg_group:inst12\|d\[5\]~114 5 COMB LC6_B12 1 " "Info: 5: + IC(3.000 ns) + CELL(1.400 ns) = 13.700 ns; Loc. = LC6_B12; Fanout = 1; COMB Node = 'reg_group:inst12\|d\[5\]~114'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { reg_group:inst12|d[7]~64 reg_group:inst12|d[5]~114 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 15.000 ns reg_group:inst12\|d\[5\]~86 6 COMB LC7_B12 7 " "Info: 6: + IC(0.000 ns) + CELL(1.300 ns) = 15.000 ns; Loc. = LC7_B12; Fanout = 7; COMB Node = 'reg_group:inst12\|d\[5\]~86'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { reg_group:inst12|d[5]~114 reg_group:inst12|d[5]~86 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.900 ns) 18.700 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 7 COMB LC6_B17 2 " "Info: 7: + IC(2.800 ns) + CELL(0.900 ns) = 18.700 ns; Loc. = LC6_B17; Fanout = 2; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { reg_group:inst12|d[5]~86 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 19.800 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\] 8 COMB LC7_B17 1 " "Info: 8: + IC(0.000 ns) + CELL(1.100 ns) = 19.800 ns; Loc. = LC7_B17; Fanout = 1; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 23.500 ns au:inst1\|t\[6\]~18 9 COMB LC5_B18 1 " "Info: 9: + IC(1.800 ns) + CELL(1.900 ns) = 23.500 ns; Loc. = LC5_B18; Fanout = 1; COMB Node = 'au:inst1\|t\[6\]~18'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] au:inst1|t[6]~18 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.900 ns) 25.000 ns au:inst1\|t\[6\]~43 10 COMB LC3_B18 1 " "Info: 10: + IC(0.600 ns) + CELL(0.900 ns) = 25.000 ns; Loc. = LC3_B18; Fanout = 1; COMB Node = 'au:inst1\|t\[6\]~43'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { au:inst1|t[6]~18 au:inst1|t[6]~43 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 26.300 ns inst6\[6\]~45 11 COMB LC4_B18 3 " "Info: 11: + IC(0.000 ns) + CELL(1.300 ns) = 26.300 ns; Loc. = LC4_B18; Fanout = 3; COMB Node = 'inst6\[6\]~45'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { au:inst1|t[6]~43 inst6[6]~45 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 28.300 ns inst6\[6\]~37 12 COMB LC6_B18 5 " "Info: 12: + IC(0.600 ns) + CELL(1.400 ns) = 28.300 ns; Loc. = LC6_B18; Fanout = 5; COMB Node = 'inst6\[6\]~37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { inst6[6]~45 inst6[6]~37 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(4.800 ns) 35.700 ns lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in 13 MEM EC1_B 1 " "Info: 13: + IC(2.600 ns) + CELL(4.800 ns) = 35.700 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { inst6[6]~37 lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.700 ns ( 57.98 % ) " "Info: Total cell delay = 20.700 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.000 ns ( 42.02 % ) " "Info: Total interconnect delay = 15.000 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "35.700 ns" { ir:inst2|x[6] controller:inst5|Equal4~7 controller:inst5|DR[1]~4 reg_group:inst12|d[7]~64 reg_group:inst12|d[5]~114 reg_group:inst12|d[5]~86 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] au:inst1|t[6]~18 au:inst1|t[6]~43 inst6[6]~45 inst6[6]~37 lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "35.700 ns" { ir:inst2|x[6] {} controller:inst5|Equal4~7 {} controller:inst5|DR[1]~4 {} reg_group:inst12|d[7]~64 {} reg_group:inst12|d[5]~114 {} reg_group:inst12|d[5]~86 {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] {} au:inst1|t[6]~18 {} au:inst1|t[6]~43 {} inst6[6]~45 {} inst6[6]~37 {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 0.600ns 2.400ns 0.600ns 3.000ns 0.000ns 2.800ns 0.000ns 1.800ns 0.600ns 0.000ns 0.600ns 2.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns 1.300ns 0.900ns 1.100ns 1.900ns 0.900ns 1.300ns 1.400ns 4.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in 2 MEM EC1_B 1 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[6\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.900 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns ir:inst2\|x\[6\] 2 REG LC6_B23 15 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC6_B23; Fanout = 15; REG Node = 'ir:inst2\|x\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} ir:inst2|x[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} ir:inst2|x[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.500 ns + " "Info: + Micro setup delay of destination is 1.500 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "35.700 ns" { ir:inst2|x[6] controller:inst5|Equal4~7 controller:inst5|DR[1]~4 reg_group:inst12|d[7]~64 reg_group:inst12|d[5]~114 reg_group:inst12|d[5]~86 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] au:inst1|t[6]~18 au:inst1|t[6]~43 inst6[6]~45 inst6[6]~37 lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "35.700 ns" { ir:inst2|x[6] {} controller:inst5|Equal4~7 {} controller:inst5|DR[1]~4 {} reg_group:inst12|d[7]~64 {} reg_group:inst12|d[5]~114 {} reg_group:inst12|d[5]~86 {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] {} au:inst1|t[6]~18 {} au:inst1|t[6]~43 {} inst6[6]~45 {} inst6[6]~37 {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 0.600ns 2.400ns 0.600ns 3.000ns 0.000ns 2.800ns 0.000ns 1.800ns 0.600ns 0.000ns 0.600ns 2.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns 1.300ns 0.900ns 1.100ns 1.900ns 0.900ns 1.300ns 1.400ns 4.800ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk lpm_ram_io:inst8|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[6]~reg_in {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} ir:inst2|x[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in SW\[1\] clk 16.500 ns memory " "Info: tsu for memory \"lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in\" (data pin = \"SW\[1\]\", clock pin = \"clk\") is 16.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.900 ns + Longest pin memory " "Info: + Longest pin to memory delay is 18.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns SW\[1\] 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'SW\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.400 ns) 8.100 ns inst6\[1\]~50 2 COMB LC2_B14 3 " "Info: 2: + IC(3.600 ns) + CELL(1.400 ns) = 8.100 ns; Loc. = LC2_B14; Fanout = 3; COMB Node = 'inst6\[1\]~50'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { SW[1] inst6[1]~50 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.400 ns) 12.000 ns inst6\[1\]~42 3 COMB LC7_B4 5 " "Info: 3: + IC(2.500 ns) + CELL(1.400 ns) = 12.000 ns; Loc. = LC7_B4; Fanout = 5; COMB Node = 'inst6\[1\]~42'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { inst6[1]~50 inst6[1]~42 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(4.800 ns) 18.900 ns lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in 4 MEM EC3_B 1 " "Info: 4: + IC(2.100 ns) + CELL(4.800 ns) = 18.900 ns; Loc. = EC3_B; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { inst6[1]~42 lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 56.61 % ) " "Info: Total cell delay = 10.700 ns ( 56.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 43.39 % ) " "Info: Total interconnect delay = 8.200 ns ( 43.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { SW[1] inst6[1]~50 inst6[1]~42 lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { SW[1] {} SW[1]~out {} inst6[1]~50 {} inst6[1]~42 {} lpm_ram_io:inst8|altram:sram|q[1]~reg_in {} } { 0.000ns 0.000ns 3.600ns 2.500ns 2.100ns } { 0.000ns 3.100ns 1.400ns 1.400ns 4.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.500 ns + " "Info: + Micro setup delay of destination is 1.500 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in 2 MEM EC3_B 1 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = EC3_B; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[1\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[1]~reg_in {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { SW[1] inst6[1]~50 inst6[1]~42 lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { SW[1] {} SW[1]~out {} inst6[1]~50 {} inst6[1]~42 {} lpm_ram_io:inst8|altram:sram|q[1]~reg_in {} } { 0.000ns 0.000ns 3.600ns 2.500ns 2.100ns } { 0.000ns 3.100ns 1.400ns 1.400ns 4.800ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk lpm_ram_io:inst8|altram:sram|q[1]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[1]~reg_in {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED\[5\] ir:inst2\|x\[6\] 37.200 ns register " "Info: tco from clock \"clk\" to destination pin \"LED\[5\]\" through register \"ir:inst2\|x\[6\]\" is 37.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns ir:inst2\|x\[6\] 2 REG LC6_B23 15 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC6_B23; Fanout = 15; REG Node = 'ir:inst2\|x\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} ir:inst2|x[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.400 ns + Longest register pin " "Info: + Longest register to pin delay is 32.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst2\|x\[6\] 1 REG LC6_B23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B23; Fanout = 15; REG Node = 'ir:inst2\|x\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst2|x[6] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 2.500 ns controller:inst5\|Equal4~7 2 COMB LC8_B23 4 " "Info: 2: + IC(0.600 ns) + CELL(1.900 ns) = 2.500 ns; Loc. = LC8_B23; Fanout = 4; COMB Node = 'controller:inst5\|Equal4~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ir:inst2|x[6] controller:inst5|Equal4~7 } "NODE_NAME" } } { "controller.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/controller.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.900 ns) 6.800 ns controller:inst5\|DR\[1\]~4 3 COMB LC4_B21 10 " "Info: 3: + IC(2.400 ns) + CELL(1.900 ns) = 6.800 ns; Loc. = LC4_B21; Fanout = 10; COMB Node = 'controller:inst5\|DR\[1\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { controller:inst5|Equal4~7 controller:inst5|DR[1]~4 } "NODE_NAME" } } { "controller.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/controller.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 9.300 ns reg_group:inst12\|d\[7\]~64 4 COMB LC5_B21 8 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 9.300 ns; Loc. = LC5_B21; Fanout = 8; COMB Node = 'reg_group:inst12\|d\[7\]~64'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { controller:inst5|DR[1]~4 reg_group:inst12|d[7]~64 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 13.700 ns reg_group:inst12\|d\[5\]~114 5 COMB LC6_B12 1 " "Info: 5: + IC(3.000 ns) + CELL(1.400 ns) = 13.700 ns; Loc. = LC6_B12; Fanout = 1; COMB Node = 'reg_group:inst12\|d\[5\]~114'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { reg_group:inst12|d[7]~64 reg_group:inst12|d[5]~114 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 15.000 ns reg_group:inst12\|d\[5\]~86 6 COMB LC7_B12 7 " "Info: 6: + IC(0.000 ns) + CELL(1.300 ns) = 15.000 ns; Loc. = LC7_B12; Fanout = 7; COMB Node = 'reg_group:inst12\|d\[5\]~86'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { reg_group:inst12|d[5]~114 reg_group:inst12|d[5]~86 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.900 ns) 19.700 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] 7 COMB LC6_B17 1 " "Info: 7: + IC(2.800 ns) + CELL(1.900 ns) = 19.700 ns; Loc. = LC6_B17; Fanout = 1; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { reg_group:inst12|d[5]~86 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 23.400 ns au:inst1\|t\[5\]~20 8 COMB LC7_B15 1 " "Info: 8: + IC(1.800 ns) + CELL(1.900 ns) = 23.400 ns; Loc. = LC7_B15; Fanout = 1; COMB Node = 'au:inst1\|t\[5\]~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] au:inst1|t[5]~20 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.900 ns) 24.900 ns au:inst1\|t\[5\]~46 9 COMB LC3_B15 1 " "Info: 9: + IC(0.600 ns) + CELL(0.900 ns) = 24.900 ns; Loc. = LC3_B15; Fanout = 1; COMB Node = 'au:inst1\|t\[5\]~46'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { au:inst1|t[5]~20 au:inst1|t[5]~46 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 26.200 ns inst6\[5\]~46 10 COMB LC4_B15 3 " "Info: 10: + IC(0.000 ns) + CELL(1.300 ns) = 26.200 ns; Loc. = LC4_B15; Fanout = 3; COMB Node = 'inst6\[5\]~46'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { au:inst1|t[5]~46 inst6[5]~46 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 32.400 ns LED\[5\] 11 PIN PIN_97 0 " "Info: 11: + IC(2.300 ns) + CELL(3.900 ns) = 32.400 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'LED\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { inst6[5]~46 LED[5] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1256 80 256 1272 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.300 ns ( 56.48 % ) " "Info: Total cell delay = 18.300 ns ( 56.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.100 ns ( 43.52 % ) " "Info: Total interconnect delay = 14.100 ns ( 43.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "32.400 ns" { ir:inst2|x[6] controller:inst5|Equal4~7 controller:inst5|DR[1]~4 reg_group:inst12|d[7]~64 reg_group:inst12|d[5]~114 reg_group:inst12|d[5]~86 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] au:inst1|t[5]~20 au:inst1|t[5]~46 inst6[5]~46 LED[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "32.400 ns" { ir:inst2|x[6] {} controller:inst5|Equal4~7 {} controller:inst5|DR[1]~4 {} reg_group:inst12|d[7]~64 {} reg_group:inst12|d[5]~114 {} reg_group:inst12|d[5]~86 {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} au:inst1|t[5]~20 {} au:inst1|t[5]~46 {} inst6[5]~46 {} LED[5] {} } { 0.000ns 0.600ns 2.400ns 0.600ns 3.000ns 0.000ns 2.800ns 1.800ns 0.600ns 0.000ns 2.300ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns 1.300ns 1.900ns 1.900ns 0.900ns 1.300ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} ir:inst2|x[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "32.400 ns" { ir:inst2|x[6] controller:inst5|Equal4~7 controller:inst5|DR[1]~4 reg_group:inst12|d[7]~64 reg_group:inst12|d[5]~114 reg_group:inst12|d[5]~86 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] au:inst1|t[5]~20 au:inst1|t[5]~46 inst6[5]~46 LED[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "32.400 ns" { ir:inst2|x[6] {} controller:inst5|Equal4~7 {} controller:inst5|DR[1]~4 {} reg_group:inst12|d[7]~64 {} reg_group:inst12|d[5]~114 {} reg_group:inst12|d[5]~86 {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} au:inst1|t[5]~20 {} au:inst1|t[5]~46 {} inst6[5]~46 {} LED[5] {} } { 0.000ns 0.600ns 2.400ns 0.600ns 3.000ns 0.000ns 2.800ns 1.800ns 0.600ns 0.000ns 2.300ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns 1.300ns 1.900ns 1.900ns 0.900ns 1.300ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] LED\[1\] 14.000 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"LED\[1\]\" is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns SW\[1\] 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'SW\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.400 ns) 8.100 ns inst6\[1\]~50 2 COMB LC2_B14 3 " "Info: 2: + IC(3.600 ns) + CELL(1.400 ns) = 8.100 ns; Loc. = LC2_B14; Fanout = 3; COMB Node = 'inst6\[1\]~50'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { SW[1] inst6[1]~50 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(3.900 ns) 14.000 ns LED\[1\] 3 PIN PIN_144 0 " "Info: 3: + IC(2.000 ns) + CELL(3.900 ns) = 14.000 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { inst6[1]~50 LED[1] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1256 80 256 1272 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.400 ns ( 60.00 % ) " "Info: Total cell delay = 8.400 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 40.00 % ) " "Info: Total interconnect delay = 5.600 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { SW[1] inst6[1]~50 LED[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { SW[1] {} SW[1]~out {} inst6[1]~50 {} LED[1] {} } { 0.000ns 0.000ns 3.600ns 2.000ns } { 0.000ns 3.100ns 1.400ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst2\|x\[6\] SW\[6\] clk -2.300 ns register " "Info: th for register \"ir:inst2\|x\[6\]\" (data pin = \"SW\[6\]\", clock pin = \"clk\") is -2.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns ir:inst2\|x\[6\] 2 REG LC6_B23 15 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC6_B23; Fanout = 15; REG Node = 'ir:inst2\|x\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} ir:inst2|x[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.400 ns + " "Info: + Micro hold delay of destination is 1.400 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns SW\[6\] 1 PIN PIN_124 1 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.400 ns) 4.900 ns inst6\[6\]~45 2 COMB LC4_B18 3 " "Info: 2: + IC(1.600 ns) + CELL(1.400 ns) = 4.900 ns; Loc. = LC4_B18; Fanout = 3; COMB Node = 'inst6\[6\]~45'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { SW[6] inst6[6]~45 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic_better/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.900 ns) 7.600 ns ir:inst2\|x\[6\] 3 REG LC6_B23 15 " "Info: 3: + IC(1.800 ns) + CELL(0.900 ns) = 7.600 ns; Loc. = LC6_B23; Fanout = 15; REG Node = 'ir:inst2\|x\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { inst6[6]~45 ir:inst2|x[6] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 55.26 % ) " "Info: Total cell delay = 4.200 ns ( 55.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 44.74 % ) " "Info: Total interconnect delay = 3.400 ns ( 44.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { SW[6] inst6[6]~45 ir:inst2|x[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { SW[6] {} SW[6]~out {} inst6[6]~45 {} ir:inst2|x[6] {} } { 0.000ns 0.000ns 1.600ns 1.800ns } { 0.000ns 1.900ns 1.400ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk ir:inst2|x[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} ir:inst2|x[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { SW[6] inst6[6]~45 ir:inst2|x[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { SW[6] {} SW[6]~out {} inst6[6]~45 {} ir:inst2|x[6] {} } { 0.000ns 0.000ns 1.600ns 1.800ns } { 0.000ns 1.900ns 1.400ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 05 09:00:35 2026 " "Info: Processing ended: Mon Jan 05 09:00:35 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
