****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : riscv_core
Version: K-2015.06
Date   : Sat Jan  6 19:16:32 2024
****************************************


  Startpoint: clk_i_r_REG1639_S35
               (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: clk_i_r_REG1643_S36
               (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_i_r_REG1639_S35/CK (DFFR_X1)         0.00       0.00 r
  clk_i_r_REG1639_S35/QN (DFFR_X1)         0.04 &     0.04 f
  clk_i_r_REG1643_S36/D (DFFS_X1)          0.00 &     0.04 f
  data arrival time                                   0.04

  clock clk_i (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock reconvergence pessimism            0.00       0.00
  clock uncertainty                        0.04       0.04
  clk_i_r_REG1643_S36/CK (DFFS_X1)                    0.04 r
  library hold time                        0.00       0.04
  data required time                                  0.04
  ---------------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.04
  ---------------------------------------------------------------
  slack (MET)                                         0.00


1
