// Seed: 6707603
module module_0;
  always_latch
    if (id_1)
      id_1#(
          .id_1(1),
          .id_1(id_1 + 1)
      ) = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input uwire id_2
);
  always #1;
  reg id_4;
  logic [7:0] id_5;
  id_6 :
  assert property (@(posedge 1) id_5[1])
  else if (1)
    if (1) begin
      #1 begin
        id_6 <= 1;
      end
    end else id_4 <= id_4;
  module_0();
endmodule
