{
  "module_name": "dcn20_link_encoder.h",
  "hash_id": "5e7db5b3343e5255b3b749c30c5d2cc0ebf8f07ec54cb3f0000eb8480a78c7a1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_link_encoder.h",
  "human_readable_source": " \n\n#ifndef __DC_LINK_ENCODER__DCN20_H__\n#define __DC_LINK_ENCODER__DCN20_H__\n\n#include \"dcn10/dcn10_link_encoder.h\"\n\n#define DCN2_AUX_REG_LIST(id)\\\n\tAUX_REG_LIST(id), \\\n\tSRI(AUX_DPHY_TX_CONTROL, DP_AUX, id)\n\n#define UNIPHY_MASK_SH_LIST(mask_sh)\\\n\tLE_SF(SYMCLKA_CLOCK_ENABLE, SYMCLKA_CLOCK_ENABLE, mask_sh),\\\n\tLE_SF(UNIPHYA_CHANNEL_XBAR_CNTL, UNIPHY_LINK_ENABLE, mask_sh),\\\n\tLE_SF(UNIPHYA_CHANNEL_XBAR_CNTL, UNIPHY_CHANNEL0_XBAR_SOURCE, mask_sh),\\\n\tLE_SF(UNIPHYA_CHANNEL_XBAR_CNTL, UNIPHY_CHANNEL1_XBAR_SOURCE, mask_sh),\\\n\tLE_SF(UNIPHYA_CHANNEL_XBAR_CNTL, UNIPHY_CHANNEL2_XBAR_SOURCE, mask_sh),\\\n\tLE_SF(UNIPHYA_CHANNEL_XBAR_CNTL, UNIPHY_CHANNEL3_XBAR_SOURCE, mask_sh)\n\n#define DPCS_MASK_SH_LIST(mask_sh)\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX0_CLK_RDY, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX0_DATA_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX1_CLK_RDY, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX1_DATA_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX2_CLK_RDY, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX2_DATA_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX3_CLK_RDY, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX3_DATA_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL4, RDPCS_PHY_DP_TX0_TERM_CTRL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL4, RDPCS_PHY_DP_TX1_TERM_CTRL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL4, RDPCS_PHY_DP_TX2_TERM_CTRL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL4, RDPCS_PHY_DP_TX3_TERM_CTRL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL11, RDPCS_PHY_DP_MPLLB_MULTIPLIER, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL5, RDPCS_PHY_DP_TX0_WIDTH, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL5, RDPCS_PHY_DP_TX0_RATE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL5, RDPCS_PHY_DP_TX1_WIDTH, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL5, RDPCS_PHY_DP_TX1_RATE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DP_TX2_PSTATE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DP_TX3_PSTATE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DP_TX2_MPLL_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DP_TX3_MPLL_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL7, RDPCS_PHY_DP_MPLLB_FRACN_QUOT, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL7, RDPCS_PHY_DP_MPLLB_FRACN_DEN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL8, RDPCS_PHY_DP_MPLLB_SSC_PEAK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL9, RDPCS_PHY_DP_MPLLB_SSC_UP_SPREAD, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL9, RDPCS_PHY_DP_MPLLB_SSC_STEPSIZE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL10, RDPCS_PHY_DP_MPLLB_FRACN_REM, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL11, RDPCS_PHY_DP_REF_CLK_MPLLB_DIV, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL11, RDPCS_PHY_HDMI_MPLLB_HDMI_DIV, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL12, RDPCS_PHY_DP_MPLLB_SSC_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL12, RDPCS_PHY_DP_MPLLB_DIV5_CLK_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL12, RDPCS_PHY_DP_MPLLB_TX_CLK_DIV, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL12, RDPCS_PHY_DP_MPLLB_WORD_DIV2_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL12, RDPCS_PHY_DP_MPLLB_STATE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL13, RDPCS_PHY_DP_MPLLB_DIV_CLK_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL13, RDPCS_PHY_DP_MPLLB_DIV_MULTIPLIER, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL14, RDPCS_PHY_DP_MPLLB_FRACN_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL14, RDPCS_PHY_DP_MPLLB_PMIX_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CNTL, RDPCS_TX_FIFO_LANE0_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CNTL, RDPCS_TX_FIFO_LANE1_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CNTL, RDPCS_TX_FIFO_LANE2_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CNTL, RDPCS_TX_FIFO_LANE3_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CNTL, RDPCS_TX_FIFO_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CNTL, RDPCS_TX_FIFO_RD_START_DELAY, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CLOCK_CNTL, RDPCS_EXT_REFCLK_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CLOCK_CNTL, RDPCS_SRAMCLK_BYPASS, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CLOCK_CNTL, RDPCS_SRAMCLK_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CLOCK_CNTL, RDPCS_SRAMCLK_CLOCK_ON, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CLOCK_CNTL, RDPCS_SYMCLK_DIV2_CLOCK_ON, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CLOCK_CNTL, RDPCS_SYMCLK_DIV2_GATE_DIS, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CLOCK_CNTL, RDPCS_SYMCLK_DIV2_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX0_DISABLE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX1_DISABLE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX2_DISABLE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX3_DISABLE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX0_REQ, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX1_REQ, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX2_REQ, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX3_REQ, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX0_ACK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX1_ACK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX2_ACK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX3_ACK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX0_RESET, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX1_RESET, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX2_RESET, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL3, RDPCS_PHY_DP_TX3_RESET, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL0, RDPCS_PHY_RESET, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL0, RDPCS_PHY_CR_MUX_SEL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL0, RDPCS_PHY_REF_RANGE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL0, RDPCS_SRAM_BYPASS, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL0, RDPCS_SRAM_EXT_LD_DONE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL0, RDPCS_PHY_HDMIMODE_ENABLE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL0, RDPCS_SRAM_INIT_DONE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL2, RDPCS_PHY_DP4_POR, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PLL_UPDATE_DATA, RDPCS_PLL_UPDATE_DATA, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_INTERRUPT_CONTROL, RDPCS_REG_FIFO_ERROR_MASK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_INTERRUPT_CONTROL, RDPCS_TX_FIFO_ERROR_MASK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_INTERRUPT_CONTROL, RDPCS_DPALT_DISABLE_TOGGLE_MASK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_INTERRUPT_CONTROL, RDPCS_DPALT_4LANE_TOGGLE_MASK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCS_TX_CR_ADDR, RDPCS_TX_CR_ADDR, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCS_TX_CR_DATA, RDPCS_TX_CR_DATA, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_DP_MPLLB_V2I, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_DP_TX0_EQ_MAIN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_DP_TX0_EQ_PRE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_DP_TX0_EQ_POST, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE0, RDPCS_PHY_DP_MPLLB_FREQ_VCO, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE1, RDPCS_PHY_DP_MPLLB_CP_INT, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE1, RDPCS_PHY_DP_MPLLB_CP_PROP, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE1, RDPCS_PHY_DP_TX1_EQ_MAIN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE1, RDPCS_PHY_DP_TX1_EQ_PRE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE1, RDPCS_PHY_DP_TX1_EQ_POST, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE2, RDPCS_PHY_DP_TX2_EQ_MAIN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE2, RDPCS_PHY_DP_TX2_EQ_PRE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE2, RDPCS_PHY_DP_TX2_EQ_POST, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DP_TX3_EQ_MAIN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DCO_FINETUNE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DCO_RANGE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DP_TX3_EQ_PRE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_FUSE3, RDPCS_PHY_DP_TX3_EQ_POST, mask_sh),\\\n\tLE_SF(DPCSTX0_DPCSTX_TX_CLOCK_CNTL, DPCS_SYMCLK_CLOCK_ON, mask_sh),\\\n\tLE_SF(DPCSTX0_DPCSTX_TX_CLOCK_CNTL, DPCS_SYMCLK_GATE_DIS, mask_sh),\\\n\tLE_SF(DPCSTX0_DPCSTX_TX_CLOCK_CNTL, DPCS_SYMCLK_EN, mask_sh),\\\n\tLE_SF(DPCSTX0_DPCSTX_TX_CNTL, DPCS_TX_DATA_SWAP, mask_sh),\\\n\tLE_SF(DPCSTX0_DPCSTX_TX_CNTL, DPCS_TX_DATA_ORDER_INVERT, mask_sh),\\\n\tLE_SF(DPCSTX0_DPCSTX_TX_CNTL, DPCS_TX_FIFO_EN, mask_sh),\\\n\tLE_SF(DPCSTX0_DPCSTX_TX_CNTL, DPCS_TX_FIFO_RD_START_DELAY, mask_sh)\n\n#define DPCS_DCN2_MASK_SH_LIST(mask_sh)\\\n\tDPCS_MASK_SH_LIST(mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_RX_LD_VAL, RDPCS_PHY_RX_REF_LD_VAL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_RX_LD_VAL, RDPCS_PHY_RX_VCO_LD_VAL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DPALT_DISABLE_ACK, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DP_TX0_PSTATE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DP_TX1_PSTATE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DP_TX0_MPLL_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DP_TX1_MPLL_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DP_REF_CLK_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL5, RDPCS_PHY_DP_TX2_WIDTH, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL5, RDPCS_PHY_DP_TX2_RATE, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL5, RDPCS_PHY_DP_TX3_WIDTH, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL5, RDPCS_PHY_DP_TX3_RATE, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYA_SOFT_RESET, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYB_SOFT_RESET, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYC_SOFT_RESET, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYD_SOFT_RESET, mask_sh),\\\n\tLE_SF(DCIO_SOFT_RESET, UNIPHYE_SOFT_RESET, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DPALT_DP4, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DPALT_DISABLE, mask_sh)\n\n#define LINK_ENCODER_MASK_SH_LIST_DCN20(mask_sh)\\\n\tLINK_ENCODER_MASK_SH_LIST_DCN10(mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_CNTL, DPHY_FEC_EN, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_CNTL, DPHY_FEC_READY_SHADOW, mask_sh),\\\n\tLE_SF(DP0_DP_DPHY_CNTL, DPHY_FEC_ACTIVE_STATUS, mask_sh),\\\n\tLE_SF(DIG0_DIG_LANE_ENABLE, DIG_LANE0EN, mask_sh),\\\n\tLE_SF(DIG0_DIG_LANE_ENABLE, DIG_LANE1EN, mask_sh),\\\n\tLE_SF(DIG0_DIG_LANE_ENABLE, DIG_LANE2EN, mask_sh),\\\n\tLE_SF(DIG0_DIG_LANE_ENABLE, DIG_LANE3EN, mask_sh),\\\n\tLE_SF(DIG0_DIG_LANE_ENABLE, DIG_CLK_EN, mask_sh),\\\n\tLE_SF(DIG0_TMDS_CTL_BITS, TMDS_CTL0, mask_sh), \\\n\tUNIPHY_MASK_SH_LIST(mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL0, AUX_RX_START_WINDOW, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL0, AUX_RX_HALF_SYM_DETECT_LEN, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL0, AUX_RX_TRANSITION_FILTER_EN, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL0, AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL0, AUX_RX_ALLOW_BELOW_THRESHOLD_START, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL0, AUX_RX_ALLOW_BELOW_THRESHOLD_STOP, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL0, AUX_RX_PHASE_DETECT_LEN, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL0, AUX_RX_DETECTION_THRESHOLD, mask_sh), \\\n\tLE_SF(DP_AUX0_AUX_DPHY_TX_CONTROL, AUX_TX_PRECHARGE_LEN, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_TX_CONTROL, AUX_TX_PRECHARGE_SYMBOLS, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_TX_CONTROL, AUX_MODE_DET_CHECK_DELAY, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL1, AUX_RX_PRECHARGE_SKIP, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL1, AUX_RX_TIMEOUT_LEN, mask_sh),\\\n\tLE_SF(DP_AUX0_AUX_DPHY_RX_CONTROL1, AUX_RX_TIMEOUT_LEN_MUL, mask_sh)\n\n#define UNIPHY_DCN2_REG_LIST(id) \\\n\tSRI(CLOCK_ENABLE, SYMCLK, id), \\\n\tSRI(CHANNEL_XBAR_CNTL, UNIPHY, id)\n\n#define DPCS_DCN2_CMN_REG_LIST(id) \\\n\tSRI(DIG_LANE_ENABLE, DIG, id), \\\n\tSRI(TMDS_CTL_BITS, DIG, id), \\\n\tSRI(RDPCSTX_PHY_CNTL3, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL4, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL5, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL6, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL7, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL8, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL9, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL10, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL11, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL12, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL13, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL14, RDPCSTX, id), \\\n\tSRI(RDPCSTX_CNTL, RDPCSTX, id), \\\n\tSRI(RDPCSTX_CLOCK_CNTL, RDPCSTX, id), \\\n\tSRI(RDPCSTX_INTERRUPT_CONTROL, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL0, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_CNTL2, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PLL_UPDATE_DATA, RDPCSTX, id), \\\n\tSRI(RDPCS_TX_CR_ADDR, RDPCSTX, id), \\\n\tSRI(RDPCS_TX_CR_DATA, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_FUSE0, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_FUSE1, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_FUSE2, RDPCSTX, id), \\\n\tSRI(RDPCSTX_PHY_FUSE3, RDPCSTX, id), \\\n\tSRI(DPCSTX_TX_CLOCK_CNTL, DPCSTX, id), \\\n\tSRI(DPCSTX_TX_CNTL, DPCSTX, id), \\\n\tSR(RDPCSTX0_RDPCSTX_SCRATCH)\n\n\n#define DPCS_DCN2_REG_LIST(id) \\\n\tDPCS_DCN2_CMN_REG_LIST(id), \\\n\tSRI(RDPCSTX_PHY_RX_LD_VAL, RDPCSTX, id),\\\n\tSRI(RDPCSTX_DMCU_DPALT_DIS_BLOCK_REG, RDPCSTX, id)\n\n#define LE_DCN2_REG_LIST(id) \\\n\t\tLE_DCN10_REG_LIST(id), \\\n\t\tSR(DCIO_SOFT_RESET)\n\nstruct mpll_cfg {\n\tuint32_t mpllb_ana_v2i;\n\tuint32_t mpllb_ana_freq_vco;\n\tuint32_t mpllb_ana_cp_int;\n\tuint32_t mpllb_ana_cp_prop;\n\tuint32_t mpllb_multiplier;\n\tuint32_t ref_clk_mpllb_div;\n\tbool mpllb_word_div2_en;\n\tbool mpllb_ssc_en;\n\tbool mpllb_div5_clk_en;\n\tbool mpllb_div_clk_en;\n\tbool mpllb_fracn_en;\n\tbool mpllb_pmix_en;\n\tuint32_t mpllb_div_multiplier;\n\tuint32_t mpllb_tx_clk_div;\n\tuint32_t mpllb_fracn_quot;\n\tuint32_t mpllb_fracn_den;\n\tuint32_t mpllb_ssc_peak;\n\tuint32_t mpllb_ssc_stepsize;\n\tuint32_t mpllb_ssc_up_spread;\n\tuint32_t mpllb_fracn_rem;\n\tuint32_t mpllb_hdmi_div;\n\t\n\tuint32_t tx_vboost_lvl;\n\tuint32_t hdmi_pixel_clk_div;\n\tuint32_t ref_range;\n\tuint32_t ref_clk;\n\tbool hdmimode_enable;\n\tbool sup_pre_hp;\n\tbool dp_tx0_vergdrv_byp;\n\tbool dp_tx1_vergdrv_byp;\n\tbool dp_tx2_vergdrv_byp;\n\tbool dp_tx3_vergdrv_byp;\n\tuint32_t tx_peaking_lvl;\n\tuint32_t ctr_reqs_pll;\n\n\n};\n\nstruct dpcssys_phy_seq_cfg {\n\tbool program_fuse;\n\tbool bypass_sram;\n\tbool lane_en[4];\n\tbool use_calibration_setting;\n\tstruct mpll_cfg mpll_cfg;\n\tbool load_sram_fw;\n#if 0\n\n\tbool hdmimode_enable;\n\tbool silver2;\n\tbool ext_refclk_en;\n\tuint32_t dp_tx0_term_ctrl;\n\tuint32_t dp_tx1_term_ctrl;\n\tuint32_t dp_tx2_term_ctrl;\n\tuint32_t dp_tx3_term_ctrl;\n\tuint32_t fw_data[0x1000];\n\tuint32_t dp_tx0_width;\n\tuint32_t dp_tx1_width;\n\tuint32_t dp_tx2_width;\n\tuint32_t dp_tx3_width;\n\tuint32_t dp_tx0_rate;\n\tuint32_t dp_tx1_rate;\n\tuint32_t dp_tx2_rate;\n\tuint32_t dp_tx3_rate;\n\tuint32_t dp_tx0_eq_main;\n\tuint32_t dp_tx0_eq_pre;\n\tuint32_t dp_tx0_eq_post;\n\tuint32_t dp_tx1_eq_main;\n\tuint32_t dp_tx1_eq_pre;\n\tuint32_t dp_tx1_eq_post;\n\tuint32_t dp_tx2_eq_main;\n\tuint32_t dp_tx2_eq_pre;\n\tuint32_t dp_tx2_eq_post;\n\tuint32_t dp_tx3_eq_main;\n\tuint32_t dp_tx3_eq_pre;\n\tuint32_t dp_tx3_eq_post;\n\tbool data_swap_en;\n\tbool data_order_invert_en;\n\tuint32_t ldpcs_fifo_start_delay;\n\tuint32_t rdpcs_fifo_start_delay;\n\tbool rdpcs_reg_fifo_error_mask;\n\tbool rdpcs_tx_fifo_error_mask;\n\tbool rdpcs_dpalt_disable_mask;\n\tbool rdpcs_dpalt_4lane_mask;\n#endif\n};\n\nstruct dcn20_link_encoder {\n\tstruct dcn10_link_encoder enc10;\n\tstruct dpcssys_phy_seq_cfg phy_seq_cfg;\n};\n\nvoid enc2_fec_set_enable(struct link_encoder *enc, bool enable);\nvoid enc2_fec_set_ready(struct link_encoder *enc, bool ready);\nbool enc2_fec_is_active(struct link_encoder *enc);\nvoid enc2_hw_init(struct link_encoder *enc);\n\nvoid link_enc2_read_state(struct link_encoder *enc, struct link_enc_state *s);\n\nvoid dcn20_link_encoder_enable_dp_output(\n\tstruct link_encoder *enc,\n\tconst struct dc_link_settings *link_settings,\n\tenum clock_source_id clock_source);\n\nbool dcn20_link_encoder_is_in_alt_mode(struct link_encoder *enc);\nvoid dcn20_link_encoder_get_max_link_cap(struct link_encoder *enc,\n\tstruct dc_link_settings *link_settings);\n\nvoid dcn20_link_encoder_construct(\n\tstruct dcn20_link_encoder *enc20,\n\tconst struct encoder_init_data *init_data,\n\tconst struct encoder_feature_support *enc_features,\n\tconst struct dcn10_link_enc_registers *link_regs,\n\tconst struct dcn10_link_enc_aux_registers *aux_regs,\n\tconst struct dcn10_link_enc_hpd_registers *hpd_regs,\n\tconst struct dcn10_link_enc_shift *link_shift,\n\tconst struct dcn10_link_enc_mask *link_mask);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}