// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GCM_AE_HW_1x22_rs (
        ap_ready,
        X,
        ap_return
);


output   ap_ready;
input  [127:0] X;
output  [127:0] ap_return;

wire   [6:0] tmp_s_fu_374_p4;
wire   [0:0] tmp_1_fu_118_p3;
wire   [6:0] tmp_fu_108_p4;
wire   [0:0] tmp_3_fu_136_p3;
wire   [6:0] tmp_2_fu_126_p4;
wire   [0:0] tmp_5_fu_154_p3;
wire   [6:0] tmp_4_fu_144_p4;
wire   [0:0] tmp_7_fu_172_p3;
wire   [6:0] tmp_6_fu_162_p4;
wire   [0:0] tmp_9_fu_190_p3;
wire   [6:0] tmp_8_fu_180_p4;
wire   [0:0] tmp_11_fu_208_p3;
wire   [6:0] tmp_10_fu_198_p4;
wire   [0:0] tmp_13_fu_226_p3;
wire   [6:0] tmp_12_fu_216_p4;
wire   [0:0] tmp_15_fu_244_p3;
wire   [6:0] tmp_14_fu_234_p4;
wire   [0:0] tmp_17_fu_262_p3;
wire   [6:0] tmp_16_fu_252_p4;
wire   [0:0] tmp_19_fu_280_p3;
wire   [6:0] tmp_18_fu_270_p4;
wire   [0:0] tmp_21_fu_298_p3;
wire   [6:0] tmp_20_fu_288_p4;
wire   [0:0] tmp_23_fu_316_p3;
wire   [6:0] tmp_22_fu_306_p4;
wire   [0:0] tmp_25_fu_334_p3;
wire   [6:0] tmp_24_fu_324_p4;
wire   [0:0] tmp_27_fu_352_p3;
wire   [6:0] tmp_26_fu_342_p4;
wire   [0:0] trunc_ln628_fu_370_p1;
wire   [6:0] tmp_28_fu_360_p4;
wire   [7:0] zext_ln628_fu_384_p1;

assign ap_ready = 1'b1;

assign tmp_10_fu_198_p4 = {{X[87:81]}};

assign tmp_11_fu_208_p3 = X[32'd72];

assign tmp_12_fu_216_p4 = {{X[79:73]}};

assign tmp_13_fu_226_p3 = X[32'd64];

assign tmp_14_fu_234_p4 = {{X[71:65]}};

assign tmp_15_fu_244_p3 = X[32'd56];

assign tmp_16_fu_252_p4 = {{X[63:57]}};

assign tmp_17_fu_262_p3 = X[32'd48];

assign tmp_18_fu_270_p4 = {{X[55:49]}};

assign tmp_19_fu_280_p3 = X[32'd40];

assign tmp_1_fu_118_p3 = X[32'd112];

assign tmp_20_fu_288_p4 = {{X[47:41]}};

assign tmp_21_fu_298_p3 = X[32'd32];

assign tmp_22_fu_306_p4 = {{X[39:33]}};

assign tmp_23_fu_316_p3 = X[32'd24];

assign tmp_24_fu_324_p4 = {{X[31:25]}};

assign tmp_25_fu_334_p3 = X[32'd16];

assign tmp_26_fu_342_p4 = {{X[23:17]}};

assign tmp_27_fu_352_p3 = X[32'd8];

assign tmp_28_fu_360_p4 = {{X[15:9]}};

assign tmp_2_fu_126_p4 = {{X[119:113]}};

assign tmp_3_fu_136_p3 = X[32'd104];

assign tmp_4_fu_144_p4 = {{X[111:105]}};

assign tmp_5_fu_154_p3 = X[32'd96];

assign tmp_6_fu_162_p4 = {{X[103:97]}};

assign tmp_7_fu_172_p3 = X[32'd88];

assign tmp_8_fu_180_p4 = {{X[95:89]}};

assign tmp_9_fu_190_p3 = X[32'd80];

assign tmp_fu_108_p4 = {{X[127:121]}};

assign tmp_s_fu_374_p4 = {{X[7:1]}};

assign trunc_ln628_fu_370_p1 = X[0:0];

assign zext_ln628_fu_384_p1 = tmp_s_fu_374_p4;

assign ap_return = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_1_fu_118_p3}, {tmp_fu_108_p4}}, {tmp_3_fu_136_p3}}, {tmp_2_fu_126_p4}}, {tmp_5_fu_154_p3}}, {tmp_4_fu_144_p4}}, {tmp_7_fu_172_p3}}, {tmp_6_fu_162_p4}}, {tmp_9_fu_190_p3}}, {tmp_8_fu_180_p4}}, {tmp_11_fu_208_p3}}, {tmp_10_fu_198_p4}}, {tmp_13_fu_226_p3}}, {tmp_12_fu_216_p4}}, {tmp_15_fu_244_p3}}, {tmp_14_fu_234_p4}}, {tmp_17_fu_262_p3}}, {tmp_16_fu_252_p4}}, {tmp_19_fu_280_p3}}, {tmp_18_fu_270_p4}}, {tmp_21_fu_298_p3}}, {tmp_20_fu_288_p4}}, {tmp_23_fu_316_p3}}, {tmp_22_fu_306_p4}}, {tmp_25_fu_334_p3}}, {tmp_24_fu_324_p4}}, {tmp_27_fu_352_p3}}, {tmp_26_fu_342_p4}}, {trunc_ln628_fu_370_p1}}, {tmp_28_fu_360_p4}}, {zext_ln628_fu_384_p1}};

endmodule //GCM_AE_HW_1x22_rs
