# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0/demo_tb/axi4lite_mst.v" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0/demo_tb/axi4s_video_slv.v" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0/demo_tb/axi4s_video_mst.v" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0/demo_tb/ce_generator.v" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0/demo_tb/tb_v_tc_0.v" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \

sv xil_defaultlib  --include "../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0" \
"../../../../../vivado/project_1/CMDproc.sv" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv" \
"../../../../../SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv" \
"../../../../../vivado/project_1/project_1.srcs/sources_1/new/Register.sv" \
"../../../../../vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/VRAM.sv" \
"../../../../../vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv" \
"../../../../../vivado/project_1/project_1.srcs/sim_1/new/interface.v" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/pattern_gen.sv" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv" \
"../../../../Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv" \
"../../../../../SENIOR_PROJECT/LineEngine/LineEngine.srcs/sources_1/new/LineEngine.sv" \
"../../../../Psoc_FPGA_Connect.srcs/sim_1/new/Host_Display_tb.v" \
"../../../../Psoc_FPGA_Connect.srcs/sim_1/new/TopLevelTb.sv" \
"../../../../Psoc_FPGA_Connect.srcs/sim_1/new/Host_IF_TB.sv" \
"../../../../Psoc_FPGA_Connect.srcs/sim_1/new/Line_eng_Tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
