
# Digital Signal Processor: 
## three filtering mode

---

##Image filtering

## Hardware
<p align="center">
<img src = "https://github.com/mayshin10/DSP-FPGA/blob/main/img_src/system%20wrapper.png"></br>
System wrapper block diagram</br></br>
<img src = "https://github.com/mayshin10/DSP-FPGA/blob/main/img_src/hardware%20architecture.png"></br>
Hardware architecture</br>
</p></br>

---

## Firmware
<p align="center">
<img src = "https://github.com/mayshin10/DSP-FPGA/blob/main/img_src/firmware%20control.png"></br>
Firmware control logic</br></br>
</p></br>

---

## Results
잆럮햕 뮩쨩읉 햕뀪읹먅 얉야뾽 쓔 있꼐 뼍얶햬뜲릾니땨.</br>
여가러지 옵션이 있요어! </br></br>
<p align="center">
<img src = "https://user-images.githubusercontent.com/45932570/116428680-1b2ac480-a880-11eb-86e3-5af8c7914589.jpg"></br>
<i>윴튜쁪 떘끑 왠뀪읹뜳이 묫얉야뾰껥 햐끼</i>
</p></br>
