\hypertarget{stm32f7xx__hal_8h}{}\section{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal.h File Reference}
\label{stm32f7xx__hal_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal.h}}


This file contains all the functions prototypes for the H\+AL module driver.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+conf.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+\_\+\+B\+O\+O\+T\+\_\+\+A\+D\+D0}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+\_\+\+B\+O\+O\+T\+\_\+\+A\+D\+D1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efc5ebe6f79c27456ab4c7f5d0c8066}{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+B\+O\+OT}}
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga4a466905a367266e7c23417248dc741d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M2}}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M2\+\_\+\+S\+T\+OP))
\begin{DoxyCompactList}\small\item\em Freeze/\+Unfreeze Peripherals in Debug mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M3}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M3\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M4}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M4\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M5}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M5\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M6}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M6\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M7}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M7\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M12}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M12\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M13}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M13\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M14}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M14\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+L\+P\+T\+I\+M1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+L\+P\+T\+I\+M1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+R\+TC}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+R\+T\+C\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+W\+W\+DG}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+W\+W\+D\+G\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I\+W\+DG}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C1\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C1\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C2\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C2\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C3\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C3\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C4\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C4\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+C\+A\+N1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+C\+A\+N2}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N2\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M8}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M8\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M9}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M9\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M10}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M10\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M11}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M11\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M2}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M2\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M3}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M3\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M4}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M4\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M5}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M5\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M6}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M6\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M7}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M7\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M12}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M12\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M13}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M13\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M14}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M14\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+L\+P\+T\+I\+M1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+L\+P\+T\+I\+M1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+R\+TC}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+R\+T\+C\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+W\+W\+DG}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+W\+W\+D\+G\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I\+W\+DG}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C1\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C1\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C2\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C2\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C3\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C3\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C4\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C4\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+C\+A\+N1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+C\+A\+N2}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N2\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M8}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M8\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M9}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M9\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M10}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M10\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M11}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M11\+\_\+\+S\+T\+OP))
\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga911da0daaaa54611ad5cc53b909836ee}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+R\+E\+M\+A\+P\+M\+E\+M\+O\+R\+Y\+\_\+\+F\+MC}}()~(S\+Y\+S\+C\+FG-\/$>$M\+E\+M\+R\+MP \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc9935984aa2d506eb568944cf4a45f}{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+S\+W\+P\+\_\+\+F\+MC}}))
\begin{DoxyCompactList}\small\item\em F\+MC (N\+O\+R/\+R\+AM) mapped at 0x60000000 and S\+D\+R\+AM mapped at 0x\+C0000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga9289478fb2dc47d4cce6e0c956b4dafd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+R\+E\+M\+A\+P\+M\+E\+M\+O\+R\+Y\+\_\+\+F\+M\+C\+\_\+\+S\+D\+R\+AM}}()
\begin{DoxyCompactList}\small\item\em F\+M\+C/\+S\+D\+R\+AM mapped at 0x60000000 (N\+O\+R/\+R\+AM) mapped at 0x\+C0000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___h_a_l___exported___macros_ga0e71eb2b553f1a7b8172710184a89caa}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+G\+E\+T\+\_\+\+B\+O\+O\+T\+\_\+\+M\+O\+DE}}()~R\+E\+A\+D\+\_\+\+B\+IT(S\+Y\+S\+C\+FG-\/$>$M\+E\+M\+R\+MP, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efc5ebe6f79c27456ab4c7f5d0c8066}{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+B\+O\+OT}})
\begin{DoxyCompactList}\small\item\em Return the memory boot mapping as configured by user. \end{DoxyCompactList}\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+C\+K\+F\+R\+EQ}(F\+R\+EQ)
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}\label{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}} 
enum {\bfseries H\+A\+L\+\_\+\+Tick\+Freq\+Type\+Def} \{ {\bfseries H\+A\+L\+\_\+\+T\+I\+C\+K\+\_\+\+F\+R\+E\+Q\+\_\+10\+HZ} = 100U, 
{\bfseries H\+A\+L\+\_\+\+T\+I\+C\+K\+\_\+\+F\+R\+E\+Q\+\_\+100\+HZ} = 10U, 
{\bfseries H\+A\+L\+\_\+\+T\+I\+C\+K\+\_\+\+F\+R\+E\+Q\+\_\+1\+K\+HZ} = 1U, 
{\bfseries H\+A\+L\+\_\+\+T\+I\+C\+K\+\_\+\+F\+R\+E\+Q\+\_\+\+D\+E\+F\+A\+U\+LT} = H\+A\+L\+\_\+\+T\+I\+C\+K\+\_\+\+F\+R\+E\+Q\+\_\+1\+K\+HZ
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___functions___group1_gaecac54d350c3730e6831eb404e557dc4}{H\+A\+L\+\_\+\+Init}} (void)
\begin{DoxyCompactList}\small\item\em This function is used to initialize the H\+AL Library; it must be the first instruction to be executed in the main program (before to call any other H\+AL function), it performs the following\+: Configure the Flash prefetch, and instruction cache through A\+RT accelerator. Configures the Sys\+Tick to generate an interrupt each 1 millisecond, which is clocked by the H\+SI (at this stage, the clock is not yet configured and thus the system is running from the internal H\+SI at 16 M\+Hz). Set N\+V\+IC Group Priority to 4. Calls the \mbox{\hyperlink{group___h_a_l___exported___functions___group1_ga07e099a69ab23e79be8b7a80505de519}{H\+A\+L\+\_\+\+Msp\+Init()}} callback function defined in user file \char`\"{}stm32f7xx\+\_\+hal\+\_\+msp.\+c\char`\"{} to do the global low level hardware initialization. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___functions___group1_ga95911129a26afb05232caaaefa31956f}{H\+A\+L\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em This function de-\/\+Initializes common part of the H\+AL and stops the systick. This function is optional. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group1_ga07e099a69ab23e79be8b7a80505de519}{H\+A\+L\+\_\+\+Msp\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Initialize the M\+SP. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group1_gaa2d4540edcb9dacec34edb77f3455bf0}{H\+A\+L\+\_\+\+Msp\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em De\+Initializes the M\+SP. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___functions___group1_ga44d1542f9985b2243b14a41070cc41cc}{H\+A\+L\+\_\+\+Init\+Tick}} (uint32\+\_\+t Tick\+Priority)
\begin{DoxyCompactList}\small\item\em This function configures the source of the time base. The time source is configured to have 1ms time base with a dedicated Tick interrupt priority. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaba5b726bfedd013bf7bb5a51d5c4f188}{H\+A\+L\+\_\+\+Inc\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em This function is called to increment a global variable \char`\"{}uw\+Tick\char`\"{} used as application time base. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gab1dc1e6b438daacfe38a312a90221330}{H\+A\+L\+\_\+\+Delay}} (uint32\+\_\+t Delay)
\begin{DoxyCompactList}\small\item\em This function provides minimum delay (in milliseconds) based on variable incremented. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{H\+A\+L\+\_\+\+Get\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em Provides a tick value in millisecond. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gacdcc8b5d33b9f97fe1b0abd6a86a3d4b}{H\+A\+L\+\_\+\+Get\+Tick\+Prio}} (void)
\begin{DoxyCompactList}\small\item\em This function returns a tick priority. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga47f2dd240b2aed823a76b11496f37690}{H\+A\+L\+\_\+\+Set\+Tick\+Freq}} (H\+A\+L\+\_\+\+Tick\+Freq\+Type\+Def Freq)
\begin{DoxyCompactList}\small\item\em Set new tick Freq. \end{DoxyCompactList}\item 
H\+A\+L\+\_\+\+Tick\+Freq\+Type\+Def \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga803cdbcc0883bcf5f5c98c50024c97e6}{H\+A\+L\+\_\+\+Get\+Tick\+Freq}} (void)
\begin{DoxyCompactList}\small\item\em Return tick frequency. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga84ae4b045c45d49d96b2b02e2dc516b6}{H\+A\+L\+\_\+\+Suspend\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em Suspend Tick increment. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac3fa17aa85e357e3f1af56ad110d2e97}{H\+A\+L\+\_\+\+Resume\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em Resume Tick increment. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gafb139b375512ad2a234e4619b129b966}{H\+A\+L\+\_\+\+Get\+Hal\+Version}} (void)
\begin{DoxyCompactList}\small\item\em Returns the H\+AL revision. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gae051ef9e932404b21f5877c7186406b8}{H\+A\+L\+\_\+\+Get\+R\+E\+V\+ID}} (void)
\begin{DoxyCompactList}\small\item\em Returns the device revision identifier. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaff785f069ed650de77ff82ac407f7c84}{H\+A\+L\+\_\+\+Get\+D\+E\+V\+ID}} (void)
\begin{DoxyCompactList}\small\item\em Returns the device identifier. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaf982aa0a575eef3758c0840a24077506}{H\+A\+L\+\_\+\+Get\+U\+I\+Dw0}} (void)
\begin{DoxyCompactList}\small\item\em Returns first word of the unique device identifier (U\+ID based on 96 bits) \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga52720dd92ed2bd4314a2a129855d766c}{H\+A\+L\+\_\+\+Get\+U\+I\+Dw1}} (void)
\begin{DoxyCompactList}\small\item\em Returns second word of the unique device identifier (U\+ID based on 96 bits) \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga5785ae5ec8d4c5a7dadb1359f0778700}{H\+A\+L\+\_\+\+Get\+U\+I\+Dw2}} (void)
\begin{DoxyCompactList}\small\item\em Returns third word of the unique device identifier (U\+ID based on 96 bits) \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gaf031bcc71ebad9b7edf405547efd762b}{H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Enable\+D\+B\+G\+Sleep\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Enable the Debug Module during S\+L\+E\+EP mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac7820d0561f19999a68d714655b901b5}{H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Disable\+D\+B\+G\+Sleep\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Disable the Debug Module during S\+L\+E\+EP mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gadf25043b17de4bef38a95a75fd03e5c4}{H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Enable\+D\+B\+G\+Stop\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Enable the Debug Module during S\+T\+OP mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga2c93dcee35e5983d74f1000de7c042d5}{H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Disable\+D\+B\+G\+Stop\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Disable the Debug Module during S\+T\+OP mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga28a1323b2eeb0a408c1cfdbfa0db5ead}{H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Enable\+D\+B\+G\+Standby\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Enable the Debug Module during S\+T\+A\+N\+D\+BY mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga7faa58d8508ea3123b9f247a70379779}{H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Disable\+D\+B\+G\+Standby\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Disable the Debug Module during S\+T\+A\+N\+D\+BY mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga20b6ca07582e10aec5e15ad2fda7dfc1}{H\+A\+L\+\_\+\+Enable\+Compensation\+Cell}} (void)
\begin{DoxyCompactList}\small\item\em Enables the I/O Compensation Cell. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga653f1166b0e37afd40372550d806e667}{H\+A\+L\+\_\+\+Disable\+Compensation\+Cell}} (void)
\begin{DoxyCompactList}\small\item\em Power-\/down the I/O Compensation Cell. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac99ad862d5888a2672fdf7da1b8b25cd}{H\+A\+L\+\_\+\+Enable\+F\+M\+C\+Memory\+Swapping}} (void)
\begin{DoxyCompactList}\small\item\em Enables the F\+MC Memory Mapping Swapping. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l___exported___functions___group2_ga0863e6c3b386823ab0f5af6dd5121c32}{H\+A\+L\+\_\+\+Disable\+F\+M\+C\+Memory\+Swapping}} (void)
\begin{DoxyCompactList}\small\item\em Disables the F\+MC Memory Mapping Swapping. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries uw\+Tick}
\item 
uint32\+\_\+t {\bfseries uw\+Tick\+Prio}
\item 
H\+A\+L\+\_\+\+Tick\+Freq\+Type\+Def {\bfseries uw\+Tick\+Freq}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the H\+AL module driver. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 