C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module registers

Top level modules:
	registers

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module regs_testbench

Top level modules:
	regs_testbench

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/Duncan/git/ForthCPU/register_testbench.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/register_testbench.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module register_testbench

Top level modules:
	register_testbench

} {} {}} C:/Users/Duncan/git/ForthCPU/register.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/register.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module register

Top level modules:
	register

} {} {}} C:/Users/Duncan/git/ForthCPU/instruction_decode.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/instruction_decode.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module instruction_decode

Top level modules:
	instruction_decode

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module multiplier

Top level modules:
	multiplier

} {} {}} C:/Users/Duncan/git/ForthCPU/register_file_testbench.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/register_file_testbench.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module register_file_testbench

Top level modules:
	register_file_testbench

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/Duncan/git/ForthCPU/register_file.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/register_file.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module regs_testbench

Top level modules:
	regs_testbench

} {} {}} C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module instruction_decoder_testbench

Top level modules:
	instruction_decoder_testbench

} {} {}} C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v {1 {vlog -work work -stats=none C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module data_sources

Top level modules:
	data_sources

} {} {}}
