
State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slider_switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:io_bridge_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aes_decrypt_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aes_encrypt_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst|CurrentState
Name CurrentState.PalletteReProgram CurrentState.ReadPixel2 CurrentState.ReadPixel1 CurrentState.ReadPixel CurrentState.DrawPixel CurrentState.DrawLine CurrentState.DrawVline CurrentState.DrawHLine CurrentState.ProcessCommand CurrentState.Idle 
CurrentState.Idle 0 0 0 0 0 0 0 0 0 0 
CurrentState.ProcessCommand 0 0 0 0 0 0 0 0 1 1 
CurrentState.DrawHLine 0 0 0 0 0 0 0 1 0 1 
CurrentState.DrawVline 0 0 0 0 0 0 1 0 0 1 
CurrentState.DrawLine 0 0 0 0 0 1 0 0 0 1 
CurrentState.DrawPixel 0 0 0 0 1 0 0 0 0 1 
CurrentState.ReadPixel 0 0 0 1 0 0 0 0 0 1 
CurrentState.ReadPixel1 0 0 1 0 0 0 0 0 0 1 
CurrentState.ReadPixel2 0 1 0 0 0 0 0 0 0 1 
CurrentState.PalletteReProgram 1 0 0 0 0 0 0 0 0 1 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_state
Name i_state.111 i_state.101 i_state.011 i_state.010 i_state.001 i_state.000 
i_state.000 0 0 0 0 0 0 
i_state.001 0 0 0 0 1 1 
i_state.010 0 0 0 1 0 1 
i_state.011 0 0 1 0 0 1 
i_state.101 0 1 0 0 0 1 
i_state.111 1 0 0 0 0 1 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|i_next
Name i_next.111 i_next.101 i_next.010 i_next.000 
i_next.000 0 0 0 0 
i_next.010 0 0 1 1 
i_next.101 0 1 0 1 
i_next.111 1 0 0 1 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_state
Name m_state.100000000 m_state.010000000 m_state.001000000 m_state.000100000 m_state.000010000 m_state.000001000 m_state.000000100 m_state.000000010 m_state.000000001 
m_state.000000001 0 0 0 0 0 0 0 0 0 
m_state.000000010 0 0 0 0 0 0 0 1 1 
m_state.000000100 0 0 0 0 0 0 1 0 1 
m_state.000001000 0 0 0 0 0 1 0 0 1 
m_state.000010000 0 0 0 0 1 0 0 0 1 
m_state.000100000 0 0 0 1 0 0 0 0 1 
m_state.001000000 0 0 1 0 0 0 0 0 1 
m_state.010000000 0 1 0 0 0 0 0 0 1 
m_state.100000000 1 0 0 0 0 0 0 0 1 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_SDRAM:sdram|m_next
Name m_next.010000000 m_next.000010000 m_next.000001000 m_next.000000001 
m_next.000000001 0 0 0 0 
m_next.000001000 0 0 1 1 
m_next.000010000 0 1 0 1 
m_next.010000000 1 0 0 1 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spi_0_spi_control_port_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:interval_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex0_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bit_flipper_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex4_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hex2_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state
Name R_state.break_err R_state.R_stop_bit R_state.R_parity R_state.shift_data R_state.R_start_bit R_state.idle 
R_state.idle 0 0 0 0 0 0 
R_state.R_start_bit 0 0 0 0 1 1 
R_state.shift_data 0 0 0 1 0 1 
R_state.R_parity 0 0 1 0 0 1 
R_state.R_stop_bit 0 1 0 0 0 1 
R_state.break_err 1 0 0 0 0 1 

State Machine - |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst11|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state
Name T_state.s_stop_bit2 T_state.s_stop_bit T_state.s_parity T_state.shift_data T_state.s_start_bit T_state.idle 
T_state.idle 0 0 0 0 0 0 
T_state.s_start_bit 0 0 0 0 1 1 
T_state.shift_data 0 0 0 1 0 1 
T_state.s_parity 0 0 1 0 0 1 
T_state.s_stop_bit 0 1 0 0 0 1 
T_state.s_stop_bit2 1 0 0 0 0 1 

State Machine - |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst10|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state
Name R_state.break_err R_state.R_stop_bit R_state.R_parity R_state.shift_data R_state.R_start_bit R_state.idle 
R_state.idle 0 0 0 0 0 0 
R_state.R_start_bit 0 0 0 0 1 1 
R_state.shift_data 0 0 0 1 0 1 
R_state.R_parity 0 0 1 0 0 1 
R_state.R_stop_bit 0 1 0 0 0 1 
R_state.break_err 1 0 0 0 0 1 

State Machine - |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst10|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state
Name T_state.s_stop_bit2 T_state.s_stop_bit T_state.s_parity T_state.shift_data T_state.s_start_bit T_state.idle 
T_state.idle 0 0 0 0 0 0 
T_state.s_start_bit 0 0 0 0 1 1 
T_state.shift_data 0 0 0 1 0 1 
T_state.s_parity 0 0 1 0 0 1 
T_state.s_stop_bit 0 1 0 0 0 1 
T_state.s_stop_bit2 1 0 0 0 0 1 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 

State Machine - |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst8|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state
Name R_state.break_err R_state.R_stop_bit R_state.R_parity R_state.shift_data R_state.R_start_bit R_state.idle 
R_state.idle 0 0 0 0 0 0 
R_state.R_start_bit 0 0 0 0 1 1 
R_state.shift_data 0 0 0 1 0 1 
R_state.R_parity 0 0 1 0 0 1 
R_state.R_stop_bit 0 1 0 0 0 1 
R_state.break_err 1 0 0 0 0 1 

State Machine - |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst8|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state
Name T_state.s_stop_bit2 T_state.s_stop_bit T_state.s_parity T_state.shift_data T_state.s_start_bit T_state.idle 
T_state.idle 0 0 0 0 0 0 
T_state.s_start_bit 0 0 0 0 1 1 
T_state.shift_data 0 0 0 1 0 1 
T_state.s_parity 0 0 1 0 0 1 
T_state.s_stop_bit 0 1 0 0 0 1 
T_state.s_stop_bit2 1 0 0 0 0 1 

State Machine - |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state
Name R_state.break_err R_state.R_stop_bit R_state.R_parity R_state.shift_data R_state.R_start_bit R_state.idle 
R_state.idle 0 0 0 0 0 0 
R_state.R_start_bit 0 0 0 0 1 1 
R_state.shift_data 0 0 0 1 0 1 
R_state.R_parity 0 0 1 0 0 1 
R_state.R_stop_bit 0 1 0 0 0 1 
R_state.break_err 1 0 0 0 0 1 

State Machine - |MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state
Name T_state.s_stop_bit2 T_state.s_stop_bit T_state.s_parity T_state.shift_data T_state.s_start_bit T_state.idle 
T_state.idle 0 0 0 0 0 0 
T_state.s_start_bit 0 0 0 0 1 1 
T_state.shift_data 0 0 0 1 0 1 
T_state.s_parity 0 0 1 0 0 1 
T_state.s_stop_bit 0 1 0 0 0 1 
T_state.s_stop_bit2 1 0 0 0 0 1 
