{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@95:105@HdlIdDef", "wire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n\nreg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;\nreg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;\nreg   [DST_DATA_WIDTH-1:0]    rd_data_l2 = 'h0;\n"], "Clone Blocks": [["hdl/library/util_do_ram/util_do_ram.v@96:106", "wire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n\nreg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;\nreg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;\nreg   [DST_DATA_WIDTH-1:0]    rd_data_l2 = 'h0;\nreg   [DST_ADDRESS_WIDTH-1:0] rd_length = 'h0;\n"], ["hdl/library/util_do_ram/util_do_ram.v@94:104", "\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n\nreg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;\nreg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;\n"], ["hdl/library/util_do_ram/util_do_ram.v@99:109", "wire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n\nreg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;\nreg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;\nreg   [DST_DATA_WIDTH-1:0]    rd_data_l2 = 'h0;\nreg   [DST_ADDRESS_WIDTH-1:0] rd_length = 'h0;\nreg   [DST_ADDRESS_WIDTH-1:0] rd_addr = 'h0;\nreg  rd_pending = 1'b0;\n\n"], ["hdl/library/util_do_ram/util_do_ram.v@98:108", "wire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n\nreg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;\nreg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;\nreg   [DST_DATA_WIDTH-1:0]    rd_data_l2 = 'h0;\nreg   [DST_ADDRESS_WIDTH-1:0] rd_length = 'h0;\nreg   [DST_ADDRESS_WIDTH-1:0] rd_addr = 'h0;\nreg  rd_pending = 1'b0;\n"], ["hdl/library/util_do_ram/util_do_ram.v@93:103", "localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n\nreg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;\n"]], "Diff Content": {"Delete": [[100, "wire        rd_fifo_s_ready;\n"]], "Add": []}}