

================================================================
== Vivado HLS Report for 'ImageProcess'
================================================================
* Date:           Tue Jul 11 15:32:40 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Convolutions
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.089|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2919044|  4147844|  2919044|  4147844|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |  2918400|  4147200|  38 ~ 54 |          -|          -|  76800|    no    |
        | + Loop 1.1      |       33|       33|        11|          -|          -|      3|    no    |
        |  ++ Loop 1.1.1  |        9|        9|         3|          -|          -|      3|    no    |
        | + Loop 1.2      |       15|       15|         5|          -|          -|      3|    no    |
        |  ++ Loop 1.2.1  |        3|        3|         1|          -|          -|      3|    no    |
        | + Loop 1.3      |       15|       15|         5|          -|          -|      3|    no    |
        |  ++ Loop 1.3.1  |        3|        3|         1|          -|          -|      3|    no    |
        | + Loop 1.4      |       15|       15|         5|          -|          -|      3|    no    |
        |  ++ Loop 1.4.1  |        3|        3|         1|          -|          -|      3|    no    |
        |- Loop 2         |      642|      642|         2|          -|          -|    321|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    935|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     184|    414|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    809|
|Register         |        -|      -|     816|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      0|    1000|   2158|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |ImageProcess_CRTL_BUS_s_axi_U    |ImageProcess_CRTL_BUS_s_axi    |        0|      0|   74|  104|
    |ImageProcess_KERNEL_BUS_s_axi_U  |ImageProcess_KERNEL_BUS_s_axi  |        2|      0|  110|  110|
    |ImageProcess_mux_eOg_U1          |ImageProcess_mux_eOg           |        0|      0|    0|   50|
    |ImageProcess_mux_fYi_U2          |ImageProcess_mux_fYi           |        0|      0|    0|   50|
    |ImageProcess_mux_fYi_U3          |ImageProcess_mux_fYi           |        0|      0|    0|   50|
    |ImageProcess_mux_fYi_U4          |ImageProcess_mux_fYi           |        0|      0|    0|   50|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                            |                               |        2|      0|  184|  414|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_val_0_U  |ImageProcess_linebkb  |        1|  0|   0|   320|    8|     1|         2560|
    |lineBuff_val_1_U  |ImageProcess_linebkb  |        1|  0|   0|   320|    8|     1|         2560|
    |lineBuff_val_2_U  |ImageProcess_linebkb  |        1|  0|   0|   320|    8|     1|         2560|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        3|  0|   0|   960|   24|     3|         7680|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |window_val_2_0_fu_844_p2             |     *    |      0|  0|  41|           8|           8|
    |WinCol_fu_793_p2                     |     +    |      0|  0|  10|           2|           1|
    |WinRow_fu_717_p2                     |     +    |      0|  0|  10|           2|           1|
    |accumulator_fu_1176_p2               |     +    |      0|  0|  23|          16|          16|
    |col_2_fu_1137_p2                     |     +    |      0|  0|  10|           2|           1|
    |col_3_fu_1024_p2                     |     +    |      0|  0|  10|           2|           1|
    |col_4_fu_931_p2                      |     +    |      0|  0|  10|           2|           1|
    |col_assign_1_fu_799_p2               |     +    |      0|  0|  39|          32|          32|
    |col_fu_1195_p2                       |     +    |      0|  0|  39|          32|           1|
    |countWait_2_fu_1249_p2               |     +    |      0|  0|  15|           9|           1|
    |phitmp_fu_1237_p2                    |     +    |      0|  0|  24|          17|           1|
    |pixConvolved_3_fu_1182_p2            |     +    |      0|  0|  39|          32|           1|
    |row_2_fu_1201_p2                     |     +    |      0|  0|  39|          32|           1|
    |row_3_fu_1087_p2                     |     +    |      0|  0|  10|           2|           1|
    |row_4_fu_994_p2                      |     +    |      0|  0|  10|           2|           1|
    |row_5_fu_901_p2                      |     +    |      0|  0|  10|           2|           1|
    |tmp_11_fu_1152_p10                   |     +    |      0|  0|  13|           4|           4|
    |tmp_12_fu_1039_p10                   |     +    |      0|  0|  13|           4|           4|
    |tmp_13_fu_946_p10                    |     +    |      0|  0|  13|           4|           4|
    |tmp_7_fu_812_p2                      |     +    |      0|  0|  15|           5|           5|
    |tmp_13_i_fu_919_p2                   |     -    |      0|  0|  13|           4|           4|
    |tmp_1_i_fu_1105_p2                   |     -    |      0|  0|  13|           4|           4|
    |tmp_4_fu_735_p2                      |     -    |      0|  0|  15|           5|           5|
    |tmp_7_i_fu_1012_p2                   |     -    |      0|  0|  13|           4|           4|
    |ap_block_state14_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io                  |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_773_p2                    |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_670_p2                  |   icmp   |      0|  0|  18|          17|          17|
    |exitcond1_i1_fu_988_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_i2_fu_895_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_i_fu_1081_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_711_p2                  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_787_p2                  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_1243_p2                  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond_i1_fu_1018_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_i2_fu_925_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_i_fu_1131_p2                |   icmp   |      0|  0|   8|           2|           2|
    |icmp7_fu_767_p2                      |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_751_p2                       |   icmp   |      0|  0|  18|          31|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_fu_1231_p2                    |   icmp   |      0|  0|  18|          17|           9|
    |tmp_1_fu_1189_p2                     |   icmp   |      0|  0|  18|          32|           9|
    |tmp_5_i_fu_1067_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_i_28_fu_974_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_last_V_fu_1255_p2                |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state16                     |    or    |      0|  0|   2|           1|           1|
    |col_1_fu_1207_p3                     |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_1123_p3                       |  select  |      0|  0|   8|           1|           1|
    |pixConvolved_2_fu_1223_p3            |  select  |      0|  0|  32|           1|          32|
    |row_1_fu_1215_p3                     |  select  |      0|  0|  32|           1|          32|
    |valInWindow_0_maxVal_fu_980_p3       |  select  |      0|  0|   8|           1|           8|
    |valInWindow_0_minVal_fu_1073_p3      |  select  |      0|  0|   8|           1|           8|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 935|         469|         347|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |accumulator_1_i_reg_567                          |   9|          2|   16|         32|
    |ap_NS_fsm                                        |  89|         18|    1|         18|
    |ap_phi_mux_dataOutSideChannel_d_1_phi_fu_622_p4  |   9|          2|    8|         16|
    |ap_phi_mux_pixConvolved_1_phi_fu_610_p4          |   9|          2|   32|         64|
    |col_assign_2_reg_440                             |   9|          2|    2|          4|
    |col_assign_3_reg_579                             |   9|          2|    2|          4|
    |col_assign_4_reg_533                             |   9|          2|    2|          4|
    |col_assign_5_reg_487                             |   9|          2|    2|          4|
    |col_assign_reg_380                               |   9|          2|   32|         64|
    |countWait_1_reg_632                              |   9|          2|    9|         18|
    |countWait_reg_416                                |   9|          2|   17|         34|
    |dataOutSideChannel_d_1_reg_617                   |   9|          2|    8|         16|
    |inStream_TDATA_blk_n                             |   9|          2|    1|          2|
    |inStream_V_data_V_0_data_out                     |   9|          2|    8|         16|
    |inStream_V_data_V_0_state                        |  15|          3|    2|          6|
    |inStream_V_dest_V_0_data_out                     |   9|          2|    6|         12|
    |inStream_V_dest_V_0_state                        |  15|          3|    2|          6|
    |inStream_V_id_V_0_data_out                       |   9|          2|    5|         10|
    |inStream_V_id_V_0_state                          |  15|          3|    2|          6|
    |inStream_V_keep_V_0_data_out                     |   9|          2|    1|          2|
    |inStream_V_keep_V_0_state                        |  15|          3|    2|          6|
    |inStream_V_strb_V_0_data_out                     |   9|          2|    1|          2|
    |inStream_V_strb_V_0_state                        |  15|          3|    2|          6|
    |inStream_V_user_V_0_data_out                     |   9|          2|    2|          4|
    |inStream_V_user_V_0_state                        |  15|          3|    2|          6|
    |lineBuff_val_0_address0                          |  15|          3|    9|         27|
    |lineBuff_val_1_address0                          |  21|          4|    9|         36|
    |lineBuff_val_2_address0                          |  21|          4|    9|         36|
    |maxValue_1_i_reg_475                             |   9|          2|    8|         16|
    |maxValue_i_reg_463                               |   9|          2|    8|         16|
    |minValue_1_i_reg_521                             |   9|          2|    8|         16|
    |minValue_i_reg_509                               |   9|          2|    8|         16|
    |outStream_TDATA_blk_n                            |   9|          2|    1|          2|
    |outStream_V_data_V_1_data_in                     |  15|          3|    8|         24|
    |outStream_V_data_V_1_data_out                    |   9|          2|    8|         16|
    |outStream_V_data_V_1_state                       |  15|          3|    2|          6|
    |outStream_V_dest_V_1_data_in                     |  15|          3|    6|         18|
    |outStream_V_dest_V_1_data_out                    |   9|          2|    6|         12|
    |outStream_V_dest_V_1_state                       |  15|          3|    2|          6|
    |outStream_V_id_V_1_data_in                       |  15|          3|    5|         15|
    |outStream_V_id_V_1_data_out                      |   9|          2|    5|         10|
    |outStream_V_id_V_1_state                         |  15|          3|    2|          6|
    |outStream_V_keep_V_1_data_in                     |  15|          3|    1|          3|
    |outStream_V_keep_V_1_data_out                    |   9|          2|    1|          2|
    |outStream_V_keep_V_1_state                       |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_in                     |  15|          3|    1|          3|
    |outStream_V_last_V_1_data_out                    |   9|          2|    1|          2|
    |outStream_V_last_V_1_state                       |  15|          3|    2|          6|
    |outStream_V_strb_V_1_data_in                     |  15|          3|    1|          3|
    |outStream_V_strb_V_1_data_out                    |   9|          2|    1|          2|
    |outStream_V_strb_V_1_state                       |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_in                     |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out                    |   9|          2|    2|          4|
    |outStream_V_user_V_1_state                       |  15|          3|    2|          6|
    |pixConvolved_1_reg_607                           |   9|          2|   32|         64|
    |pixConvolved_reg_404                             |   9|          2|   32|         64|
    |row_assign_1_reg_544                             |   9|          2|    2|          4|
    |row_assign_2_reg_498                             |   9|          2|    2|          4|
    |row_assign_3_reg_452                             |   9|          2|    2|          4|
    |row_assign_reg_428                               |   9|          2|    2|          4|
    |row_reg_392                                      |   9|          2|   32|         64|
    |valOutput_1_reg_590                              |  21|          4|    8|         32|
    |valOutput_reg_555                                |   9|          2|   16|         32|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 809|        169|  417|        961|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |WinCol_reg_1388                 |   2|   0|    2|          0|
    |WinRow_reg_1371                 |   2|   0|    2|          0|
    |accumulator_1_i_reg_567         |  16|   0|   16|          0|
    |ap_CS_fsm                       |  17|   0|   17|          0|
    |col_1_reg_1506                  |  32|   0|   32|          0|
    |col_assign_2_reg_440            |   2|   0|    2|          0|
    |col_assign_3_reg_579            |   2|   0|    2|          0|
    |col_assign_4_reg_533            |   2|   0|    2|          0|
    |col_assign_5_reg_487            |   2|   0|    2|          0|
    |col_assign_reg_380              |  32|   0|   32|          0|
    |countWait_1_reg_632             |   9|   0|    9|          0|
    |countWait_2_reg_1533            |   9|   0|    9|          0|
    |countWait_reg_416               |  17|   0|   17|          0|
    |dataOutSideChannel_d_1_reg_617  |   8|   0|    8|          0|
    |dataOutSideChannel_d_reg_367    |   6|   0|    6|          0|
    |dataOutSideChannel_i_reg_315    |   5|   0|    5|          0|
    |dataOutSideChannel_k_reg_354    |   1|   0|    1|          0|
    |dataOutSideChannel_s_reg_341    |   1|   0|    1|          0|
    |dataOutSideChannel_u_reg_328    |   2|   0|    2|          0|
    |inStream_V_data_V_0_payload_A   |   8|   0|    8|          0|
    |inStream_V_data_V_0_payload_B   |   8|   0|    8|          0|
    |inStream_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_data_V_0_state       |   2|   0|    2|          0|
    |inStream_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_state       |   2|   0|    2|          0|
    |inStream_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |inStream_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |inStream_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |inStream_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |inStream_V_id_V_0_state         |   2|   0|    2|          0|
    |inStream_V_keep_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_keep_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_state       |   2|   0|    2|          0|
    |inStream_V_strb_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_strb_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_state       |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |inStream_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_user_V_0_state       |   2|   0|    2|          0|
    |lineBuff_val_1_addr_reg_1328    |   9|   0|    9|          0|
    |lineBuff_val_2_addr_reg_1333    |   9|   0|    9|          0|
    |maxValue_1_i_reg_475            |   8|   0|    8|          0|
    |maxValue_i_reg_463              |   8|   0|    8|          0|
    |minValue_1_i_reg_521            |   8|   0|    8|          0|
    |minValue_i_reg_509              |   8|   0|    8|          0|
    |operation_read_reg_1316         |  32|   0|   32|          0|
    |or_cond_reg_1381                |   1|   0|    1|          0|
    |outStream_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |outStream_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |outStream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_data_V_1_state      |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state      |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |outStream_V_id_V_1_state        |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_keep_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state      |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_last_V_1_state      |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_strb_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state      |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_user_V_1_state      |   2|   0|    2|          0|
    |pixConvolved_1_reg_607          |  32|   0|   32|          0|
    |pixConvolved_2_reg_1516         |  32|   0|   32|          0|
    |pixConvolved_reg_404            |  32|   0|   32|          0|
    |row_1_reg_1511                  |  32|   0|   32|          0|
    |row_3_reg_1478                  |   2|   0|    2|          0|
    |row_4_reg_1452                  |   2|   0|    2|          0|
    |row_5_reg_1426                  |   2|   0|    2|          0|
    |row_assign_1_reg_544            |   2|   0|    2|          0|
    |row_assign_2_reg_498            |   2|   0|    2|          0|
    |row_assign_3_reg_452            |   2|   0|    2|          0|
    |row_assign_reg_428              |   2|   0|    2|          0|
    |row_reg_392                     |  32|   0|   32|          0|
    |tmp_10_reg_1521                 |   1|   0|    1|          0|
    |tmp_13_i_reg_1431               |   4|   0|    4|          0|
    |tmp_1_i_reg_1483                |   4|   0|    4|          0|
    |tmp_4_reg_1376                  |   5|   0|    5|          0|
    |tmp_7_i_reg_1457                |   4|   0|    4|          0|
    |tmp_7_reg_1408                  |   5|   0|    5|          0|
    |tmp_dest_V_1_reg_1362           |   6|   0|    6|          0|
    |tmp_id_V_1_reg_1356             |   5|   0|    5|          0|
    |tmp_keep_V_1_reg_1338           |   1|   0|    1|          0|
    |tmp_reg_1413                    |   8|   0|    8|          0|
    |tmp_s_reg_1323                  |  32|   0|   64|         32|
    |tmp_strb_V_1_reg_1344           |   1|   0|    1|          0|
    |tmp_user_V_1_reg_1350           |   2|   0|    2|          0|
    |valOutput_1_reg_590             |   8|   0|    8|          0|
    |valOutput_reg_555               |  16|   0|   16|          0|
    |window_val_2_2_1_fu_148         |  16|   0|   16|          0|
    |window_val_2_2_2_fu_152         |  16|   0|   16|          0|
    |window_val_2_2_3_fu_156         |  16|   0|   16|          0|
    |window_val_2_2_4_fu_160         |  16|   0|   16|          0|
    |window_val_2_2_5_fu_164         |  16|   0|   16|          0|
    |window_val_2_2_6_fu_168         |  16|   0|   16|          0|
    |window_val_2_2_7_fu_172         |  16|   0|   16|          0|
    |window_val_2_2_8_fu_176         |  16|   0|   16|          0|
    |window_val_2_2_fu_144           |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 816|   0|  848|         32|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID    |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWREADY    | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWADDR     |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WVALID     |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WREADY     | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WDATA      |  in |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WSTRB      |  in |    4|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARVALID    |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARREADY    | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARADDR     |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RVALID     | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RREADY     |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RDATA      | out |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RRESP      | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BVALID     | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BREADY     |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BRESP      | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_KERNEL_BUS_AWVALID  |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_AWREADY  | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_AWADDR   |  in |    5|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WVALID   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WREADY   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WDATA    |  in |   32|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WSTRB    |  in |    4|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARVALID  |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARREADY  | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARADDR   |  in |    5|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RVALID   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RREADY   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RDATA    | out |   32|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RRESP    | out |    2|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BVALID   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BREADY   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BRESP    | out |    2|    s_axi   |     KERNEL_BUS     |     array    |
|ap_clk                    |  in |    1| ap_ctrl_hs |    ImageProcess    | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |    ImageProcess    | return value |
|interrupt                 | out |    1| ap_ctrl_hs |    ImageProcess    | return value |
|inStream_TDATA            |  in |    8|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID           |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY           | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST            |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP            |  in |    1|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB            |  in |    1|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER            |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST            |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID              |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA           | out |    8|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID          | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY          |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST           | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP           | out |    1|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB           | out |    1|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER           | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST           | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID             | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+--------------------------+-----+-----+------------+--------------------+--------------+

