// Seed: 3807698704
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  wor id_3;
  assign id_3 = 1;
  tri1 id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output wire id_2,
    output wire id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    output wor id_7,
    output supply1 id_8,
    input uwire id_9,
    output supply1 id_10,
    input wand id_11,
    output tri1 id_12,
    input uwire id_13,
    output wire id_14,
    input uwire id_15
);
  always
    assert (id_13) begin
      begin
        id_1 = id_6 == !id_13 - 1;
      end
    end
  module_0(
      id_6, id_5
  );
endmodule
