5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate11.4.vcd -o generate11.4.cdd -v generate11.4.v
3 0 $root $root NA 0 0
3 0 main main generate11.4.v 1 20
2 1 11 150018 1 0 20008 0 0 1 1 1
2 2 11 b0011 0 1 400 0 0 U[0].x
2 3 11 b0018 1 37 a 1 2
2 4 11 90009 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 5 11 90009 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 6 11 80009 2 2c 2100a 4 5 32 0 aa aa aa aa aa aa aa aa
4 3 0 0
4 6 3 0
3 1 main.U[0] main.U[0] generate11.4.v 6 8
2 7 7 f000f 0 1 400 0 0 x
2 8 7 130013 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 9 7 f0013 1 48 7006 8 7
1 i 0 0 80009 32 0 0 0 0 0 0 0 0 0
1 x 0 7 3000f 2 16 10a
4 9 0 0
3 1 main.U[1] main.U[1] generate11.4.v 6 8
2 10 7 f000f 0 1 400 0 0 x
2 11 7 130013 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 12 7 f0013 1 48 7006 11 10
1 i 0 0 80009 32 0 101 0 0 0 0 0 0 0
1 x 0 7 3000f 2 16 a
4 12 0 0
3 1 main.U[2] main.U[2] generate11.4.v 6 8
2 13 7 f000f 0 1 400 0 0 x
2 14 7 130013 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 15 7 f0013 1 48 7006 14 13
1 i 0 0 80009 32 0 1304 0 0 0 0 0 0 0
1 x 0 7 3000f 2 16 a
4 15 0 0
3 1 main.U[3] main.U[3] generate11.4.v 6 8
2 16 7 f000f 0 1 400 0 0 x
2 17 7 130013 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 18 7 f0013 1 48 7006 17 16
1 i 0 0 80009 32 0 1305 0 0 0 0 0 0 0
1 x 0 7 3000f 2 16 a
4 18 0 0
