
---------- Begin Simulation Statistics ----------
final_tick                                21657069375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    394                       # Simulator instruction rate (inst/s)
host_mem_usage                                9896040                       # Number of bytes of host memory used
host_op_rate                                      405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34867.17                       # Real time elapsed on the host
host_tick_rate                                 309685                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13751342                       # Number of instructions simulated
sim_ops                                      14114359                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010798                       # Number of seconds simulated
sim_ticks                                 10797841875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.971419                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41439                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74036                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                962                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4378                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             50585                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8911                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10018                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1107                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99508                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16745                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1197                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      510101                       # Number of instructions committed
system.cpu.committedOps                        576651                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.515872                       # CPI: cycles per instruction
system.cpu.discardedOps                         14247                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             287669                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            134051                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69179                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1551943                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.221441                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                          2303551                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  323893     56.17%     56.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2014      0.35%     56.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                 147062     25.50%     82.02% # Class of committed instruction
system.cpu.op_class_0::MemWrite                103682     17.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   576651                       # Class of committed instruction
system.cpu.quiesceCycles                     14972996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          751608                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459421                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          513                       # Transaction distribution
system.membus.trans_dist::CleanEvict              312                       # Transaction distribution
system.membus.trans_dist::ReadExReq               288                       # Transaction distribution
system.membus.trans_dist::ReadExResp              289                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            159                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           572                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1451268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        86912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       116796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45871100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            725616                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004547                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  725601    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              725616                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1943778875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19052625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              326359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3747750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15348695                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2834932840                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             798000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4943937375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          3155391                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          718                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3951141071                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883810                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883810    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883810                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2108031750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2816183489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1523409603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4339593091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1602311295                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2713004352                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4315315647                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4418494784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4236413955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8654908738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10176                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10176                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          159                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          175                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       942411                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        94834                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1037244                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       942411                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       942411                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       942411                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        94834                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1037244                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29348672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        32832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16482368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          513                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257537                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2713004352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5008408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2718012760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3040608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1523409603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1526450210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3040608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4236413955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5008408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4244462971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359541250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              823232                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257537                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257537                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16097                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14789250200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26825977700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32252.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58502.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       391                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239823                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257537                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    782                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.247770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   877.283409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.875183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1046      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1006      2.08%      4.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          671      1.39%      5.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          801      1.65%      7.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          925      1.91%      9.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          708      1.46%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          627      1.29%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          871      1.80%     13.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41777     86.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48432                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1819.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1703.902711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    672.376452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     26.19%     26.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     72.22%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.023810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.691420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.538546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           20      7.94%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          231     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29346688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16483200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29348608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16482368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2717.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1526.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2718.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1526.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10797695000                       # Total gap between requests
system.mem_ctrls.avgGap                      15078.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29292672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        34752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2712826538.775369644165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5002481.109217020683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3218420.903204789851                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1523308841.749453783035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          513                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26795384895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30592805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3575297500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 206711311375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58539.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36247.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6969390.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    804249.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         23900026.725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16680325.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           833998725                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       357930112.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103352249.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     220415121.375002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     50138298.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1606414858.499993                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.771845                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2528277225                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    584010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7686600150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9728166.060291                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2457217.209999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5662500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11997000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12298573625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9358495750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       202787                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           202787                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       202787                       # number of overall hits
system.cpu.icache.overall_hits::total          202787                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          159                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            159                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          159                       # number of overall misses
system.cpu.icache.overall_misses::total           159                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6910000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6910000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6910000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6910000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       202946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       202946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       202946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       202946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000783                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000783                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000783                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000783                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.119497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.119497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.119497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.119497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          159                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          159                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          159                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          159                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6658375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6658375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6658375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6658375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000783                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000783                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41876.572327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41876.572327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41876.572327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41876.572327                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       202787                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          202787                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          159                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           159                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6910000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6910000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       202946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       202946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.119497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.119497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6658375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6658375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41876.572327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41876.572327                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.288288                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               50001                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1562.531250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.288288                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.611891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.611891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            406051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           406051                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       242161                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           242161                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       242161                       # number of overall hits
system.cpu.dcache.overall_hits::total          242161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1128                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1128                       # number of overall misses
system.cpu.dcache.overall_misses::total          1128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     79427625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     79427625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     79427625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     79427625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       243289                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       243289                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       243289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       243289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004636                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70414.561170                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70414.561170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70414.561170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70414.561170                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          513                       # number of writebacks
system.cpu.dcache.writebacks::total               513                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     59065250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     59065250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     59065250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     59065250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20923375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20923375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003535                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003535                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003535                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68680.523256                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68680.523256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68680.523256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68680.523256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.113757                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.113757                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    793                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       147906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          147906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40348750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40348750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70539.772727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70539.772727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          572                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          572                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     39447750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     39447750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20923375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20923375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68964.597902                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68964.597902                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21749.870062                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21749.870062                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39078875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39078875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70285.746403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70285.746403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          268                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19617500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19617500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68116.319444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68116.319444                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           471.715966                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              293665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            370.321564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   471.715966                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.921320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.921320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            974017                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           974017                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21657069375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                21657155000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    394                       # Simulator instruction rate (inst/s)
host_mem_usage                                9896040                       # Number of bytes of host memory used
host_op_rate                                      405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34867.26                       # Real time elapsed on the host
host_tick_rate                                 309687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13751351                       # Number of instructions simulated
sim_ops                                      14114374                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010798                       # Number of seconds simulated
sim_ticks                                 10797927500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.967478                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41440                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74043                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                963                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4380                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             50585                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8911                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10018                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1107                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99517                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16747                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1197                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      510110                       # Number of instructions committed
system.cpu.committedOps                        576666                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.516061                       # CPI: cycles per instruction
system.cpu.discardedOps                         14254                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             287690                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            134051                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            69180                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1552033                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.221432                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                          2303688                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  323901     56.17%     56.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2014      0.35%     56.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                 147068     25.50%     82.02% # Class of committed instruction
system.cpu.op_class_0::MemWrite                103682     17.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   576666                       # Class of committed instruction
system.cpu.quiesceCycles                     14972996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          751655                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1850                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459422                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          514                       # Transaction distribution
system.membus.trans_dist::CleanEvict              312                       # Transaction distribution
system.membus.trans_dist::ReadExReq               288                       # Transaction distribution
system.membus.trans_dist::ReadExResp              289                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            159                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           573                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1451271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        87040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       116924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45871228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            725617                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004547                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  725602    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              725617                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1943786125                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19052625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              326359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3747750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15354445                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2834932840                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             798000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4943937375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          3155391                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          718                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3951141071                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883810                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883810    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883810                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2108031750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2816161157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1523397522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4339558679                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1602298589                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2712982839                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4315281428                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4418459746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4236380361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8654840107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10176                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10176                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          159                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          175                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       942403                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        94833                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1037236                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       942403                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       942403                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       942403                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        94833                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1037236                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29348736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        32896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16482432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          514                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257538                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2712982839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5014296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2717997134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3046511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1523397522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1526444033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3046511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4236380361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5014296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4244441167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359541250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              823235                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257538                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16097                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14789250200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26826003950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32252.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58502.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       391                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427837                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239823                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458573                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257538                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    782                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.247770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   877.283409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.875183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1046      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1006      2.08%      4.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          671      1.39%      5.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          801      1.65%      7.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          925      1.91%      9.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          708      1.46%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          627      1.29%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          871      1.80%     13.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41777     86.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48432                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1819.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1703.902711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    672.376452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     26.19%     26.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     72.22%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.023810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.691420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.538546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           20      7.94%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          231     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29346752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16483200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29348672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16482432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2717.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1526.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2717.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1526.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10797956875                       # Total gap between requests
system.mem_ctrls.avgGap                      15078.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29292672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        34752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2712805026.705356121063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5008368.504048577510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3218395.381891571451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1523296762.272204399109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          514                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26795384895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30619055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3575297500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 206711311375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58539.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36235.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6955831.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    804249.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         23900026.725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16680325.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        834000543.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       357930112.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103352249.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     220417418.925002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     50138298.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1606418974.799993                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.771047                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2528277225                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    584010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7686685775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9728166.060291                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2457217.209999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5662500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11997000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12298659250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9358495750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       202799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           202799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       202799                       # number of overall hits
system.cpu.icache.overall_hits::total          202799                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          159                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            159                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          159                       # number of overall misses
system.cpu.icache.overall_misses::total           159                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6910000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6910000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6910000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6910000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       202958                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       202958                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       202958                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       202958                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000783                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000783                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000783                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000783                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.119497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.119497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.119497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.119497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          159                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          159                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          159                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          159                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6658375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6658375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6658375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6658375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000783                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000783                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41876.572327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41876.572327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41876.572327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41876.572327                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       202799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          202799                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          159                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           159                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6910000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6910000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       202958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       202958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.119497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.119497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6658375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6658375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41876.572327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41876.572327                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.288444                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4157813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11391.268493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.288444                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.611891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.611891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            406075                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           406075                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       242165                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           242165                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       242165                       # number of overall hits
system.cpu.dcache.overall_hits::total          242165                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1129                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1129                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1129                       # number of overall misses
system.cpu.dcache.overall_misses::total          1129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     79487625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     79487625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     79487625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     79487625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       243294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       243294                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       243294                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       243294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004640                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70405.336581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70405.336581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70405.336581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70405.336581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          514                       # number of writebacks
system.cpu.dcache.writebacks::total               514                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     59124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     59124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     59124000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     59124000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20923375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20923375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003539                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003539                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68668.989547                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68668.989547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68668.989547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68668.989547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.113757                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.113757                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    794                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       147910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          147910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40408750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40408750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003859                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70521.378709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70521.378709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     39506500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     39506500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20923375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20923375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68946.771379                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68946.771379                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21749.870062                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21749.870062                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39078875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39078875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70285.746403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70285.746403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          268                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19617500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19617500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68116.319444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68116.319444                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           471.716222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              524511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1298                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            404.091680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   471.716222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.921321                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.921321                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            974038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           974038                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21657155000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
