version 3
F:/PT8616/final_source/FPGA/digital_phase_loop.vhd
digital_phase_loop
VHDL
VHDL
F:/PT8616/final_source/FPGA/test_digital_loop.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk_i
100000000
100000000
15000000
15000000
100000000
RISING
update_tick_i
200000000
800000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
dac_word_o
clk_i
phase_diff_i
clk_i
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
dac_word_o_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/digital_phase_loop/clk_i
2
2
/digital_phase_loop/dac_word_o
2
2
/digital_phase_loop/phase_diff_i
3
2
/digital_phase_loop/update_tick_i
2
2
SIGPROPS_END
