`timescale 1ns / 1ps

module comparator_tb();
    reg a, b; 
    wire lt, et, gt;     

   
    comparator dut (
        .a(a), 
        .b(b), 
        .lt(lt), 
        .et(et), 
        .gt(gt)
    );

    initial begin  
        a = 0; b = 0; #10;
        a = 1; b = 0; #10;
        a = 0; b = 1; #10;
        a = 1; b = 1; #10;
        $finish; 
    end
endmodule
