# written for flow package Precision 
set sdc_version 1.7 

create_clock -name clk -period 20.0 -waveform { 0.0 10.0 } [get_ports {clk}]
set_clock_uncertainty 0.0 [get_clocks {clk}]

create_clock -name virtual_io_clk -period 20.0
# These constraints prevent the Precision 'No initialized timing analysis; 
# cannot define a Clock.' error message in combinational designs
set hls_design_clk [lindex [concat [find_clocks -top] [all_clocks]] 0]
set_input_delay 0.0 -clock $hls_design_clk [all_inputs]
set_output_delay 0.0 -clock $hls_design_clk [all_outputs]

## IO TIMING CONSTRAINTS
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {rst}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_RRESP*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_RDATA*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARREGION*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARQOS*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARPROT*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARCACHE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARBURST*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARSIZE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARLEN*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARADDR*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_BRESP*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_WSTRB*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_WDATA*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_0_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWREGION*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWQOS*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWPROT*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWCACHE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWBURST*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWSIZE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWLEN*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWADDR*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_0_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_0_lz}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_RRESP*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_RDATA*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARREGION*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARQOS*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARPROT*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARCACHE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARBURST*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARSIZE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARLEN*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARADDR*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_BRESP*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_WSTRB*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_WDATA*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_0_1_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWREGION*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWQOS*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWPROT*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWCACHE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWBURST*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWSIZE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWLEN*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWADDR*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {vec_rsc_0_1_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_1_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_dat*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_triosy_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_dat*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_triosy_lz}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RRESP*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RDATA*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARREGION*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARQOS*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARPROT*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARCACHE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARBURST*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARSIZE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARLEN*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARADDR*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_BRESP*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_WSTRB*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_WDATA*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_0_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWREGION*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWQOS*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWPROT*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWCACHE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWBURST*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWSIZE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWLEN*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWADDR*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_0_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_0_lz}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_s_tdone}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_tr_write_done}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_RREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RLAST}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RRESP*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RDATA*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_RID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_ARREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARREGION*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARQOS*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARPROT*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARCACHE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARBURST*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARSIZE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARLEN*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARADDR*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_ARID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_BREADY}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_BVALID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_BUSER}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_BRESP*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_BID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_WREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_WVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_WUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_WLAST}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_WSTRB*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_WDATA*}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_0_1_AWREADY}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWVALID}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWUSER}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWREGION*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWQOS*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWPROT*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWCACHE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWLOCK}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWBURST*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWSIZE*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWLEN*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWADDR*}]
set_input_delay -clock [get_clocks {clk}] 0.634615 [get_ports {twiddle_rsc_0_1_AWID}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_1_lz}]

