===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 40.5337 seconds

  ----Wall Time----  ----Name----
    4.9267 ( 12.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    4.0752 ( 10.1%)    Parse modules
    0.8211 (  2.0%)    Verify circuit
   21.4591 ( 52.9%)  'firrtl.circuit' Pipeline
    1.7932 (  4.4%)    'firrtl.module' Pipeline
    1.6745 (  4.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1187 (  0.3%)      LowerCHIRRTLPass
    0.1199 (  0.3%)    InferWidths
    1.0095 (  2.5%)    InferResets
    0.0533 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0939 (  0.2%)    WireDFT
    0.1005 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8969 (  2.2%)    LowerFIRRTLTypes
    8.8482 ( 21.8%)    'firrtl.module' Pipeline
    1.0023 (  2.5%)      ExpandWhens
    0.0225 (  0.1%)      RemoveInvalid
    7.3060 ( 18.0%)      Canonicalizer
    0.5174 (  1.3%)      InferReadWrite
    0.6578 (  1.6%)    Inliner
    1.2824 (  3.2%)    IMConstProp
    0.0686 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0711 (  0.2%)    BlackBoxReader
    0.0711 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.4446 ( 13.4%)    'firrtl.module' Pipeline
    5.4446 ( 13.4%)      Canonicalizer
    0.5118 (  1.3%)    RemoveUnusedPorts
    0.0717 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4696 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.3208 ( 10.7%)  LowerFIRRTLToHW
    0.0703 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.5163 ( 11.1%)  'hw.module' Pipeline
    0.9985 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.8348 (  7.0%)    Canonicalizer
    0.6830 (  1.7%)    HWCleanup
    0.9054 (  2.2%)  'hw.module' Pipeline
    0.0933 (  0.2%)    HWLegalizeModules
    0.8120 (  2.0%)    PrettifyVerilog
    4.1838 ( 10.3%)  ExportVerilog
    0.0027 (  0.0%)  Rest
   40.5337 (100.0%)  Total

{
  totalTime: 40.56,
  maxMemory: 697315328
}
