--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml SCRN.twx SCRN.ncd -o SCRN.twr SCRN.pcf

Design file:              SCRN.ncd
Physical constraint file: SCRN.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1069 paths analyzed, 201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.849ns.
--------------------------------------------------------------------------------

Paths for end point X_9 (SLICE_X12Y12.CIN), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Y_3 (FF)
  Destination:          X_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Y_3 to X_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AQ      Tcko                  0.391   Y<5>
                                                       Y_3
    SLICE_X13Y10.B1      net (fanout=11)       1.064   Y<3>
    SLICE_X13Y10.B       Tilo                  0.259   Mcount_X_lut<0>
                                                       PWR_6_o_Y[9]_equal_8_o<9>_SW0
    SLICE_X13Y10.D2      net (fanout=12)       0.456   N6
    SLICE_X13Y10.D       Tilo                  0.259   Mcount_X_lut<0>
                                                       Mcount_X_lut<0>
    SLICE_X12Y10.A2      net (fanout=1)        0.567   Mcount_X_lut<0>
    SLICE_X12Y10.COUT    Topcya                0.395   X<3>
                                                       Mcount_X_lut<0>_rt
                                                       Mcount_X_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Mcount_X_cy<3>
    SLICE_X12Y11.COUT    Tbyp                  0.076   X<7>
                                                       Mcount_X_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Mcount_X_cy<7>
    SLICE_X12Y12.CLK     Tcinck                0.329   X<9>
                                                       Mcount_X_xor<9>
                                                       X_9
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.709ns logic, 2.093ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Y_4 (FF)
  Destination:          X_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Y_4 to X_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BQ      Tcko                  0.391   Y<5>
                                                       Y_4
    SLICE_X13Y10.B4      net (fanout=16)       0.925   Y<4>
    SLICE_X13Y10.B       Tilo                  0.259   Mcount_X_lut<0>
                                                       PWR_6_o_Y[9]_equal_8_o<9>_SW0
    SLICE_X13Y10.D2      net (fanout=12)       0.456   N6
    SLICE_X13Y10.D       Tilo                  0.259   Mcount_X_lut<0>
                                                       Mcount_X_lut<0>
    SLICE_X12Y10.A2      net (fanout=1)        0.567   Mcount_X_lut<0>
    SLICE_X12Y10.COUT    Topcya                0.395   X<3>
                                                       Mcount_X_lut<0>_rt
                                                       Mcount_X_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Mcount_X_cy<3>
    SLICE_X12Y11.COUT    Tbyp                  0.076   X<7>
                                                       Mcount_X_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Mcount_X_cy<7>
    SLICE_X12Y12.CLK     Tcinck                0.329   X<9>
                                                       Mcount_X_xor<9>
                                                       X_9
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (1.709ns logic, 1.954ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Y_2 (FF)
  Destination:          X_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.253 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Y_2 to X_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcko                  0.447   Y<2>
                                                       Y_2
    SLICE_X13Y10.B3      net (fanout=10)       0.736   Y<2>
    SLICE_X13Y10.B       Tilo                  0.259   Mcount_X_lut<0>
                                                       PWR_6_o_Y[9]_equal_8_o<9>_SW0
    SLICE_X13Y10.D2      net (fanout=12)       0.456   N6
    SLICE_X13Y10.D       Tilo                  0.259   Mcount_X_lut<0>
                                                       Mcount_X_lut<0>
    SLICE_X12Y10.A2      net (fanout=1)        0.567   Mcount_X_lut<0>
    SLICE_X12Y10.COUT    Topcya                0.395   X<3>
                                                       Mcount_X_lut<0>_rt
                                                       Mcount_X_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Mcount_X_cy<3>
    SLICE_X12Y11.COUT    Tbyp                  0.076   X<7>
                                                       Mcount_X_cy<7>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Mcount_X_cy<7>
    SLICE_X12Y12.CLK     Tcinck                0.329   X<9>
                                                       Mcount_X_xor<9>
                                                       X_9
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (1.765ns logic, 1.765ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point X_6 (SLICE_X12Y11.CIN), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Y_3 (FF)
  Destination:          X_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Y_3 to X_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AQ      Tcko                  0.391   Y<5>
                                                       Y_3
    SLICE_X13Y10.B1      net (fanout=11)       1.064   Y<3>
    SLICE_X13Y10.B       Tilo                  0.259   Mcount_X_lut<0>
                                                       PWR_6_o_Y[9]_equal_8_o<9>_SW0
    SLICE_X13Y10.D2      net (fanout=12)       0.456   N6
    SLICE_X13Y10.D       Tilo                  0.259   Mcount_X_lut<0>
                                                       Mcount_X_lut<0>
    SLICE_X12Y10.A2      net (fanout=1)        0.567   Mcount_X_lut<0>
    SLICE_X12Y10.COUT    Topcya                0.395   X<3>
                                                       Mcount_X_lut<0>_rt
                                                       Mcount_X_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Mcount_X_cy<3>
    SLICE_X12Y11.CLK     Tcinck                0.341   X<7>
                                                       Mcount_X_cy<7>
                                                       X_6
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.645ns logic, 2.090ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Y_4 (FF)
  Destination:          X_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Y_4 to X_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BQ      Tcko                  0.391   Y<5>
                                                       Y_4
    SLICE_X13Y10.B4      net (fanout=16)       0.925   Y<4>
    SLICE_X13Y10.B       Tilo                  0.259   Mcount_X_lut<0>
                                                       PWR_6_o_Y[9]_equal_8_o<9>_SW0
    SLICE_X13Y10.D2      net (fanout=12)       0.456   N6
    SLICE_X13Y10.D       Tilo                  0.259   Mcount_X_lut<0>
                                                       Mcount_X_lut<0>
    SLICE_X12Y10.A2      net (fanout=1)        0.567   Mcount_X_lut<0>
    SLICE_X12Y10.COUT    Topcya                0.395   X<3>
                                                       Mcount_X_lut<0>_rt
                                                       Mcount_X_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Mcount_X_cy<3>
    SLICE_X12Y11.CLK     Tcinck                0.341   X<7>
                                                       Mcount_X_cy<7>
                                                       X_6
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.645ns logic, 1.951ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Y_2 (FF)
  Destination:          X_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.251 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Y_2 to X_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcko                  0.447   Y<2>
                                                       Y_2
    SLICE_X13Y10.B3      net (fanout=10)       0.736   Y<2>
    SLICE_X13Y10.B       Tilo                  0.259   Mcount_X_lut<0>
                                                       PWR_6_o_Y[9]_equal_8_o<9>_SW0
    SLICE_X13Y10.D2      net (fanout=12)       0.456   N6
    SLICE_X13Y10.D       Tilo                  0.259   Mcount_X_lut<0>
                                                       Mcount_X_lut<0>
    SLICE_X12Y10.A2      net (fanout=1)        0.567   Mcount_X_lut<0>
    SLICE_X12Y10.COUT    Topcya                0.395   X<3>
                                                       Mcount_X_lut<0>_rt
                                                       Mcount_X_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Mcount_X_cy<3>
    SLICE_X12Y11.CLK     Tcinck                0.341   X<7>
                                                       Mcount_X_cy<7>
                                                       X_6
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (1.701ns logic, 1.762ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point X_7 (SLICE_X12Y11.CIN), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Y_3 (FF)
  Destination:          X_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Y_3 to X_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AQ      Tcko                  0.391   Y<5>
                                                       Y_3
    SLICE_X13Y10.B1      net (fanout=11)       1.064   Y<3>
    SLICE_X13Y10.B       Tilo                  0.259   Mcount_X_lut<0>
                                                       PWR_6_o_Y[9]_equal_8_o<9>_SW0
    SLICE_X13Y10.D2      net (fanout=12)       0.456   N6
    SLICE_X13Y10.D       Tilo                  0.259   Mcount_X_lut<0>
                                                       Mcount_X_lut<0>
    SLICE_X12Y10.A2      net (fanout=1)        0.567   Mcount_X_lut<0>
    SLICE_X12Y10.COUT    Topcya                0.395   X<3>
                                                       Mcount_X_lut<0>_rt
                                                       Mcount_X_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Mcount_X_cy<3>
    SLICE_X12Y11.CLK     Tcinck                0.341   X<7>
                                                       Mcount_X_cy<7>
                                                       X_7
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.645ns logic, 2.090ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Y_4 (FF)
  Destination:          X_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Y_4 to X_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.BQ      Tcko                  0.391   Y<5>
                                                       Y_4
    SLICE_X13Y10.B4      net (fanout=16)       0.925   Y<4>
    SLICE_X13Y10.B       Tilo                  0.259   Mcount_X_lut<0>
                                                       PWR_6_o_Y[9]_equal_8_o<9>_SW0
    SLICE_X13Y10.D2      net (fanout=12)       0.456   N6
    SLICE_X13Y10.D       Tilo                  0.259   Mcount_X_lut<0>
                                                       Mcount_X_lut<0>
    SLICE_X12Y10.A2      net (fanout=1)        0.567   Mcount_X_lut<0>
    SLICE_X12Y10.COUT    Topcya                0.395   X<3>
                                                       Mcount_X_lut<0>_rt
                                                       Mcount_X_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Mcount_X_cy<3>
    SLICE_X12Y11.CLK     Tcinck                0.341   X<7>
                                                       Mcount_X_cy<7>
                                                       X_7
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.645ns logic, 1.951ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Y_2 (FF)
  Destination:          X_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.251 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Y_2 to X_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.DQ      Tcko                  0.447   Y<2>
                                                       Y_2
    SLICE_X13Y10.B3      net (fanout=10)       0.736   Y<2>
    SLICE_X13Y10.B       Tilo                  0.259   Mcount_X_lut<0>
                                                       PWR_6_o_Y[9]_equal_8_o<9>_SW0
    SLICE_X13Y10.D2      net (fanout=12)       0.456   N6
    SLICE_X13Y10.D       Tilo                  0.259   Mcount_X_lut<0>
                                                       Mcount_X_lut<0>
    SLICE_X12Y10.A2      net (fanout=1)        0.567   Mcount_X_lut<0>
    SLICE_X12Y10.COUT    Topcya                0.395   X<3>
                                                       Mcount_X_lut<0>_rt
                                                       Mcount_X_cy<3>
    SLICE_X12Y11.CIN     net (fanout=1)        0.003   Mcount_X_cy<3>
    SLICE_X12Y11.CLK     Tcinck                0.341   X<7>
                                                       Mcount_X_cy<7>
                                                       X_7
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (1.701ns logic, 1.762ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point screen_process_enable (SLICE_X12Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               NW_CLK.divider_0 (FF)
  Destination:          screen_process_enable (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: NW_CLK.divider_0 to screen_process_enable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.AQ       Tcko                  0.198   NW_CLK.divider<0>
                                                       NW_CLK.divider_0
    SLICE_X12Y9.AX       net (fanout=3)        0.157   NW_CLK.divider<0>
    SLICE_X12Y9.CLK      Tckdi       (-Th)    -0.048   screen_process_enable
                                                       screen_process_enable
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.246ns logic, 0.157ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point NW_CLK.divider_0 (SLICE_X13Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               NW_CLK.divider_0 (FF)
  Destination:          NW_CLK.divider_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: NW_CLK.divider_0 to NW_CLK.divider_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.AQ       Tcko                  0.198   NW_CLK.divider<0>
                                                       NW_CLK.divider_0
    SLICE_X13Y9.A6       net (fanout=3)        0.029   NW_CLK.divider<0>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.215   NW_CLK.divider<0>
                                                       Mcount_NW_CLK.divider_xor<0>11_INV_0
                                                       NW_CLK.divider_0
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point Y_3 (SLICE_X13Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Y_3 (FF)
  Destination:          Y_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Y_3 to Y_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.AQ      Tcko                  0.198   Y<5>
                                                       Y_3
    SLICE_X13Y14.A6      net (fanout=11)       0.045   Y<3>
    SLICE_X13Y14.CLK     Tah         (-Th)    -0.215   Y<5>
                                                       Y_3_rstpot
                                                       Y_3
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.413ns logic, 0.045ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: X<3>/CLK
  Logical resource: X_0/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: X<3>/CLK
  Logical resource: X_1/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.849|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1069 paths, 0 nets, and 194 connections

Design statistics:
   Minimum period:   3.849ns{1}   (Maximum frequency: 259.808MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 21 14:27:48 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



