<?xml version="1.0" encoding="utf-8"?>
<module description="I2C" id="I2C">
	<register acronym="I2CCTRL1" description="I2C Control Register 1" id="I2CCTRL1" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="21" id="RESERVED" rwaccess="" width="11">
		</bitfield>
		<bitfield begin="20" description="Process call message enable" end="20" id="PRC_CALL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Group command message enable" end="19" id="GRP_CMD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="PEC byte enable" end="18" id="PEC_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Extended command enable" end="17" id="EXT_CMD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Command word enable" end="16" id="CMD_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Byte count" end="8" id="BYTE_COUNT" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="Slave address" end="1" id="SLAVE_ADDR" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="0" description="Read/write indicator" end="0" id="RW" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="I2CTXBUF" description="I2C Transmit Data Buffer" id="I2CTXBUF" offset="0x04" width="32">
		<bitfield begin="31" description="All the bits" end="0" id="ALL" rwaccess="RW" width="32">
		</bitfield>
	</register>
	<register acronym="I2CRXBUF" description="I2C Receive Data Buffer" id="I2CRXBUF" offset="0x08" width="32">
		<bitfield begin="31" description="Byte3" end="24" id="BYTE3" rwaccess="R" width="8">
		</bitfield>
		<bitfield begin="23" description="Byte2" end="16" id="BYTE2" rwaccess="R" width="8">
		</bitfield>
		<bitfield begin="15" description="Byte1" end="8" id="BYTE1" rwaccess="R" width="8">
		</bitfield>
		<bitfield begin="7" description="Byte0" end="0" id="BYTE0" rwaccess="R" width="8">
		</bitfield>
	</register>
	<register acronym="I2CACK" description="I2C Acknowledge Register" id="I2CACK" offset="0x0C" width="32">
		<bitfield begin="31" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="31">
		</bitfield>
		<bitfield begin="0" description="Acknowledge enable" end="0" id="ACK" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="I2CST" description="I2C Status Register" id="I2CST" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="22" id="RESERVED" rwaccess="" width="10">
		</bitfield>
		<bitfield begin="21" description="I2C Clock Status" end="21" id="SCL_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="20" description="I2C Data Status" end="20" id="SDA_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="19" description="Control Raw Status" end="19" id="CONTROL_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="18" description="Alert Raw Status" end="18" id="ALERT_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="17" description="Control Signal Edge Detected" end="17" id="CONTROL_EDGE" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="16" description="Alert signal detected flag" end="16" id="ALERT_EDGE" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="15" description="Master/Slave mode flag" end="15" id="MASTER" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="14" description="Lost arbitration flag" end="14" id="LOST_ARB" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="13" description="Bus free flag" end="13" id="BUS_FREE" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="12" description="Unit busy flag" end="12" id="UNIT_BUSY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="11" description="Repeated start condition flag" end="11" id="RPT_START" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="10" description="Slave address ready flag" end="10" id="SLAVE_ADDR_READY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="9" description="Clock high timeout flag" end="9" id="CLK_HIGH_TIMEOUT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="8" description="Clock low timeout flag" end="8" id="CLK_LOW_TIMEOUT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="7" description="PEC valid flag" end="7" id="PEC_VALID" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="6" description="NACK condition received flag" end="6" id="NACK" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="5" description="End of message flag" end="5" id="EOM" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="Data request flag" end="4" id="DATA_REQUEST" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="Data ready flag" end="3" id="DATA_READY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Read byte count" end="0" id="RD_BYTE_COUNT" rwaccess="R" width="3">
		</bitfield>
	</register>
	<register acronym="I2CINTM" description="I2C Interrupt Mask Register" id="I2CINTM" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="22">
		</bitfield>
		<bitfield begin="9" description="Clock High Detection Interrupt mask" end="9" id="CLK_HIGH_DETECT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Lost arbitration interrupt mask" end="8" id="LOST_ARB" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Remote module control asserted interrupt mask" end="7" id="CONTROL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Alert signal detected interrupt mask" end="6" id="ALERT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="End of message interrupt mask" end="5" id="EOM" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Slave address ready interrupt mask" end="4" id="SLAVE_ADDR_READY" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Data request interrupt mask" end="3" id="DATA_REQUEST" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Data ready interrupt mask" end="2" id="DATA_READY" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Bus low timeout interrupt mask" end="1" id="BUS_LOW_TIMEOUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Bus free interrupt mask" end="0" id="BUS_FREE" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="I2CCTRL2" description="I2C Control Register 2" id="I2CCTRL2" offset="0x18" width="32">
		<bitfield begin="31" description="RESERVED" end="23" id="RESERVED" rwaccess="" width="9">
		</bitfield>
		<bitfield begin="22" description="Num bytes to auto acknowledge in slave mode" end="21" id="RX_BYTE_ACK_CNT" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="20" description="Manual command acknowledge mode" end="20" id="MAN_CMD" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Transmited PEC flag" end="19" id="TX_PEC" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Transmit byte count" end="16" id="TX_COUNT" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="15" description="Enable PEC processing" end="15" id="PEC_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Slave mask" end="8" id="SLAVE_MASK" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="7" description="Manual slave acknowledge mode enable" end="7" id="MAN_SLAVE_ACK" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Slave address" end="0" id="SLAVE_ADDR" rwaccess="RW" width="7">
		</bitfield>
	</register>
	<register acronym="I2CHSA" description="I2C Hold Slave Address Register" id="I2CHSA" offset="0x1C" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Stored address acknowledged by slave" end="1" id="SLAVE_ADDR" rwaccess="R" width="7">
		</bitfield>
		<bitfield begin="0" description="Stored R/W bit from slave acknowledge" end="0" id="SLAVE_RW" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="I2CCTRL3" description="I2C Control Register 3" id="I2CCTRL3" offset="0x20" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="I2C Mode Enable" end="23" id="I2C_MODE_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="Master Mode Enable" end="22" id="MASTER_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="Slave Mode Enable" end="21" id="SLAVE_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="Clock Low Timeout Disable" end="20" id="CLK_LO_DIS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="IBias B enable" end="19" id="IBIAS_B_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="IBias A enable" end="18" id="IBIAS_A_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Clock Pin GPIO Direction" end="17" id="SCL_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Clock Pin GPIO Value" end="16" id="SCL_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Clock Pin GPIO Mode" end="15" id="SCL_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Clock Pin GPIO Direction" end="14" id="SDA_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Clock Pin GPIO Value" end="13" id="SDA_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Clock Pin GPIO Mode" end="12" id="SDA_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Direction of control pins in GPIO mode" end="11" id="CNTL_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Output value of control pins in GPIO mode" end="10" id="CNTL_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Configures mode of control pins" end="9" id="CNTL_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Alert Pin GPIO Direction" end="8" id="ALERT_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Value of Alert pin in GPIO mode" end="7" id="ALERT_VALUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Configures mode of Alert pin" end="6" id="ALERT_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Control interrupt edge select" end="5" id="CNTL_INT_EDGE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Fast mode plus enable" end="4" id="FAST_MODE_PLUS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Fast mode enable" end="3" id="FAST_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Bus low timeout interrupt edge select" end="2" id="BUS_LO_INT_EDGE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Alert enable" end="1" id="ALERT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="I2C Master reset" end="0" id="RESET" rwaccess="RW" width="1">
		</bitfield>
	</register>
</module>