// Seed: 3182640600
module module_0 #(
    parameter id_0 = 32'd71,
    parameter id_2 = 32'd89
) (
    input wand _id_0,
    input wand module_0,
    input tri0 _id_2,
    input supply0 id_3,
    output wor id_4,
    input tri1 id_5
);
  uwire id_7;
  parameter id_8 = -1;
  assign id_7 = id_5 ? 1'd0 & -1 : id_0;
  wire [{  id_0  ,  id_0  }  &  1 : id_2] id_9;
endmodule
module module_1 #(
    parameter id_26 = 32'd25,
    parameter id_3  = 32'd88,
    parameter id_4  = 32'd74,
    parameter id_7  = 32'd33
) (
    input supply1 id_0,
    input supply0 id_1
    , id_21,
    input wand id_2,
    input wand _id_3,
    input supply0 _id_4,
    output wor id_5,
    input tri id_6,
    input tri _id_7,
    output tri id_8,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    input wand id_12,
    inout wand id_13,
    input wand id_14,
    input wand id_15,
    output wire id_16,
    input wire id_17,
    output tri id_18
    , id_22,
    input tri id_19
);
  wire id_23;
  logic [-1 : id_7] id_24;
  ;
  wire id_25;
  parameter id_26 = 1 > -1;
  logic [id_4  <  -1 : id_3] id_27;
  wire id_28;
  module_0 modCall_1 (
      id_26,
      id_1,
      id_26,
      id_19,
      id_13,
      id_12
  );
  wire id_29;
  defparam id_26.id_26 = 1'h0;
  wire [-1 : -1  !=?  -1] id_30;
  logic id_31;
  assign id_9 = id_13 ? id_21 == id_15 : -1;
endmodule
