Modified versions of VIN and GEN to include them in a FPGA design.   
Require a 14MHz input clock.
