// Seed: 2119801471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2
);
  assign id_2 = 1;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4, id_5
  ); id_6(
      .id_0((1)),
      .id_1(1),
      .id_2(1 && 1),
      .id_3(1),
      .id_4(1'b0),
      .id_5(1'b0 && ~|1'h0),
      .id_6(1'b0),
      .id_7(1)
  );
  wire id_7;
  id_8(
      id_4
  );
endmodule
