<module name="USB3SS0_PHY2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="USB2PHY_TERMINATION_CONTROL" acronym="USB2PHY_TERMINATION_CONTROL" offset="0x0" width="32" description="Contains bits related to control of terminations in USB2PHY">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_FS_CODE_SEL" width="4" begin="27" end="24" resetval="0x7" description="FS Code selection control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_RTMEM_USE_RTERM_RMX_REG" width="1" begin="21" end="21" resetval="0x0" description="Override termination resistor trim code with mem_RTERM_RMX from this register" range="" rwaccess="RW"/>
    <bitfield id="MEM_RTERM_RMX" width="6" begin="20" end="15" resetval="0x0" description="The value written to this field is used as Termination resistor trim code if bit 21 is set to 1. BMEM_USE_RTERM_RMX_REG is set to 1. Can be used to improve the HS eye diagram by reducing the termination resistance. Increase the value until eye passes. Also ensure receiver compliance is also met." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RTERM_RMX" width="6" begin="5" end="0" resetval="0x22" description="Returns the current value of RTERM_RMX" range="" rwaccess="R"/>
  </register>
  <register id="USB2PHY_CHRG_DET" acronym="USB2PHY_CHRG_DET" offset="0x14" width="32" description="This is the charger detect register. This register is not used in the dead battery case.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_USE_CHG_DET_REG" width="1" begin="29" end="29" resetval="0x0" description="Use bits 28-24 and 18-17 from this register" range="" rwaccess="RW"/>
    <bitfield id="MEM_DIS_CHG_DET" width="1" begin="28" end="28" resetval="0x0" description="When read, returns current value of charger detect input. When mem_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="MEM_SRC_ON_DM" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="MEM_SINK_ON_DP" width="1" begin="26" end="26" resetval="0x0" description="When read, returns current value of charger detect input. When mem_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="MEM_CHG_DET_EXT_CTL" width="1" begin="25" end="25" resetval="0x0" description="When read, returns current value of charger detect input. When mem_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="MEM_RESTART_CHG_DET" width="1" begin="24" end="24" resetval="0x0" description="Restart the charger detection protocol when this goes from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="CHG_DET_DONE" width="1" begin="23" end="23" resetval="0x0" description="Charger detect protocol has completed" range="" rwaccess="R"/>
    <bitfield id="CHG_DETECTED" width="1" begin="22" end="22" resetval="0x0" description="Same signal as CE" range="" rwaccess="R"/>
    <bitfield id="DATA_DET" width="1" begin="21" end="21" resetval="0x0" description="Output of the data det comparator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MEM_CHG_ISINK_EN" width="1" begin="18" end="18" resetval="0x0" description="When read, returns current value of charger detect input. When mem_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="MEM_CHG_VSRC_EN" width="1" begin="17" end="17" resetval="0x0" description="When read, returns current value of charger detect input. When mem_USE_CHG_DET_REG = 1, the value written to this field overrides the corresponding charger detect input." range="" rwaccess="RW"/>
    <bitfield id="COMP_DP" width="1" begin="16" end="16" resetval="0x0" description="Comparator on the DP line value" range="" rwaccess="R"/>
    <bitfield id="COMP_DM" width="1" begin="15" end="15" resetval="0x0" description="Comparator on the DM line value" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="14" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="MEM_FOR_CE" width="1" begin="0" end="0" resetval="0x0" description="Force CE = 1 when this bit is set" range="" rwaccess="RW"/>
  </register>
  <register id="USB2PHY_GPIO" acronym="USB2PHY_GPIO" offset="0x30" width="32" description="GPIO mode configurations and reads">
    <bitfield id="MEM_USEGPIOMODEREG" width="1" begin="31" end="31" resetval="0x0" description="When set to 1 use bits 31-24 from this register instead of primary inputs" range="" rwaccess="RW"/>
    <bitfield id="MEM_GPIOMODE" width="1" begin="30" end="30" resetval="0x0" description="Overrides the GPIO MODE primary input" range="" rwaccess="RW"/>
    <bitfield id="MEM_DPGPIOGZ" width="1" begin="29" end="29" resetval="0x0" description="Overrides the DP GPIO GZ primary input" range="" rwaccess="RW"/>
    <bitfield id="MEM_DMGPIOGZ" width="1" begin="28" end="28" resetval="0x0" description="Overrides the DM GPIO GZ primary input" range="" rwaccess="RW"/>
    <bitfield id="MEM_DPGPIOA" width="1" begin="27" end="27" resetval="0x0" description="Overrides the DP GPIO A primary input" range="" rwaccess="RW"/>
    <bitfield id="MEM_DMGPIOA" width="1" begin="26" end="26" resetval="0x0" description="Overrides the DM GPIO A primary input" range="" rwaccess="RW"/>
    <bitfield id="DPGPIOY" width="1" begin="25" end="25" resetval="0x0" description="DP GPIO Y output is stored here" range="" rwaccess="R"/>
    <bitfield id="DMGPIOY" width="1" begin="24" end="24" resetval="0x0" description="DM GPIO Y output is stored here" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="MEM_DMGPIOPIPD" width="1" begin="19" end="19" resetval="0x0" description="GPIO mode DM pull down enabled. Overrides the corresponding primary input" range="" rwaccess="RW"/>
    <bitfield id="MEM_DPGPIOPIPD" width="1" begin="18" end="18" resetval="0x0" description="GPIO mode DP pull-down enabled. Overrides the corresponding primary input." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="17" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="USB2PHY_AD_INTERFACE_REG3" acronym="USB2PHY_AD_INTERFACE_REG3" offset="0x48" width="32" description="All bits unless defined are bypass bits for internal analog to digital interface pins with the same name. All the bits of this register, except the over-ride bits return a 0 on read, if VDDLDO is off.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="MEM_SPARE_IN_LDO" width="8" begin="17" end="10" resetval="0x0" description="Depreciated. Use" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="USB2PHY_ANA_CONFIG1" acronym="USB2PHY_ANA_CONFIG1" offset="0x4C" width="32" description="Used to configure and debug the analog blocks.">
    <bitfield id="DISCON_DETECT_BYPASS" width="1" begin="31" end="31" resetval="0x0" description="Disconnect detection window mode. 0x0: extends detection window for disconnect to the length of the SOF packet (not compliant with the USB2.0 spec). 0x1: limits the detection window for disconnect to last 8b of the SOF EOP (in compliance with the USB2.0 spec) to avoid incorrectly detecting a disconnect on boards with excessive reflections noise/ringing." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="31" begin="30" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="USB2PHY_ANA_CONFIG2" acronym="USB2PHY_ANA_CONFIG2" offset="0x50" width="32" description="Used to configure and debug the analog blocks.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="MEM_FSRX_TEST" width="5" begin="19" end="15" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="14" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
</module>
