module module_0 (
    input logic [id_1 : 1] id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output [id_2 : id_4] id_6
);
  assign id_3 = id_5;
endmodule
