$date
	Sun Oct 23 08:36:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#873685
b1 !
1"
#873686
b1 &
b1 %
1$
#873687
0"
#873690
1#
#873694
b0 &
0#
b0 %
0$
#1908036
b110 !
1"
#1908038
b110 &
b110 %
1$
#1908039
0"
#1908042
b11 &
b11 %
#1908046
b1010 &
b1010 %
#1908050
b101 &
b101 %
#1908054
b10000 &
b10000 %
#1908058
b1000 &
b1000 %
#1908062
b100 &
b100 %
#1908066
b10 &
b10 %
#1908070
b1 &
1#
b1 %
#1908074
b0 &
b0 %
0#
0$
#2882055
b10100 !
1"
#2882058
b10100 &
b10100 %
1$
#2882059
0"
#2882062
b1010 &
b1010 %
#2882066
b101 &
b101 %
#2882070
b10000 &
b10000 %
#2882074
b1000 &
b1000 %
#2882078
b100 &
b100 %
#2882082
b10 &
b10 %
#2882086
b1 &
1#
b1 %
#2882090
b0 &
b0 %
0#
0$
#4500012
