# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../prj_5.srcs/sources_1/ip/mips_bram/sim/mips_bram.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_mips_reset_gen_0/sim/sim_mips_reset_gen_0.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_xbar_1/sim/sim_xbar_1.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_xbar_0/sim/sim_xbar_0.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/ip/sim_auto_pc_0/sim/sim_auto_pc_0.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../prj_5.ip_user_files/bd/sim/hdl/sim.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../../../sources/ip_catalog/mips_core/mips_cpu.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../../../sources/hdl/mips_cpu_top.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../prj_5.srcs/sources_1/imports/hdl/sim_wrapper.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../../../sources/hdl/mips_cpu_fpga.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../../../sources/testbench/mips_cpu_test.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="
verilog xil_defaultlib  "../../../../../sources/testbench/uart_recv_sim.v" --include "../../../prj_5.srcs/sources_1/bd/sim/ipshared/7e3a/hdl" -d "MIPS_CPU_FULL_SIMU=" -d "UART_SIM="

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
