Warnings in file C:\Users\user-windows\Desktop\sigma\source\matrix_ram.luc:
    Line 8, Column 4 : "rst" was never used
Warnings in file C:\Users\user-windows\Desktop\sigma\source\sigma.luc:
    Line 111, Column 12 : The signal "regfile.rd1" is wider than "alu_a" and the most significant bits will be dropped
    Line 71, Column 16 : The signal "regfile.rd2" is wider than "alu_b" and the most significant bits will be dropped
    Line 74, Column 16 : The signal "id[15:0]" is wider than "alu_b" and the most significant bits will be dropped
    Line 76, Column 16 : The signal "regfile.rd2" is wider than "alu_b" and the most significant bits will be dropped
    Line 88, Column 20 : The signal "pc_unit.pc_4[15:0]" is wider than "wdsel_out" and the most significant bits will be dropped
    Line 91, Column 20 : The signal "alu.out" is wider than "wdsel_out" and the most significant bits will be dropped
    Line 95, Column 20 : The signal "md[15:0]" is wider than "wdsel_out" and the most significant bits will be dropped
Warnings in file C:\Users\user-windows\Desktop\sigma\source\matrix_ram_writer.luc:
    Line 80, Column 26 : The signal "MAPPING[bitloader.q][1]" is wider than "row_address_top" and the most significant bits will be dropped
    Line 61, Column 4 : "ram_writer_address" was never used
Warnings in file C:\Users\user-windows\Desktop\sigma\source\au_top.luc:
    Line 161, Column 17 : The signal "data_mem.out" is wider than "led" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\user-windows\Desktop\sigma\work\project.tcl}
# set projDir "C:/Users/user-windows/Desktop/sigma/work/vivado"
# set projName "sigma"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/user-windows/Desktop/sigma/work/verilog/au_top_0.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/inst_mem_1.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/data_rom_2.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/bin_to_dec_3.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/decoder_4.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/seven_seg_5.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/decoder_6.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/edge_detector_7.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/button_conditioner_8.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/reset_conditioner_9.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/edge_detector_10.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/data_mem_11.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/sigma_12.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/matrix_writer_13.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/matrix_ram_writer_14.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/matrix_ram_15.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/counter_16.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/counter_17.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/counter_18.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/counter_19.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/counter_20.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/pipeline_21.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/simple_ram_22.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/cu_23.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/alu_24.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/regfile_25.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/pc_unit_26.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/simple_dual_ram_27.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/pn_gen_28.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/adder_29.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/bool_30.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/bitshift_31.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/compare_32.v" "C:/Users/user-windows/Desktop/sigma/work/verilog/alex_encoder_33.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 2

[Sat Apr  2 01:27:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Apr  2 01:27:42 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter NUM_DATA bound to: 7'b1001110 
	Parameter LOAD_ram_writer bound to: 2'b00 
	Parameter WAIT_ram_writer bound to: 2'b01 
	Parameter GO_ram_writer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_7' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_7' (1#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'inst_mem_1' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/inst_mem_1.v:7]
	Parameter INSTRUCTION bound to: 8352'b011011111111111000000000000000001000001011011111111110000000000010000000000101101111100000000000011101111111011011111111111111111000001011011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110111111111111111111101111010011110110001100011111111111111101111011100011000000000000000000111000011000111111111111111111111100000110011111111111000
000000001000001011111111111110000000000011000011010110100000000000000001011101111110000011111111100111101101000000000000000000000000000101111011111000011111111111111011111101000010000100000000000000011100000000000000000000000000000101110111111000110000000000000001101000000110000100010000000000001100000001011111000000000000000110000000000111111111100000000000100000000011100011111000000000000111011111100101111111111111100011010000101000010000000000001111110000000010000100000000000000010110010001100100000000000111110001100100011001000000000001111100111100001000000100000000000000011010000001100010000000000000000010110100010110000000100000000000110000000001111100000000000000011000000000111111111110000000000010101011000110000001000000000000101100000100001000001000000000001100000001011111000000000000000111000100001001000000000000000001101010110001100000010000000000001011000001000010000010000000000011000000010111110000000000000001110001000010001100000000000000011010101100011000000100000000000010110000010000100000100000000000110000000101111100000000000000011100010000110111000000000000000101110111111001011111111111111000110000000010000100000000000000101001000010100011000000000000000011110100100001000000000000001000111100001000001000000000000010001111010001100010000000000000100001100000010000010000000000000000011000000100000100000000000000001111000000100001000000000000001111000100001101110000000000000001011101111110001011111111111101011010000001011001000100000000000010110000010000100000100000000000110000000101111100000000000000011100010000100000000000000000000101111011111000011111111110110000100100000010000010111000000000000111101111100001111111111011001011110100001000000000000000000100011101111110000011111111111111100110100000000000000000000000000010000010111000001111100000000000100000110010001111111000000000000111011111100011111111111101011101110111111010001111111111100011110100010000001000000000000001001100000000100001000000000000001011000000010000100000000000000001101001000110011000011000000000001011000011000110001010000000000011000000110111110000000000000001110001001010010100000000000000010111101111101000000000000000100001110111111010001111111111101100110100010000001000000000000001001100000000100001000000000000001011000000010000100000000000000001011101111110101100000000000001011001100101101010010010000000000001100001010010000000000001111100011000010100100000000000011111000110000100100111000000000111110001100001001001110000000001111100111100010000100000000000000000011100010100000110000000000000000111110100110001100000000000001000111100001100010000000000000010001111000011100111000000000000000111000100111001010000000000000001111101001010010000000000000010000111011111100100000000000001101001100000100000010000000000000000011000001000000100000000000000001111000000100001000000000000001110000000011111111111100000000000100000000101111111111000000000000111011111100010111111111111100011100000010000100000000000000001101101000101100000001000000000001100010000100000000000000000000101111011111000011111111111011101111101000010000000000000000001000111011111100000111111111111111001101000000000000000000000000000100000110011111111111000000000001000001011111111111110000000000001110111111001011111111111111000110100001010000100000000000011111100000000100001000000000000000101100100011001000000000001111100011001000110010000000000011111001111000010000001000000000000000110100000011000100000000000000000101101000101100000001000000000001100000000011111000000000000000111000000001111110000000000000000011101111111111100000000000000001110101100000000111111111111111110011100000000000000000000000000011101111111111100000000000000110110001100011111000000000111101001100011000111110000000001111010011101111111111100000000000001100110001100011111000000000111100001100011000111110000000001111000011101111111111111111111111100010111101100011000111111111111111011110111000110000000000000000001110000110001111111111111111111110111101111100000000000000000101011010000000110100000000000000011011110111110000000000000000010011101000000011010000000000000001001111011111000000000000
0... (message truncated)
INFO: [Synth 8-6155] done synthesizing module 'inst_mem_1' (2#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/inst_mem_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'data_rom_2' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_rom_2.v:7]
	Parameter DATA bound to: 1248'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000111111111111110000000000000000000000000000000000000110100001110000001100000101000000000000000000000000000000000000011000000110100000101000010010000111100001110000010110000110000000110000010010000010000001000000000000000000000000000000000000000111000001101000001010000100000000000000000000000000000000000000011010000110000000100000001110000000000000000000000000000000000001000000010010000001100000110000000000000000000000000000000000000011100001000000000100000010100000000000000000000000000000000000010100000100100000011000001010000000000000000000000000000000000001001000010000000001000000100000011110000101000001101000010010000010000000101000000010000001100000000000000000000000000000000000011100000100100001100000010000000110100001000000010110000011100000110000001010000000100000010000000000000000000000000000000000000101000000110000010000000010100000000000000000000000000000000000010010000010100000111000001000000000000000000000000000000000000000110000000110000010000000010 
INFO: [Synth 8-6155] done synthesizing module 'data_rom_2' (3#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_rom_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec_3' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bin_to_dec_3.v:12]
	Parameter DIGITS bound to: 5'b10000 
	Parameter LEADING_ZEROS bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec_3' (4#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bin_to_dec_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'decoder_4' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_4.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_4' (5#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_5' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_5' (6#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_6.v:11]
	Parameter WIDTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (7#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_6.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_8' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/button_conditioner_8.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_21' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pipeline_21.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_21' (8#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_8' (9#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/button_conditioner_8.v:13]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_9' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/reset_conditioner_9.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_9' (10#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/reset_conditioner_9.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_10' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_10' (11#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
INFO: [Synth 8-6157] synthesizing module 'data_mem_11' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_mem_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'simple_ram_22' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_ram_22.v:50]
	Parameter SIZE bound to: 5'b10000 
	Parameter DEPTH bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_ram_22' (12#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_ram_22.v:50]
INFO: [Synth 8-6155] done synthesizing module 'data_mem_11' (13#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_mem_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'sigma_12' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'cu_23' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:162]
INFO: [Synth 8-6155] done synthesizing module 'cu_23' (14#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_24' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alu_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_28' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pn_gen_28.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_28' (15#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pn_gen_28.v:11]
INFO: [Synth 8-6157] synthesizing module 'adder_29' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_29.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_29.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_29' (16#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_29.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_30' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bool_30.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool_30' (17#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bool_30.v:7]
INFO: [Synth 8-6157] synthesizing module 'bitshift_31' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bitshift_31.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bitshift_31' (18#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bitshift_31.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_32' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/compare_32.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_32' (19#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/compare_32.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_24' (20#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alu_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_25' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/regfile_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'alex_encoder_33' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alex_encoder_33.v:11]
	Parameter WIDTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'alex_encoder_33' (21#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alex_encoder_33.v:11]
INFO: [Synth 8-6155] done synthesizing module 'regfile_25' (22#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/regfile_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'pc_unit_26' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pc_unit_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_unit_26' (23#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pc_unit_26.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:140]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:153]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:172]
INFO: [Synth 8-6155] done synthesizing module 'sigma_12' (24#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_writer_13' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_writer_13.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DIV bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'matrix_writer_13' (25#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_writer_13.v:12]
INFO: [Synth 8-6157] synthesizing module 'matrix_ram_writer_14' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_ram_writer_14.v:14]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DATA_WIDTH bound to: 5'b10000 
	Parameter DATA_SET bound to: 2'b11 
	Parameter START_writer_state bound to: 2'b00 
	Parameter LOAD_ADDRESS_writer_state bound to: 2'b01 
	Parameter LOAD_WAIT_writer_state bound to: 2'b10 
	Parameter LOOP_writer_state bound to: 2'b11 
	Parameter START_DATA bound to: 48'b000000000000001000000011000000000111111111111111 
	Parameter MAPPING bound to: 192'b000000000000001001001110001001001100001001001010001001001000001001000110001000001101001000001011001000001001001000000111000111001100000111001010000111001000000110001011000110001001000101001010 
INFO: [Synth 8-6155] done synthesizing module 'matrix_ram_writer_14' (26#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_ram_writer_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'matrix_ram_15' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_ram_15.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_27' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_dual_ram_27.v:48]
	Parameter SIZE bound to: 2'b11 
	Parameter DEPTH bound to: 12'b010000000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_27' (27#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_dual_ram_27.v:48]
INFO: [Synth 8-6155] done synthesizing module 'matrix_ram_15' (28#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_ram_15.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_16' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_16.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10100 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 21'b011111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (29#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_17' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_17.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_17' (30#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_17.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_18' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_18.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11011 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 28'b0111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_18' (31#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_18.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_19' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_19.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11100 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 29'b01111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_19' (32#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_19.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_20' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_20.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 2'b11 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 18'b111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_20' (33#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_20.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:335]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:415]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (34#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1018.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1018.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_ram_writer_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         LOAD_ram_writer |                              001 |                               00
         WAIT_ram_writer |                              010 |                               01
           GO_ram_writer |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_ram_writer_q_reg' using encoding 'one-hot' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   54 Bit       Adders := 15    
	   2 Input   32 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 18    
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 1     
	               3K Bit	(1024 X 3 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 18    
	   2 Input   54 Bit        Muxes := 15    
	  10 Input   53 Bit        Muxes := 1     
	  10 Input   50 Bit        Muxes := 1     
	   4 Input   48 Bit        Muxes := 1     
	  10 Input   47 Bit        Muxes := 1     
	  10 Input   44 Bit        Muxes := 1     
	  10 Input   40 Bit        Muxes := 1     
	  10 Input   37 Bit        Muxes := 1     
	  10 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	  10 Input   30 Bit        Muxes := 1     
	  10 Input   27 Bit        Muxes := 1     
	  10 Input   24 Bit        Muxes := 1     
	  10 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	  10 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 2     
	  10 Input   14 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	  10 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 14    
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	  11 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | data_mem/ram/ram_reg         | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|au_top_0    | matrixram/top_ram/mem_reg    | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|au_top_0    | matrixram/bottom_ram/mem_reg | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1193.320 ; gain = 174.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | data_mem/ram/ram_reg         | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|au_top_0    | matrixram/top_ram/mem_reg    | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|au_top_0    | matrixram/bottom_ram/mem_reg | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance data_mem/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance matrixram/top_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance matrixram/bottom_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:05 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    73|
|3     |LUT1     |    16|
|4     |LUT2     |   183|
|5     |LUT3     |   150|
|6     |LUT4     |   160|
|7     |LUT5     |   230|
|8     |LUT6     |   800|
|9     |MUXF7    |   219|
|10    |MUXF8    |    22|
|11    |RAMB18E1 |     3|
|13    |FDRE     |   864|
|14    |FDSE     |    61|
|15    |IBUF     |    28|
|16    |OBUF     |    58|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1194.434 ; gain = 175.902
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 1194.434 ; gain = 175.902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1194.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1194.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1194.434 ; gain = 195.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  2 01:30:17 2022...
[Sat Apr  2 01:30:24 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:42 . Memory (MB): peak = 991.344 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr  2 01:30:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Apr  2 01:30:25 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1109.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal io_button[4] cannot be placed on P11 (IOB_X0Y21) because the pad is already occupied by terminal red0 possibly due to user constraint [C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc:185]
Finished Parsing XDC File [C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1109.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1109.844 ; gain = 113.121
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1109.844 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15dd93d9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1243.043 ; gain = 133.199

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bfcea081

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1451.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e3914bb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1451.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 204e8a917

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 1451.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 204e8a917

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.394 . Memory (MB): peak = 1451.016 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 204e8a917

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1451.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 204e8a917

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.409 . Memory (MB): peak = 1451.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1451.016 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cfe3d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1451.016 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1cfe3d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1543.871 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cfe3d389

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1543.871 ; gain = 92.855

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cfe3d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1543.871 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.871 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cfe3d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1543.871 ; gain = 434.027
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.483 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1543.871 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: df32b7d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1543.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus io_button are not locked:  'io_button[4]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13043cf89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.767 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b0ee657e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b0ee657e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1543.871 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b0ee657e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 156eff3c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b2c262db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 48 LUTNM shape to break, 67 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 43, total 48, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 78 nets or cells. Created 48 new cells, deleted 30 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.871 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           48  |             30  |                    78  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |             30  |                    78  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1079bef52

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.871 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1300e6605

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.871 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1300e6605

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12e4e1d0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c12ea439

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ceaa981a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 135eefd0f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17c645ff0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10bcf4198

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12ada7f6d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1901845b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1118a1d5b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1543.871 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1118a1d5b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 141fd602e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.717 | TNS=-979.224 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e6d4094f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19fa5a109

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1543.871 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 141fd602e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.304. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.871 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 107cceed6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 107cceed6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 107cceed6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.871 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 107cceed6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.871 ; gain = 0.000

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.871 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b4d981d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.871 ; gain = 0.000
Ending Placer Task | Checksum: e87b906d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1543.871 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.871 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.505 | TNS=-768.577 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cc47f46b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.505 | TNS=-768.577 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1cc47f46b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.803 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.505 | TNS=-768.577 |
INFO: [Physopt 32-662] Processed net sigma/regfile/M_sigma_debug[224].  Did not re-place instance sigma/regfile/M_r_q_reg[416]
INFO: [Physopt 32-702] Processed net sigma/regfile/M_sigma_debug[224]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net sigma/pc_unit/M_inst_mem_ia[9]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_inst_mem_ia[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.464 | TNS=-750.987 |
INFO: [Physopt 32-572] Net sigma/pc_unit/M_inst_mem_ia[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN.  Did not re-place instance sigma/pc_unit/M_pc_q_reg[9]_replica
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_2_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[16]_inst_i_2
INFO: [Physopt 32-710] Processed net sigma/pc_unit/M_regfile_wd[0]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/M_r_q[480]_i_1_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.174 | TNS=-737.821 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data16[15].  Re-placed instance sigma/regfile/M_r_q_reg[271]
INFO: [Physopt 32-735] Processed net sigma/regfile/data16[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.156 | TNS=-737.217 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[217].  Re-placed instance sigma/regfile/M_r_q_reg[409]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[217]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.154 | TNS=-736.547 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[61].  Re-placed instance sigma/regfile/M_r_q_reg[61]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.154 | TNS=-736.116 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[93].  Re-placed instance sigma/regfile/M_r_q_reg[93]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[93]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.147 | TNS=-735.689 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[15].  Re-placed instance sigma/regfile/M_r_q_reg[15]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.112 | TNS=-735.214 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[104].  Re-placed instance sigma/regfile/M_r_q_reg[104]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[104]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.111 | TNS=-734.266 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data21[15].  Re-placed instance sigma/regfile/M_r_q_reg[351]
INFO: [Physopt 32-735] Processed net sigma/regfile/data21[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.097 | TNS=-733.867 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data17[15].  Re-placed instance sigma/regfile/M_r_q_reg[287]
INFO: [Physopt 32-735] Processed net sigma/regfile/data17[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.076 | TNS=-733.419 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[27].  Re-placed instance sigma/regfile/M_r_q_reg[27]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.046 | TNS=-732.009 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data19[11].  Re-placed instance sigma/regfile/M_r_q_reg[315]
INFO: [Physopt 32-735] Processed net sigma/regfile/data19[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.039 | TNS=-731.479 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data28[14].  Re-placed instance sigma/regfile/M_r_q_reg[462]
INFO: [Physopt 32-735] Processed net sigma/regfile/data28[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.025 | TNS=-731.110 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_4_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[16]_inst_i_4
INFO: [Physopt 32-710] Processed net sigma/pc_unit/M_regfile_wd[0]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/M_r_q[480]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.022 | TNS=-728.172 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[105].  Re-placed instance sigma/regfile/M_r_q_reg[105]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[105]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.014 | TNS=-727.601 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data16[13].  Re-placed instance sigma/regfile/M_r_q_reg[269]
INFO: [Physopt 32-735] Processed net sigma/regfile/data16[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.014 | TNS=-727.302 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data28[13].  Re-placed instance sigma/regfile/M_r_q_reg[461]
INFO: [Physopt 32-735] Processed net sigma/regfile/data28[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.000 | TNS=-727.036 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[36].  Re-placed instance sigma/regfile/M_r_q_reg[36]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.997 | TNS=-726.145 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data17[13].  Re-placed instance sigma/regfile/M_r_q_reg[285]
INFO: [Physopt 32-735] Processed net sigma/regfile/data17[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.992 | TNS=-725.892 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[84].  Re-placed instance sigma/regfile/M_r_q_reg[84]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.987 | TNS=-725.194 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data21[12].  Re-placed instance sigma/regfile/M_r_q_reg[348]
INFO: [Physopt 32-735] Processed net sigma/regfile/data21[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.979 | TNS=-724.711 |
INFO: [Physopt 32-662] Processed net sigma/regfile/data12[9].  Did not re-place instance sigma/regfile/M_r_q_reg[201]
INFO: [Physopt 32-702] Processed net sigma/regfile/data12[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_r_q[489]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_r_q[489]_i_5_n_0.  Did not re-place instance sigma/pc_unit/M_r_q[489]_i_5
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_r_q[489]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/regfile/ram_reg_i_154.  Did not re-place instance sigma/regfile/M_r_q[489]_i_9
INFO: [Physopt 32-735] Processed net sigma/regfile/ram_reg_i_154. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.963 | TNS=-724.091 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'data_mem/ram/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net data_mem/ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[20]_inst_i_2_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[20]_inst_i_2
INFO: [Physopt 32-710] Processed net sigma/pc_unit/ADDRARDADDR[3]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/ram_reg_i_5_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[20]_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.959 | TNS=-723.934 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_r_q[489]_i_8_n_0.  Did not re-place instance sigma/pc_unit/M_r_q[489]_i_8
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_r_q[489]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.955 | TNS=-720.865 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data20[14].  Re-placed instance sigma/regfile/M_r_q_reg[334]
INFO: [Physopt 32-735] Processed net sigma/regfile/data20[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.931 | TNS=-720.499 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[125].  Re-placed instance sigma/regfile/M_r_q_reg[125]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[125]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.926 | TNS=-720.312 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_13_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[16]_inst_i_13
INFO: [Physopt 32-710] Processed net sigma/pc_unit/M_regfile_wd[0]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/M_r_q[480]_i_1_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.924 | TNS=-715.662 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[13].  Re-placed instance sigma/regfile/M_r_q_reg[13]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.914 | TNS=-715.487 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data18[13].  Re-placed instance sigma/regfile/M_r_q_reg[301]
INFO: [Physopt 32-735] Processed net sigma/regfile/data18[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.910 | TNS=-715.326 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data19[13].  Re-placed instance sigma/regfile/M_r_q_reg[317]
INFO: [Physopt 32-735] Processed net sigma/regfile/data19[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.909 | TNS=-715.150 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[205].  Re-placed instance sigma/regfile/M_r_q_reg[397]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[205]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.909 | TNS=-714.982 |
INFO: [Physopt 32-663] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_2_n_0.  Re-placed instance sigma/pc_unit/io_led_OBUF[23]_inst_i_2
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.904 | TNS=-713.190 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[21]_inst_i_2_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[21]_inst_i_2
INFO: [Physopt 32-710] Processed net sigma/pc_unit/ADDRARDADDR[4]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/ram_reg_i_4_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[21]_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.901 | TNS=-713.181 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[141].  Re-placed instance sigma/regfile/M_r_q_reg[141]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[141]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.899 | TNS=-713.020 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data21[13].  Re-placed instance sigma/regfile/M_r_q_reg[349]
INFO: [Physopt 32-735] Processed net sigma/regfile/data21[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.894 | TNS=-712.863 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[102].  Re-placed instance sigma/regfile/M_r_q_reg[102]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[102]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.893 | TNS=-712.123 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data20[13].  Re-placed instance sigma/regfile/M_r_q_reg[333]
INFO: [Physopt 32-735] Processed net sigma/regfile/data20[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.891 | TNS=-711.972 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[46].  Re-placed instance sigma/regfile/M_r_q_reg[46]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.889 | TNS=-711.731 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data17[14].  Re-placed instance sigma/regfile/M_r_q_reg[286]
INFO: [Physopt 32-735] Processed net sigma/regfile/data17[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.886 | TNS=-711.515 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[150].  Re-placed instance sigma/regfile/M_r_q_reg[150]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[150]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.860 | TNS=-710.731 |
INFO: [Physopt 32-662] Processed net sigma/regfile/ram_reg_i_154.  Did not re-place instance sigma/regfile/M_r_q[489]_i_9
INFO: [Physopt 32-702] Processed net sigma/regfile/ram_reg_i_154. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/regfile/out1_carry__0_i_3_0.  Did not re-place instance sigma/regfile/M_r_q[492]_i_12
INFO: [Physopt 32-81] Processed net sigma/regfile/out1_carry__0_i_3_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net sigma/regfile/out1_carry__0_i_3_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.860 | TNS=-706.516 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_27_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_27
INFO: [Physopt 32-572] Net sigma/pc_unit/ram_reg_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/ram_reg_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.856 | TNS=-704.116 |
INFO: [Physopt 32-81] Processed net sigma/pc_unit/M_inst_mem_ia[8]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_inst_mem_ia[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.853 | TNS=-703.323 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_2_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[23]_inst_i_2
INFO: [Physopt 32-710] Processed net sigma/pc_unit/ADDRARDADDR[6]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/ram_reg_i_2_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.851 | TNS=-703.456 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[253].  Re-placed instance sigma/regfile/M_r_q_reg[493]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[253]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-702.523 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data16[14].  Re-placed instance sigma/regfile/M_r_q_reg[270]
INFO: [Physopt 32-735] Processed net sigma/regfile/data16[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.831 | TNS=-702.372 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[189].  Re-placed instance sigma/regfile/M_r_q_reg[381]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[189]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.830 | TNS=-702.185 |
INFO: [Physopt 32-663] Processed net sigma/pc_unit/io_led_OBUF[22]_inst_i_4_n_0.  Re-placed instance sigma/pc_unit/io_led_OBUF[22]_inst_i_4
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[22]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-701.929 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_2_n_0_repN.  Did not re-place instance sigma/pc_unit/io_led_OBUF[23]_inst_i_2_comp
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_9_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[23]_inst_i_9
INFO: [Physopt 32-710] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_2_n_0_repN. Critical path length was reduced through logic transformation on cell sigma/pc_unit/io_led_OBUF[23]_inst_i_2_comp_2.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.821 | TNS=-701.812 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[228].  Re-placed instance sigma/regfile/M_r_q_reg[420]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[228]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.813 | TNS=-701.295 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[173].  Re-placed instance sigma/regfile/M_r_q_reg[173]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[173]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.801 | TNS=-701.076 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[14].  Re-placed instance sigma/regfile/M_r_q_reg[14]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.800 | TNS=-700.904 |
INFO: [Physopt 32-702] Processed net sigma/regfile/data22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_2_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[16]_inst_i_2
INFO: [Physopt 32-710] Processed net sigma/pc_unit/D[0]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/M_r_q[352]_i_1_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.793 | TNS=-700.424 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data22[14].  Re-placed instance sigma/regfile/M_r_q_reg[366]
INFO: [Physopt 32-735] Processed net sigma/regfile/data22[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.787 | TNS=-700.398 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data28[15].  Re-placed instance sigma/regfile/M_r_q_reg[463]
INFO: [Physopt 32-735] Processed net sigma/regfile/data28[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.785 | TNS=-700.084 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_27_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_27
INFO: [Physopt 32-572] Net sigma/pc_unit/ram_reg_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/ram_reg_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_66_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_66
INFO: [Physopt 32-735] Processed net sigma/pc_unit/ram_reg_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.783 | TNS=-699.892 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[126].  Re-placed instance sigma/regfile/M_r_q_reg[126]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[126]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.781 | TNS=-699.797 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data27[15].  Re-placed instance sigma/regfile/M_r_q_reg[447]
INFO: [Physopt 32-735] Processed net sigma/regfile/data27[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.780 | TNS=-699.751 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_r_q_reg[415]_0.  Re-placed instance sigma/regfile/M_r_q_reg[415]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_r_q_reg[415]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.779 | TNS=-699.603 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_68_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_68
INFO: [Physopt 32-702] Processed net sigma/pc_unit/ram_reg_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/regfile/out1_carry__2_i_3_0.  Did not re-place instance sigma/regfile/io_led_OBUF[22]_inst_i_12
INFO: [Physopt 32-81] Processed net sigma/regfile/out1_carry__2_i_3_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net sigma/regfile/out1_carry__2_i_3_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.776 | TNS=-699.177 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[45].  Re-placed instance sigma/regfile/M_r_q_reg[45]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.772 | TNS=-699.144 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[157].  Re-placed instance sigma/regfile/M_r_q_reg[157]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[157]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.772 | TNS=-699.118 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data15[13].  Re-placed instance sigma/regfile/M_r_q_reg[253]
INFO: [Physopt 32-735] Processed net sigma/regfile/data15[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.771 | TNS=-698.946 |
INFO: [Physopt 32-81] Processed net sigma/pc_unit/M_inst_mem_ia[7]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_inst_mem_ia[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.771 | TNS=-699.198 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[94].  Re-placed instance sigma/regfile/M_r_q_reg[94]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[94]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.769 | TNS=-699.050 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[30].  Re-placed instance sigma/regfile/M_r_q_reg[30]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.768 | TNS=-699.039 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[29].  Re-placed instance sigma/regfile/M_r_q_reg[29]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.766 | TNS=-699.019 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data14[13].  Re-placed instance sigma/regfile/M_r_q_reg[237]
INFO: [Physopt 32-735] Processed net sigma/regfile/data14[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.761 | TNS=-698.824 |
INFO: [Physopt 32-662] Processed net sigma/regfile/data11[13].  Did not re-place instance sigma/regfile/M_r_q_reg[189]
INFO: [Physopt 32-702] Processed net sigma/regfile/data11[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN.  Did not re-place instance sigma/pc_unit/M_pc_q_reg[9]_replica
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_r_q[493]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.760 | TNS=-691.105 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[5].  Re-placed instance sigma/regfile/M_r_q_reg[5]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.759 | TNS=-690.714 |
INFO: [Physopt 32-662] Processed net sigma/regfile/data21[14].  Did not re-place instance sigma/regfile/M_r_q_reg[350]
INFO: [Physopt 32-702] Processed net sigma/regfile/data21[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_r_q[494]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-686.901 |
INFO: [Physopt 32-702] Processed net data_mem/ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_27_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_27
INFO: [Physopt 32-735] Processed net sigma/pc_unit/ram_reg_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.756 | TNS=-686.709 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[129].  Re-placed instance sigma/regfile/M_r_q_reg[129]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[129]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.754 | TNS=-685.908 |
INFO: [Physopt 32-662] Processed net sigma/regfile/M_sigma_debug[224].  Did not re-place instance sigma/regfile/M_r_q_reg[416]
INFO: [Physopt 32-702] Processed net sigma/regfile/M_sigma_debug[224]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_0.  Did not re-place instance sigma/regfile/io_led_OBUF[16]_inst_i_23
INFO: [Physopt 32-735] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.751 | TNS=-685.818 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.751 | TNS=-685.818 |
Phase 3 Critical Path Optimization | Checksum: 1cc47f46b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1543.871 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.751 | TNS=-685.818 |
INFO: [Physopt 32-662] Processed net sigma/regfile/M_sigma_debug[224].  Did not re-place instance sigma/regfile/M_r_q_reg[416]
INFO: [Physopt 32-702] Processed net sigma/regfile/M_sigma_debug[224]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.750 | TNS=-685.523 |
INFO: [Physopt 32-81] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.744 | TNS=-682.390 |
INFO: [Physopt 32-572] Net sigma/pc_unit/M_inst_mem_ia[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN.  Did not re-place instance sigma/pc_unit/M_pc_q_reg[9]_replica
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_4_n_0_repN.  Did not re-place instance sigma/pc_unit/io_led_OBUF[16]_inst_i_4_comp
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_2_n_0_repN.  Re-placed instance sigma/pc_unit/io_led_OBUF[16]_inst_i_2_comp
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.744 | TNS=-682.000 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'data_mem/ram/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net data_mem/ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_27_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_27
INFO: [Physopt 32-572] Net sigma/pc_unit/ram_reg_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/ram_reg_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_70_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_70
INFO: [Physopt 32-702] Processed net sigma/pc_unit/ram_reg_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/out1_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/out1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/out1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/out1_carry_i_1_3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.743 | TNS=-680.583 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data11[15].  Re-placed instance sigma/regfile/M_r_q_reg[191]
INFO: [Physopt 32-735] Processed net sigma/regfile/data11[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.740 | TNS=-680.434 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data12[9].  Re-placed instance sigma/regfile/M_r_q_reg[201]
INFO: [Physopt 32-735] Processed net sigma/regfile/data12[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.737 | TNS=-679.956 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_31_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_31
INFO: [Physopt 32-710] Processed net sigma/pc_unit/ADDRARDADDR[2]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/ram_reg_i_6_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/ram_reg_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.731 | TNS=-679.780 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[57].  Re-placed instance sigma/regfile/M_r_q_reg[57]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.731 | TNS=-679.268 |
INFO: [Physopt 32-572] Net sigma/pc_unit/M_inst_mem_ia[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_inst_mem_ia[7].  Did not re-place instance sigma/pc_unit/M_pc_q_reg[7]
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_inst_mem_ia[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[20]_inst_i_2_n_0_repN_1.  Did not re-place instance sigma/pc_unit/io_led_OBUF[20]_inst_i_2_comp_1
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[20]_inst_i_2_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[20]_inst_i_3_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[20]_inst_i_3
INFO: [Physopt 32-710] Processed net sigma/pc_unit/io_led_OBUF[20]_inst_i_2_n_0_repN_1. Critical path length was reduced through logic transformation on cell sigma/pc_unit/io_led_OBUF[20]_inst_i_2_comp_2.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[20]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.725 | TNS=-678.938 |
INFO: [Physopt 32-662] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_0.  Did not re-place instance sigma/regfile/io_led_OBUF[16]_inst_i_23
INFO: [Physopt 32-572] Net sigma/regfile/io_led_OBUF[16]_inst_i_25_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_n_0.  Did not re-place instance sigma/regfile/io_led_OBUF[16]_inst_i_25
INFO: [Physopt 32-710] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_0. Critical path length was reduced through logic transformation on cell sigma/regfile/io_led_OBUF[16]_inst_i_23_comp.
INFO: [Physopt 32-735] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-678.814 |
INFO: [Physopt 32-662] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_n_0.  Did not re-place instance sigma/regfile/io_led_OBUF[16]_inst_i_25_comp
INFO: [Physopt 32-702] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/out1_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_1_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/out1_carry__1_i_27_n_0.  Did not re-place instance sigma/pc_unit/out1_carry__1_i_27
INFO: [Physopt 32-710] Processed net sigma/pc_unit/out1_carry_i_1_1[1]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/out1_carry__1_i_7_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/out1_carry__1_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.716 | TNS=-675.317 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[59].  Re-placed instance sigma/regfile/M_r_q_reg[59]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[59]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.714 | TNS=-675.168 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data13[1].  Re-placed instance sigma/regfile/M_r_q_reg[209]
INFO: [Physopt 32-735] Processed net sigma/regfile/data13[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.714 | TNS=-674.460 |
INFO: [Physopt 32-663] Processed net sigma/regfile/data27[11].  Re-placed instance sigma/regfile/M_r_q_reg[443]
INFO: [Physopt 32-735] Processed net sigma/regfile/data27[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.710 | TNS=-674.328 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[203].  Re-placed instance sigma/regfile/M_r_q_reg[395]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[203]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.707 | TNS=-674.130 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[251].  Re-placed instance sigma/regfile/M_r_q_reg[491]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[251]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.707 | TNS=-673.971 |
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_1_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/pc_unit/M_pc_q_reg[3]_12.  Re-placed instance sigma/pc_unit/led_OBUF[6]_inst_i_2
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_pc_q_reg[3]_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.704 | TNS=-673.427 |
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[204].  Re-placed instance sigma/regfile/M_r_q_reg[396]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[204]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.704 | TNS=-673.240 |
INFO: [Physopt 32-662] Processed net sigma/regfile/M_sigma_debug[75].  Did not re-place instance sigma/regfile/M_r_q_reg[75]
INFO: [Physopt 32-702] Processed net sigma/regfile/M_sigma_debug[75]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_r_q[491]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.694 | TNS=-665.986 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_2_n_0_repN.  Did not re-place instance sigma/pc_unit/io_led_OBUF[16]_inst_i_2_comp
INFO: [Physopt 32-710] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell sigma/pc_unit/io_led_OBUF[16]_inst_i_4_comp_1.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[16]_inst_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.694 | TNS=-665.446 |
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[21]_inst_i_2_n_0_repN_1.  Did not re-place instance sigma/pc_unit/io_led_OBUF[21]_inst_i_2_comp_1
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[21]_inst_i_2_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/pc_unit/io_led_OBUF[21]_inst_i_3_n_0.  Re-placed instance sigma/pc_unit/io_led_OBUF[21]_inst_i_3
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[21]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.690 | TNS=-665.438 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_1_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net sigma/pc_unit/M_pc_q_reg[3]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_pc_q_reg[3]_7.  Did not re-place instance sigma/pc_unit/out1_carry_i_32
INFO: [Physopt 32-710] Processed net sigma/pc_unit/out1_carry_i_1_3[3]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/out1_carry_i_6_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_pc_q_reg[3]_7. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[21]_inst_i_3_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[21]_inst_i_3
INFO: [Physopt 32-710] Processed net sigma/pc_unit/io_led_OBUF[21]_inst_i_2_n_0_repN_1. Critical path length was reduced through logic transformation on cell sigma/pc_unit/io_led_OBUF[21]_inst_i_2_comp_2.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/io_led_OBUF[21]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[191].  Re-placed instance sigma/regfile/M_r_q_reg[383]
INFO: [Physopt 32-735] Processed net sigma/regfile/M_sigma_debug[191]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net sigma/out1_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/out1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/out1_carry_i_1_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_pc_q_reg[3]_12.  Did not re-place instance sigma/pc_unit/led_OBUF[6]_inst_i_2
INFO: [Physopt 32-710] Processed net sigma/pc_unit/out1_carry_i_1_2[2]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/out1_carry__0_i_6_comp.
INFO: [Physopt 32-735] Processed net sigma/pc_unit/M_pc_q_reg[3]_12. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[97].  Re-placed instance sigma/regfile/M_r_q_reg[97]
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_1_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net sigma/pc_unit/M_pc_q_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_pc_q_reg[3]_0.  Did not re-place instance sigma/pc_unit/led_OBUF[0]_inst_i_2
INFO: [Physopt 32-710] Processed net sigma/pc_unit/out1_carry_i_1_3[0]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/out1_carry_i_9_comp.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_3_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[23]_inst_i_3
INFO: [Physopt 32-572] Net sigma/pc_unit/io_led_OBUF[23]_inst_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_10_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[23]_inst_i_10
INFO: [Physopt 32-710] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_3_n_0. Critical path length was reduced through logic transformation on cell sigma/pc_unit/io_led_OBUF[23]_inst_i_3_comp.
INFO: [Physopt 32-663] Processed net sigma/regfile/data21[7].  Re-placed instance sigma/regfile/M_r_q_reg[343]
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[188].  Re-placed instance sigma/regfile/M_r_q_reg[380]
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[17]_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[17]_inst_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[17]_inst_i_13_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[17]_inst_i_13
INFO: [Physopt 32-663] Processed net sigma/regfile/data14[6].  Re-placed instance sigma/regfile/M_r_q_reg[230]
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[90].  Re-placed instance sigma/regfile/M_r_q_reg[90]
INFO: [Physopt 32-663] Processed net sigma/regfile/data28[7].  Re-placed instance sigma/regfile/M_r_q_reg[455]
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[60].  Re-placed instance sigma/regfile/M_r_q_reg[60]
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_1_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/out1_carry__1_i_25_n_0.  Did not re-place instance sigma/pc_unit/out1_carry__1_i_25
INFO: [Physopt 32-710] Processed net sigma/pc_unit/out1_carry_i_1_1[3]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/out1_carry__1_i_5_comp.
INFO: [Physopt 32-663] Processed net sigma/regfile/data20[4].  Re-placed instance sigma/regfile/M_r_q_reg[324]
INFO: [Physopt 32-663] Processed net sigma/regfile/data13[5].  Re-placed instance sigma/regfile/M_r_q_reg[213]
INFO: [Physopt 32-663] Processed net sigma/regfile/data28[12].  Re-placed instance sigma/regfile/M_r_q_reg[460]
INFO: [Physopt 32-663] Processed net sigma/regfile/data18[12].  Re-placed instance sigma/regfile/M_r_q_reg[300]
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_68_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_68
INFO: [Physopt 32-702] Processed net sigma/pc_unit/ram_reg_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/regfile/out1_carry__2_i_3_0.  Did not re-place instance sigma/regfile/io_led_OBUF[22]_inst_i_12
INFO: [Physopt 32-662] Processed net sigma/regfile/ram_reg_i_157_0.  Did not re-place instance sigma/regfile/ram_reg_i_67
INFO: [Physopt 32-702] Processed net sigma/regfile/ram_reg_i_157_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/regfile/ram_reg_i_156_n_0.  Re-placed instance sigma/regfile/ram_reg_i_156
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[124].  Re-placed instance sigma/regfile/M_r_q_reg[124]
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[154].  Re-placed instance sigma/regfile/M_r_q_reg[154]
INFO: [Physopt 32-663] Processed net sigma/regfile/data18[7].  Re-placed instance sigma/regfile/M_r_q_reg[295]
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[108].  Re-placed instance sigma/regfile/M_r_q_reg[108]
INFO: [Physopt 32-663] Processed net sigma/regfile/M_r_q_reg[405]_0.  Re-placed instance sigma/regfile/M_r_q_reg[405]
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[195].  Re-placed instance sigma/regfile/M_r_q_reg[387]
INFO: [Physopt 32-663] Processed net sigma/regfile/data27[15].  Re-placed instance sigma/regfile/M_r_q_reg[447]
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_69_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_69
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[92].  Re-placed instance sigma/regfile/M_r_q_reg[92]
INFO: [Physopt 32-663] Processed net sigma/regfile/data14[12].  Re-placed instance sigma/regfile/M_r_q_reg[236]
INFO: [Physopt 32-663] Processed net sigma/regfile/M_sigma_debug[186].  Re-placed instance sigma/regfile/M_r_q_reg[378]
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[22]_inst_i_2_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[22]_inst_i_2
INFO: [Physopt 32-572] Net sigma/pc_unit/io_led_OBUF[22]_inst_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[22]_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/pc_unit/io_led_OBUF[22]_inst_i_8_n_0.  Re-placed instance sigma/pc_unit/io_led_OBUF[22]_inst_i_8
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_1_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/out1_carry__1_i_26_n_0.  Did not re-place instance sigma/pc_unit/out1_carry__1_i_26
INFO: [Physopt 32-710] Processed net sigma/pc_unit/out1_carry_i_1_1[2]. Critical path length was reduced through logic transformation on cell sigma/pc_unit/out1_carry__1_i_6_comp.
INFO: [Physopt 32-663] Processed net sigma/regfile/data21[15].  Re-placed instance sigma/regfile/M_r_q_reg[351]
INFO: [Physopt 32-663] Processed net sigma/pc_unit/ram_reg_i_159_n_0.  Re-placed instance sigma/pc_unit/ram_reg_i_159
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_159_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_159
INFO: [Physopt 32-601] Processed net sigma/pc_unit/ram_reg_i_159_n_0. Net driver sigma/pc_unit/ram_reg_i_159 was replaced.
INFO: [Physopt 32-663] Processed net sigma/regfile/data13[10].  Re-placed instance sigma/regfile/M_r_q_reg[218]
INFO: [Physopt 32-662] Processed net sigma/regfile/out1_carry__2_i_3_0.  Did not re-place instance sigma/regfile/io_led_OBUF[22]_inst_i_12
INFO: [Physopt 32-710] Processed net sigma/pc_unit/ram_reg_i_68_n_0. Critical path length was reduced through logic transformation on cell sigma/pc_unit/ram_reg_i_68_comp.
INFO: [Physopt 32-663] Processed net sigma/regfile/M_r_q_reg[410]_0.  Re-placed instance sigma/regfile/M_r_q_reg[410]
INFO: [Physopt 32-702] Processed net data_mem/ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_inst_mem_ia[7].  Did not re-place instance sigma/pc_unit/M_pc_q_reg[7]
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_inst_mem_ia[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/pc_unit/io_led_OBUF[22]_inst_i_4_n_0.  Re-placed instance sigma/pc_unit/io_led_OBUF[22]_inst_i_4
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN.  Did not re-place instance sigma/pc_unit/M_pc_q_reg[9]_replica
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_inst_mem_ia[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_27_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_27
INFO: [Physopt 32-702] Processed net sigma/pc_unit/ram_reg_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_70_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_70
INFO: [Physopt 32-702] Processed net sigma/pc_unit/ram_reg_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/out1_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_1_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_pc_q_reg[3]_2.  Did not re-place instance sigma/pc_unit/led_OBUF[2]_inst_i_2
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_pc_q_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/regfile/M_sigma_mwd[2].  Did not re-place instance sigma/regfile/ram_reg_i_56
INFO: [Physopt 32-702] Processed net sigma/regfile/M_sigma_mwd[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/regfile/ram_reg_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_regfile_ra2[2].  Did not re-place instance sigma/pc_unit/ram_reg_i_161
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_regfile_ra2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/pc_unit/M_inst_mem_id__0[13].  Re-placed instance sigma/pc_unit/i__carry__2_i_4
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[22]_inst_i_4_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[22]_inst_i_4
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[22]_inst_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/pc_unit/io_led_OBUF[22]_inst_i_10_n_0.  Re-placed instance sigma/pc_unit/io_led_OBUF[22]_inst_i_10
INFO: [Physopt 32-662] Processed net sigma/regfile/M_sigma_debug[224].  Did not re-place instance sigma/regfile/M_r_q_reg[416]
INFO: [Physopt 32-702] Processed net sigma/regfile/M_sigma_debug[224]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_0.  Did not re-place instance sigma/regfile/io_led_OBUF[16]_inst_i_23_comp
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_inst_mem_ia[4].  Did not re-place instance sigma/pc_unit/M_pc_q_reg[4]
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_inst_mem_ia[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_1_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_pc_q_reg[3]_11.  Did not re-place instance sigma/pc_unit/led_OBUF[7]_inst_i_2
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_pc_q_reg[3]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/regfile/M_sigma_mwd[7].  Did not re-place instance sigma/regfile/ram_reg_i_49
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_63_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_63
INFO: [Physopt 32-662] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_0.  Did not re-place instance sigma/regfile/io_led_OBUF[16]_inst_i_23_comp
INFO: [Physopt 32-702] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_n_0.  Re-placed instance sigma/regfile/io_led_OBUF[16]_inst_i_25_comp
INFO: [Physopt 32-662] Processed net sigma/regfile/io_led_OBUF[16]_inst_i_25_n_0.  Did not re-place instance sigma/regfile/io_led_OBUF[16]_inst_i_25_comp
INFO: [Physopt 32-662] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_3_n_0.  Did not re-place instance sigma/pc_unit/io_led_OBUF[23]_inst_i_3_comp
INFO: [Physopt 32-702] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sigma/pc_unit/io_led_OBUF[23]_inst_i_10_n_0.  Re-placed instance sigma/pc_unit/io_led_OBUF[23]_inst_i_10_comp
INFO: [Physopt 32-702] Processed net sigma/out1_carry__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_1_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/out1_carry__1_i_28_n_0.  Did not re-place instance sigma/pc_unit/out1_carry__1_i_28
INFO: [Physopt 32-702] Processed net sigma/regfile/ram_reg_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/regfile/ram_reg_i_267_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_regfile_ra2[1].  Did not re-place instance sigma/pc_unit/ram_reg_i_295
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ram_reg_i_63_n_0.  Did not re-place instance sigma/pc_unit/ram_reg_i_63
INFO: [Physopt 32-702] Processed net sigma/pc_unit/ram_reg_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/M_inst_mem_id__0__0[26].  Did not re-place instance sigma/pc_unit/out1_carry_i_12
INFO: [Physopt 32-702] Processed net sigma/pc_unit/M_inst_mem_id__0__0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sigma/pc_unit/out1_carry_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net sigma/pc_unit/ADDRARDADDR[7].  Did not re-place instance sigma/pc_unit/ram_reg_i_1
INFO: [Physopt 32-702] Processed net sigma/pc_unit/ADDRARDADDR[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1cc47f46b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1543.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.502 | TNS=-613.893 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.003  |        154.684  |           11  |              0  |                   148  |           0  |           2  |  00:00:27  |
|  Total          |          1.003  |        154.684  |           11  |              0  |                   148  |           0  |           3  |  00:00:27  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.871 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 9cca3fe1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
581 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1543.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus io_button[4:0] are not locked:  io_button[4]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a591230 ConstDB: 0 ShapeSum: 62126dcf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8a135c94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.766 ; gain = 33.895
Post Restoration Checksum: NetGraph: 8443105 NumContArr: 81cf2b8f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8a135c94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.766 ; gain = 33.895

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8a135c94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1583.762 ; gain = 39.891

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8a135c94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1583.762 ; gain = 39.891
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dd935a0d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1592.395 ; gain = 48.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.260 | TNS=-415.011| WHS=-0.110 | THS=-5.871 |

Phase 2 Router Initialization | Checksum: 1d87d3758

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1592.395 ; gain = 48.523

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2196
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2196
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d87d3758

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1596.313 ; gain = 52.441
Phase 3 Initial Routing | Checksum: 14ddb24af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1596.313 ; gain = 52.441

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1116
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.107 | TNS=-1275.304| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 228109050

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1596.313 ; gain = 52.441

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.289 | TNS=-1387.824| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aadc099e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1596.313 ; gain = 52.441
Phase 4 Rip-up And Reroute | Checksum: 1aadc099e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1596.313 ; gain = 52.441

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c9995e1e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1596.313 ; gain = 52.441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.107 | TNS=-1264.533| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1046e5686

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1046e5686

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063
Phase 5 Delay and Skew Optimization | Checksum: 1046e5686

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1385798a2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.087 | TNS=-1248.093| WHS=0.162  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1385798a2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063
Phase 6 Post Hold Fix | Checksum: 1385798a2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.41529 %
  Global Horizontal Routing Utilization  = 1.59305 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a3620b93

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3620b93

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 282096bf9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.087 | TNS=-1248.093| WHS=0.162  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 282096bf9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1600.934 ; gain = 57.063

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
599 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1600.934 ; gain = 57.063
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.694 . Memory (MB): peak = 1606.797 ; gain = 5.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
611 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12752832 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Apr  2 01:33:39 2022. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2077.027 ; gain = 443.594
INFO: [Common 17-206] Exiting Vivado at Sat Apr  2 01:33:39 2022...
[Sat Apr  2 01:33:49 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:24 . Memory (MB): peak = 991.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  2 01:33:49 2022...

Build aborted by user.
Vivado exited.

Finished building project.
