{"url": "https://api.github.com/repos/pytorch/pytorch/issues/comments/387664532", "html_url": "https://github.com/pytorch/pytorch/pull/7375#issuecomment-387664532", "issue_url": "https://api.github.com/repos/pytorch/pytorch/issues/7375", "id": 387664532, "node_id": "MDEyOklzc3VlQ29tbWVudDM4NzY2NDUzMg==", "user": {"login": "apaszke", "id": 4583066, "node_id": "MDQ6VXNlcjQ1ODMwNjY=", "avatar_url": "https://avatars3.githubusercontent.com/u/4583066?v=4", "gravatar_id": "", "url": "https://api.github.com/users/apaszke", "html_url": "https://github.com/apaszke", "followers_url": "https://api.github.com/users/apaszke/followers", "following_url": "https://api.github.com/users/apaszke/following{/other_user}", "gists_url": "https://api.github.com/users/apaszke/gists{/gist_id}", "starred_url": "https://api.github.com/users/apaszke/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/apaszke/subscriptions", "organizations_url": "https://api.github.com/users/apaszke/orgs", "repos_url": "https://api.github.com/users/apaszke/repos", "events_url": "https://api.github.com/users/apaszke/events{/privacy}", "received_events_url": "https://api.github.com/users/apaszke/received_events", "type": "User", "site_admin": false}, "created_at": "2018-05-09T08:32:56Z", "updated_at": "2018-05-09T08:32:56Z", "author_association": "MEMBER", "body_html": "<p><a class=\"user-mention\" data-hovercard-type=\"user\" data-hovercard-url=\"/hovercards?user_id=1121581\" data-octo-click=\"hovercard-link-click\" data-octo-dimensions=\"link_type:self\" href=\"https://github.com/ajtulloch\">@ajtulloch</a> I think in that case we could just keep 2 128-bit wide registers as a single value (similarly to how Vec256 is implemented when AVX is disabled). AVX-512 is a completely different thing, but it's unclear if we want to go down this path, considering all the issues with downclocking.</p>", "body_text": "@ajtulloch I think in that case we could just keep 2 128-bit wide registers as a single value (similarly to how Vec256 is implemented when AVX is disabled). AVX-512 is a completely different thing, but it's unclear if we want to go down this path, considering all the issues with downclocking.", "body": "@ajtulloch I think in that case we could just keep 2 128-bit wide registers as a single value (similarly to how Vec256 is implemented when AVX is disabled). AVX-512 is a completely different thing, but it's unclear if we want to go down this path, considering all the issues with downclocking."}