TRACE::2025-01-02.14:42:50::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:50::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:50::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:52::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-02.14:42:52::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-01-02.14:42:52::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform"
		}]
}
TRACE::2025-01-02.14:42:52::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-01-02.14:42:52::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-01-02.14:42:52::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform"
		}]
}
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:52::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:52::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:52::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:52::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:52::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:52::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:52::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:52::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:52::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-02.14:42:52::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:52::SCWMssOS::mss does not exists at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:52::SCWMssOS::Creating sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:52::SCWMssOS::Adding the swdes entry, created swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:52::SCWMssOS::updating the scw layer changes to swdes at   /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:52::SCWMssOS::Writing mss at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:52::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.14:42:52::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-01-02.14:42:52::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-01-02.14:42:52::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.14:42:52::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-01-02.14:42:53::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-02.14:42:53::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:53::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:53::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:53::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:53::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:53::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:53::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:53::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:53::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:53::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-02.14:42:53::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.14:42:53::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.14:42:53::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.14:42:53::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.14:42:53::SCWSystem::Not a boot domain 
LOG::2025-01-02.14:42:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.14:42:53::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.14:42:53::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.14:42:53::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:53::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:53::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:53::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.14:42:53::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.14:42:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.14:42:53::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-01-02.14:42:53::SCWMssOS::skipping the bsp build ... 
TRACE::2025-01-02.14:42:53::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.14:42:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.14:42:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.14:42:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.14:42:53::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.14:42:53::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.14:42:53::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.14:42:53::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.14:42:53::SCWSystem::dir created 
TRACE::2025-01-02.14:42:53::SCWSystem::Writing the bif 
TRACE::2025-01-02.14:42:53::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.14:42:53::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.14:42:53::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.14:42:53::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.14:42:53::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.14:42:53::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:53::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:53::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:53::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:53::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:53::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:53::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:53::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:53::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:53::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:53::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:53::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.14:42:53::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.14:42:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.14:42:54::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.14:42:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.14:42:54::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-02.14:42:54::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.14:42:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.14:42:54::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-02.14:42:54::SCWPlatform::Clearing the existing platform
TRACE::2025-01-02.14:42:54::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-02.14:42:54::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWSystem::Clearing the domains completed.
TRACE::2025-01-02.14:42:54::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-02.14:42:54::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-02.14:42:54::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-02.14:42:54::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-02.14:42:54::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-02.14:42:54::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.14:42:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.14:42:54::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.14:42:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-02.14:42:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:42:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:42:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:42:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:42:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:42:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:42:54::SCWReader::No isolation master present  
LOG::2025-01-02.14:43:01::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.14:43:01::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.14:43:01::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.14:43:01::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.14:43:01::SCWSystem::Not a boot domain 
LOG::2025-01-02.14:43:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.14:43:01::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.14:43:01::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.14:43:01::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.14:43:01::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:01::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:01::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:01::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:43:01::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:43:01::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:43:01::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:43:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:43:01::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:43:01::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:43:01::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:43:01::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.14:43:01::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:43:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.14:43:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.14:43:01::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.14:43:01::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.14:43:01::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.14:43:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.14:43:01::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.14:43:01::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.14:43:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.14:43:01::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.14:43:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.14:43:01::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.14:43:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.14:43:01::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.14:43:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.14:43:01::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.14:43:01::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.14:43:01::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.14:43:01::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.14:43:01::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.14:43:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.14:43:01::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.14:43:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.14:43:01::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.14:43:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.14:43:01::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.14:43:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.14:43:01::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.14:43:01::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.14:43:01::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.14:43:01::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.14:43:01::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:43:02::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.14:43:02::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.14:43:02::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.14:43:02::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.14:43:02::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.14:43:02::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.14:43:02::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.14:43:02::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.14:43:02::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.14:43:02::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.14:43:02::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.14:43:02::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.14:43:02::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.14:43:02::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.14:43:02::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.14:43:02::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.14:43:02::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.14:43:02::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.14:43:02::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.14:43:02::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.14:43:02::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.14:43:02::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.14:43:02::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.14:43:02::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.14:43:02::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.14:43:02::SCWMssOS::Finished building libraries

TRACE::2025-01-02.14:43:02::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.14:43:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.14:43:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.14:43:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.14:43:02::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.14:43:02::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.14:43:02::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.14:43:02::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.14:43:02::SCWSystem::dir created 
TRACE::2025-01-02.14:43:02::SCWSystem::Writing the bif 
TRACE::2025-01-02.14:43:02::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.14:43:02::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.14:43:02::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.14:43:02::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:43:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.14:43:02::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.14:43:02::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.14:43:02::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:02::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:02::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:02::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:43:02::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:43:02::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:43:02::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:43:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:43:02::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:43:02::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:43:02::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:43:02::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.14:43:02::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.14:43:03::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:03::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:03::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:03::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:43:03::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:43:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:43:03::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:43:03::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:43:03::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:43:03::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:43:03::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:48:06::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.14:48:06::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.14:48:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.14:48:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.14:48:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.14:48:06::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.14:48:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.14:48:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.14:48:06::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.14:53:47::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.14:53:47::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.14:53:47::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.14:53:47::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.14:53:47::SCWSystem::Not a boot domain 
LOG::2025-01-02.14:53:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.14:53:47::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.14:53:47::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.14:53:47::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.14:53:47::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:47::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:47::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:47::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:53:47::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:53:47::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:53:47::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:53:47::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:53:47::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:53:47::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:53:47::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.14:53:47::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:53:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.14:53:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.14:53:47::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.14:53:47::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.14:53:47::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.14:53:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.14:53:47::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.14:53:47::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.14:53:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.14:53:47::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.14:53:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.14:53:47::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.14:53:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.14:53:47::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.14:53:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.14:53:47::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.14:53:47::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.14:53:47::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.14:53:47::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.14:53:47::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.14:53:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.14:53:47::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.14:53:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.14:53:47::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.14:53:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.14:53:47::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.14:53:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.14:53:47::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.14:53:47::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.14:53:47::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.14:53:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.14:53:47::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:53:48::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.14:53:48::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.14:53:48::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.14:53:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.14:53:48::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.14:53:48::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.14:53:48::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.14:53:48::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.14:53:48::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.14:53:48::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.14:53:48::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.14:53:48::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.14:53:48::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.14:53:48::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.14:53:48::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.14:53:48::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.14:53:48::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.14:53:48::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.14:53:48::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.14:53:48::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.14:53:48::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.14:53:48::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.14:53:48::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.14:53:48::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.14:53:48::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.14:53:48::SCWMssOS::Finished building libraries

TRACE::2025-01-02.14:53:48::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.14:53:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.14:53:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.14:53:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.14:53:48::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.14:53:48::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.14:53:48::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.14:53:48::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.14:53:48::SCWSystem::dir created 
TRACE::2025-01-02.14:53:48::SCWSystem::Writing the bif 
TRACE::2025-01-02.14:53:48::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.14:53:48::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.14:53:48::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.14:53:48::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:53:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.14:53:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.14:53:48::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.14:53:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:53:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:53:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:53:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:53:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:53:48::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:53:48::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:53:48::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:53:48::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.14:53:48::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.14:53:49::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:49::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:49::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:49::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:53:49::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:53:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:53:49::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:53:49::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:53:49::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:53:49::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:53:49::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:56:06::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.14:56:06::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.14:56:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.14:56:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.14:56:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.14:56:06::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.14:56:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.14:56:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.14:56:07::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.14:58:22::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.14:58:22::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.14:58:22::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.14:58:22::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.14:58:22::SCWSystem::Not a boot domain 
LOG::2025-01-02.14:58:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.14:58:22::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.14:58:22::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.14:58:22::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.14:58:22::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:22::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:22::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:22::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:58:22::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:58:22::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:58:22::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:58:22::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:58:22::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:58:22::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:58:22::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.14:58:22::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:58:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.14:58:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.14:58:22::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.14:58:22::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.14:58:22::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.14:58:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.14:58:22::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.14:58:22::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.14:58:22::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.14:58:22::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.14:58:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.14:58:22::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.14:58:22::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.14:58:22::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.14:58:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.14:58:22::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.14:58:22::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.14:58:22::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.14:58:22::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.14:58:22::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.14:58:22::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.14:58:22::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.14:58:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.14:58:22::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.14:58:22::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.14:58:22::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.14:58:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.14:58:22::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.14:58:22::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.14:58:22::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.14:58:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.14:58:22::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.14:58:23::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.14:58:23::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.14:58:23::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.14:58:23::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.14:58:23::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.14:58:23::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.14:58:23::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.14:58:23::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.14:58:23::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.14:58:23::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.14:58:23::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.14:58:23::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.14:58:23::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.14:58:23::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.14:58:23::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.14:58:23::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.14:58:23::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.14:58:23::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.14:58:23::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.14:58:23::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.14:58:23::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.14:58:23::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.14:58:23::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.14:58:23::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.14:58:23::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.14:58:23::SCWMssOS::Finished building libraries

TRACE::2025-01-02.14:58:23::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.14:58:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.14:58:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.14:58:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.14:58:23::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.14:58:23::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.14:58:23::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.14:58:23::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.14:58:23::SCWSystem::dir created 
TRACE::2025-01-02.14:58:23::SCWSystem::Writing the bif 
TRACE::2025-01-02.14:58:23::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.14:58:23::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.14:58:23::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.14:58:23::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:58:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.14:58:23::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.14:58:23::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.14:58:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:58:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:58:23::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:58:23::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:58:23::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:58:23::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:58:23::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:58:23::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.14:58:23::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.14:58:24::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:24::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:24::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:24::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.14:58:24::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.14:58:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.14:58:24::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:58:24::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.14:58:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.14:58:24::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.14:58:24::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.14:58:24::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:16:36::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.15:16:36::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.15:16:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.15:16:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.15:16:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.15:16:36::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.15:16:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.15:16:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.15:16:36::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.15:16:46::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.15:16:46::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.15:16:46::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.15:16:46::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.15:16:46::SCWSystem::Not a boot domain 
LOG::2025-01-02.15:16:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.15:16:46::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.15:16:46::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.15:16:46::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.15:16:46::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:46::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:46::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:46::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:16:46::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:16:46::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:16:46::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:16:46::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:16:46::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:16:46::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:16:46::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.15:16:46::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:16:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.15:16:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.15:16:46::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.15:16:46::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.15:16:46::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.15:16:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.15:16:46::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.15:16:46::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.15:16:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.15:16:46::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.15:16:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.15:16:46::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.15:16:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.15:16:46::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.15:16:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.15:16:46::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.15:16:46::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.15:16:46::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.15:16:46::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.15:16:46::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.15:16:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.15:16:46::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.15:16:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.15:16:46::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.15:16:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.15:16:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.15:16:46::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.15:16:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.15:16:46::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.15:16:46::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.15:16:46::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.15:16:46::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.15:16:46::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:16:48::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.15:16:48::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.15:16:48::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.15:16:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.15:16:48::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.15:16:48::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.15:16:48::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.15:16:48::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.15:16:48::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.15:16:48::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.15:16:48::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.15:16:48::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.15:16:48::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.15:16:48::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.15:16:48::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.15:16:48::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.15:16:48::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.15:16:48::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.15:16:48::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.15:16:48::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.15:16:48::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.15:16:48::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.15:16:48::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.15:16:48::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.15:16:48::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.15:16:48::SCWMssOS::Finished building libraries

TRACE::2025-01-02.15:16:48::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.15:16:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.15:16:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.15:16:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.15:16:48::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.15:16:48::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.15:16:48::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.15:16:48::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.15:16:48::SCWSystem::dir created 
TRACE::2025-01-02.15:16:48::SCWSystem::Writing the bif 
TRACE::2025-01-02.15:16:48::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.15:16:48::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.15:16:48::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.15:16:48::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:16:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.15:16:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.15:16:48::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.15:16:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:16:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:16:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:16:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:16:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:16:48::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:16:48::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:16:48::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:16:48::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.15:16:48::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.15:16:49::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:49::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:49::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:49::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:16:49::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:16:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:16:49::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:16:49::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:16:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:16:49::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:16:49::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:16:49::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:27:34::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.15:27:34::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.15:27:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.15:27:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.15:27:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.15:27:34::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.15:27:34::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.15:27:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.15:27:34::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.15:28:02::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.15:28:02::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.15:28:02::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.15:28:02::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.15:28:02::SCWSystem::Not a boot domain 
LOG::2025-01-02.15:28:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.15:28:02::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.15:28:02::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.15:28:02::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.15:28:02::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:02::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:02::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:02::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:28:02::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:28:02::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:02::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:28:02::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:02::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:28:02::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:02::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.15:28:02::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.15:28:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.15:28:02::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.15:28:02::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.15:28:02::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.15:28:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.15:28:02::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.15:28:02::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.15:28:02::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.15:28:02::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.15:28:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.15:28:02::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.15:28:02::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.15:28:02::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.15:28:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.15:28:02::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.15:28:02::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.15:28:02::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.15:28:02::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.15:28:02::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.15:28:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.15:28:02::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.15:28:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.15:28:02::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.15:28:02::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.15:28:02::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.15:28:02::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.15:28:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.15:28:02::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.15:28:02::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.15:28:02::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.15:28:02::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.15:28:02::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:03::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.15:28:03::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.15:28:03::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.15:28:03::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.15:28:03::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.15:28:03::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.15:28:03::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.15:28:03::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.15:28:03::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.15:28:03::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.15:28:03::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.15:28:03::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.15:28:03::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.15:28:03::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.15:28:03::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.15:28:03::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.15:28:03::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.15:28:03::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.15:28:03::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.15:28:03::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.15:28:03::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.15:28:03::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.15:28:03::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.15:28:03::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.15:28:03::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.15:28:03::SCWMssOS::Finished building libraries

TRACE::2025-01-02.15:28:03::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.15:28:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.15:28:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.15:28:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.15:28:03::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.15:28:03::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.15:28:03::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.15:28:03::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.15:28:03::SCWSystem::dir created 
TRACE::2025-01-02.15:28:03::SCWSystem::Writing the bif 
TRACE::2025-01-02.15:28:03::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.15:28:03::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.15:28:03::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.15:28:03::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.15:28:03::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.15:28:03::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.15:28:03::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:03::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:03::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:03::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:28:03::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:28:03::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:03::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:28:03::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:03::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:28:03::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:03::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.15:28:03::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.15:28:04::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:04::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:04::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:04::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:28:04::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:28:04::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:04::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:28:04::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:04::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:28:04::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:17::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.15:28:17::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.15:28:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.15:28:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.15:28:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.15:28:17::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.15:28:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.15:28:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.15:28:17::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.15:28:28::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.15:28:28::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.15:28:28::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.15:28:28::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.15:28:28::SCWSystem::Not a boot domain 
LOG::2025-01-02.15:28:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.15:28:28::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.15:28:28::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.15:28:28::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.15:28:28::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:28::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:28::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:28::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:28:28::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:28:28::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:28::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:28:28::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:28::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:28:28::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:28::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.15:28:28::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.15:28:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.15:28:28::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.15:28:28::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.15:28:28::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.15:28:28::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.15:28:28::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.15:28:28::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.15:28:28::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.15:28:28::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.15:28:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.15:28:28::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.15:28:28::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.15:28:28::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.15:28:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.15:28:28::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.15:28:28::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.15:28:28::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.15:28:28::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.15:28:28::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.15:28:28::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.15:28:28::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.15:28:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.15:28:28::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.15:28:28::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.15:28:28::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.15:28:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.15:28:28::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.15:28:28::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.15:28:28::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.15:28:28::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.15:28:28::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:28:29::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.15:28:29::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.15:28:29::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.15:28:29::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.15:28:29::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.15:28:29::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.15:28:29::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.15:28:29::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.15:28:29::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.15:28:29::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.15:28:29::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.15:28:29::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.15:28:29::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.15:28:29::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.15:28:29::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.15:28:29::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.15:28:29::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.15:28:29::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.15:28:29::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.15:28:29::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.15:28:29::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.15:28:29::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.15:28:29::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.15:28:29::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.15:28:29::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.15:28:29::SCWMssOS::Finished building libraries

TRACE::2025-01-02.15:28:29::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.15:28:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.15:28:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.15:28:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.15:28:29::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.15:28:29::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.15:28:29::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.15:28:29::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.15:28:29::SCWSystem::dir created 
TRACE::2025-01-02.15:28:29::SCWSystem::Writing the bif 
TRACE::2025-01-02.15:28:29::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.15:28:29::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.15:28:29::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.15:28:29::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.15:28:29::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.15:28:29::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.15:28:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:28:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:28:29::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:29::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:28:29::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:29::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:28:29::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:29::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.15:28:29::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.15:28:30::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:30::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:30::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:30::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:28:30::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:28:30::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:30::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:28:30::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:28:30::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:28:30::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:29:23::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.15:29:23::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.15:29:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.15:29:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.15:29:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.15:29:23::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.15:29:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.15:29:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.15:29:23::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.15:30:23::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.15:30:23::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.15:30:23::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.15:30:23::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.15:30:23::SCWSystem::Not a boot domain 
LOG::2025-01-02.15:30:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.15:30:23::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.15:30:23::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.15:30:23::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.15:30:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:30:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:30:23::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:30:23::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:30:23::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:30:23::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:30:23::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:30:23::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.15:30:23::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:30:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.15:30:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.15:30:23::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.15:30:23::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.15:30:23::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.15:30:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.15:30:23::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.15:30:23::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.15:30:23::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.15:30:23::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.15:30:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.15:30:23::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.15:30:23::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.15:30:23::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.15:30:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.15:30:23::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.15:30:23::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.15:30:23::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.15:30:23::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.15:30:23::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.15:30:23::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.15:30:23::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.15:30:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.15:30:23::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.15:30:23::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.15:30:23::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.15:30:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.15:30:23::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.15:30:23::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.15:30:23::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.15:30:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.15:30:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.15:30:23::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.15:30:24::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.15:30:25::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.15:30:25::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.15:30:25::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.15:30:25::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.15:30:25::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.15:30:25::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.15:30:25::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.15:30:25::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.15:30:25::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.15:30:25::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.15:30:25::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.15:30:25::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.15:30:25::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.15:30:25::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.15:30:25::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.15:30:25::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.15:30:25::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.15:30:25::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.15:30:25::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.15:30:25::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.15:30:25::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.15:30:25::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.15:30:25::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.15:30:25::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.15:30:25::SCWMssOS::Finished building libraries

TRACE::2025-01-02.15:30:25::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.15:30:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.15:30:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.15:30:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.15:30:25::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.15:30:25::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.15:30:25::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.15:30:25::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.15:30:25::SCWSystem::dir created 
TRACE::2025-01-02.15:30:25::SCWSystem::Writing the bif 
TRACE::2025-01-02.15:30:25::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.15:30:25::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.15:30:25::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.15:30:25::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:30:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.15:30:25::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.15:30:25::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.15:30:25::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:25::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:25::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:25::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:30:25::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:30:25::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:30:25::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:30:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:30:25::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:30:25::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:30:25::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:30:25::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.15:30:25::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.15:30:26::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:26::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:26::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:26::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.15:30:26::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.15:30:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.15:30:26::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:30:26::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.15:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.15:30:26::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.15:30:26::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.15:30:26::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:08:33::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.17:08:33::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.17:08:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.17:08:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.17:08:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.17:08:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.17:08:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.17:08:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.17:08:33::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.17:08:40::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.17:08:40::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.17:08:40::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.17:08:40::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.17:08:40::SCWSystem::Not a boot domain 
LOG::2025-01-02.17:08:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.17:08:40::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.17:08:40::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.17:08:40::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.17:08:40::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:40::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:40::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:40::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:08:40::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:08:40::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:08:40::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:08:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:08:40::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:08:40::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:08:40::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:08:40::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.17:08:40::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:08:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.17:08:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.17:08:40::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.17:08:40::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.17:08:40::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.17:08:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.17:08:40::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.17:08:40::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.17:08:40::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.17:08:40::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.17:08:40::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.17:08:40::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.17:08:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.17:08:40::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.17:08:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.17:08:40::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.17:08:40::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.17:08:40::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.17:08:40::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.17:08:40::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.17:08:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.17:08:40::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.17:08:40::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.17:08:40::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.17:08:40::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.17:08:40::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.17:08:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.17:08:40::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.17:08:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.17:08:40::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.17:08:40::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.17:08:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.17:08:40::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:08:41::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.17:08:41::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.17:08:41::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.17:08:41::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.17:08:41::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.17:08:41::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.17:08:41::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.17:08:41::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.17:08:41::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.17:08:41::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.17:08:41::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.17:08:41::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.17:08:41::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.17:08:41::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.17:08:41::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.17:08:41::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.17:08:41::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.17:08:41::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.17:08:41::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.17:08:41::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.17:08:41::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.17:08:41::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.17:08:41::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.17:08:41::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.17:08:41::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.17:08:41::SCWMssOS::Finished building libraries

TRACE::2025-01-02.17:08:41::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.17:08:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.17:08:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.17:08:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.17:08:41::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.17:08:41::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.17:08:41::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.17:08:41::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.17:08:41::SCWSystem::dir created 
TRACE::2025-01-02.17:08:41::SCWSystem::Writing the bif 
TRACE::2025-01-02.17:08:41::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.17:08:41::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.17:08:41::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.17:08:41::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:08:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.17:08:41::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.17:08:41::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.17:08:41::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:41::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:41::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:41::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:08:41::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:08:41::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:08:41::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:08:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:08:41::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:08:41::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:08:41::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:08:41::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.17:08:41::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.17:08:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:08:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:08:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:08:42::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:08:42::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:08:42::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:08:42::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:08:42::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:32:40::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.17:32:40::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.17:32:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.17:32:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.17:32:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.17:32:40::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.17:32:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.17:32:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.17:32:41::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.17:32:49::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.17:32:49::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.17:32:49::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.17:32:49::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.17:32:49::SCWSystem::Not a boot domain 
LOG::2025-01-02.17:32:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.17:32:49::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.17:32:49::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.17:32:49::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.17:32:49::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:49::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:49::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:49::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:32:49::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:32:49::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:32:49::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:32:49::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:32:49::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:32:49::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:32:49::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.17:32:49::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:32:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.17:32:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.17:32:49::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.17:32:49::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.17:32:49::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.17:32:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.17:32:49::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.17:32:49::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.17:32:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.17:32:49::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.17:32:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.17:32:49::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.17:32:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.17:32:49::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.17:32:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.17:32:49::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.17:32:49::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.17:32:49::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.17:32:49::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.17:32:49::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.17:32:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.17:32:49::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.17:32:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.17:32:49::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.17:32:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.17:32:49::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.17:32:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.17:32:49::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.17:32:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.17:32:49::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.17:32:49::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.17:32:49::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.17:32:49::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:32:50::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.17:32:50::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.17:32:50::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.17:32:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.17:32:50::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.17:32:50::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.17:32:50::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.17:32:50::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.17:32:50::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.17:32:50::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.17:32:50::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.17:32:50::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.17:32:50::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.17:32:50::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.17:32:50::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.17:32:50::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.17:32:50::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.17:32:50::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.17:32:50::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.17:32:50::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.17:32:50::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.17:32:50::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.17:32:50::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.17:32:50::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.17:32:50::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.17:32:51::SCWMssOS::Finished building libraries

TRACE::2025-01-02.17:32:51::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.17:32:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.17:32:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.17:32:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.17:32:51::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.17:32:51::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.17:32:51::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.17:32:51::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.17:32:51::SCWSystem::dir created 
TRACE::2025-01-02.17:32:51::SCWSystem::Writing the bif 
TRACE::2025-01-02.17:32:51::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.17:32:51::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.17:32:51::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.17:32:51::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:32:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.17:32:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.17:32:51::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.17:32:51::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:51::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:51::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:51::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:32:51::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:32:51::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:32:51::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:32:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:32:51::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:32:51::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:32:51::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:32:51::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.17:32:51::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.17:32:51::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:51::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:51::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:51::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:32:51::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:32:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:32:51::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:32:51::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:32:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:32:51::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:32:51::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:32:51::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:33:09::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.17:33:09::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.17:33:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.17:33:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.17:33:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.17:33:09::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.17:33:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.17:33:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.17:33:09::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.17:33:17::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.17:33:17::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.17:33:17::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.17:33:17::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.17:33:17::SCWSystem::Not a boot domain 
LOG::2025-01-02.17:33:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.17:33:17::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.17:33:17::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.17:33:17::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.17:33:17::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:17::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:17::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:17::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:33:17::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:33:17::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:33:17::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:33:17::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:33:17::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:33:17::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:33:17::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.17:33:17::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:33:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.17:33:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.17:33:17::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.17:33:17::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.17:33:17::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.17:33:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.17:33:17::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.17:33:17::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.17:33:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.17:33:17::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.17:33:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.17:33:17::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.17:33:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.17:33:17::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.17:33:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.17:33:17::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.17:33:17::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.17:33:17::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.17:33:17::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.17:33:17::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.17:33:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.17:33:17::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.17:33:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.17:33:17::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.17:33:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.17:33:17::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.17:33:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.17:33:17::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.17:33:17::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.17:33:17::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.17:33:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.17:33:17::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:33:18::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.17:33:18::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.17:33:18::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.17:33:18::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.17:33:18::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.17:33:18::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.17:33:18::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.17:33:18::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.17:33:18::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.17:33:18::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.17:33:18::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.17:33:18::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.17:33:18::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.17:33:18::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.17:33:18::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.17:33:18::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.17:33:18::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.17:33:18::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.17:33:18::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.17:33:18::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.17:33:18::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.17:33:18::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.17:33:18::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.17:33:18::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.17:33:18::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.17:33:19::SCWMssOS::Finished building libraries

TRACE::2025-01-02.17:33:19::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.17:33:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.17:33:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.17:33:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.17:33:19::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.17:33:19::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.17:33:19::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.17:33:19::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.17:33:19::SCWSystem::dir created 
TRACE::2025-01-02.17:33:19::SCWSystem::Writing the bif 
TRACE::2025-01-02.17:33:19::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.17:33:19::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.17:33:19::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.17:33:19::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:33:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.17:33:19::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.17:33:19::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.17:33:19::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:19::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:19::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:19::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:33:19::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:33:19::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:33:19::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:33:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:33:19::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:33:19::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:33:19::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:33:19::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.17:33:19::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.17:33:19::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:19::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:19::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:19::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:33:19::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:33:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:33:19::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:33:19::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:33:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:33:19::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:33:19::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:33:19::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:37:41::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.17:37:41::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.17:37:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.17:37:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.17:37:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.17:37:41::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.17:37:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.17:37:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.17:37:41::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.17:37:49::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.17:37:49::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.17:37:49::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.17:37:49::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.17:37:49::SCWSystem::Not a boot domain 
LOG::2025-01-02.17:37:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.17:37:49::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.17:37:49::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.17:37:49::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.17:37:49::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:49::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:49::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:49::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:37:49::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:37:49::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:37:49::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:37:49::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:37:49::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:37:49::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:37:49::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.17:37:49::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:37:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.17:37:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.17:37:49::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.17:37:49::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.17:37:49::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.17:37:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.17:37:49::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.17:37:49::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.17:37:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.17:37:49::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.17:37:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.17:37:49::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.17:37:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.17:37:49::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.17:37:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.17:37:49::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.17:37:49::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.17:37:49::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.17:37:49::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.17:37:49::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.17:37:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.17:37:49::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.17:37:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.17:37:49::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.17:37:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.17:37:49::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.17:37:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.17:37:49::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.17:37:49::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.17:37:49::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.17:37:49::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.17:37:49::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.17:37:50::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.17:37:50::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.17:37:50::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.17:37:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.17:37:50::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.17:37:50::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.17:37:50::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.17:37:50::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.17:37:50::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.17:37:50::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.17:37:50::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.17:37:50::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.17:37:50::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.17:37:50::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.17:37:50::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.17:37:50::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.17:37:50::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.17:37:50::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.17:37:50::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.17:37:50::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.17:37:50::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.17:37:50::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.17:37:50::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.17:37:50::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.17:37:50::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.17:37:50::SCWMssOS::Finished building libraries

TRACE::2025-01-02.17:37:50::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.17:37:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.17:37:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.17:37:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.17:37:50::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.17:37:50::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.17:37:50::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.17:37:50::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.17:37:50::SCWSystem::dir created 
TRACE::2025-01-02.17:37:50::SCWSystem::Writing the bif 
TRACE::2025-01-02.17:37:50::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.17:37:50::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.17:37:50::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.17:37:50::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:37:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.17:37:50::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.17:37:50::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.17:37:50::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:50::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:50::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:50::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:37:51::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:37:51::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:37:51::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:37:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:37:51::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:37:51::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:37:51::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:37:51::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.17:37:51::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.17:37:51::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:51::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:51::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:51::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.17:37:51::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.17:37:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.17:37:51::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:37:51::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.17:37:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.17:37:51::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.17:37:51::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.17:37:51::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.21:54:04::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.21:54:04::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.21:54:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.21:54:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.21:54:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.21:54:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.21:54:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.21:54:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.21:54:04::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.21:54:11::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.21:54:11::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.21:54:11::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.21:54:11::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.21:54:11::SCWSystem::Not a boot domain 
LOG::2025-01-02.21:54:11::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.21:54:11::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.21:54:11::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.21:54:11::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.21:54:11::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:11::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:11::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:11::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.21:54:11::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.21:54:11::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.21:54:11::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.21:54:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.21:54:11::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.21:54:11::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.21:54:11::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.21:54:11::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.21:54:11::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.21:54:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.21:54:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.21:54:11::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.21:54:11::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.21:54:11::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.21:54:11::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.21:54:11::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.21:54:11::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.21:54:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.21:54:11::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.21:54:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.21:54:11::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.21:54:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.21:54:11::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.21:54:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.21:54:11::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.21:54:11::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.21:54:11::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.21:54:11::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.21:54:11::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.21:54:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.21:54:11::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.21:54:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.21:54:11::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.21:54:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.21:54:11::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.21:54:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.21:54:11::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.21:54:11::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.21:54:11::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.21:54:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.21:54:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.21:54:11::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.21:54:12::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.21:54:13::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.21:54:13::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.21:54:13::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.21:54:13::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.21:54:13::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.21:54:13::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.21:54:13::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.21:54:13::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.21:54:13::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.21:54:13::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.21:54:13::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.21:54:13::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.21:54:13::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.21:54:13::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.21:54:13::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.21:54:13::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.21:54:13::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.21:54:13::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.21:54:13::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.21:54:13::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.21:54:13::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.21:54:13::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.21:54:13::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.21:54:13::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.21:54:13::SCWMssOS::Finished building libraries

TRACE::2025-01-02.21:54:13::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.21:54:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.21:54:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.21:54:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.21:54:13::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.21:54:13::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.21:54:13::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.21:54:13::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.21:54:13::SCWSystem::dir created 
TRACE::2025-01-02.21:54:13::SCWSystem::Writing the bif 
TRACE::2025-01-02.21:54:13::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.21:54:13::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.21:54:13::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.21:54:13::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.21:54:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.21:54:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.21:54:13::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.21:54:13::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:13::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:13::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:13::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.21:54:13::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.21:54:13::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.21:54:13::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.21:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.21:54:13::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.21:54:13::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.21:54:13::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.21:54:13::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.21:54:13::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.21:54:14::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:14::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:14::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:14::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.21:54:14::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.21:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.21:54:14::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.21:54:14::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.21:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.21:54:14::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.21:54:14::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.21:54:14::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.22:50:36::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.22:50:36::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.22:50:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.22:50:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.22:50:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.22:50:36::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.22:50:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.22:50:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.22:50:36::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-02.22:50:43::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-02.22:50:43::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-02.22:50:43::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-02.22:50:43::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-02.22:50:43::SCWSystem::Not a boot domain 
LOG::2025-01-02.22:50:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-02.22:50:43::SCWDomain::Generating domain artifcats
TRACE::2025-01-02.22:50:43::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-02.22:50:43::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-02.22:50:43::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:43::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:43::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:43::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.22:50:43::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.22:50:43::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.22:50:43::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.22:50:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.22:50:43::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.22:50:43::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.22:50:43::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.22:50:43::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-02.22:50:43::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.22:50:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-02.22:50:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-02.22:50:43::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-02.22:50:43::SCWMssOS::doing bsp build ... 
TRACE::2025-01-02.22:50:43::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-02.22:50:43::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-02.22:50:43::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-02.22:50:43::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.22:50:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.22:50:43::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.22:50:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.22:50:43::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-02.22:50:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-02.22:50:43::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-02.22:50:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-02.22:50:43::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-02.22:50:43::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-02.22:50:43::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-02.22:50:43::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-02.22:50:43::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-02.22:50:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.22:50:43::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.22:50:43::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-02.22:50:43::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-02.22:50:43::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.22:50:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.22:50:43::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-02.22:50:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-02.22:50:43::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-02.22:50:43::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-02.22:50:43::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-02.22:50:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-02.22:50:43::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-02.22:50:45::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-02.22:50:45::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-02.22:50:45::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-02.22:50:45::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-02.22:50:45::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-02.22:50:45::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-02.22:50:45::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-02.22:50:45::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-02.22:50:45::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-02.22:50:45::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-02.22:50:45::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-02.22:50:45::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-02.22:50:45::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-02.22:50:45::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-02.22:50:45::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-02.22:50:45::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-02.22:50:45::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-02.22:50:45::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-02.22:50:45::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-02.22:50:45::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-02.22:50:45::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-02.22:50:45::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-02.22:50:45::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-02.22:50:45::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-02.22:50:45::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-02.22:50:45::SCWMssOS::Finished building libraries

TRACE::2025-01-02.22:50:45::SCWMssOS::Copying to export directory.
TRACE::2025-01-02.22:50:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-02.22:50:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-02.22:50:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-02.22:50:45::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-02.22:50:45::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-02.22:50:45::SCWPlatform::Started preparing the platform 
TRACE::2025-01-02.22:50:45::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-02.22:50:45::SCWSystem::dir created 
TRACE::2025-01-02.22:50:45::SCWSystem::Writing the bif 
TRACE::2025-01-02.22:50:45::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-02.22:50:45::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-02.22:50:45::SCWPlatform::Completed generating the platform
TRACE::2025-01-02.22:50:45::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.22:50:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-02.22:50:45::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-02.22:50:45::SCWMssOS::Commit changes completed.
TRACE::2025-01-02.22:50:45::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:45::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:45::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:45::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.22:50:45::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.22:50:45::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.22:50:45::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.22:50:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.22:50:45::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.22:50:45::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.22:50:45::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.22:50:45::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-02.22:50:45::SCWPlatform::updated the xpfm file.
TRACE::2025-01-02.22:50:46::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:46::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:46::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:46::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-02.22:50:46::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-02.22:50:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-02.22:50:46::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-02.22:50:46::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-02.22:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-02.22:50:46::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.22:50:46::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-02.22:50:46::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-02.23:01:05::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.23:01:05::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.23:01:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.23:01:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.23:01:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.23:01:05::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.23:01:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.23:01:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.23:01:05::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-02.23:01:11::SCWMssOS::cleaning the bsp 
TRACE::2025-01-02.23:01:11::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-02.23:01:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-02.23:01:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-02.23:01:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-02.23:01:11::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-02.23:01:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-02.23:01:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-02.23:01:11::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-03.15:21:13::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:13::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:13::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:21:14::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:21:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-03.15:21:14::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-03.15:21:14::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-03.15:21:14::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:21:14::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:21:14::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:21:14::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:21:14::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:21:14::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-03.15:21:14::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-03.15:21:14::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-03.15:21:14::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-03.15:21:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-03.15:21:14::SCWMssOS::Commit changes completed.
TRACE::2025-01-03.15:21:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-03.15:21:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:21:14::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:21:14::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-03.15:21:14::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWReader::No isolation master present  
LOG::2025-01-03.15:21:14::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-03.15:21:14::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-03.15:21:14::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-03.15:21:14::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-03.15:21:14::SCWSystem::Not a boot domain 
LOG::2025-01-03.15:21:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-03.15:21:14::SCWDomain::Generating domain artifcats
TRACE::2025-01-03.15:21:14::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-03.15:21:14::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:21:14::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:21:14::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:21:14::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-03.15:21:14::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-03.15:21:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-03.15:21:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-03.15:21:14::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-03.15:21:14::SCWMssOS::doing bsp build ... 
TRACE::2025-01-03.15:21:14::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-03.15:21:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-03.15:21:14::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-03.15:21:14::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-03.15:21:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-03.15:21:14::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-03.15:21:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-03.15:21:14::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-03.15:21:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-03.15:21:14::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-03.15:21:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-03.15:21:14::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-03.15:21:14::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-03.15:21:14::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-03.15:21:14::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-03.15:21:14::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-03.15:21:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-03.15:21:14::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-03.15:21:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-03.15:21:14::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-03.15:21:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-03.15:21:14::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-03.15:21:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-03.15:21:14::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-03.15:21:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-03.15:21:14::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-03.15:21:14::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-03.15:21:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-03.15:21:14::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:21:16::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-03.15:21:16::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-03.15:21:16::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-03.15:21:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-03.15:21:16::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-03.15:21:16::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-03.15:21:16::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-03.15:21:16::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-03.15:21:16::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-03.15:21:16::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-03.15:21:16::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-03.15:21:16::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-03.15:21:16::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-03.15:21:16::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-03.15:21:16::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-03.15:21:16::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-03.15:21:16::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-03.15:21:16::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-03.15:21:16::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-03.15:21:16::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-03.15:21:16::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-03.15:21:16::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-03.15:21:16::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-03.15:21:16::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-03.15:21:16::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-03.15:21:16::SCWMssOS::Finished building libraries

TRACE::2025-01-03.15:21:16::SCWMssOS::Copying to export directory.
TRACE::2025-01-03.15:21:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-03.15:21:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-03.15:21:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-03.15:21:16::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-03.15:21:16::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-03.15:21:16::SCWPlatform::Started preparing the platform 
TRACE::2025-01-03.15:21:16::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-03.15:21:16::SCWSystem::dir created 
TRACE::2025-01-03.15:21:16::SCWSystem::Writing the bif 
TRACE::2025-01-03.15:21:16::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-03.15:21:16::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-03.15:21:16::SCWPlatform::Completed generating the platform
TRACE::2025-01-03.15:21:16::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-03.15:21:16::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-03.15:21:16::SCWMssOS::Commit changes completed.
TRACE::2025-01-03.15:21:16::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:16::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:16::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:16::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:21:16::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:21:16::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:16::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:21:16::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:16::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-03.15:21:16::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:16::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-03.15:21:16::SCWPlatform::updated the xpfm file.
TRACE::2025-01-03.15:21:17::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:17::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:17::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:17::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:21:17::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:21:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:21:17::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:17::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:21:17::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:21:17::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-03.15:21:17::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:25:04::SCWMssOS::cleaning the bsp 
TRACE::2025-01-03.15:25:04::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-03.15:25:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-03.15:25:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-03.15:25:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-03.15:25:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-03.15:25:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-03.15:25:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-03.15:25:04::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-03.15:25:11::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-03.15:25:11::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-03.15:25:11::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-03.15:25:11::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-03.15:25:11::SCWSystem::Not a boot domain 
LOG::2025-01-03.15:25:11::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-03.15:25:11::SCWDomain::Generating domain artifcats
TRACE::2025-01-03.15:25:11::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-03.15:25:11::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-03.15:25:11::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:11::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:11::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:11::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:25:11::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:25:11::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:25:11::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:25:11::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:25:11::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-03.15:25:11::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:25:11::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-03.15:25:11::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:25:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-03.15:25:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-03.15:25:11::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-03.15:25:11::SCWMssOS::doing bsp build ... 
TRACE::2025-01-03.15:25:11::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-03.15:25:11::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-03.15:25:11::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-03.15:25:11::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-03.15:25:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-03.15:25:11::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-03.15:25:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-03.15:25:11::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-03.15:25:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-03.15:25:11::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-03.15:25:11::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-03.15:25:11::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-03.15:25:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-03.15:25:11::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-03.15:25:11::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-03.15:25:11::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-03.15:25:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-03.15:25:11::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-03.15:25:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-03.15:25:11::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-03.15:25:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-03.15:25:11::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-03.15:25:11::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-03.15:25:11::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-03.15:25:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-03.15:25:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-03.15:25:11::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:11::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-03.15:25:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-03.15:25:11::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-03.15:25:13::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-03.15:25:13::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-03.15:25:13::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-03.15:25:13::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-03.15:25:13::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-03.15:25:13::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-03.15:25:13::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-03.15:25:13::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-03.15:25:13::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-03.15:25:13::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-03.15:25:13::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-03.15:25:13::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-03.15:25:13::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-03.15:25:13::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-03.15:25:13::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-03.15:25:13::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-03.15:25:13::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-03.15:25:13::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-03.15:25:13::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-03.15:25:13::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-03.15:25:13::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-03.15:25:13::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-03.15:25:13::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-03.15:25:13::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-03.15:25:13::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-03.15:25:13::SCWMssOS::Finished building libraries

TRACE::2025-01-03.15:25:13::SCWMssOS::Copying to export directory.
TRACE::2025-01-03.15:25:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-03.15:25:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-03.15:25:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-03.15:25:13::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-03.15:25:13::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-03.15:25:13::SCWPlatform::Started preparing the platform 
TRACE::2025-01-03.15:25:13::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-03.15:25:13::SCWSystem::dir created 
TRACE::2025-01-03.15:25:13::SCWSystem::Writing the bif 
TRACE::2025-01-03.15:25:13::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-03.15:25:13::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-03.15:25:13::SCWPlatform::Completed generating the platform
TRACE::2025-01-03.15:25:13::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:25:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-03.15:25:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-03.15:25:13::SCWMssOS::Commit changes completed.
TRACE::2025-01-03.15:25:13::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:13::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:13::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:13::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:25:13::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:25:13::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:25:13::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:25:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:25:13::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:25:13::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-03.15:25:13::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:25:13::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-03.15:25:13::SCWPlatform::updated the xpfm file.
TRACE::2025-01-03.15:25:13::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:13::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:13::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:13::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-03.15:25:13::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-03.15:25:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-03.15:25:13::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-03.15:25:13::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-03.15:25:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-03.15:25:13::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-03.15:25:13::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-03.15:25:13::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-04.01:11:28::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:28::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:28::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-04.01:11:30::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-04.01:11:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-04.01:11:30::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-04.01:11:30::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-04.01:11:30::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-04.01:11:30::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-04.01:11:30::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-04.01:11:30::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-04.01:11:30::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-04.01:11:30::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-04.01:11:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-04.01:11:30::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-04.01:11:30::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-04.01:11:30::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-04.01:11:30::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-04.01:11:30::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-04.01:11:30::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-04.01:11:30::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-04.01:11:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-04.01:11:30::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-04.01:11:30::SCWMssOS::Commit changes completed.
TRACE::2025-01-04.01:11:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-04.01:11:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-04.01:11:30::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-04.01:11:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-04.01:11:30::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-04.01:11:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-04.01:11:30::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-04.01:11:30::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-04.01:11:30::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-04.01:11:30::SCWReader::No isolation master present  
TRACE::2025-01-04.01:11:31::SCWMssOS::cleaning the bsp 
TRACE::2025-01-04.01:11:31::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-04.01:11:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-04.01:11:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-04.01:11:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-04.01:11:31::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-04.01:11:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-04.01:11:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-04.01:11:31::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-04.01:11:36::SCWMssOS::cleaning the bsp 
TRACE::2025-01-04.01:11:36::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-04.01:11:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-04.01:11:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-04.01:11:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-04.01:11:36::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-04.01:11:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-04.01:11:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-04.01:11:36::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-06.14:06:46::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:46::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:46::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.14:06:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.14:06:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-06.14:06:48::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-06.14:06:48::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-06.14:06:48::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.14:06:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.14:06:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.14:06:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.14:06:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.14:06:48::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-06.14:06:48::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.14:06:48::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-06.14:06:48::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.14:06:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.14:06:48::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.14:06:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-06.14:06:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.14:06:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.14:06:48::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.14:06:48::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWReader::No isolation master present  
LOG::2025-01-06.14:06:48::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-06.14:06:48::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-06.14:06:48::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-06.14:06:48::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-06.14:06:48::SCWSystem::Not a boot domain 
LOG::2025-01-06.14:06:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-06.14:06:48::SCWDomain::Generating domain artifcats
TRACE::2025-01-06.14:06:48::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-06.14:06:48::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.14:06:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.14:06:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.14:06:48::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.14:06:48::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-06.14:06:48::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-06.14:06:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-06.14:06:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-06.14:06:48::SCWMssOS::doing bsp build ... 
TRACE::2025-01-06.14:06:48::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-06.14:06:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-06.14:06:48::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-06.14:06:48::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.14:06:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.14:06:48::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.14:06:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.14:06:48::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.14:06:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.14:06:48::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.14:06:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.14:06:48::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-06.14:06:48::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-06.14:06:48::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-06.14:06:48::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-06.14:06:48::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.14:06:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.14:06:48::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.14:06:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.14:06:48::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.14:06:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.14:06:48::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.14:06:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.14:06:48::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.14:06:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-06.14:06:48::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-06.14:06:48::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-06.14:06:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-06.14:06:48::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.14:06:49::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-06.14:06:49::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-06.14:06:49::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-06.14:06:49::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-06.14:06:49::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-06.14:06:49::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-06.14:06:49::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-06.14:06:49::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-06.14:06:49::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-06.14:06:49::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-06.14:06:49::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-06.14:06:49::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-06.14:06:49::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-06.14:06:49::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-06.14:06:49::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-06.14:06:49::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-06.14:06:49::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-06.14:06:49::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-06.14:06:49::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-06.14:06:49::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-06.14:06:49::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-06.14:06:49::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-06.14:06:49::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-06.14:06:49::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-06.14:06:49::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-06.14:06:49::SCWMssOS::Finished building libraries

TRACE::2025-01-06.14:06:49::SCWMssOS::Copying to export directory.
TRACE::2025-01-06.14:06:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-06.14:06:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-06.14:06:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-06.14:06:49::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-06.14:06:49::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-06.14:06:49::SCWPlatform::Started preparing the platform 
TRACE::2025-01-06.14:06:49::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-06.14:06:49::SCWSystem::dir created 
TRACE::2025-01-06.14:06:49::SCWSystem::Writing the bif 
TRACE::2025-01-06.14:06:49::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-06.14:06:49::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-06.14:06:49::SCWPlatform::Completed generating the platform
TRACE::2025-01-06.14:06:49::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.14:06:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.14:06:49::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.14:06:49::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:49::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:49::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:49::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.14:06:49::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.14:06:49::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:49::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.14:06:49::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:49::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.14:06:49::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:49::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-06.14:06:49::SCWPlatform::updated the xpfm file.
TRACE::2025-01-06.14:06:50::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:50::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:50::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:50::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.14:06:50::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.14:06:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.14:06:50::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:50::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.14:06:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.14:06:50::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.14:06:50::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.14:06:50::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:51:19::SCWMssOS::cleaning the bsp 
TRACE::2025-01-06.19:51:19::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-06.19:51:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-06.19:51:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-06.19:51:19::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-06.19:51:19::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-06.19:51:19::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-06.19:51:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-06.19:51:19::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-06.19:51:27::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-06.19:51:27::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-06.19:51:27::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-06.19:51:27::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-06.19:51:27::SCWSystem::Not a boot domain 
LOG::2025-01-06.19:51:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-06.19:51:27::SCWDomain::Generating domain artifcats
TRACE::2025-01-06.19:51:27::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-06.19:51:27::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-06.19:51:27::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:27::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:27::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:27::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:51:27::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:51:27::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.19:51:27::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.19:51:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:51:27::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:51:27::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.19:51:27::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:51:27::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-06.19:51:27::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:51:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-06.19:51:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-06.19:51:27::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-06.19:51:27::SCWMssOS::doing bsp build ... 
TRACE::2025-01-06.19:51:27::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-06.19:51:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-06.19:51:27::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-06.19:51:27::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.19:51:27::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.19:51:27::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.19:51:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.19:51:27::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.19:51:27::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.19:51:27::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.19:51:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.19:51:27::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-06.19:51:27::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-06.19:51:27::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-06.19:51:27::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-06.19:51:27::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.19:51:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.19:51:27::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.19:51:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.19:51:27::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.19:51:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.19:51:27::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.19:51:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.19:51:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.19:51:27::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-06.19:51:27::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-06.19:51:27::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-06.19:51:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-06.19:51:27::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.19:51:28::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-06.19:51:28::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-06.19:51:28::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-06.19:51:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-06.19:51:28::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-06.19:51:28::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-06.19:51:28::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-06.19:51:28::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-06.19:51:28::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-06.19:51:28::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-06.19:51:28::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-06.19:51:28::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-06.19:51:28::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-06.19:51:28::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-06.19:51:28::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-06.19:51:28::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-06.19:51:28::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-06.19:51:28::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-06.19:51:28::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-06.19:51:28::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-06.19:51:28::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-06.19:51:28::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-06.19:51:28::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-06.19:51:28::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-06.19:51:28::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-06.19:51:28::SCWMssOS::Finished building libraries

TRACE::2025-01-06.19:51:28::SCWMssOS::Copying to export directory.
TRACE::2025-01-06.19:51:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-06.19:51:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-06.19:51:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-06.19:51:28::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-06.19:51:28::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-06.19:51:28::SCWPlatform::Started preparing the platform 
TRACE::2025-01-06.19:51:28::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-06.19:51:28::SCWSystem::dir created 
TRACE::2025-01-06.19:51:28::SCWSystem::Writing the bif 
TRACE::2025-01-06.19:51:28::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-06.19:51:28::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-06.19:51:28::SCWPlatform::Completed generating the platform
TRACE::2025-01-06.19:51:28::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:51:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.19:51:28::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.19:51:28::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.19:51:28::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:28::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:28::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:28::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:51:28::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:51:28::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.19:51:28::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.19:51:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:51:28::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:51:28::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.19:51:28::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:51:28::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-06.19:51:28::SCWPlatform::updated the xpfm file.
TRACE::2025-01-06.19:51:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:51:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:51:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:51:29::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-06.19:51:29::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-06.19:51:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:51:29::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:51:29::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.19:51:29::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:19::SCWPlatform::Clearing the existing platform
TRACE::2025-01-06.19:54:19::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-06.19:54:19::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:19::SCWSystem::Clearing the domains completed.
TRACE::2025-01-06.19:54:19::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-06.19:54:19::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:19::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:19::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:19::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:19::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:19::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:19::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:19::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:19::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:19::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-06.19:54:20::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-06.19:54:20::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-06.19:54:20::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:54:20::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-06.19:54:20::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:20::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:20::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:20::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.19:54:20::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-06.19:54:20::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:20::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.19:54:20::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.19:54:20::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.19:54:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-06.19:54:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:54:20::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:20::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.19:54:20::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:20::SCWReader::No isolation master present  
TRACE::2025-01-06.19:54:20::SCWMssOS::cleaning the bsp 
TRACE::2025-01-06.19:54:20::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-06.19:54:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-06.19:54:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-06.19:54:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-06.19:54:20::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-06.19:54:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-06.19:54:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-06.19:54:20::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-06.19:54:26::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:26::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:26::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:26::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:54:26::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.19:54:26::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::In reload Mss file.
TRACE::2025-01-06.19:54:26::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:26::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:26::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:26::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:54:26::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-06.19:54:26::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.19:54:26::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-06.19:54:26::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.19:54:26::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.19:54:26::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.19:54:26::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.19:54:26::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.19:54:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.19:54:26::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:26::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.19:54:26::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.19:54:26::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.19:54:26::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
LOG::2025-01-06.20:00:18::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-06.20:00:18::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-06.20:00:18::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-06.20:00:18::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-06.20:00:18::SCWSystem::Not a boot domain 
LOG::2025-01-06.20:00:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-06.20:00:18::SCWDomain::Generating domain artifcats
TRACE::2025-01-06.20:00:18::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-06.20:00:18::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-06.20:00:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:18::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:18::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.20:00:18::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.20:00:18::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:00:18::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:00:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.20:00:18::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-06.20:00:18::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:18::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:18::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:18::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.20:00:18::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-06.20:00:18::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:18::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-06.20:00:18::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-06.20:00:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-06.20:00:18::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-06.20:00:18::SCWMssOS::doing bsp build ... 
TRACE::2025-01-06.20:00:18::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-06.20:00:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-06.20:00:18::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-06.20:00:18::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.20:00:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.20:00:18::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.20:00:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.20:00:18::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.20:00:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.20:00:18::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.20:00:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.20:00:18::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-06.20:00:18::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-06.20:00:18::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-06.20:00:18::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-06.20:00:18::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.20:00:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.20:00:18::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.20:00:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.20:00:18::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.20:00:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.20:00:18::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.20:00:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.20:00:18::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-06.20:00:18::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-06.20:00:18::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.20:00:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-06.20:00:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-06.20:00:18::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:00:19::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-06.20:00:19::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-06.20:00:19::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-06.20:00:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-06.20:00:19::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-06.20:00:19::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-06.20:00:19::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-06.20:00:19::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-06.20:00:19::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-06.20:00:19::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-06.20:00:19::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-06.20:00:19::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-06.20:00:19::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-06.20:00:19::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-06.20:00:19::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-06.20:00:19::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-06.20:00:19::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-06.20:00:19::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-06.20:00:19::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-06.20:00:19::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-06.20:00:19::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-06.20:00:19::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-06.20:00:19::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-06.20:00:19::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-06.20:00:19::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-06.20:00:19::SCWMssOS::Finished building libraries

TRACE::2025-01-06.20:00:19::SCWMssOS::Copying to export directory.
TRACE::2025-01-06.20:00:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-06.20:00:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-06.20:00:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-06.20:00:19::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-06.20:00:19::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-06.20:00:19::SCWPlatform::Started preparing the platform 
TRACE::2025-01-06.20:00:19::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-06.20:00:19::SCWSystem::dir created 
TRACE::2025-01-06.20:00:19::SCWSystem::Writing the bif 
TRACE::2025-01-06.20:00:19::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-06.20:00:19::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-06.20:00:19::SCWPlatform::Completed generating the platform
TRACE::2025-01-06.20:00:19::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.20:00:19::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.20:00:19::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.20:00:19::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:19::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:19::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:19::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.20:00:19::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.20:00:19::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:00:19::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.20:00:19::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:19::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.20:00:19::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:19::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-06.20:00:19::SCWPlatform::updated the xpfm file.
TRACE::2025-01-06.20:00:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.20:00:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:00:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.20:00:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:00:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:00:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.20:00:20::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:00:20::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.20:00:20::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:09:35::SCWMssOS::cleaning the bsp 
TRACE::2025-01-06.20:09:35::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-06.20:09:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-06.20:09:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-06.20:09:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-06.20:09:35::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-06.20:09:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-06.20:09:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-06.20:09:35::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-06.20:09:40::SCWMssOS::cleaning the bsp 
TRACE::2025-01-06.20:09:40::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-06.20:09:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-06.20:09:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-06.20:09:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-06.20:09:40::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-06.20:09:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-06.20:09:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-06.20:09:40::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-06.20:09:52::SCWMssOS::cleaning the bsp 
TRACE::2025-01-06.20:09:52::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-06.20:09:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-06.20:09:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-06.20:09:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-06.20:09:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-06.20:09:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-06.20:09:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-06.20:09:52::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-06.20:12:54::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-06.20:12:54::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-06.20:12:54::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-06.20:12:54::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-06.20:12:54::SCWSystem::Not a boot domain 
LOG::2025-01-06.20:12:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-06.20:12:54::SCWDomain::Generating domain artifcats
TRACE::2025-01-06.20:12:54::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-06.20:12:54::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-06.20:12:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.20:12:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.20:12:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:12:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:12:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.20:12:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:12:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.20:12:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:12:54::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-06.20:12:54::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:12:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-06.20:12:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-06.20:12:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-06.20:12:54::SCWMssOS::doing bsp build ... 
TRACE::2025-01-06.20:12:54::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-06.20:12:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-06.20:12:54::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-06.20:12:54::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.20:12:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.20:12:54::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.20:12:54::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.20:12:54::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.20:12:54::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.20:12:54::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.20:12:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.20:12:54::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-06.20:12:54::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-06.20:12:54::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-06.20:12:54::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-06.20:12:54::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.20:12:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.20:12:54::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.20:12:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.20:12:54::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.20:12:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.20:12:54::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.20:12:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.20:12:54::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-06.20:12:54::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-06.20:12:54::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-06.20:12:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-06.20:12:54::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.20:12:56::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-06.20:12:56::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-06.20:12:56::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-06.20:12:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-06.20:12:56::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-06.20:12:56::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-06.20:12:56::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-06.20:12:56::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-06.20:12:56::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-06.20:12:56::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-06.20:12:56::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-06.20:12:56::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-06.20:12:56::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-06.20:12:56::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-06.20:12:56::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-06.20:12:56::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-06.20:12:56::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-06.20:12:56::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-06.20:12:56::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-06.20:12:56::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-06.20:12:56::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-06.20:12:56::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-06.20:12:56::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-06.20:12:56::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-06.20:12:56::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-06.20:12:56::SCWMssOS::Finished building libraries

TRACE::2025-01-06.20:12:56::SCWMssOS::Copying to export directory.
TRACE::2025-01-06.20:12:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-06.20:12:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-06.20:12:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-06.20:12:56::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-06.20:12:56::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-06.20:12:56::SCWPlatform::Started preparing the platform 
TRACE::2025-01-06.20:12:56::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-06.20:12:56::SCWSystem::dir created 
TRACE::2025-01-06.20:12:56::SCWSystem::Writing the bif 
TRACE::2025-01-06.20:12:56::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-06.20:12:56::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-06.20:12:56::SCWPlatform::Completed generating the platform
TRACE::2025-01-06.20:12:56::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:12:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.20:12:56::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.20:12:56::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.20:12:56::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:56::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:56::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:56::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.20:12:56::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.20:12:56::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:12:56::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.20:12:56::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:12:56::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.20:12:56::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:12:56::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-06.20:12:56::SCWPlatform::updated the xpfm file.
TRACE::2025-01-06.20:12:57::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:57::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:57::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:57::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.20:12:57::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.20:12:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.20:12:57::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:12:57::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_2
TRACE::2025-01-06.20:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.20:12:57::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.20:12:57::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.20:12:57::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:06:59::SCWMssOS::cleaning the bsp 
TRACE::2025-01-06.22:06:59::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-06.22:06:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-06.22:07:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-06.22:07:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-06.22:07:00::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-06.22:07:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-06.22:07:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-06.22:07:00::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-06.22:07:02::SCWPlatform::Clearing the existing platform
TRACE::2025-01-06.22:07:02::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-06.22:07:02::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:02::SCWSystem::Clearing the domains completed.
TRACE::2025-01-06.22:07:02::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:02::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:02::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:02::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-06.22:07:02::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-06.22:07:02::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-06.22:07:02::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:02::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:02::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:02::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:02::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:07:02::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-06.22:07:02::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:02::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:02::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:02::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:07:02::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-06.22:07:02::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:02::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.22:07:02::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.22:07:02::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:07:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-06.22:07:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:02::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:02::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:07:02::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:02::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:07:02::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:02::SCWReader::No isolation master present  
LOG::2025-01-06.22:07:16::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-06.22:07:16::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-06.22:07:16::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-06.22:07:16::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-06.22:07:16::SCWSystem::Not a boot domain 
LOG::2025-01-06.22:07:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-06.22:07:16::SCWDomain::Generating domain artifcats
TRACE::2025-01-06.22:07:16::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-06.22:07:16::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-06.22:07:16::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:16::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:16::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:16::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:16::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:16::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:16::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:07:16::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:16::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:07:16::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:16::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-06.22:07:16::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-06.22:07:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-06.22:07:16::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-06.22:07:16::SCWMssOS::doing bsp build ... 
TRACE::2025-01-06.22:07:16::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-06.22:07:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-06.22:07:16::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-06.22:07:16::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:07:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:07:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.22:07:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.22:07:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:07:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:07:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.22:07:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.22:07:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-06.22:07:16::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-06.22:07:16::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-06.22:07:16::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-06.22:07:16::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.22:07:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.22:07:16::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:07:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:07:16::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:07:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:07:16::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.22:07:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.22:07:16::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.22:07:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-06.22:07:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-06.22:07:16::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-06.22:07:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-06.22:07:16::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:07:17::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-06.22:07:17::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-06.22:07:17::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-06.22:07:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-06.22:07:17::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-06.22:07:17::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-06.22:07:17::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-06.22:07:17::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-06.22:07:17::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-06.22:07:17::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-06.22:07:17::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-06.22:07:17::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-06.22:07:17::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-06.22:07:17::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-06.22:07:17::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-06.22:07:17::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-06.22:07:17::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-01-06.22:07:17::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-01-06.22:07:17::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-01-06.22:07:17::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-01-06.22:07:17::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-01-06.22:07:17::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microbla
TRACE::2025-01-06.22:07:17::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/l
TRACE::2025-01-06.22:07:17::SCWMssOS::ib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/
TRACE::2025-01-06.22:07:17::SCWMssOS::xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-06.22:07:18::SCWMssOS::Finished building libraries

TRACE::2025-01-06.22:07:18::SCWMssOS::Copying to export directory.
TRACE::2025-01-06.22:07:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-06.22:07:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-06.22:07:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-06.22:07:18::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-06.22:07:18::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-06.22:07:18::SCWPlatform::Started preparing the platform 
TRACE::2025-01-06.22:07:18::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-06.22:07:18::SCWSystem::dir created 
TRACE::2025-01-06.22:07:18::SCWSystem::Writing the bif 
TRACE::2025-01-06.22:07:18::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-06.22:07:18::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-06.22:07:18::SCWPlatform::Completed generating the platform
TRACE::2025-01-06.22:07:18::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.22:07:18::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.22:07:18::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:07:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:18::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:18::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:18::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:18::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:18::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:07:18::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:18::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:07:18::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:18::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"cc8d2edbed7012536b2b4471db5ee143",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-06.22:07:18::SCWPlatform::updated the xpfm file.
TRACE::2025-01-06.22:07:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:18::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:18::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:07:18::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:07:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:07:18::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:18::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:07:18::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:07:18::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:07:18::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-06.22:09:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-01-06.22:09:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:23::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:09:23::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:09:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:23::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:09:23::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-06.22:09:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:23::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:23::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:09:23::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-06.22:09:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:23::SCWPlatform::update - Opened existing hwdb ads8681_block_1_wrapper_7
TRACE::2025-01-06.22:09:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:23::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.22:09:23::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.22:09:23::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:09:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-01-06.22:09:23::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-06.22:09:24::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_8
TRACE::2025-01-06.22:09:24::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:09:24::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:24::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:09:24::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:24::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:24::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:24::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:24::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:24::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_8
TRACE::2025-01-06.22:09:24::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_8
TRACE::2025-01-06.22:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:24::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:24::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:09:24::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:24::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-06.22:09:25::SCWPlatform::Clearing the existing platform
TRACE::2025-01-06.22:09:25::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-06.22:09:25::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:25::SCWSystem::Clearing the domains completed.
TRACE::2025-01-06.22:09:25::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:25::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:25::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:25::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-06.22:09:25::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-06.22:09:25::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-06.22:09:25::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:25::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:25::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:25::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:25::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:25::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-06.22:09:25::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:25::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:25::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:25::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:09:25::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-06.22:09:25::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:25::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.22:09:25::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.22:09:25::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:09:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-06.22:09:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:25::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:25::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:25::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:25::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:09:25::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:25::SCWReader::No isolation master present  
LOG::2025-01-06.22:09:42::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-06.22:09:42::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-06.22:09:42::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-06.22:09:42::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-06.22:09:42::SCWSystem::Not a boot domain 
LOG::2025-01-06.22:09:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-06.22:09:42::SCWDomain::Generating domain artifcats
TRACE::2025-01-06.22:09:42::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-06.22:09:42::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-06.22:09:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:42::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-06.22:09:42::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2025-01-06.22:09:42::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2025-01-06.22:09:42::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_10
TRACE::2025-01-06.22:09:42::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:42::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:09:42::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:42::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-06.22:09:42::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:42::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-06.22:09:43::SCWMssOS::doing bsp build ... 
TRACE::2025-01-06.22:09:43::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-06.22:09:43::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-06.22:09:43::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-06.22:09:43::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.22:09:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.22:09:43::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:09:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:09:43::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:09:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:09:43::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:09:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:09:43::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.22:09:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.22:09:43::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-06.22:09:43::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-06.22:09:43::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-06.22:09:43::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-06.22:09:43::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:09:43::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:09:43::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.22:09:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.22:09:43::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:09:43::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:09:43::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.22:09:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.22:09:43::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:09:43::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:09:43::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-06.22:09:43::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-06.22:09:43::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.22:09:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-06.22:09:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-06.22:09:43::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:09:44::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-06.22:09:44::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-06.22:09:44::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-06.22:09:44::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-06.22:09:44::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-06.22:09:44::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-06.22:09:44::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-06.22:09:44::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-06.22:09:44::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-06.22:09:44::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-06.22:09:44::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-06.22:09:44::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-06.22:09:44::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-06.22:09:44::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-06.22:09:44::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-06.22:09:44::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-06.22:09:44::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-06.22:09:44::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-06.22:09:44::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-06.22:09:44::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-06.22:09:44::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-06.22:09:44::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-06.22:09:44::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-06.22:09:44::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-06.22:09:44::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-06.22:09:44::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-06.22:09:44::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-06.22:09:44::SCWMssOS::Finished building libraries

TRACE::2025-01-06.22:09:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-06.22:09:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-06.22:09:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-06.22:09:44::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-06.22:09:44::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-06.22:09:44::SCWPlatform::Started preparing the platform 
TRACE::2025-01-06.22:09:44::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-06.22:09:44::SCWSystem::dir created 
TRACE::2025-01-06.22:09:44::SCWSystem::Writing the bif 
TRACE::2025-01-06.22:09:44::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-06.22:09:44::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-06.22:09:44::SCWPlatform::Completed generating the platform
TRACE::2025-01-06.22:09:44::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:09:44::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:44::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:09:44::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:44::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:44::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:44::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:44::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:44::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_10
TRACE::2025-01-06.22:09:44::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_10
TRACE::2025-01-06.22:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:44::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:44::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:09:44::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:44::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-06.22:09:44::SCWPlatform::updated the xpfm file.
TRACE::2025-01-06.22:09:45::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:45::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:45::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:45::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:09:45::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:09:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:09:45::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_10
TRACE::2025-01-06.22:09:45::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_10
TRACE::2025-01-06.22:09:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:09:45::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:09:45::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:09:45::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-06.22:32:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-01-06.22:32:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:29::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_10
TRACE::2025-01-06.22:32:29::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_10
TRACE::2025-01-06.22:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:29::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_10
TRACE::2025-01-06.22:32:29::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_10
TRACE::2025-01-06.22:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:29::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:29::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:32:29::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-06.22:32:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:29::SCWPlatform::update - Opened existing hwdb ads8681_block_1_wrapper_12
TRACE::2025-01-06.22:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:29::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.22:32:29::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.22:32:29::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:32:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-01-06.22:32:29::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-06.22:32:30::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_13
TRACE::2025-01-06.22:32:30::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:32:30::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:30::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:32:30::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:30::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:30::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:30::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:30::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:30::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_13
TRACE::2025-01-06.22:32:30::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_13
TRACE::2025-01-06.22:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:30::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:30::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:32:30::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:30::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-06.22:32:31::SCWPlatform::Clearing the existing platform
TRACE::2025-01-06.22:32:31::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-06.22:32:31::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:31::SCWSystem::Clearing the domains completed.
TRACE::2025-01-06.22:32:31::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:31::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:31::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:31::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-06.22:32:31::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-06.22:32:31::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-06.22:32:31::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:31::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:31::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:31::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:31::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:31::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-06.22:32:31::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:31::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:31::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:31::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:32:31::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-06.22:32:31::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:31::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.22:32:31::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.22:32:31::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:32:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-06.22:32:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:31::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:31::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:31::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:31::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:32:31::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:31::SCWReader::No isolation master present  
LOG::2025-01-06.22:32:45::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-06.22:32:45::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-06.22:32:45::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-06.22:32:45::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-06.22:32:45::SCWSystem::Not a boot domain 
LOG::2025-01-06.22:32:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-06.22:32:45::SCWDomain::Generating domain artifcats
TRACE::2025-01-06.22:32:45::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-06.22:32:45::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-06.22:32:45::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:45::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:45::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:45::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:45::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:45::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_14
TRACE::2025-01-06.22:32:45::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2025-01-06.22:32:45::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2025-01-06.22:32:45::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_15
TRACE::2025-01-06.22:32:45::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:45::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:32:45::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:45::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-06.22:32:45::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:45::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-06.22:32:46::SCWMssOS::doing bsp build ... 
TRACE::2025-01-06.22:32:46::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-06.22:32:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-06.22:32:46::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-06.22:32:46::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:32:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:32:46::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.22:32:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.22:32:46::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:32:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:32:46::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:32:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:32:46::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.22:32:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.22:32:46::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-06.22:32:46::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-06.22:32:46::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-06.22:32:46::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-06.22:32:46::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:32:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:32:46::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.22:32:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.22:32:46::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:32:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:32:46::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:32:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:32:46::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.22:32:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.22:32:46::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-06.22:32:46::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-06.22:32:46::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.22:32:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-06.22:32:46::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-06.22:32:46::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:32:47::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-06.22:32:47::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-06.22:32:47::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-06.22:32:47::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-06.22:32:47::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-06.22:32:47::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-06.22:32:47::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-06.22:32:47::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-06.22:32:47::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-06.22:32:47::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-06.22:32:47::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-06.22:32:47::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-06.22:32:47::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-06.22:32:47::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-06.22:32:47::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-06.22:32:47::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-06.22:32:47::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-06.22:32:47::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-06.22:32:47::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-06.22:32:47::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-06.22:32:47::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-06.22:32:47::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-06.22:32:47::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-06.22:32:47::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-06.22:32:47::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-06.22:32:47::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-06.22:32:47::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-06.22:32:47::SCWMssOS::Finished building libraries

TRACE::2025-01-06.22:32:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-06.22:32:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-06.22:32:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-06.22:32:47::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-06.22:32:47::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-06.22:32:47::SCWPlatform::Started preparing the platform 
TRACE::2025-01-06.22:32:47::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-06.22:32:47::SCWSystem::dir created 
TRACE::2025-01-06.22:32:47::SCWSystem::Writing the bif 
TRACE::2025-01-06.22:32:47::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-06.22:32:47::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-06.22:32:47::SCWPlatform::Completed generating the platform
TRACE::2025-01-06.22:32:47::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:32:47::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:47::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:32:47::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:47::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:47::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:47::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:47::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:47::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-06.22:32:47::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-06.22:32:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:47::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:47::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:32:47::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:47::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-06.22:32:47::SCWPlatform::updated the xpfm file.
TRACE::2025-01-06.22:32:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:32:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:32:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-06.22:32:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-06.22:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:32:48::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:32:48::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:32:48::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-06.22:41:37::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-01-06.22:41:37::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:37::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:37::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-06.22:41:37::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-06.22:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:37::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:37::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:37::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-06.22:41:37::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-06.22:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:37::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:37::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:41:37::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:37::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-06.22:41:37::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:37::SCWPlatform::update - Opened existing hwdb ads8681_block_1_wrapper_17
TRACE::2025-01-06.22:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:37::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.22:41:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.22:41:37::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:41:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-01-06.22:41:37::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:37::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:37::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-06.22:41:37::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_18
TRACE::2025-01-06.22:41:37::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:41:37::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:37::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:41:37::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:37::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:37::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_18
TRACE::2025-01-06.22:41:37::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_18
TRACE::2025-01-06.22:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:37::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:37::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:41:37::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:37::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-06.22:41:38::SCWPlatform::Clearing the existing platform
TRACE::2025-01-06.22:41:38::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-06.22:41:38::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:38::SCWSystem::Clearing the domains completed.
TRACE::2025-01-06.22:41:38::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-06.22:41:38::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:38::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:38::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:38::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:38::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:38::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:38::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:38::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:38::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:38::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-06.22:41:39::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-06.22:41:39::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-06.22:41:39::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:39::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-06.22:41:39::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:39::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:39::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:39::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:41:39::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-06.22:41:39::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:39::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-06.22:41:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-06.22:41:39::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:41:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-06.22:41:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:39::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:39::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:41:39::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:39::SCWReader::No isolation master present  
LOG::2025-01-06.22:41:47::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-06.22:41:47::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-06.22:41:47::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-06.22:41:47::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-06.22:41:47::SCWSystem::Not a boot domain 
LOG::2025-01-06.22:41:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-06.22:41:47::SCWDomain::Generating domain artifcats
TRACE::2025-01-06.22:41:47::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-06.22:41:47::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-06.22:41:47::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:47::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:47::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:47::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:47::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:47::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_19
TRACE::2025-01-06.22:41:47::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2025-01-06.22:41:47::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2025-01-06.22:41:47::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_20
TRACE::2025-01-06.22:41:47::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:47::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:41:47::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:47::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-06.22:41:47::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:47::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-06.22:41:47::SCWMssOS::doing bsp build ... 
TRACE::2025-01-06.22:41:47::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-06.22:41:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-06.22:41:47::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-06.22:41:47::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:41:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:41:47::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.22:41:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.22:41:47::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:41:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:41:47::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-06.22:41:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-06.22:41:47::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-06.22:41:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-06.22:41:47::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-06.22:41:47::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-06.22:41:47::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-06.22:41:47::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-06.22:41:47::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:41:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:41:47::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.22:41:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.22:41:47::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:41:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:41:47::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-06.22:41:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-06.22:41:47::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-06.22:41:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-06.22:41:47::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-06.22:41:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-06.22:41:47::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-06.22:41:47::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-06.22:41:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-06.22:41:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-06.22:41:48::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-06.22:41:48::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-06.22:41:48::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-06.22:41:48::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-06.22:41:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-06.22:41:48::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-06.22:41:48::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-06.22:41:48::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-06.22:41:48::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-06.22:41:48::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-06.22:41:48::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-06.22:41:48::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-06.22:41:48::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-06.22:41:48::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-06.22:41:48::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-06.22:41:48::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-06.22:41:48::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-06.22:41:48::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-06.22:41:48::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-06.22:41:48::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-06.22:41:48::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-06.22:41:48::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-06.22:41:48::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-06.22:41:48::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-06.22:41:48::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-06.22:41:48::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-06.22:41:48::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-06.22:41:48::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-06.22:41:48::SCWMssOS::Finished building libraries

TRACE::2025-01-06.22:41:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-06.22:41:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-06.22:41:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-06.22:41:48::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-06.22:41:48::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-06.22:41:48::SCWPlatform::Started preparing the platform 
TRACE::2025-01-06.22:41:48::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-06.22:41:48::SCWSystem::dir created 
TRACE::2025-01-06.22:41:48::SCWSystem::Writing the bif 
TRACE::2025-01-06.22:41:48::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-06.22:41:48::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-06.22:41:48::SCWPlatform::Completed generating the platform
TRACE::2025-01-06.22:41:48::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-06.22:41:48::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:48::SCWMssOS::Commit changes completed.
TRACE::2025-01-06.22:41:48::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:48::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:48::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:48::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:48::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:48::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_20
TRACE::2025-01-06.22:41:48::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_20
TRACE::2025-01-06.22:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:48::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:48::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:41:48::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:48::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-06.22:41:48::SCWPlatform::updated the xpfm file.
TRACE::2025-01-06.22:41:49::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:49::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:49::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:49::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-06.22:41:49::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-06.22:41:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-06.22:41:49::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_20
TRACE::2025-01-06.22:41:49::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_20
TRACE::2025-01-06.22:41:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-06.22:41:49::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-06.22:41:49::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-06.22:41:49::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-07.00:01:32::SCWMssOS::cleaning the bsp 
TRACE::2025-01-07.00:01:32::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-07.00:01:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-07.00:01:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-07.00:01:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-01-07.00:01:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-07.00:01:32::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-07.00:01:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-07.00:01:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-07.00:01:32::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-07.00:01:44::SCWMssOS::cleaning the bsp 
TRACE::2025-01-07.00:01:44::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-07.00:01:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-07.00:01:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-07.00:01:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-01-07.00:01:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-07.00:01:44::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-07.00:01:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-07.00:01:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-07.00:01:44::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-10.00:20:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:18::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-10.00:20:20::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-10.00:20:20::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-10.00:20:20::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:20::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-10.00:20:20::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:20::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:20::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:20::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-10.00:20:20::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-10.00:20:20::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:20::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-10.00:20:20::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-10.00:20:20::SCWMssOS::Commit changes completed.
TRACE::2025-01-10.00:20:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-10.00:20:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:20::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:20::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:20::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-10.00:20:20::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:20::SCWReader::No isolation master present  
TRACE::2025-01-10.00:20:22::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:22::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:22::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-10.00:20:22::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-01-10.00:20:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:23::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:23::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:23::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:23::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-10.00:20:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:23::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:23::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-10.00:20:23::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-10.00:20:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:23::SCWPlatform::update - Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-10.00:20:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:23::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-10.00:20:23::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-10.00:20:23::SCWMssOS::Commit changes completed.
TRACE::2025-01-10.00:20:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-01-10.00:20:23::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-10.00:20:23::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_1
TRACE::2025-01-10.00:20:23::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-10.00:20:23::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:23::SCWMssOS::Commit changes completed.
TRACE::2025-01-10.00:20:23::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:23::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:23::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-10.00:20:23::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-10.00:20:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:23::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:23::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-10.00:20:23::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:23::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-10.00:20:31::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-10.00:20:31::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-10.00:20:31::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-10.00:20:31::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-10.00:20:31::SCWSystem::Not a boot domain 
LOG::2025-01-10.00:20:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-10.00:20:31::SCWDomain::Generating domain artifcats
TRACE::2025-01-10.00:20:31::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-10.00:20:31::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-10.00:20:31::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:31::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:31::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:31::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:31::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:31::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-10.00:20:31::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-10.00:20:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:31::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:31::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-10.00:20:31::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:31::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-10.00:20:31::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:31::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-10.00:20:31::SCWMssOS::doing bsp build ... 
TRACE::2025-01-10.00:20:31::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-10.00:20:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-10.00:20:32::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-10.00:20:32::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-10.00:20:32::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-10.00:20:32::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-10.00:20:32::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-10.00:20:32::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-10.00:20:32::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-10.00:20:32::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-10.00:20:32::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-10.00:20:32::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-10.00:20:32::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-10.00:20:32::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-10.00:20:32::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-10.00:20:32::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-10.00:20:32::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-10.00:20:32::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-10.00:20:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-10.00:20:32::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-10.00:20:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-10.00:20:32::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-10.00:20:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-10.00:20:32::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-10.00:20:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-10.00:20:32::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-10.00:20:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-10.00:20:32::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-10.00:20:32::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-10.00:20:32::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-10.00:20:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-10.00:20:32::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-10.00:20:32::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-10.00:20:33::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-10.00:20:33::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-10.00:20:33::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-10.00:20:33::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-10.00:20:33::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-10.00:20:33::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-10.00:20:33::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-10.00:20:33::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-10.00:20:33::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-10.00:20:33::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-10.00:20:33::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-10.00:20:33::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-10.00:20:33::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-10.00:20:33::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-10.00:20:33::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-10.00:20:33::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-10.00:20:33::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-10.00:20:33::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-10.00:20:33::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-10.00:20:33::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-10.00:20:33::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-10.00:20:33::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-10.00:20:33::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-10.00:20:33::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-10.00:20:33::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-10.00:20:33::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-10.00:20:33::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-10.00:20:33::SCWMssOS::Finished building libraries

TRACE::2025-01-10.00:20:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-10.00:20:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-10.00:20:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-10.00:20:33::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-10.00:20:33::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-10.00:20:33::SCWPlatform::Started preparing the platform 
TRACE::2025-01-10.00:20:33::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-10.00:20:33::SCWSystem::dir created 
TRACE::2025-01-10.00:20:33::SCWSystem::Writing the bif 
TRACE::2025-01-10.00:20:33::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-10.00:20:33::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-10.00:20:33::SCWPlatform::Completed generating the platform
TRACE::2025-01-10.00:20:33::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-10.00:20:33::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:33::SCWMssOS::Commit changes completed.
TRACE::2025-01-10.00:20:33::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:33::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:33::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:33::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:33::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:33::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-10.00:20:33::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-10.00:20:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:33::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:33::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-10.00:20:33::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:33::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-10.00:20:33::SCWPlatform::updated the xpfm file.
TRACE::2025-01-10.00:20:34::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:34::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:34::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:34::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-10.00:20:34::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-10.00:20:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-10.00:20:34::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-10.00:20:34::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-10.00:20:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-10.00:20:34::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-10.00:20:34::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-10.00:20:34::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:37::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:37::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:37::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:38::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:10:38::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-16.20:10:38::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-16.20:10:38::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:38::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:38::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:38::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:38::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:38::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-16.20:10:38::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:38::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:38::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:38::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:10:38::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.20:10:38::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:38::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:10:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:10:38::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:10:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-16.20:10:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:38::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:38::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:38::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:38::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:10:38::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:38::SCWReader::No isolation master present  
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:10:41::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:10:41::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:41::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:41::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:41::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:41::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:41::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:41::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:41::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-16.20:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:41::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:41::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:10:41::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:41::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:10:41::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:41::SCWPlatform::update - Opened existing hwdb ads8681_block_1_wrapper_0
TRACE::2025-01-16.20:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:41::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:10:41::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:10:41::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:10:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:10:41::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:41::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:41::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:10:41::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_1
TRACE::2025-01-16.20:10:41::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:10:41::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:41::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:10:41::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:41::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:41::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-16.20:10:41::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-16.20:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:41::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:41::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:10:41::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:41::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-16.20:10:50::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-16.20:10:50::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-16.20:10:50::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-16.20:10:50::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-16.20:10:50::SCWSystem::Not a boot domain 
LOG::2025-01-16.20:10:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-16.20:10:50::SCWDomain::Generating domain artifcats
TRACE::2025-01-16.20:10:50::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-16.20:10:50::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-16.20:10:50::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:50::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:50::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:50::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:50::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:50::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-16.20:10:50::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-16.20:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:50::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:50::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:10:50::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:50::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-16.20:10:50::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:50::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-16.20:10:51::SCWMssOS::doing bsp build ... 
TRACE::2025-01-16.20:10:51::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-16.20:10:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-16.20:10:51::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-16.20:10:51::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:10:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:10:51::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:10:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:10:51::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:10:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:10:51::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:10:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:10:51::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:10:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:10:51::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-16.20:10:51::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-16.20:10:51::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-16.20:10:51::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-16.20:10:51::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:10:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:10:51::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:10:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:10:51::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:10:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:10:51::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:10:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:10:51::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:10:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:10:51::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-16.20:10:51::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-16.20:10:51::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:10:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-16.20:10:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-16.20:10:51::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:10:52::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-16.20:10:52::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-16.20:10:52::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-16.20:10:52::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-16.20:10:52::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-16.20:10:52::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-16.20:10:52::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-16.20:10:52::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-16.20:10:52::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-16.20:10:52::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-16.20:10:52::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-16.20:10:52::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-16.20:10:52::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-16.20:10:52::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-16.20:10:52::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-16.20:10:52::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-16.20:10:52::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-16.20:10:52::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-16.20:10:52::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-16.20:10:52::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-16.20:10:52::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-16.20:10:52::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-16.20:10:52::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-16.20:10:52::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-16.20:10:52::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-16.20:10:52::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-16.20:10:52::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-16.20:10:52::SCWMssOS::Finished building libraries

TRACE::2025-01-16.20:10:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-16.20:10:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-16.20:10:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-16.20:10:52::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-16.20:10:52::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-16.20:10:52::SCWPlatform::Started preparing the platform 
TRACE::2025-01-16.20:10:52::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-16.20:10:52::SCWSystem::dir created 
TRACE::2025-01-16.20:10:52::SCWSystem::Writing the bif 
TRACE::2025-01-16.20:10:52::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-16.20:10:52::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-16.20:10:52::SCWPlatform::Completed generating the platform
TRACE::2025-01-16.20:10:52::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:10:52::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:52::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:10:52::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:52::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:52::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:52::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:52::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:52::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-16.20:10:52::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-16.20:10:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:52::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:52::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:10:52::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:52::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-16.20:10:52::SCWPlatform::updated the xpfm file.
TRACE::2025-01-16.20:10:53::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:53::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:53::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:53::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:10:53::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:10:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:10:53::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_1
TRACE::2025-01-16.20:10:53::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_1
TRACE::2025-01-16.20:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:10:53::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:10:53::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:10:53::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:00::SCWPlatform::Clearing the existing platform
TRACE::2025-01-16.20:25:00::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-16.20:25:00::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:00::SCWSystem::Clearing the domains completed.
TRACE::2025-01-16.20:25:00::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-16.20:25:00::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:00::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:00::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:00::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:00::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:00::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:00::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:00::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:00::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:00::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:25:01::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-16.20:25:01::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-16.20:25:01::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:01::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:01::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:01::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:01::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:01::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-16.20:25:01::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:01::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:01::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:01::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:25:01::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.20:25:01::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:01::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:25:01::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:25:01::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:25:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-16.20:25:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:01::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:01::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:01::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:01::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:25:01::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:01::SCWReader::No isolation master present  
TRACE::2025-01-16.20:25:03::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:03::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:03::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:25:03::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:25:04::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:04::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:04::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:04::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:04::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:04::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:04::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:04::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_3
TRACE::2025-01-16.20:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:04::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:04::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:25:04::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:04::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:25:04::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:04::SCWPlatform::update - Opened existing hwdb ads8681_block_1_wrapper_4
TRACE::2025-01-16.20:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:04::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:25:04::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:25:04::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:25:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:25:04::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:04::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:04::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:25:04::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_5
TRACE::2025-01-16.20:25:04::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:25:04::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:04::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:25:04::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:04::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:04::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-16.20:25:04::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-16.20:25:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:04::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:04::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:25:04::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:04::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-16.20:25:15::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-16.20:25:15::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-16.20:25:15::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-16.20:25:15::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-16.20:25:15::SCWSystem::Not a boot domain 
LOG::2025-01-16.20:25:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-16.20:25:15::SCWDomain::Generating domain artifcats
TRACE::2025-01-16.20:25:15::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-16.20:25:15::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-16.20:25:15::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:15::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:15::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:15::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:15::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:15::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-16.20:25:15::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-16.20:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:15::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:15::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:25:15::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:15::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-16.20:25:15::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:15::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-16.20:25:16::SCWMssOS::doing bsp build ... 
TRACE::2025-01-16.20:25:16::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-16.20:25:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-16.20:25:16::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-16.20:25:16::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:25:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:25:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:25:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:25:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:25:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:25:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:25:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:25:16::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:25:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:25:16::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-16.20:25:16::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-16.20:25:16::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-16.20:25:16::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-16.20:25:16::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:25:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:25:16::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:25:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:25:16::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:25:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:25:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:25:16::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:25:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:25:16::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:25:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:25:16::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-16.20:25:16::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-16.20:25:16::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:25:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-16.20:25:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-16.20:25:17::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:25:17::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-16.20:25:17::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-16.20:25:17::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-16.20:25:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-16.20:25:17::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-16.20:25:17::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-16.20:25:17::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-16.20:25:17::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-16.20:25:17::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-16.20:25:17::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-16.20:25:17::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-16.20:25:17::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-16.20:25:17::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-16.20:25:17::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-16.20:25:17::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-16.20:25:17::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-16.20:25:17::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-16.20:25:17::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-16.20:25:17::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-16.20:25:17::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-16.20:25:17::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-16.20:25:17::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-16.20:25:17::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-16.20:25:17::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-16.20:25:17::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-16.20:25:17::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-16.20:25:17::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-16.20:25:17::SCWMssOS::Finished building libraries

TRACE::2025-01-16.20:25:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-16.20:25:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-16.20:25:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-16.20:25:17::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-16.20:25:17::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-16.20:25:17::SCWPlatform::Started preparing the platform 
TRACE::2025-01-16.20:25:17::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-16.20:25:17::SCWSystem::dir created 
TRACE::2025-01-16.20:25:17::SCWSystem::Writing the bif 
TRACE::2025-01-16.20:25:17::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-16.20:25:17::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-16.20:25:17::SCWPlatform::Completed generating the platform
TRACE::2025-01-16.20:25:17::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:25:17::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:17::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:25:17::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:17::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:17::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:17::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:17::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:17::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-16.20:25:17::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-16.20:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:17::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:17::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:25:17::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:17::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-16.20:25:17::SCWPlatform::updated the xpfm file.
TRACE::2025-01-16.20:25:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:18::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:18::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:25:18::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:25:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:25:18::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_5
TRACE::2025-01-16.20:25:18::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_5
TRACE::2025-01-16.20:25:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:25:18::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:25:18::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:25:18::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:26::SCWPlatform::Clearing the existing platform
TRACE::2025-01-16.20:34:26::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-16.20:34:26::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:26::SCWSystem::Clearing the domains completed.
TRACE::2025-01-16.20:34:26::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-16.20:34:26::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:26::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:26::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:26::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:26::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:26::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:26::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:26::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:26::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:26::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:34:27::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-16.20:34:27::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-16.20:34:27::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:27::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:27::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:27::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:27::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:27::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-16.20:34:27::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:27::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:27::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:27::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:34:27::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.20:34:27::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:27::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:34:27::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:34:27::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:34:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-16.20:34:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:27::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:27::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:27::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:27::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:34:27::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:27::SCWReader::No isolation master present  
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:34:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:34:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:29::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:29::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:29::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:29::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_7
TRACE::2025-01-16.20:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:29::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:29::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:34:29::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:34:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:29::SCWPlatform::update - Opened existing hwdb ads8681_block_1_wrapper_8
TRACE::2025-01-16.20:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:29::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:34:29::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:34:29::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:34:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:34:29::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:29::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:29::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:34:30::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_9
TRACE::2025-01-16.20:34:30::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:34:30::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:30::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:34:30::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:30::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:30::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:30::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:30::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:30::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-16.20:34:30::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_9
TRACE::2025-01-16.20:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:30::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:30::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:34:30::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:30::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-16.20:34:39::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-16.20:34:39::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-16.20:34:39::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-16.20:34:39::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-16.20:34:39::SCWSystem::Not a boot domain 
LOG::2025-01-16.20:34:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-16.20:34:39::SCWDomain::Generating domain artifcats
TRACE::2025-01-16.20:34:39::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-16.20:34:39::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-16.20:34:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-16.20:34:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_9
TRACE::2025-01-16.20:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:39::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:39::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:34:39::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:39::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-16.20:34:39::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:39::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-16.20:34:39::SCWMssOS::doing bsp build ... 
TRACE::2025-01-16.20:34:39::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-16.20:34:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-16.20:34:39::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-16.20:34:39::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:34:39::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:34:39::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:34:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:34:39::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:34:39::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:34:39::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:34:39::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:34:39::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:34:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:34:39::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-16.20:34:39::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-16.20:34:39::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-16.20:34:39::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-16.20:34:39::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:34:39::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:34:39::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:34:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:34:39::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:34:39::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:34:39::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:34:39::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:34:39::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:34:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:34:39::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-16.20:34:39::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-16.20:34:39::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:34:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-16.20:34:39::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-16.20:34:39::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:34:40::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-16.20:34:40::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-16.20:34:40::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-16.20:34:40::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-16.20:34:40::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-16.20:34:40::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-16.20:34:40::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-16.20:34:40::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-16.20:34:40::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-16.20:34:40::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-16.20:34:40::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-16.20:34:40::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-16.20:34:40::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-16.20:34:40::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-16.20:34:40::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-16.20:34:40::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-16.20:34:40::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-16.20:34:40::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-16.20:34:40::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-16.20:34:40::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-16.20:34:40::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-16.20:34:40::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-16.20:34:40::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-16.20:34:40::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-16.20:34:40::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-16.20:34:40::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-16.20:34:40::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-16.20:34:40::SCWMssOS::Finished building libraries

TRACE::2025-01-16.20:34:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-16.20:34:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-16.20:34:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-16.20:34:40::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-16.20:34:40::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-16.20:34:40::SCWPlatform::Started preparing the platform 
TRACE::2025-01-16.20:34:40::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-16.20:34:40::SCWSystem::dir created 
TRACE::2025-01-16.20:34:40::SCWSystem::Writing the bif 
TRACE::2025-01-16.20:34:40::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-16.20:34:40::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-16.20:34:40::SCWPlatform::Completed generating the platform
TRACE::2025-01-16.20:34:40::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:34:40::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:40::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:34:40::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:40::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:40::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:40::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:40::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:40::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-16.20:34:40::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_9
TRACE::2025-01-16.20:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:40::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:40::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:34:40::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:40::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-16.20:34:40::SCWPlatform::updated the xpfm file.
TRACE::2025-01-16.20:34:41::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:41::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:41::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:41::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:34:41::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:34:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:34:41::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_9
TRACE::2025-01-16.20:34:41::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_9
TRACE::2025-01-16.20:34:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:34:41::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:34:41::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:34:41::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWPlatform::Clearing the existing platform
TRACE::2025-01-16.20:46:39::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-16.20:46:39::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWSystem::Clearing the domains completed.
TRACE::2025-01-16.20:46:39::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:39::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:46:39::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-16.20:46:39::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-16.20:46:39::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:39::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-16.20:46:39::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:46:39::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.20:46:39::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:46:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:46:39::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:46:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-16.20:46:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:39::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:46:39::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:39::SCWReader::No isolation master present  
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:46:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:46:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:42::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:42::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:42::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:42::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_11
TRACE::2025-01-16.20:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:42::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:42::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:46:42::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:46:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:42::SCWPlatform::update - Opened existing hwdb ads8681_block_1_wrapper_12
TRACE::2025-01-16.20:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:42::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:46:42::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:46:42::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:46:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:46:42::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:46:42::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_13
TRACE::2025-01-16.20:46:42::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:46:42::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:42::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:46:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:42::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_13
TRACE::2025-01-16.20:46:42::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_13
TRACE::2025-01-16.20:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:42::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:42::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:46:42::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:42::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-16.20:46:52::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-16.20:46:52::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-16.20:46:52::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-16.20:46:52::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-16.20:46:52::SCWSystem::Not a boot domain 
LOG::2025-01-16.20:46:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-16.20:46:52::SCWDomain::Generating domain artifcats
TRACE::2025-01-16.20:46:52::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-16.20:46:52::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-16.20:46:52::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:52::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:52::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:52::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:52::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:52::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_13
TRACE::2025-01-16.20:46:52::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_13
TRACE::2025-01-16.20:46:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:52::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:52::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:46:52::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:52::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-16.20:46:52::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:52::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-16.20:46:52::SCWMssOS::doing bsp build ... 
TRACE::2025-01-16.20:46:52::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-16.20:46:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-16.20:46:52::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-16.20:46:52::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:46:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:46:52::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:46:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:46:52::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:46:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:46:52::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:46:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:46:52::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:46:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:46:52::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-16.20:46:52::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-16.20:46:52::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-16.20:46:52::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-16.20:46:52::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:46:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:46:52::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:46:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:46:52::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:46:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:46:52::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:46:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:46:52::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:46:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:46:52::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-16.20:46:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-16.20:46:52::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:46:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-16.20:46:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-16.20:46:52::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:46:53::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-16.20:46:53::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-16.20:46:53::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-16.20:46:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-16.20:46:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-16.20:46:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-16.20:46:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-16.20:46:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-16.20:46:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-16.20:46:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-16.20:46:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-16.20:46:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-16.20:46:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-16.20:46:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-16.20:46:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-16.20:46:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-16.20:46:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-16.20:46:53::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-16.20:46:53::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-16.20:46:53::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-16.20:46:53::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-16.20:46:53::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-16.20:46:53::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-16.20:46:53::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-16.20:46:53::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-16.20:46:53::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-16.20:46:53::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-16.20:46:54::SCWMssOS::Finished building libraries

TRACE::2025-01-16.20:46:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-16.20:46:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-16.20:46:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-16.20:46:54::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-16.20:46:54::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-16.20:46:54::SCWPlatform::Started preparing the platform 
TRACE::2025-01-16.20:46:54::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-16.20:46:54::SCWSystem::dir created 
TRACE::2025-01-16.20:46:54::SCWSystem::Writing the bif 
TRACE::2025-01-16.20:46:54::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-16.20:46:54::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-16.20:46:54::SCWPlatform::Completed generating the platform
TRACE::2025-01-16.20:46:54::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:46:54::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:54::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:46:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_13
TRACE::2025-01-16.20:46:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_13
TRACE::2025-01-16.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:46:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:54::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-16.20:46:54::SCWPlatform::updated the xpfm file.
TRACE::2025-01-16.20:46:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:46:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:46:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:46:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_13
TRACE::2025-01-16.20:46:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_13
TRACE::2025-01-16.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:46:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:46:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:46:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWPlatform::Clearing the existing platform
TRACE::2025-01-16.20:56:39::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-16.20:56:39::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWSystem::Clearing the domains completed.
TRACE::2025-01-16.20:56:39::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:39::SCWPlatform::Removing the HwDB with name /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:56:39::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-16.20:56:39::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-16.20:56:39::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:39::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-16.20:56:39::SCWMssOS::No sw design opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWMssOS::Adding the swdes entry /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:56:39::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.20:56:39::SCWMssOS::Opened the sw design.  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:56:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:56:39::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:56:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-16.20:56:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:39::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:39::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:56:39::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:39::SCWReader::No isolation master present  
TRACE::2025-01-16.20:56:41::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:41::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:41::SCWPlatform:: Platform location is /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:56:41::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:56:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:42::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:42::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:42::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:42::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_15
TRACE::2025-01-16.20:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:42::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:42::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:56:42::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa
TRACE::2025-01-16.20:56:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/tempdsa/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:42::SCWPlatform::update - Opened existing hwdb ads8681_block_1_wrapper_16
TRACE::2025-01-16.20:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:42::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-16.20:56:42::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-16.20:56:42::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:56:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-01-16.20:56:42::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.20:56:42::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper_17
TRACE::2025-01-16.20:56:42::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:56:42::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:42::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:56:42::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:42::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:42::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_17
TRACE::2025-01-16.20:56:42::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_17
TRACE::2025-01-16.20:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:42::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:42::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:56:42::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:42::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-16.20:56:51::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-16.20:56:51::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-16.20:56:51::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-16.20:56:51::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-16.20:56:51::SCWSystem::Not a boot domain 
LOG::2025-01-16.20:56:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-16.20:56:51::SCWDomain::Generating domain artifcats
TRACE::2025-01-16.20:56:51::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-16.20:56:51::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-16.20:56:51::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:51::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:51::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:51::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:51::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:51::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_17
TRACE::2025-01-16.20:56:51::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_17
TRACE::2025-01-16.20:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:51::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:51::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:56:51::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:51::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-16.20:56:51::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:51::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-01-16.20:56:52::SCWMssOS::doing bsp build ... 
TRACE::2025-01-16.20:56:52::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-16.20:56:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-16.20:56:52::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-16.20:56:52::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:56:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:56:52::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:56:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:56:52::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:56:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:56:52::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-16.20:56:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-16.20:56:52::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-16.20:56:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-16.20:56:52::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-16.20:56:52::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-16.20:56:52::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-16.20:56:52::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-16.20:56:52::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:56:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:56:52::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:56:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:56:52::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:56:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:56:52::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-16.20:56:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-16.20:56:52::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-16.20:56:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-16.20:56:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-16.20:56:52::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-16.20:56:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-16.20:56:52::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-16.20:56:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-16.20:56:53::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-16.20:56:53::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-16.20:56:53::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-16.20:56:53::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-16.20:56:53::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-16.20:56:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-16.20:56:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-16.20:56:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-16.20:56:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-16.20:56:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-16.20:56:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-16.20:56:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-16.20:56:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-16.20:56:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-16.20:56:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-16.20:56:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-16.20:56:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-16.20:56:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-16.20:56:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-16.20:56:53::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-16.20:56:53::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-16.20:56:53::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-16.20:56:53::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-16.20:56:53::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-16.20:56:53::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-16.20:56:53::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-16.20:56:53::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-16.20:56:53::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-16.20:56:53::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-16.20:56:53::SCWMssOS::Finished building libraries

TRACE::2025-01-16.20:56:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-16.20:56:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-16.20:56:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-16.20:56:53::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-16.20:56:53::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-16.20:56:53::SCWPlatform::Started preparing the platform 
TRACE::2025-01-16.20:56:53::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-16.20:56:53::SCWSystem::dir created 
TRACE::2025-01-16.20:56:53::SCWSystem::Writing the bif 
TRACE::2025-01-16.20:56:53::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-16.20:56:53::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-16.20:56:53::SCWPlatform::Completed generating the platform
TRACE::2025-01-16.20:56:53::SCWMssOS::Saving the mss changes /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-16.20:56:53::SCWMssOS::Writing the mss file completed /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:53::SCWMssOS::Commit changes completed.
TRACE::2025-01-16.20:56:53::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:53::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:53::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:53::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:53::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:53::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_17
TRACE::2025-01-16.20:56:53::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_17
TRACE::2025-01-16.20:56:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:53::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:53::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:56:53::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:53::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-16.20:56:53::SCWPlatform::updated the xpfm file.
TRACE::2025-01-16.20:56:54::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:54::SCWPlatform::DSA given /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:54::SCWPlatform::DSA absoulate path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:54::SCWPlatform::DSA directory /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw
TRACE::2025-01-16.20:56:54::SCWPlatform:: Platform Path /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-16.20:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.20:56:54::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper_17
TRACE::2025-01-16.20:56:54::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper_17
TRACE::2025-01-16.20:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.20:56:54::SCWMssOS::Checking the sw design at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.20:56:54::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-16.20:56:54::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/Workbench/FPGA/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:16::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:16::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:16::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:17::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:38:17::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:38:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-19.15:38:18::SCWPlatform::Opened new HwDB with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWReader::Active system found as  ads8681_platform
TRACE::2025-01-19.15:38:18::SCWReader::Handling sysconfig ads8681_platform
TRACE::2025-01-19.15:38:18::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:38:18::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:38:18::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:38:18::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:38:18::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:38:18::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-19.15:38:18::SCWMssOS::No sw design opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:18::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:18::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:18::SCWMssOS::Adding the swdes entry /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-19.15:38:18::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-19.15:38:18::SCWMssOS::Opened the sw design.  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:18::SCWMssOS::Saving the mss changes /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-19.15:38:18::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-19.15:38:18::SCWMssOS::Commit changes completed.
TRACE::2025-01-19.15:38:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-19.15:38:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:38:18::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:38:18::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:38:18::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:18::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-19.15:38:18::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:18::SCWReader::No isolation master present  
TRACE::2025-01-19.15:38:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:38:20::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:38:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:38:20::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-19.15:38:20::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::In reload Mss file.
TRACE::2025-01-19.15:38:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:38:20::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:38:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:38:20::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-19.15:38:20::SCWMssOS::No sw design opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::Adding the swdes entry /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-19.15:38:20::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-19.15:38:20::SCWMssOS::Opened the sw design.  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::Saving the mss changes /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-19.15:38:20::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-19.15:38:20::SCWMssOS::Commit changes completed.
TRACE::2025-01-19.15:38:20::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:38:20::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:38:20::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:20::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:38:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:38:20::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-19.15:38:20::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:38:20::SCWMssOS::Removing the swdes entry for  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
LOG::2025-01-19.15:39:14::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-19.15:39:14::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-19.15:39:14::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-19.15:39:14::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-19.15:39:14::SCWSystem::Not a boot domain 
LOG::2025-01-19.15:39:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-19.15:39:14::SCWDomain::Generating domain artifcats
TRACE::2025-01-19.15:39:14::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-19.15:39:14::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-19.15:39:14::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:14::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:14::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:14::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:39:14::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:39:14::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:39:14::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:39:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:39:14::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-19.15:39:14::SCWMssOS::No sw design opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:14::SCWMssOS::mss exists loading the mss file  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:14::SCWMssOS::Opened the sw design from mss  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:14::SCWMssOS::Adding the swdes entry /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-01-19.15:39:14::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-19.15:39:14::SCWMssOS::Opened the sw design.  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:14::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-19.15:39:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-19.15:39:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-19.15:39:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-01-19.15:39:14::SCWMssOS::skipping the bsp build ... 
TRACE::2025-01-19.15:39:14::SCWMssOS::Copying to export directory.
TRACE::2025-01-19.15:39:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-19.15:39:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-19.15:39:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-19.15:39:14::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-19.15:39:14::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-19.15:39:14::SCWPlatform::Started preparing the platform 
TRACE::2025-01-19.15:39:14::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-19.15:39:14::SCWSystem::dir created 
TRACE::2025-01-19.15:39:14::SCWSystem::Writing the bif 
TRACE::2025-01-19.15:39:14::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-19.15:39:14::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-19.15:39:14::SCWPlatform::Completed generating the platform
TRACE::2025-01-19.15:39:14::SCWMssOS::Saving the mss changes /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-19.15:39:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-19.15:39:14::SCWMssOS::Commit changes completed.
TRACE::2025-01-19.15:39:14::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:14::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:14::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:14::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:39:14::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:39:14::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:39:14::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:39:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:39:14::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:14::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-19.15:39:14::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:14::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-19.15:39:14::SCWPlatform::updated the xpfm file.
TRACE::2025-01-19.15:39:15::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:15::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:15::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:15::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:39:15::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:39:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:39:15::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:39:15::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:39:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:39:15::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:39:15::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-19.15:39:15::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:45:10::SCWMssOS::cleaning the bsp 
TRACE::2025-01-19.15:45:10::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-19.15:45:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-19.15:45:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-19.15:45:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-01-19.15:45:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-19.15:45:10::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-19.15:45:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-19.15:45:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-19.15:45:10::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-19.15:45:16::SCWMssOS::cleaning the bsp 
TRACE::2025-01-19.15:45:16::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-19.15:45:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-19.15:45:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-19.15:45:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-01-19.15:45:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-19.15:45:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-19.15:45:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-19.15:45:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-19.15:45:16::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-01-19.15:55:37::SCWPlatform::Started generating the artifacts platform ads8681_platform
TRACE::2025-01-19.15:55:37::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-19.15:55:37::SCWPlatform::Started generating the artifacts for system configuration ads8681_platform
LOG::2025-01-19.15:55:37::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-19.15:55:37::SCWSystem::Not a boot domain 
LOG::2025-01-19.15:55:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-19.15:55:37::SCWDomain::Generating domain artifcats
TRACE::2025-01-19.15:55:37::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-19.15:55:37::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-19.15:55:37::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:37::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:37::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:37::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:55:37::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:55:37::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:55:37::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:55:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:55:37::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:55:37::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-19.15:55:37::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:55:37::SCWMssOS::Completed writing the mss file at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp
TRACE::2025-01-19.15:55:37::SCWMssOS::Mss edits present, copying mssfile into export location /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:55:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-19.15:55:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-19.15:55:37::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-19.15:55:37::SCWMssOS::doing bsp build ... 
TRACE::2025-01-19.15:55:37::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-01-19.15:55:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-01-19.15:55:37::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-01-19.15:55:37::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-01-19.15:55:37::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-19.15:55:37::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-19.15:55:37::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-19.15:55:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-19.15:55:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-19.15:55:37::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:37::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-19.15:55:37::SCWMssOS::Running Make include in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-19.15:55:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-19.15:55:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-19.15:55:37::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-19.15:55:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-19.15:55:37::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:37::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-19.15:55:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-01-19.15:55:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-
TRACE::2025-01-19.15:55:37::SCWMssOS::sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-01-19.15:55:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-s
TRACE::2025-01-19.15:55:37::SCWMssOS::qrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-01-19.15:55:37::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-f
TRACE::2025-01-19.15:55:37::SCWMssOS::loat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:38::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-19.15:55:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-01-19.15:55:38::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-fl
TRACE::2025-01-19.15:55:38::SCWMssOS::oat-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2025-01-19.15:55:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_10/src

TRACE::2025-01-19.15:55:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-19.15:55:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-19.15:55:38::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-19.15:55:38::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-19.15:55:38::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_11/src

TRACE::2025-01-19.15:55:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-19.15:55:38::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-19.15:55:38::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_18/src

TRACE::2025-01-19.15:55:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/spi_v4_12/src

TRACE::2025-01-19.15:55:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-01-19.15:55:38::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqr
TRACE::2025-01-19.15:55:38::SCWMssOS::t" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:38::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-01-19.15:55:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float-sqrt
TRACE::2025-01-19.15:55:38::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_1/src

TRACE::2025-01-19.15:55:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-01-19.15:55:38::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-floa
TRACE::2025-01-19.15:55:38::SCWMssOS::t-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src

TRACE::2025-01-19.15:55:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-01-19.15:55:38::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-float-convert -mxl-float
TRACE::2025-01-19.15:55:38::SCWMssOS::-sqrt" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-01-19.15:55:39::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-01-19.15:55:39::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-01-19.15:55:39::SCWMssOS::make --no-print-directory archive

TRACE::2025-01-19.15:55:39::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-01-19.15:55:39::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-01-19.15:55:39::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-01-19.15:55:39::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-01-19.15:55:39::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-01-19.15:55:39::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-01-19.15:55:39::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-01-19.15:55:39::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-01-19.15:55:39::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-01-19.15:55:39::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-01-19.15:55:39::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-01-19.15:55:39::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-01-19.15:55:39::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-01-19.15:55:39::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2025-01-19.15:55:39::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2025-01-19.15:55:39::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2025-01-19.15:55:39::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2025-01-19.15:55:39::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2025-01-19.15:55:39::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2025-01-19.15:55:39::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2025-01-19.15:55:39::SCWMssOS::e_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xspi_self
TRACE::2025-01-19.15:55:39::SCWMssOS::test.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-01-19.15:55:39::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-01-19.15:55:39::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-01-19.15:55:39::SCWMssOS::Finished building libraries

TRACE::2025-01-19.15:55:39::SCWMssOS::Copying to export directory.
TRACE::2025-01-19.15:55:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-19.15:55:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-19.15:55:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-19.15:55:39::SCWSystem::Completed Processing the sysconfig ads8681_platform
LOG::2025-01-19.15:55:39::SCWPlatform::Completed generating the artifacts for system configuration ads8681_platform
TRACE::2025-01-19.15:55:39::SCWPlatform::Started preparing the platform 
TRACE::2025-01-19.15:55:39::SCWSystem::Writing the bif file for system config ads8681_platform
TRACE::2025-01-19.15:55:39::SCWSystem::dir created 
TRACE::2025-01-19.15:55:39::SCWSystem::Writing the bif 
TRACE::2025-01-19.15:55:39::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-19.15:55:39::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-19.15:55:39::SCWPlatform::Completed generating the platform
TRACE::2025-01-19.15:55:39::SCWMssOS::Saving the mss changes /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:55:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-01-19.15:55:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-01-19.15:55:39::SCWMssOS::Commit changes completed.
TRACE::2025-01-19.15:55:39::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:39::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:39::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:39::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:55:39::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:55:39::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:55:39::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:55:39::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:55:39::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-19.15:55:39::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:55:39::SCWWriter::formatted JSON is {
	"platformName":	"ads8681_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ads8681_platform",
	"platHandOff":	"/home/grzegorz/git/Workbench/FPGA/vivado/ADS8681/ads8681_block_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ads8681_block_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ads8681_platform",
	"systems":	[{
			"systemName":	"ads8681_platform",
			"systemDesc":	"ads8681_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ads8681_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"09322881d858469ab7a520a6315e0d4e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-19.15:55:39::SCWPlatform::updated the xpfm file.
TRACE::2025-01-19.15:55:40::SCWPlatform::Trying to open the hw design at /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:40::SCWPlatform::DSA given /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:40::SCWPlatform::DSA absoulate path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:40::SCWPlatform::DSA directory /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw
TRACE::2025-01-19.15:55:40::SCWPlatform:: Platform Path /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/hw/ads8681_block_1_wrapper.xsa
TRACE::2025-01-19.15:55:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-19.15:55:40::SCWPlatform::Trying to set the existing hwdb with name ads8681_block_1_wrapper
TRACE::2025-01-19.15:55:40::SCWPlatform::Opened existing hwdb ads8681_block_1_wrapper
TRACE::2025-01-19.15:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-19.15:55:40::SCWMssOS::Checking the sw design at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.15:55:40::SCWMssOS::DEBUG:  swdes dump  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-01-19.15:55:40::SCWMssOS::Sw design exists and opened at  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2025-01-19.22:42:18::SCWMssOS::cleaning the bsp 
TRACE::2025-01-19.22:42:18::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-19.22:42:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-19.22:42:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-19.22:42:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-01-19.22:42:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-19.22:42:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-19.22:42:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-19.22:42:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-19.22:42:18::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2025-01-19.22:42:24::SCWMssOS::cleaning the bsp 
TRACE::2025-01-19.22:42:24::SCWMssOS::System Command Ran  cd  /home/grzegorz/git/ADS8681_Test/Software/FPGA/ARTY_A7/vitis/ads8681_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2025-01-19.22:42:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-01-19.22:42:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-01-19.22:42:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-01-19.22:42:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-01-19.22:42:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2025-01-19.22:42:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2025-01-19.22:42:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-01-19.22:42:24::SCWMssOS::rm -f microblaze_0/lib/libxil.a

