$date
	Sun Oct 23 05:33:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#372882
b1101 &
b1101 %
1$
b1101 !
1"
#372883
0"
#372886
b101000 &
b101000 %
#372890
b10100 &
b10100 %
#372894
b1010 &
b1010 %
#372898
b101 &
b101 %
#372902
b10000 &
b10000 %
#372906
b1000 &
b1000 %
#372910
b100 &
b100 %
#372914
b10 &
b10 %
#372918
b1 &
1#
b1 %
#372922
b0 &
b0 %
0#
0$
#1320052
b110 !
1"
#1320054
b110 &
b110 %
1$
#1320055
0"
#1320058
b11 &
b11 %
#1320062
b1010 &
b1010 %
#1320066
b101 &
b101 %
#1320070
b10000 &
b10000 %
#1320074
b1000 &
b1000 %
#1320078
b100 &
b100 %
#1320082
b10 &
b10 %
#1320086
b1 &
1#
b1 %
#1320090
b0 &
b0 %
0#
0$
#2364299
b11100 !
1"
#2364302
b11100 &
b11100 %
1$
#2364303
0"
#2364306
b1110 &
b1110 %
#2364310
b111 &
b111 %
#2364314
b10110 &
b10110 %
#2364318
b1011 &
b1011 %
#2364322
b100010 &
b100010 %
#2364326
b10001 &
b10001 %
#2364330
b110100 &
b110100 %
#2364334
b11010 &
b11010 %
#2364338
b1101 &
b1101 %
#2364342
b101000 &
b101000 %
#2364346
b10100 &
b10100 %
#2364350
b1010 &
b1010 %
#2364354
b101 &
b101 %
#2364358
b10000 &
b10000 %
#2364362
b1000 &
b1000 %
#2364366
b100 &
b100 %
#2364370
b10 &
b10 %
#2364374
b1 &
1#
b1 %
#2364378
b0 &
b0 %
0#
0$
#4500012
