
---------- Begin Simulation Statistics ----------
final_tick                               141015078500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150857                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668700                       # Number of bytes of host memory used
host_op_rate                                   150862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   662.88                       # Real time elapsed on the host
host_tick_rate                              212731384                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100002967                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.141015                       # Number of seconds simulated
sim_ticks                                141015078500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100002967                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.820302                       # CPI: cycles per instruction
system.cpu.discardedOps                          2181                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       183797612                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.354572                       # IPC: instructions per cycle
system.cpu.numCycles                        282030157                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                68435612     68.43%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                     60      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      10      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                7      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::MemRead               20869810     20.87%     89.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10697466     10.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100002967                       # Class of committed instruction
system.cpu.tickCycles                        98232545                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1180609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2394480                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1212377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2426271                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            494                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  494707                       # Number of BP lookups
system.cpu.branchPred.condPredicted            493139                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               684                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               491108                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  490265                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.828347                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     476                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             284                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                143                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              141                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     28151497                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28151497                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     28151524                       # number of overall hits
system.cpu.dcache.overall_hits::total        28151524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2426446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2426446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2426459                       # number of overall misses
system.cpu.dcache.overall_misses::total       2426459                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 195650816500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 195650816500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 195650816500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 195650816500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     30577943                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30577943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     30577983                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30577983                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.079353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.079353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80632.668726                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80632.668726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80632.236729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80632.236729                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1212184                       # number of writebacks
system.cpu.dcache.writebacks::total           1212184                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1213173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1213173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1213173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1213173                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1213273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1213273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1213282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1213282                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  98924203000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  98924203000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  98924975000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  98924975000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.039678                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039678                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039678                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039678                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81534.990888                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81534.990888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81535.022361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81535.022361                       # average overall mshr miss latency
system.cpu.dcache.replacements                1212259                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19899459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19899459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7529500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7529500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19899552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19899552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80962.365591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80962.365591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6877000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79965.116279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79965.116279                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8252038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8252038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2426353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2426353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 195643287000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 195643287000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10678391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10678391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80632.656089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80632.656089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1213166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1213166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1213187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1213187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  98917326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  98917326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81535.102173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81535.102173                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.325000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.325000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       772000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       772000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.225000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.225000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        73000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        73000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.265428                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29364854                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1213283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.202807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.265428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999283                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999283                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          771                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62369345                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62369345                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            68211607                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           20968540                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10734444                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7842312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7842312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7842312                       # number of overall hits
system.cpu.icache.overall_hits::total         7842312                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          611                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            611                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          611                       # number of overall misses
system.cpu.icache.overall_misses::total           611                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46692000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46692000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46692000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46692000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7842923                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7842923                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7842923                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7842923                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76418.985270                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76418.985270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76418.985270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76418.985270                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          118                       # number of writebacks
system.cpu.icache.writebacks::total               118                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          611                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          611                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          611                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          611                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46081000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46081000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75418.985270                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75418.985270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75418.985270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75418.985270                       # average overall mshr miss latency
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7842312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7842312                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          611                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           611                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7842923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7842923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76418.985270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76418.985270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46081000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46081000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75418.985270                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75418.985270                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.915159                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7842923                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12836.207856                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.915159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          62743995                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         62743995                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 141015078500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100002967                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                       19                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                   9                       # number of overall hits
system.l2.overall_hits::total                      19                       # number of overall hits
system.l2.demand_misses::.cpu.inst                601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1213274                       # number of demand (read+write) misses
system.l2.demand_misses::total                1213875                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               601                       # number of overall misses
system.l2.overall_misses::.cpu.data           1213274                       # number of overall misses
system.l2.overall_misses::total               1213875                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45055500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  97105014500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97150070000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45055500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  97105014500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97150070000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1213283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1213894                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1213283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1213894                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.983633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.983633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74967.554077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80035.519182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80033.009989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74967.554077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80035.519182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80033.009989                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1180439                       # number of writebacks
system.l2.writebacks::total                   1180439                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1213270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1213871                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1213270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1213871                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39045500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  84972046000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  85011091500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39045500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  84972046000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  85011091500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.983633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.983633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64967.554077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70035.561746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70033.052524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64967.554077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70035.561746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70033.052524                       # average overall mshr miss latency
system.l2.replacements                        1181103                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1212184                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1212184                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1212184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1212184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              112                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          112                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1213187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1213187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  97097545500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   97097545500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1213187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1213187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80035.102173                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80035.102173                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1213187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1213187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  84965675500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  84965675500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70035.102173                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70035.102173                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45055500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45055500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.983633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.983633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74967.554077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74967.554077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39045500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39045500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.983633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64967.554077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64967.554077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7469000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7469000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.906250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.906250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85850.574713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85850.574713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           83                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           83                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6370500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6370500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.864583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.864583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76753.012048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76753.012048                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32354.041920                       # Cycle average of tags in use
system.l2.tags.total_refs                     2426250                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1213871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998771                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        14.437246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32339.604674                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.986926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987367                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24173                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20623903                       # Number of tag accesses
system.l2.tags.data_accesses                 20623903                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1180439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1213270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000079798500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        73776                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        73776                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3567403                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1111401                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1213871                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1180439                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1213871                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1180439                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1213871                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1180439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1213781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  73777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        73776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.453386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.003154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    121.448981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        73775    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         73776                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        73776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            73776    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         73776                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                77687744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75548096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    550.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    535.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  141015058000                       # Total gap between requests
system.mem_ctrls.avgGap                      58895.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        38464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     77649280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     75546624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 272765.156812645379                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 550645227.630745887756                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 535734368.293104171753                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          601                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1213270                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1180439                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14462750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  35027013750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3400104544000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24064.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28869.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2880372.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        38464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     77649280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      77687744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        38464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        38464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     75548096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     75548096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          601                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1213270                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1213871                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1180439                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1180439                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       272765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    550645228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        550917993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       272765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       272765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    535744807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       535744807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    535744807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       272765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    550645228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1086662800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1213871                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1180416                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        75878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        75841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        75820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        75818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        75847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        75878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        75914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        75936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        75935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        75921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        75954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        75857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        75849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        75839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        75788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        75796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        73760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        73762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        73734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        73729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        73793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        73793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        73856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        73856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        73856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        73856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        73781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        73728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        73728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        73728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        73728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        73728                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             12281395250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            6069355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        35041476500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10117.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28867.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1113893                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1095811                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.76                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       184582                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   830.167535                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   746.395035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.730519                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1858      1.01%      1.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5580      3.02%      4.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        15346      8.31%     12.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10673      5.78%     18.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5699      3.09%     21.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        21391     11.59%     32.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3601      1.95%     34.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4078      2.21%     36.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       116356     63.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       184582                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              77687744                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           75546624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              550.917993                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              535.734368                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.49                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       659121960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       350331630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     4333494480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3081277260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11131130400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33557542740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25890806880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79003705350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   560.250054                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  66376221000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4708600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  69930257500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       658800660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       350157060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     4333544460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3080494260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11131130400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  33556821690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25891414080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79002362610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   560.240532                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  66377997250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4708600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  69928481250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1180439                       # Transaction distribution
system.membus.trans_dist::CleanEvict              170                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1213187                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1213187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           684                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3608351                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3608351                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    153235840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               153235840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1213871                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1213871    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1213871                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7595897500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6397507000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2392623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          118                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1213187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1213187                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           611                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           96                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1340                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3638825                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3640165                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    155229888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              155276544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1181103                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75548096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2394997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014605                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2394486     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    511      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2394997                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 141015078500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2425437500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            916500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1819926496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
