Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 10:48:58 2025
| Host         : CHRIS-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_datapath_timing_summary_routed.rpt -pb fpga_datapath_timing_summary_routed.pb -rpx fpga_datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_datapath
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2090)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4305)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2090)
---------------------------
 There are 2090 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4305)
---------------------------------------------------
 There are 4305 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4321          inf        0.000                      0                 4321           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4321 Endpoints
Min Delay          4321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.709ns  (logic 6.596ns (16.611%)  route 33.113ns (83.389%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       17.707    27.560    datapath_inst/dm_inst/ALURes[0]
    SLICE_X38Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.684 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_81/O
                         net (fo=1, routed)           0.000    27.684    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_81_n_0
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    27.925 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_36/O
                         net (fo=1, routed)           0.000    27.925    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_36_n_0
    SLICE_X38Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    28.023 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_14/O
                         net (fo=1, routed)           1.731    29.754    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_14_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.319    30.073 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_5/O
                         net (fo=1, routed)           0.000    30.073    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_5_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    30.320 r  datapath_inst/dm_inst/RM_reg_0_15_12_12_i_2/O
                         net (fo=2, routed)           0.000    30.320    datapath_inst/dm_inst/RM_reg_0_15_12_12_i_5_0
    SLICE_X14Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    30.418 r  datapath_inst/dm_inst/leds_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.929    31.347    datapath_inst/pc_inst/leds[12]
    SLICE_X15Y24         LUT6 (Prop_lut6_I3_O)        0.319    31.666 r  datapath_inst/pc_inst/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.525    36.191    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    39.709 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    39.709    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.694ns  (logic 6.607ns (16.646%)  route 33.086ns (83.354%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       17.353    27.206    datapath_inst/dm_inst/ALURes[0]
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    27.330 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_81/O
                         net (fo=1, routed)           0.000    27.330    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_81_n_0
    SLICE_X40Y28         MUXF7 (Prop_muxf7_I1_O)      0.245    27.575 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_36/O
                         net (fo=1, routed)           0.000    27.575    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_36_n_0
    SLICE_X40Y28         MUXF8 (Prop_muxf8_I0_O)      0.104    27.679 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_14/O
                         net (fo=1, routed)           1.564    29.243    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_14_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.316    29.559 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_5/O
                         net (fo=1, routed)           0.000    29.559    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_5_n_0
    SLICE_X28Y20         MUXF7 (Prop_muxf7_I1_O)      0.245    29.804 r  datapath_inst/dm_inst/RM_reg_0_15_15_15_i_2/O
                         net (fo=2, routed)           0.000    29.804    datapath_inst/dm_inst/RM_reg_0_15_15_15_i_5_0
    SLICE_X28Y20         MUXF8 (Prop_muxf8_I0_O)      0.104    29.908 r  datapath_inst/dm_inst/leds_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           1.185    31.093    datapath_inst/pc_inst/leds[15]_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.316    31.409 r  datapath_inst/pc_inst/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.763    36.172    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    39.694 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    39.694    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.670ns  (logic 6.549ns (16.510%)  route 33.121ns (83.490%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       17.203    27.056    datapath_inst/dm_inst/ALURes[0]
    SLICE_X42Y27         LUT6 (Prop_lut6_I4_O)        0.124    27.180 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_83/O
                         net (fo=1, routed)           0.000    27.180    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_83_n_0
    SLICE_X42Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    27.394 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_37/O
                         net (fo=1, routed)           0.000    27.394    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_37_n_0
    SLICE_X42Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    27.482 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_14/O
                         net (fo=1, routed)           1.699    29.181    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_14_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I3_O)        0.319    29.500 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_5/O
                         net (fo=1, routed)           0.000    29.500    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_5_n_0
    SLICE_X15Y19         MUXF7 (Prop_muxf7_I1_O)      0.245    29.745 r  datapath_inst/dm_inst/RM_reg_0_15_13_13_i_2/O
                         net (fo=2, routed)           0.000    29.745    datapath_inst/dm_inst/RM_reg_0_15_13_13_i_5_0
    SLICE_X15Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    29.849 r  datapath_inst/dm_inst/leds_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           1.474    31.323    datapath_inst/pc_inst/leds[13]
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.316    31.639 r  datapath_inst/pc_inst/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.524    36.163    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    39.670 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    39.670    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.820ns  (logic 6.594ns (17.436%)  route 31.226ns (82.564%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       16.782    26.636    datapath_inst/dm_inst/ALURes[0]
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.760 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_80/O
                         net (fo=1, routed)           0.000    26.760    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_80_n_0
    SLICE_X39Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    26.998 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_36/O
                         net (fo=1, routed)           0.000    26.998    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_36_n_0
    SLICE_X39Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    27.102 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_14/O
                         net (fo=1, routed)           1.140    28.242    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_14_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.316    28.558 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_5/O
                         net (fo=1, routed)           0.000    28.558    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_5_n_0
    SLICE_X15Y18         MUXF7 (Prop_muxf7_I1_O)      0.245    28.803 r  datapath_inst/dm_inst/RM_reg_0_15_14_14_i_2/O
                         net (fo=2, routed)           0.000    28.803    datapath_inst/dm_inst/RM_reg_0_15_14_14_i_5_0
    SLICE_X15Y18         MUXF8 (Prop_muxf8_I0_O)      0.104    28.907 r  datapath_inst/dm_inst/leds_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.184    30.091    datapath_inst/pc_inst/leds[14]_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.316    30.407 r  datapath_inst/pc_inst/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.898    34.305    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    37.820 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    37.820    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.721ns  (logic 6.567ns (17.410%)  route 31.154ns (82.590%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       17.067    26.920    datapath_inst/dm_inst/ALURes[0]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.044 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_83/O
                         net (fo=1, routed)           0.000    27.044    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_83_n_0
    SLICE_X46Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    27.258 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_37/O
                         net (fo=1, routed)           0.000    27.258    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_37_n_0
    SLICE_X46Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    27.346 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_14/O
                         net (fo=1, routed)           1.540    28.886    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_14_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I3_O)        0.319    29.205 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_5/O
                         net (fo=1, routed)           0.000    29.205    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_5_n_0
    SLICE_X15Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    29.450 r  datapath_inst/dm_inst/RM_reg_0_15_10_10_i_2/O
                         net (fo=2, routed)           0.000    29.450    datapath_inst/dm_inst/RM_reg_0_15_10_10_i_5_0
    SLICE_X15Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    29.554 r  datapath_inst/dm_inst/leds_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           1.001    30.556    datapath_inst/pc_inst/leds[10]
    SLICE_X15Y24         LUT6 (Prop_lut6_I3_O)        0.316    30.872 r  datapath_inst/pc_inst/leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.325    34.196    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    37.721 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.721    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.483ns  (logic 6.550ns (17.475%)  route 30.933ns (82.525%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       17.247    27.100    datapath_inst/dm_inst/ALURes[0]
    SLICE_X46Y27         LUT6 (Prop_lut6_I4_O)        0.124    27.224 r  datapath_inst/dm_inst/RM_reg_0_15_9_9_i_83/O
                         net (fo=1, routed)           0.000    27.224    datapath_inst/dm_inst/RM_reg_0_15_9_9_i_83_n_0
    SLICE_X46Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    27.438 r  datapath_inst/dm_inst/RM_reg_0_15_9_9_i_37/O
                         net (fo=1, routed)           0.000    27.438    datapath_inst/dm_inst/RM_reg_0_15_9_9_i_37_n_0
    SLICE_X46Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    27.526 r  datapath_inst/dm_inst/RM_reg_0_15_9_9_i_14/O
                         net (fo=1, routed)           1.280    28.806    datapath_inst/dm_inst/RM_reg_0_15_9_9_i_14_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I3_O)        0.319    29.125 r  datapath_inst/dm_inst/RM_reg_0_15_9_9_i_5/O
                         net (fo=1, routed)           0.000    29.125    datapath_inst/dm_inst/RM_reg_0_15_9_9_i_5_n_0
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I1_O)      0.245    29.370 r  datapath_inst/dm_inst/RM_reg_0_15_9_9_i_2/O
                         net (fo=2, routed)           0.000    29.370    datapath_inst/dm_inst/RM_reg_0_15_9_9_i_5_0
    SLICE_X15Y16         MUXF8 (Prop_muxf8_I0_O)      0.104    29.474 r  datapath_inst/dm_inst/leds_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.696    30.170    datapath_inst/pc_inst/leds[9]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.316    30.486 r  datapath_inst/pc_inst/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.489    33.975    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    37.483 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.483    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.385ns  (logic 6.590ns (17.627%)  route 30.795ns (82.373%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       17.330    27.183    datapath_inst/dm_inst/ALURes[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124    27.307 r  datapath_inst/dm_inst/RM_reg_0_15_0_0_i_89/O
                         net (fo=1, routed)           0.000    27.307    datapath_inst/dm_inst/RM_reg_0_15_0_0_i_89_n_0
    SLICE_X39Y27         MUXF7 (Prop_muxf7_I1_O)      0.245    27.552 r  datapath_inst/dm_inst/RM_reg_0_15_0_0_i_44/O
                         net (fo=1, routed)           0.000    27.552    datapath_inst/dm_inst/RM_reg_0_15_0_0_i_44_n_0
    SLICE_X39Y27         MUXF8 (Prop_muxf8_I0_O)      0.104    27.656 r  datapath_inst/dm_inst/RM_reg_0_15_0_0_i_22/O
                         net (fo=1, routed)           1.903    29.559    datapath_inst/dm_inst/RM_reg_0_15_0_0_i_22_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.316    29.875 r  datapath_inst/dm_inst/RM_reg_0_15_0_0_i_13/O
                         net (fo=1, routed)           0.000    29.875    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_1_1
    SLICE_X14Y15         MUXF7 (Prop_muxf7_I1_O)      0.247    30.122 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_9/O
                         net (fo=2, routed)           0.000    30.122    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_9_n_0
    SLICE_X14Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    30.220 r  datapath_inst/pc_inst/leds_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.974    31.194    datapath_inst/pc_inst/leds_OBUF[0]_inst_i_3_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I3_O)        0.319    31.513 r  datapath_inst/pc_inst/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.367    33.880    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    37.385 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.385    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.352ns  (logic 6.586ns (17.631%)  route 30.766ns (82.369%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       17.710    27.564    datapath_inst/dm_inst/ALURes[0]
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.688 r  datapath_inst/dm_inst/RM_reg_0_15_7_7_i_82/O
                         net (fo=1, routed)           0.000    27.688    datapath_inst/dm_inst/RM_reg_0_15_7_7_i_82_n_0
    SLICE_X40Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    27.933 r  datapath_inst/dm_inst/RM_reg_0_15_7_7_i_37/O
                         net (fo=1, routed)           0.000    27.933    datapath_inst/dm_inst/RM_reg_0_15_7_7_i_37_n_0
    SLICE_X40Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    28.037 r  datapath_inst/dm_inst/RM_reg_0_15_7_7_i_15/O
                         net (fo=1, routed)           1.482    29.519    datapath_inst/dm_inst/RM_reg_0_15_7_7_i_15_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.316    29.835 r  datapath_inst/dm_inst/RM_reg_0_15_7_7_i_6/O
                         net (fo=1, routed)           0.000    29.835    datapath_inst/pc_inst/RM_reg_0_15_7_7_i_1_0
    SLICE_X14Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    30.082 r  datapath_inst/pc_inst/RM_reg_0_15_7_7_i_2/O
                         net (fo=2, routed)           0.000    30.082    datapath_inst/pc_inst/RM_reg_0_15_7_7_i_2_n_0
    SLICE_X14Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    30.180 r  datapath_inst/pc_inst/leds_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.809    30.989    datapath_inst/pc_inst/leds_OBUF[7]_inst_i_3_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I3_O)        0.319    31.308 r  datapath_inst/pc_inst/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.543    33.851    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    37.352 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    37.352    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.245ns  (logic 6.552ns (17.591%)  route 30.693ns (82.409%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       16.824    26.677    datapath_inst/dm_inst/ALURes[0]
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.801 r  datapath_inst/dm_inst/RM_reg_0_15_11_11_i_83/O
                         net (fo=1, routed)           0.000    26.801    datapath_inst/dm_inst/RM_reg_0_15_11_11_i_83_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    27.018 r  datapath_inst/dm_inst/RM_reg_0_15_11_11_i_37/O
                         net (fo=1, routed)           0.000    27.018    datapath_inst/dm_inst/RM_reg_0_15_11_11_i_37_n_0
    SLICE_X43Y25         MUXF8 (Prop_muxf8_I1_O)      0.094    27.112 r  datapath_inst/dm_inst/RM_reg_0_15_11_11_i_14/O
                         net (fo=1, routed)           1.273    28.385    datapath_inst/dm_inst/RM_reg_0_15_11_11_i_14_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I3_O)        0.316    28.701 r  datapath_inst/dm_inst/RM_reg_0_15_11_11_i_5/O
                         net (fo=1, routed)           0.000    28.701    datapath_inst/pc_inst/RM_reg_0_15_11_11_i_1_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    28.946 r  datapath_inst/pc_inst/RM_reg_0_15_11_11_i_2/O
                         net (fo=2, routed)           0.000    28.946    datapath_inst/pc_inst/RM_reg_0_15_11_11_i_2_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    29.050 r  datapath_inst/pc_inst/leds_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           1.025    30.076    datapath_inst/pc_inst/leds_OBUF[11]_inst_i_3_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.316    30.392 r  datapath_inst/pc_inst/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.349    33.741    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    37.245 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    37.245    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/pc_inst/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.114ns  (logic 6.571ns (17.704%)  route 30.543ns (82.296%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  datapath_inst/pc_inst/pc_out_reg[8]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath_inst/pc_inst/pc_out_reg[8]/Q
                         net (fo=2, routed)           1.094     1.550    datapath_inst/pc_inst/Q[7]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11/O
                         net (fo=25, routed)          1.220     2.894    datapath_inst/pc_inst/RM_reg_0_15_0_0_i_11_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124     3.018 r  datapath_inst/pc_inst/RM_reg_0_15_0_0_i_7/O
                         net (fo=17, routed)          2.148     5.166    datapath_inst/rf_inst/RM_reg_0_15_3_3/DPRA1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.319 f  datapath_inst/rf_inst/RM_reg_0_15_3_3/DP/O
                         net (fo=14, routed)          1.091     6.410    datapath_inst/pc_inst/rd2[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I1_O)        0.331     6.741 r  datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6/O
                         net (fo=7, routed)           1.395     8.136    datapath_inst/pc_inst/leds_OBUF[4]_inst_i_6_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.254 r  datapath_inst/pc_inst/leds_OBUF[2]_inst_i_5/O
                         net (fo=7, routed)           1.273     9.527    datapath_inst/pc_inst/ALURes0_carry_i_11_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.326     9.853 r  datapath_inst/pc_inst/DM[252][7]_i_3/O
                         net (fo=1141, routed)       17.414    27.267    datapath_inst/dm_inst/ALURes[0]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.124    27.391 r  datapath_inst/dm_inst/RM_reg_0_15_1_1_i_83/O
                         net (fo=1, routed)           0.000    27.391    datapath_inst/dm_inst/RM_reg_0_15_1_1_i_83_n_0
    SLICE_X46Y28         MUXF7 (Prop_muxf7_I1_O)      0.214    27.605 r  datapath_inst/dm_inst/RM_reg_0_15_1_1_i_37/O
                         net (fo=1, routed)           0.000    27.605    datapath_inst/dm_inst/RM_reg_0_15_1_1_i_37_n_0
    SLICE_X46Y28         MUXF8 (Prop_muxf8_I1_O)      0.088    27.693 r  datapath_inst/dm_inst/RM_reg_0_15_1_1_i_14/O
                         net (fo=1, routed)           1.472    29.166    datapath_inst/dm_inst/RM_reg_0_15_1_1_i_14_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I3_O)        0.319    29.485 r  datapath_inst/dm_inst/RM_reg_0_15_1_1_i_5/O
                         net (fo=1, routed)           0.000    29.485    datapath_inst/dm_inst/RM_reg_0_15_1_1_i_5_n_0
    SLICE_X12Y16         MUXF7 (Prop_muxf7_I1_O)      0.247    29.732 r  datapath_inst/dm_inst/RM_reg_0_15_1_1_i_2/O
                         net (fo=2, routed)           0.000    29.732    datapath_inst/dm_inst/RM_reg_0_15_1_1_i_5_0
    SLICE_X12Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    29.830 r  datapath_inst/dm_inst/leds_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.642    30.471    datapath_inst/pc_inst/leds[1]
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.319    30.790 r  datapath_inst/pc_inst/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.793    33.584    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    37.114 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.114    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_started_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            start_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.249ns (80.777%)  route 0.059ns (19.223%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  has_started_reg/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  has_started_reg/Q
                         net (fo=1, routed)           0.059     0.210    has_started
    SLICE_X2Y22          LUT1 (Prop_lut1_I0_O)        0.098     0.308 r  start_reg_i_1/O
                         net (fo=1, routed)           0.000     0.308    start_reg_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  start_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.167ns (46.555%)  route 0.192ns (53.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  start_reg_reg/Q
                         net (fo=8, routed)           0.192     0.359    datapath_inst/pc_inst/SR[0]
    SLICE_X3Y21          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.167ns (46.364%)  route 0.193ns (53.636%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  start_reg_reg/Q
                         net (fo=8, routed)           0.193     0.360    datapath_inst/pc_inst/SR[0]
    SLICE_X3Y20          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.167ns (46.364%)  route 0.193ns (53.636%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  start_reg_reg/Q
                         net (fo=8, routed)           0.193     0.360    datapath_inst/pc_inst/SR[0]
    SLICE_X3Y20          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.167ns (46.364%)  route 0.193ns (53.636%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  start_reg_reg/Q
                         net (fo=8, routed)           0.193     0.360    datapath_inst/pc_inst/SR[0]
    SLICE_X3Y20          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.167ns (46.364%)  route 0.193ns (53.636%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  start_reg_reg/Q
                         net (fo=8, routed)           0.193     0.360    datapath_inst/pc_inst/SR[0]
    SLICE_X3Y20          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.167ns (40.331%)  route 0.247ns (59.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  start_reg_reg/Q
                         net (fo=8, routed)           0.247     0.414    datapath_inst/pc_inst/SR[0]
    SLICE_X3Y19          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.167ns (40.331%)  route 0.247ns (59.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  start_reg_reg/Q
                         net (fo=8, routed)           0.247     0.414    datapath_inst/pc_inst/SR[0]
    SLICE_X3Y19          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath_inst/pc_inst/pc_out_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.167ns (40.331%)  route 0.247ns (59.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  start_reg_reg/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  start_reg_reg/Q
                         net (fo=8, routed)           0.247     0.414    datapath_inst/pc_inst/SR[0]
    SLICE_X3Y19          FDRE                                         r  datapath_inst/pc_inst/pc_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_inst/rf_inst/RM_reg_0_15_12_12/SP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            datapath_inst/dm_inst/DM_reg[189][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.433ns (69.949%)  route 0.186ns (30.051%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         RAMD32                       0.000     0.000 r  datapath_inst/rf_inst/RM_reg_0_15_12_12/SP/CLK
    SLICE_X10Y23         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.388 r  datapath_inst/rf_inst/RM_reg_0_15_12_12/SP/O
                         net (fo=267, routed)         0.186     0.574    datapath_inst/pc_inst/rd1[12]
    SLICE_X9Y21          LUT5 (Prop_lut5_I4_O)        0.045     0.619 r  datapath_inst/pc_inst/DM[189][4]_i_1/O
                         net (fo=1, routed)           0.000     0.619    datapath_inst/dm_inst/DM_reg[189][7]_1[4]
    SLICE_X9Y21          FDRE                                         r  datapath_inst/dm_inst/DM_reg[189][4]/D
  -------------------------------------------------------------------    -------------------





