vendor_name = ModelSim
source_file = 1, E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v
source_file = 1, E:/prime_for_FPGA/Lite/demo/selecting_machine_test/debounce.v
source_file = 1, E:/prime_for_FPGA/Lite/demo/selecting_machine_test/db/selecting_machine_test.cbx.xml
design_name = selecting_machine_test
instance = comp, \digit_scan[0]~output , digit_scan[0]~output, selecting_machine_test, 1
instance = comp, \digit_scan[1]~output , digit_scan[1]~output, selecting_machine_test, 1
instance = comp, \digit_scan[2]~output , digit_scan[2]~output, selecting_machine_test, 1
instance = comp, \digit_scan[3]~output , digit_scan[3]~output, selecting_machine_test, 1
instance = comp, \digit_scan[4]~output , digit_scan[4]~output, selecting_machine_test, 1
instance = comp, \digit_scan[5]~output , digit_scan[5]~output, selecting_machine_test, 1
instance = comp, \digit_scan[6]~output , digit_scan[6]~output, selecting_machine_test, 1
instance = comp, \digit_cath[0]~output , digit_cath[0]~output, selecting_machine_test, 1
instance = comp, \digit_cath[1]~output , digit_cath[1]~output, selecting_machine_test, 1
instance = comp, \digit_cath[2]~output , digit_cath[2]~output, selecting_machine_test, 1
instance = comp, \digit_cath[3]~output , digit_cath[3]~output, selecting_machine_test, 1
instance = comp, \digit_cath[4]~output , digit_cath[4]~output, selecting_machine_test, 1
instance = comp, \digit_cath[5]~output , digit_cath[5]~output, selecting_machine_test, 1
instance = comp, \row[0]~output , row[0]~output, selecting_machine_test, 1
instance = comp, \row[1]~output , row[1]~output, selecting_machine_test, 1
instance = comp, \row[2]~output , row[2]~output, selecting_machine_test, 1
instance = comp, \row[3]~output , row[3]~output, selecting_machine_test, 1
instance = comp, \row[4]~output , row[4]~output, selecting_machine_test, 1
instance = comp, \row[5]~output , row[5]~output, selecting_machine_test, 1
instance = comp, \row[6]~output , row[6]~output, selecting_machine_test, 1
instance = comp, \row[7]~output , row[7]~output, selecting_machine_test, 1
instance = comp, \col[0]~output , col[0]~output, selecting_machine_test, 1
instance = comp, \col[1]~output , col[1]~output, selecting_machine_test, 1
instance = comp, \col[2]~output , col[2]~output, selecting_machine_test, 1
instance = comp, \col[3]~output , col[3]~output, selecting_machine_test, 1
instance = comp, \col[4]~output , col[4]~output, selecting_machine_test, 1
instance = comp, \col[5]~output , col[5]~output, selecting_machine_test, 1
instance = comp, \col[6]~output , col[6]~output, selecting_machine_test, 1
instance = comp, \col[7]~output , col[7]~output, selecting_machine_test, 1
instance = comp, \clk~input , clk~input, selecting_machine_test, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, selecting_machine_test, 1
instance = comp, \BTN[0]~input , BTN[0]~input, selecting_machine_test, 1
instance = comp, \u1|key_sec[0]~feeder , u1|key_sec[0]~feeder, selecting_machine_test, 1
instance = comp, \BTN[7]~input , BTN[7]~input, selecting_machine_test, 1
instance = comp, \u1|cnt[0]~18 , u1|cnt[0]~18, selecting_machine_test, 1
instance = comp, \u1|key_rst[0]~feeder , u1|key_rst[0]~feeder, selecting_machine_test, 1
instance = comp, \u1|key_rst[0] , u1|key_rst[0], selecting_machine_test, 1
instance = comp, \u1|key_rst_pre[0]~feeder , u1|key_rst_pre[0]~feeder, selecting_machine_test, 1
instance = comp, \u1|key_rst_pre[0] , u1|key_rst_pre[0], selecting_machine_test, 1
instance = comp, \BTN[1]~input , BTN[1]~input, selecting_machine_test, 1
instance = comp, \u1|key_rst[1]~feeder , u1|key_rst[1]~feeder, selecting_machine_test, 1
instance = comp, \u1|key_rst[1] , u1|key_rst[1], selecting_machine_test, 1
instance = comp, \u1|key_rst_pre[1] , u1|key_rst_pre[1], selecting_machine_test, 1
instance = comp, \u1|WideOr0 , u1|WideOr0, selecting_machine_test, 1
instance = comp, \u1|cnt[0] , u1|cnt[0], selecting_machine_test, 1
instance = comp, \u1|cnt[1]~20 , u1|cnt[1]~20, selecting_machine_test, 1
instance = comp, \u1|cnt[1] , u1|cnt[1], selecting_machine_test, 1
instance = comp, \u1|cnt[2]~22 , u1|cnt[2]~22, selecting_machine_test, 1
instance = comp, \u1|cnt[2] , u1|cnt[2], selecting_machine_test, 1
instance = comp, \u1|cnt[3]~24 , u1|cnt[3]~24, selecting_machine_test, 1
instance = comp, \u1|cnt[3] , u1|cnt[3], selecting_machine_test, 1
instance = comp, \u1|cnt[4]~26 , u1|cnt[4]~26, selecting_machine_test, 1
instance = comp, \u1|cnt[4] , u1|cnt[4], selecting_machine_test, 1
instance = comp, \u1|cnt[5]~28 , u1|cnt[5]~28, selecting_machine_test, 1
instance = comp, \u1|cnt[5] , u1|cnt[5], selecting_machine_test, 1
instance = comp, \u1|cnt[6]~30 , u1|cnt[6]~30, selecting_machine_test, 1
instance = comp, \u1|cnt[6] , u1|cnt[6], selecting_machine_test, 1
instance = comp, \u1|cnt[7]~32 , u1|cnt[7]~32, selecting_machine_test, 1
instance = comp, \u1|cnt[7] , u1|cnt[7], selecting_machine_test, 1
instance = comp, \u1|cnt[8]~34 , u1|cnt[8]~34, selecting_machine_test, 1
instance = comp, \u1|cnt[8] , u1|cnt[8], selecting_machine_test, 1
instance = comp, \u1|cnt[9]~36 , u1|cnt[9]~36, selecting_machine_test, 1
instance = comp, \u1|cnt[9] , u1|cnt[9], selecting_machine_test, 1
instance = comp, \u1|cnt[10]~38 , u1|cnt[10]~38, selecting_machine_test, 1
instance = comp, \u1|cnt[10] , u1|cnt[10], selecting_machine_test, 1
instance = comp, \u1|cnt[11]~40 , u1|cnt[11]~40, selecting_machine_test, 1
instance = comp, \u1|cnt[11] , u1|cnt[11], selecting_machine_test, 1
instance = comp, \u1|cnt[12]~42 , u1|cnt[12]~42, selecting_machine_test, 1
instance = comp, \u1|cnt[12] , u1|cnt[12], selecting_machine_test, 1
instance = comp, \u1|cnt[13]~44 , u1|cnt[13]~44, selecting_machine_test, 1
instance = comp, \u1|cnt[13] , u1|cnt[13], selecting_machine_test, 1
instance = comp, \u1|cnt[14]~46 , u1|cnt[14]~46, selecting_machine_test, 1
instance = comp, \u1|cnt[14] , u1|cnt[14], selecting_machine_test, 1
instance = comp, \u1|cnt[15]~48 , u1|cnt[15]~48, selecting_machine_test, 1
instance = comp, \u1|cnt[15] , u1|cnt[15], selecting_machine_test, 1
instance = comp, \u1|cnt[16]~50 , u1|cnt[16]~50, selecting_machine_test, 1
instance = comp, \u1|cnt[16] , u1|cnt[16], selecting_machine_test, 1
instance = comp, \u1|cnt[17]~52 , u1|cnt[17]~52, selecting_machine_test, 1
instance = comp, \u1|cnt[17] , u1|cnt[17], selecting_machine_test, 1
instance = comp, \u1|Equal0~3 , u1|Equal0~3, selecting_machine_test, 1
instance = comp, \u1|Equal0~2 , u1|Equal0~2, selecting_machine_test, 1
instance = comp, \u1|Equal0~1 , u1|Equal0~1, selecting_machine_test, 1
instance = comp, \u1|Equal0~0 , u1|Equal0~0, selecting_machine_test, 1
instance = comp, \u1|Equal0~4 , u1|Equal0~4, selecting_machine_test, 1
instance = comp, \u1|Equal0~5 , u1|Equal0~5, selecting_machine_test, 1
instance = comp, \u1|key_sec[0] , u1|key_sec[0], selecting_machine_test, 1
instance = comp, \u1|key_sec_pre[0]~feeder , u1|key_sec_pre[0]~feeder, selecting_machine_test, 1
instance = comp, \u1|key_sec_pre[0] , u1|key_sec_pre[0], selecting_machine_test, 1
instance = comp, \digit_scan[0]~0 , digit_scan[0]~0, selecting_machine_test, 1
instance = comp, \digit_scan[0]~reg0 , digit_scan[0]~reg0, selecting_machine_test, 1
instance = comp, \u1|key_sec[1]~feeder , u1|key_sec[1]~feeder, selecting_machine_test, 1
instance = comp, \u1|key_sec[1] , u1|key_sec[1], selecting_machine_test, 1
instance = comp, \u1|key_sec_pre[1]~feeder , u1|key_sec_pre[1]~feeder, selecting_machine_test, 1
instance = comp, \u1|key_sec_pre[1] , u1|key_sec_pre[1], selecting_machine_test, 1
instance = comp, \digit_scan[1]~1 , digit_scan[1]~1, selecting_machine_test, 1
instance = comp, \digit_scan[1]~reg0 , digit_scan[1]~reg0, selecting_machine_test, 1
instance = comp, \BTN[2]~input , BTN[2]~input, selecting_machine_test, 1
instance = comp, \BTN[3]~input , BTN[3]~input, selecting_machine_test, 1
instance = comp, \BTN[4]~input , BTN[4]~input, selecting_machine_test, 1
instance = comp, \BTN[5]~input , BTN[5]~input, selecting_machine_test, 1
instance = comp, \BTN[6]~input , BTN[6]~input, selecting_machine_test, 1
