<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p90" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_90{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t2_90{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_90{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_90{left:165px;bottom:1085px;letter-spacing:-0.17px;}
#t5_90{left:214px;bottom:1082px;}
#t6_90{left:236px;bottom:1085px;}
#t7_90{left:258px;bottom:1085px;}
#t8_90{left:413px;bottom:1085px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t9_90{left:165px;bottom:1068px;letter-spacing:-0.17px;}
#ta_90{left:214px;bottom:1066px;}
#tb_90{left:236px;bottom:1068px;}
#tc_90{left:258px;bottom:1068px;}
#td_90{left:165px;bottom:1051px;letter-spacing:-0.17px;}
#te_90{left:214px;bottom:1049px;}
#tf_90{left:242px;bottom:1051px;}
#tg_90{left:264px;bottom:1051px;}
#th_90{left:165px;bottom:1034px;letter-spacing:-0.17px;}
#ti_90{left:214px;bottom:1032px;}
#tj_90{left:242px;bottom:1034px;}
#tk_90{left:264px;bottom:1034px;}
#tl_90{left:165px;bottom:1017px;letter-spacing:-0.17px;}
#tm_90{left:214px;bottom:1015px;}
#tn_90{left:236px;bottom:1017px;}
#to_90{left:258px;bottom:1017px;}
#tp_90{left:165px;bottom:1001px;letter-spacing:-0.17px;}
#tq_90{left:214px;bottom:998px;}
#tr_90{left:242px;bottom:1001px;}
#ts_90{left:264px;bottom:1001px;letter-spacing:-0.16px;}
#tt_90{left:165px;bottom:984px;letter-spacing:-0.17px;}
#tu_90{left:214px;bottom:982px;}
#tv_90{left:242px;bottom:984px;}
#tw_90{left:264px;bottom:984px;}
#tx_90{left:165px;bottom:967px;letter-spacing:-0.17px;}
#ty_90{left:214px;bottom:965px;}
#tz_90{left:242px;bottom:967px;}
#t10_90{left:264px;bottom:967px;}
#t11_90{left:165px;bottom:950px;letter-spacing:-0.17px;}
#t12_90{left:214px;bottom:948px;}
#t13_90{left:242px;bottom:950px;}
#t14_90{left:264px;bottom:950px;}
#t15_90{left:165px;bottom:933px;letter-spacing:-0.15px;}
#t16_90{left:223px;bottom:933px;}
#t17_90{left:244px;bottom:933px;}
#t18_90{left:165px;bottom:917px;letter-spacing:-0.17px;}
#t19_90{left:206px;bottom:914px;}
#t1a_90{left:228px;bottom:917px;}
#t1b_90{left:249px;bottom:917px;}
#t1c_90{left:165px;bottom:900px;letter-spacing:-0.17px;}
#t1d_90{left:206px;bottom:898px;letter-spacing:-0.01px;}
#t1e_90{left:300px;bottom:900px;}
#t1f_90{left:322px;bottom:900px;}
#t1g_90{left:165px;bottom:883px;letter-spacing:-0.15px;}
#t1h_90{left:223px;bottom:883px;}
#t1i_90{left:244px;bottom:883px;letter-spacing:-0.16px;}
#t1j_90{left:165px;bottom:866px;letter-spacing:-0.17px;}
#t1k_90{left:214px;bottom:864px;}
#t1l_90{left:236px;bottom:866px;}
#t1m_90{left:258px;bottom:866px;}
#t1n_90{left:413px;bottom:866px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1o_90{left:165px;bottom:849px;letter-spacing:-0.15px;}
#t1p_90{left:231px;bottom:849px;}
#t1q_90{left:253px;bottom:849px;letter-spacing:-0.17px;}
#t1r_90{left:165px;bottom:833px;letter-spacing:-0.15px;}
#t1s_90{left:231px;bottom:833px;}
#t1t_90{left:253px;bottom:833px;letter-spacing:-0.17px;}
#t1u_90{left:165px;bottom:816px;letter-spacing:-0.15px;}
#t1v_90{left:231px;bottom:816px;}
#t1w_90{left:253px;bottom:816px;letter-spacing:-0.17px;}
#t1x_90{left:165px;bottom:799px;letter-spacing:-0.16px;}
#t1y_90{left:247px;bottom:797px;}
#t1z_90{left:262px;bottom:799px;}
#t20_90{left:284px;bottom:799px;}
#t21_90{left:412px;bottom:799px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t22_90{left:165px;bottom:782px;letter-spacing:-0.16px;}
#t23_90{left:247px;bottom:780px;}
#t24_90{left:262px;bottom:782px;}
#t25_90{left:284px;bottom:782px;}
#t26_90{left:412px;bottom:782px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t27_90{left:165px;bottom:765px;letter-spacing:-0.16px;}
#t28_90{left:247px;bottom:763px;}
#t29_90{left:262px;bottom:765px;}
#t2a_90{left:284px;bottom:765px;}
#t2b_90{left:412px;bottom:765px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2c_90{left:165px;bottom:748px;letter-spacing:-0.16px;}
#t2d_90{left:313px;bottom:746px;letter-spacing:-0.09px;}
#t2e_90{left:335px;bottom:749px;}
#t2f_90{left:356px;bottom:749px;}
#t2g_90{left:413px;bottom:749px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2h_90{left:165px;bottom:732px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t2i_90{left:193px;bottom:715px;letter-spacing:-0.15px;}
#t2j_90{left:267px;bottom:715px;}
#t2k_90{left:288px;bottom:715px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2l_90{left:165px;bottom:698px;letter-spacing:-0.18px;}
#t2m_90{left:193px;bottom:681px;letter-spacing:-0.15px;}
#t2n_90{left:267px;bottom:681px;}
#t2o_90{left:288px;bottom:681px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2p_90{left:165px;bottom:665px;letter-spacing:-0.17px;}
#t2q_90{left:165px;bottom:648px;letter-spacing:-0.1px;}
#t2r_90{left:190px;bottom:648px;}
#t2s_90{left:211px;bottom:648px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2t_90{left:110px;bottom:607px;letter-spacing:0.13px;}
#t2u_90{left:160px;bottom:607px;letter-spacing:0.12px;word-spacing:0.09px;}
#t2v_90{left:138px;bottom:568px;letter-spacing:0.1px;}
#t2w_90{left:137px;bottom:550px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2x_90{left:137px;bottom:531px;letter-spacing:0.1px;}
#t2y_90{left:137px;bottom:513px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2z_90{left:137px;bottom:495px;letter-spacing:0.1px;word-spacing:0.01px;}
#t30_90{left:137px;bottom:476px;letter-spacing:0.11px;}
#t31_90{left:137px;bottom:440px;letter-spacing:0.11px;word-spacing:-0.53px;}
#t32_90{left:137px;bottom:421px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t33_90{left:137px;bottom:403px;letter-spacing:0.09px;word-spacing:-0.51px;}
#t34_90{left:137px;bottom:385px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t35_90{left:137px;bottom:366px;letter-spacing:0.1px;}
#t36_90{left:137px;bottom:330px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t37_90{left:138px;bottom:293px;}
#t38_90{left:165px;bottom:293px;letter-spacing:0.12px;}
#t39_90{left:193px;bottom:294px;letter-spacing:-0.21px;}
#t3a_90{left:210px;bottom:293px;}
#t3b_90{left:218px;bottom:294px;letter-spacing:-0.17px;}
#t3c_90{left:243px;bottom:293px;}
#t3d_90{left:251px;bottom:294px;letter-spacing:-0.21px;}
#t3e_90{left:268px;bottom:293px;}
#t3f_90{left:276px;bottom:294px;letter-spacing:-0.18px;}
#t3g_90{left:295px;bottom:293px;}
#t3h_90{left:303px;bottom:294px;letter-spacing:-0.17px;}
#t3i_90{left:328px;bottom:293px;letter-spacing:0.06px;word-spacing:0.06px;}
#t3j_90{left:361px;bottom:294px;letter-spacing:-0.18px;}
#t3k_90{left:392px;bottom:293px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t3l_90{left:469px;bottom:294px;letter-spacing:-0.25px;}
#t3m_90{left:511px;bottom:293px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3n_90{left:138px;bottom:256px;}
#t3o_90{left:165px;bottom:257px;letter-spacing:-0.23px;}
#t3p_90{left:207px;bottom:256px;letter-spacing:0.1px;word-spacing:0.03px;}
#t3q_90{left:333px;bottom:257px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t3r_90{left:468px;bottom:256px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t3s_90{left:137px;bottom:220px;}
#t3t_90{left:165px;bottom:220px;letter-spacing:0.12px;}
#t3u_90{left:193px;bottom:220px;letter-spacing:-0.15px;}
#t3v_90{left:255px;bottom:220px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3w_90{left:580px;bottom:220px;letter-spacing:0.13px;word-spacing:-0.09px;}
#t3x_90{left:645px;bottom:220px;}
#t3y_90{left:137px;bottom:183px;}
#t3z_90{left:165px;bottom:183px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t40_90{left:277px;bottom:183px;letter-spacing:0.16px;word-spacing:0.01px;}
#t41_90{left:378px;bottom:183px;}
#t42_90{left:137px;bottom:149px;letter-spacing:0.14px;}
#t43_90{left:180px;bottom:149px;letter-spacing:0.05px;word-spacing:0.1px;}
#t44_90{left:137px;bottom:123px;letter-spacing:0.15px;}

.s1_90{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_90{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_90{font-size:14px;font-family:Courier_mw;color:#000;}
.s4_90{font-size:11px;font-family:Courier_mw;color:#000;}
.s5_90{font-size:14px;font-family:SymbolMT_mx;color:#000;}
.s6_90{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s7_90{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s8_90{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s9_90{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.sa_90{font-size:15px;font-family:Courier_mw;color:#000;}
.sb_90{font-size:15px;font-family:sub_TimesNewRomanPS-BoldIt_lfbi;color:#000;}
.sc_90{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts90" type="text/css" >

@font-face {
	font-family: Courier_mw;
	src: url("fonts/Courier_mw.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_mx;
	src: url("fonts/SymbolMT_mx.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldIt_lfbi;
	src: url("fonts/sub_TimesNewRomanPS-BoldIt_lfbi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg90Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg90" style="-webkit-user-select: none;"><object width="935" height="1210" data="90/90.svg" type="image/svg+xml" id="pdf90" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_90" class="t s1_90">Interrupts and Exceptions </span>
<span id="t2_90" class="t s2_90">90 </span><span id="t3_90" class="t s2_90">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t4_90" class="t s3_90">Status </span>
<span id="t5_90" class="t s4_90">TS </span>
<span id="t6_90" class="t s5_90"> </span><span id="t7_90" class="t s3_90">0 </span><span id="t8_90" class="t s3_90"># This bit becomes reserved in Release 6 </span>
<span id="t9_90" class="t s3_90">Status </span>
<span id="ta_90" class="t s4_90">SR </span>
<span id="tb_90" class="t s5_90"> </span><span id="tc_90" class="t s3_90">0 </span>
<span id="td_90" class="t s3_90">Status </span>
<span id="te_90" class="t s4_90">NMI </span>
<span id="tf_90" class="t s5_90"> </span><span id="tg_90" class="t s3_90">0 </span>
<span id="th_90" class="t s3_90">Status </span>
<span id="ti_90" class="t s4_90">ERL </span>
<span id="tj_90" class="t s5_90"> </span><span id="tk_90" class="t s3_90">1 </span>
<span id="tl_90" class="t s3_90">IntCtl </span>
<span id="tm_90" class="t s4_90">VS </span>
<span id="tn_90" class="t s5_90"> </span><span id="to_90" class="t s3_90">0 </span>
<span id="tp_90" class="t s3_90">SRSCtl </span>
<span id="tq_90" class="t s4_90">HSS </span>
<span id="tr_90" class="t s5_90"> </span><span id="ts_90" class="t s3_90">HighestImplementedShadowSet </span>
<span id="tt_90" class="t s3_90">SRSCtl </span>
<span id="tu_90" class="t s4_90">ESS </span>
<span id="tv_90" class="t s5_90"> </span><span id="tw_90" class="t s3_90">0 </span>
<span id="tx_90" class="t s3_90">SRSCtl </span>
<span id="ty_90" class="t s4_90">PSS </span>
<span id="tz_90" class="t s5_90"> </span><span id="t10_90" class="t s3_90">0 </span>
<span id="t11_90" class="t s3_90">SRSCtl </span>
<span id="t12_90" class="t s4_90">CSS </span>
<span id="t13_90" class="t s5_90"> </span><span id="t14_90" class="t s3_90">0 </span>
<span id="t15_90" class="t s3_90">SRSMap </span><span id="t16_90" class="t s5_90"> </span><span id="t17_90" class="t s3_90">0 </span>
<span id="t18_90" class="t s3_90">Cause </span>
<span id="t19_90" class="t s4_90">DC </span>
<span id="t1a_90" class="t s5_90"> </span><span id="t1b_90" class="t s3_90">0 </span>
<span id="t1c_90" class="t s3_90">EBase </span>
<span id="t1d_90" class="t s4_90">ExceptionBase </span>
<span id="t1e_90" class="t s5_90"> </span><span id="t1f_90" class="t s3_90">0 </span>
<span id="t1g_90" class="t s3_90">Config </span><span id="t1h_90" class="t s5_90"> </span><span id="t1i_90" class="t s3_90">ConfigurationState </span>
<span id="t1j_90" class="t s3_90">Config </span>
<span id="t1k_90" class="t s4_90">K0 </span>
<span id="t1l_90" class="t s5_90"> </span><span id="t1m_90" class="t s3_90">2 </span><span id="t1n_90" class="t s3_90"># Suggested - see Config register description </span>
<span id="t1o_90" class="t s3_90">Config1 </span><span id="t1p_90" class="t s5_90"> </span><span id="t1q_90" class="t s3_90">ConfigurationState </span>
<span id="t1r_90" class="t s3_90">Config2 </span><span id="t1s_90" class="t s5_90"> </span><span id="t1t_90" class="t s3_90">ConfigurationState </span>
<span id="t1u_90" class="t s3_90">Config3 </span><span id="t1v_90" class="t s5_90"> </span><span id="t1w_90" class="t s3_90">ConfigurationState </span>
<span id="t1x_90" class="t s3_90">WatchLo[n] </span>
<span id="t1y_90" class="t s4_90">I </span>
<span id="t1z_90" class="t s5_90"> </span><span id="t20_90" class="t s3_90">0 </span><span id="t21_90" class="t s3_90"># For all implemented Watch registers </span>
<span id="t22_90" class="t s3_90">WatchLo[n] </span>
<span id="t23_90" class="t s4_90">R </span>
<span id="t24_90" class="t s5_90"> </span><span id="t25_90" class="t s3_90">0 </span><span id="t26_90" class="t s3_90"># For all implemented Watch registers </span>
<span id="t27_90" class="t s3_90">WatchLo[n] </span>
<span id="t28_90" class="t s4_90">W </span>
<span id="t29_90" class="t s5_90"> </span><span id="t2a_90" class="t s3_90">0 </span><span id="t2b_90" class="t s3_90"># For all implemented Watch registers </span>
<span id="t2c_90" class="t s3_90">PerfCnt.Control[n] </span>
<span id="t2d_90" class="t s4_90">IE </span>
<span id="t2e_90" class="t s5_90"> </span><span id="t2f_90" class="t s3_90">0 </span><span id="t2g_90" class="t s3_90"># For all implemented PerfCnt registers </span>
<span id="t2h_90" class="t s3_90">if InstructionInBranchDelaySlot then </span>
<span id="t2i_90" class="t s3_90">ErrorEPC </span><span id="t2j_90" class="t s5_90"> </span><span id="t2k_90" class="t s3_90">restartPC # PC of branch/jump </span>
<span id="t2l_90" class="t s3_90">else </span>
<span id="t2m_90" class="t s3_90">ErrorEPC </span><span id="t2n_90" class="t s5_90"> </span><span id="t2o_90" class="t s3_90">restartPC # PC of instruction </span>
<span id="t2p_90" class="t s3_90">endif </span>
<span id="t2q_90" class="t s3_90">PC </span><span id="t2r_90" class="t s5_90"> </span><span id="t2s_90" class="t s3_90">0xBFC0 0000 </span>
<span id="t2t_90" class="t s6_90">6.2.6 </span><span id="t2u_90" class="t s6_90">Soft Reset Exception </span>
<span id="t2v_90" class="t s7_90">A Soft Reset Exception occurs when the Reset signal is asserted to the processor. This exception is not maskable. </span>
<span id="t2w_90" class="t s7_90">When a Soft Reset Exception occurs, the processor performs a subset of the full reset initialization. Although a Soft </span>
<span id="t2x_90" class="t s7_90">Reset Exception does not unnecessarily change the state of the processor, it may be forced to do so in order to place </span>
<span id="t2y_90" class="t s7_90">the processor in a state in which it can execute instructions from uncached, unmapped address space. Since bus, </span>
<span id="t2z_90" class="t s7_90">cache, or other operations may be interrupted, portions of the cache, memory, or other processor state may be incon- </span>
<span id="t30_90" class="t s7_90">sistent. </span>
<span id="t31_90" class="t s7_90">The primary difference between the Reset and Soft Reset Exceptions is in actual use. The Reset Exception is typically </span>
<span id="t32_90" class="t s7_90">used to initialize the processor on power-up, while the Soft Reset Exception is typically used to recover from a non- </span>
<span id="t33_90" class="t s7_90">responsive (hung) processor. The semantic difference is provided to allow boot software to save critical coprocessor 0 </span>
<span id="t34_90" class="t s7_90">or other register state to assist in debugging the potential problem. As such, the processor may reset the same state </span>
<span id="t35_90" class="t s7_90">when either reset signal is asserted, but the interpretation of any state saved by software may be very different. </span>
<span id="t36_90" class="t s7_90">In addition to any hardware initialization required, the following state is established on a Soft Reset Exception: </span>
<span id="t37_90" class="t s7_90">• </span><span id="t38_90" class="t s7_90">The </span><span id="t39_90" class="t s8_90">RP </span><span id="t3a_90" class="t s7_90">, </span><span id="t3b_90" class="t s8_90">BEV </span><span id="t3c_90" class="t s7_90">, </span><span id="t3d_90" class="t s8_90">TS</span><span id="t3e_90" class="t s7_90">, </span><span id="t3f_90" class="t s8_90">SR</span><span id="t3g_90" class="t s7_90">, </span><span id="t3h_90" class="t s8_90">NMI</span><span id="t3i_90" class="t s7_90">, and </span><span id="t3j_90" class="t s8_90">ERL </span><span id="t3k_90" class="t s7_90">fields of the </span><span id="t3l_90" class="t s8_90">Status </span><span id="t3m_90" class="t s7_90">register are initialized to a specified state. </span>
<span id="t3n_90" class="t s7_90">• </span><span id="t3o_90" class="t s8_90">Watch </span><span id="t3p_90" class="t s7_90">register enables and </span><span id="t3q_90" class="t s8_90">Performance Counter </span><span id="t3r_90" class="t s7_90">register interrupt enables are cleared. </span>
<span id="t3s_90" class="t s7_90">• </span><span id="t3t_90" class="t s7_90">The </span><span id="t3u_90" class="t s8_90">ErrorEPC </span><span id="t3v_90" class="t s7_90">register is loaded with the restart PC, as described in </span><span id="t3w_90" class="t s9_90">Table 6.11</span><span id="t3x_90" class="t s7_90">. </span>
<span id="t3y_90" class="t s7_90">• </span><span id="t3z_90" class="t s7_90">PC is loaded with </span><span id="t40_90" class="t sa_90">0xBFC0 0000</span><span id="t41_90" class="t s7_90">. </span>
<span id="t42_90" class="t sb_90">Cause </span><span id="t43_90" class="t sc_90">Register ExcCode Value </span>
<span id="t44_90" class="t s7_90">None </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
