FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\g";
2"GND\g";
3"GND\G";
4"UN$1$AD8009$I4$IN";
5"UN$1$AD8009$I4$OUTPUT";
6"UN$1$RESL$I2$A";
%"TESTPOINT_L"
"1","(1925,875)","2","misc","I1";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"6;
%"RES_L"
"1","(2650,875)","0","resistors","I2";
;
VALUE"1K"
CDS_LIB"resistors"
$LOCATION"?"
SIZE"1B"
TOL_ON_OFF"ON"
POSTOL"RTOL%"
NEGTOL"RTOL%"
DIST"FLAT"
POWER"RMAX"
SLOPE"RSMAX"
MAX_TEMP"RTMAX"
TC1"RTMPL"
TC2"RTMPQ"
ABBREV"res_l"
TITLE"RES_L";
"A <SIZE-1..0>\NAC"6;
"B <SIZE-1..0>\NAC"4;
%"RES_L"
"1","(3225,1100)","0","resistors","I3";
;
VALUE"1K"
CDS_LIB"resistors"
$LOCATION"?"
SIZE"1B"
TOL_ON_OFF"ON"
POSTOL"RTOL%"
NEGTOL"RTOL%"
DIST"FLAT"
POWER"RMAX"
SLOPE"RSMAX"
MAX_TEMP"RTMAX"
TC1"RTMPL"
TC2"RTMPQ"
ABBREV"res_l"
TITLE"RES_L";
"A <SIZE-1..0>\NAC"4;
"B <SIZE-1..0>\NAC"5;
%"AD8009"
"1","(3200,800)","0","misc","I4";
;
CDS_LMAN_SYM_OUTLINE"-175,125,75,-125"
CDS_LIB"misc";
"V+"0;
"V-"0;
"OUTPUT"5;
"IN+"3;
"IN-"4;
%"TESTPOINT_L"
"1","(3950,800)","0","misc","I5";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"5;
%"TESTPOINT_L"
"1","(1925,750)","2","misc","I6";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"2;
%"TESTPOINT_L"
"1","(3950,700)","0","misc","I7";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"1;
%"GND"
"1","(2075,650)","0","misc","I8";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
CDS_LIB"misc";
"G\NAC"2;
%"GND"
"1","(3825,625)","0","misc","I9";
;
CDS_LIB"misc"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"G\NAC"1;
END.
