Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:34:14 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_Droop_Comp_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of mrr_ddc_Droop_Comp_0 (xilinx.com:ip:fir_compiler:7.2 (Rev. 22)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'TDATA_NUM_BYTES' is no longer present on the upgraded IP 'mrr_ddc_Droop_Comp_0', and cannot be set to '3'

Parameter 'LAYERED_METADATA' is no longer present on the upgraded IP 'mrr_ddc_Droop_Comp_0', and cannot be set to 'xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:fir_compiler:7.2 -user_name mrr_ddc_Droop_Comp_0
set_property -dict "\
  CONFIG.BestPrecision {false} \
  CONFIG.Blank_Output {false} \
  CONFIG.Channel_Sequence {Basic} \
  CONFIG.Clock_Frequency {300.0} \
  CONFIG.CoefficientSource {Vector} \
  CONFIG.CoefficientVector {6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6} \
  CONFIG.Coefficient_Buffer_Type {Automatic} \
  CONFIG.Coefficient_Fanout {false} \
  CONFIG.Coefficient_File {no_coe_file_loaded} \
  CONFIG.Coefficient_Fractional_Bits {0} \
  CONFIG.Coefficient_Reload {false} \
  CONFIG.Coefficient_Sets {1} \
  CONFIG.Coefficient_Sign {Signed} \
  CONFIG.Coefficient_Structure {Inferred} \
  CONFIG.Coefficient_Width {16} \
  CONFIG.ColumnConfig {1} \
  CONFIG.Component_Name {fir_compiler_v7_2} \
  CONFIG.Control_Broadcast_Fanout {false} \
  CONFIG.Control_Column_Fanout {false} \
  CONFIG.Control_LUT_Pipeline {false} \
  CONFIG.Control_Path_Fanout {false} \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.DATA_TUSER_Width {1} \
  CONFIG.Data_Buffer_Type {Automatic} \
  CONFIG.Data_Fractional_Bits {0} \
  CONFIG.Data_Path_Broadcast {false} \
  CONFIG.Data_Path_Fanout {false} \
  CONFIG.Data_Sign {Signed} \
  CONFIG.Data_Width {16} \
  CONFIG.Decimation_Rate {1} \
  CONFIG.Disable_Half_Band_Centre_Tap {false} \
  CONFIG.DisplayReloadOrder {false} \
  CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
  CONFIG.Filter_Selection {1} \
  CONFIG.Filter_Type {Single_Rate} \
  CONFIG.GUI_Behaviour {Coregen} \
  CONFIG.Gen_MIF_Files {false} \
  CONFIG.Gen_MIF_from_COE {false} \
  CONFIG.Gen_MIF_from_Spec {false} \
  CONFIG.HardwareOversamplingRate {1} \
  CONFIG.Has_ACLKEN {false} \
  CONFIG.Has_ARESETn {false} \
  CONFIG.Input_Buffer_Type {Automatic} \
  CONFIG.Inter_Column_Pipe_Length {4} \
  CONFIG.Interpolation_Rate {1} \
  CONFIG.M_AXIS_DATA.CLK_DOMAIN {mrr_ddc_CLK} \
  CONFIG.M_AXIS_DATA.FREQ_HZ {120000000} \
  CONFIG.M_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.M_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.M_AXIS_DATA.HAS_TREADY {0} \
  CONFIG.M_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.M_AXIS_DATA.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.M_AXIS_DATA.PHASE {0.0} \
  CONFIG.M_AXIS_DATA.TDATA_NUM_BYTES {3} \
  CONFIG.M_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.M_DATA_Has_TREADY {false} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Multi_Column_Support {Automatic} \
  CONFIG.No_BRAM_Read_First_Mode {false} \
  CONFIG.No_SRL_Attributes {false} \
  CONFIG.Num_Reload_Slots {1} \
  CONFIG.Number_Channels {1} \
  CONFIG.Number_Paths {1} \
  CONFIG.Optimal_Column_Lengths {false} \
  CONFIG.Optimization_Goal {Area} \
  CONFIG.Optimization_List {None} \
  CONFIG.Optimization_Selection {None} \
  CONFIG.Other {false} \
  CONFIG.Output_Buffer_Type {Automatic} \
  CONFIG.Output_Rounding_Mode {Full_Precision} \
  CONFIG.Output_Width {24} \
  CONFIG.Passband_Max {0.5} \
  CONFIG.Passband_Min {0.0} \
  CONFIG.Pattern_List {P4-0,P4-1,P4-2,P4-3,P4-4} \
  CONFIG.Pre_Adder_Pipeline {false} \
  CONFIG.Preference_For_Other_Storage {Automatic} \
  CONFIG.Quantization {Integer_Coefficients} \
  CONFIG.RateSpecification {Frequency_Specification} \
  CONFIG.Rate_Change_Type {Integer} \
  CONFIG.Reload_File {no_coe_file_loaded} \
  CONFIG.Reset_Data_Vector {true} \
  CONFIG.S_AXIS_DATA.CLK_DOMAIN {mrr_ddc_CLK} \
  CONFIG.S_AXIS_DATA.FREQ_HZ {120000000} \
  CONFIG.S_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.S_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.S_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.S_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.S_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.S_AXIS_DATA.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency data_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chan_out {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_out} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_out_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_chan_sync {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_sync} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_sync_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chan_sync_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.S_AXIS_DATA.PHASE {0.0} \
  CONFIG.S_AXIS_DATA.TDATA_NUM_BYTES {2} \
  CONFIG.S_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_CONFIG_Method {Single} \
  CONFIG.S_CONFIG_Sync_Mode {On_Vector} \
  CONFIG.S_DATA_Has_FIFO {true} \
  CONFIG.S_DATA_Has_TUSER {Not_Required} \
  CONFIG.SamplePeriod {1} \
  CONFIG.Sample_Frequency {0.001} \
  CONFIG.Select_Pattern {All} \
  CONFIG.Stopband_Max {1.0} \
  CONFIG.Stopband_Min {0.5} \
  CONFIG.Zero_Pack_Factor {1} \
  CONFIG.aclk_intf.ASSOCIATED_BUSIF {S_AXIS_CONFIG:M_AXIS_DATA:S_AXIS_DATA:S_AXIS_RELOAD} \
  CONFIG.aclk_intf.ASSOCIATED_CLKEN {aclken} \
  CONFIG.aclk_intf.ASSOCIATED_PORT {} \
  CONFIG.aclk_intf.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk_intf.CLK_DOMAIN {mrr_ddc_CLK} \
  CONFIG.aclk_intf.FREQ_HZ {120000000} \
  CONFIG.aclk_intf.FREQ_TOLERANCE_HZ {0} \
  CONFIG.aclk_intf.INSERT_VIP {0} \
  CONFIG.aclk_intf.PHASE {0.0} \
  CONFIG.aclken_intf.POLARITY {ACTIVE_HIGH} \
  CONFIG.aresetn_intf.INSERT_VIP {0} \
  CONFIG.aresetn_intf.POLARITY {ACTIVE_LOW} \
  CONFIG.event_s_config_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_s_config_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_config_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_s_config_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_data_chanid_incorrect_intf.PortWidth {1} \
  CONFIG.event_s_data_chanid_incorrect_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_data_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_s_data_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_data_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_s_data_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_reload_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_s_reload_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_reload_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_s_reload_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} " [get_ips mrr_ddc_Droop_Comp_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:45 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mult_gen_0'

1. Summary
----------

SUCCESS in the upgrade of mult_gen_0 (xilinx.com:ip:mult_gen:12.0) from (Rev. 19) to (Rev. 21)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_xlslice_0_2'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_xlslice_0_2 (xilinx.com:ip:xlslice:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_xlslice_0_1'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_xlslice_0_1 (xilinx.com:ip:xlslice:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_fir_compiler_1_0'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_fir_compiler_1_0 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 20) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_fir_compiler_0_4'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_fir_compiler_0_4 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 20) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_fir_compiler_0_3'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_fir_compiler_0_3 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 20) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_dds_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_dds_compiler_0_0 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 23) to (Rev. 25)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_cmpy_0_1'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_cmpy_0_1 (xilinx.com:ip:cmpy:6.0) from (Rev. 22) to (Rev. 24)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_cic_compiler_0_1'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_cic_compiler_0_1 (xilinx.com:ip:cic_compiler:4.0) from (Rev. 17) to (Rev. 19)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_HalfBand_0'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_HalfBand_0 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 20) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_Final_FIR_0'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_Final_FIR_0 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 20) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_Droop_Comp_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mrr_ddc_Droop_Comp_0 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 20) to (Rev. 22)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Failed to load customization data on the upgraded IP


3. Debug Commands
-----------------






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:26 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'mrr_ddc_CIC_0'

1. Summary
----------

SUCCESS in the upgrade of mrr_ddc_CIC_0 (xilinx.com:ip:cic_compiler:4.0) from (Rev. 17) to (Rev. 19)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 01:26:11 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'dds_compiler_0'

1. Summary
----------

SUCCESS in the upgrade of dds_compiler_0 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 23) to (Rev. 25)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Aug 24 12:36:13 2024
| Host         : hanlabMR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tftg256-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_generator_0'

1. Summary
----------

SUCCESS in the upgrade of fifo_generator_0 (xilinx.com:ip:fifo_generator:13.2) from (Rev. 9) to (Rev. 10)

