# AXI-Stream Learning Project (Verilog RTL)

This repository contains a **minimal, educational implementation of an AXI-Streamâ€“style data transfer system** written in Verilog.  
The purpose of this project is to **understand the fundamentals of AXI-Stream communication**, including handshaking, back-pressure, and packetized data transfer using FSM-based control.

 **Note:** This is **not a fully AXI-Stream compliant IP core**. It is intentionally simplified for learning and demonstration purposes.

---

##  Objectives

- Learn the AXI-Stream `TVALID` / `TREADY` handshake
- Understand back-pressure in streaming systems
- Implement packetized data transfer using `TLAST`
- Design FSM-controlled streaming logic in RTL
- Simulate end-to-end streaming between master and slave

---

## ğŸ“ Repository Structure

```text
axi-stream-learning/
â”‚
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ axis_m.v        # AXI-Stream Master (data source)
â”‚   â”œâ”€â”€ axis_s.v        # AXI-Stream Slave (data sink)
â”‚   â””â”€â”€ top.v           # Top-level integration
â”‚
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ tb_axis_m.v         # Master Testbench
â”‚   â”œâ”€â”€ tb_axis_s.v         # Slave Testbench
â”‚   â”œâ”€â”€ top_tb.v         # Slave Testbench
â”‚   â””â”€â”€ waveform.png       # Simulation waveform screenshots
â”‚
â”œâ”€â”€ README.md

##  Output Waveform

The simulation waveform verifies correct AXI-Stream handshaking, back-pressure handling, and packetized data transfer between the master and slave.

![AXI-Stream Output Waveform](sim/waveform)
