{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559215374500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559215374508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 06:22:54 2019 " "Processing started: Thu May 30 06:22:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559215374508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559215374508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prueba3 -c prueba3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prueba3 -c prueba3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559215374508 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559215375389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/unidadcontrol/ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/unidadcontrol/ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uControl-rtl " "Found design unit 1: uControl-rtl" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376223 ""} { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxiord/muxiord.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxiord/muxiord.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxIorD-archMuxIorD " "Found design unit 1: MuxIorD-archMuxIorD" {  } { { "../MuxIorD/MuxIorD.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxIorD/MuxIorD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376226 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxIorD " "Found entity 1: MuxIorD" {  } { { "../MuxIorD/MuxIorD.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxIorD/MuxIorD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arc " "Found design unit 1: PC-PC_arc" {  } { { "../PC/PC.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/PC/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376226 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxpcsrc/muxpcsrc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxpcsrc/muxpcsrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPCsrc-archmuxPCsrc " "Found design unit 1: muxPCsrc-archmuxPCsrc" {  } { { "../MuxPcSrc/muxPCsrc.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxPcSrc/muxPCsrc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376236 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPCsrc " "Found entity 1: muxPCsrc" {  } { { "../MuxPcSrc/muxPCsrc.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxPcSrc/muxPCsrc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/signextend26/signextend26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/signextend26/signextend26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend26-SignExtend26_arc " "Found design unit 1: SignExtend26-SignExtend26_arc" {  } { { "../SignExtend26/SignExtend26.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend26/SignExtend26.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376236 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend26 " "Found entity 1: SignExtend26" {  } { { "../SignExtend26/SignExtend26.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend26/SignExtend26.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/signextend/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/signextend/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "../SignExtend/SignExtend.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376236 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend/SignExtend.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/SignExtend/SignExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/divisor/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/divisor/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavior " "Found design unit 1: divisor-behavior" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376246 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-Alu_arc " "Found design unit 1: Alu-Alu_arc" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376246 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alucontrol/alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alucontrol/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluControl-arch_AluControl " "Found design unit 1: AluControl-arch_AluControl" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376254 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "../ALUControl/AluControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/ALUControl/AluControl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/alusrcb/muxalusrcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxAluSrcB-archMuxAluSrcB " "Found design unit 1: MuxAluSrcB-archMuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376256 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxAluSrcB " "Found entity 1: MuxAluSrcB" {  } { { "../AluSrcB/MuxAluSrcB.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/AluSrcB/MuxAluSrcB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxalusrca/muxsrca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSrcA-archMuxScrA " "Found design unit 1: MuxSrcA-archMuxScrA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376256 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSrcA " "Found entity 1: MuxSrcA" {  } { { "../MuxAluSrcA/MuxSrcA.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxAluSrcA/MuxSrcA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-arch_RegFile " "Found design unit 1: RegFile-arch_RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376264 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxmemtoreg/muxmemtoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxmemtoreg/muxmemtoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxMemToReg-archMuxMemToReg " "Found design unit 1: MuxMemToReg-archMuxMemToReg" {  } { { "../MuxMemToReg/MuxMemToReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxMemToReg/MuxMemToReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376266 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Found entity 1: MuxMemToReg" {  } { { "../MuxMemToReg/MuxMemToReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxMemToReg/MuxMemToReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/muxregdst/muxregdst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/muxregdst/muxregdst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxRegDst-archMuxRegDst " "Found design unit 1: MuxRegDst-archMuxRegDst" {  } { { "../MuxRegDst/MuxRegDst.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxRegDst/MuxRegDst.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376266 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Found entity 1: MuxRegDst" {  } { { "../MuxRegDst/MuxRegDst.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/MuxRegDst/MuxRegDst.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/registros/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/registros/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-arch_Registro " "Found design unit 1: Registro-arch_Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "../Registros/Registro.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Registros/Registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/instructionreg/instructionreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/instructionreg/instructionreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionReg-InstructionReg_arc " "Found design unit 1: InstructionReg-InstructionReg_arc" {  } { { "../InstructionReg/InstructionReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/InstructionReg/InstructionReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376277 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionReg " "Found entity 1: InstructionReg" {  } { { "../InstructionReg/InstructionReg.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/InstructionReg/InstructionReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba3-arch_prueba " "Found design unit 1: prueba3-arch_prueba" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376277 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba3 " "Found entity 1: prueba3" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215376277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215376277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prueba3 " "Elaborating entity \"prueba3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559215376429 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "salidaCLK prueba3.vhd(230) " "VHDL Signal Declaration warning at prueba3.vhd(230): used implicit default value for signal \"salidaCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 230 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559215376429 "|prueba3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "smemRead prueba3.vhd(240) " "Verilog HDL or VHDL warning at prueba3.vhd(240): object \"smemRead\" assigned a value but never read" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559215376429 "|prueba3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "smemWrite prueba3.vhd(241) " "Verilog HDL or VHDL warning at prueba3.vhd(241): object \"smemWrite\" assigned a value but never read" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559215376429 "|prueba3"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "salidaMuxIorD 16 32 prueba3.vhd(279) " "VHDL Incomplete Partial Association warning at prueba3.vhd(279): port or argument \"salidaMuxIorD\" has 16/32 unassociated elements" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 279 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1559215376437 "|prueba3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uControl uControl:unidadControl " "Elaborating entity \"uControl\" for hierarchy \"uControl:unidadControl\"" {  } { { "prueba3.vhd" "unidadControl" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIorD MuxIorD:cMuxIorD " "Elaborating entity \"MuxIorD\" for hierarchy \"MuxIorD:cMuxIorD\"" {  } { { "prueba3.vhd" "cMuxIorD" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:cPC " "Elaborating entity \"PC\" for hierarchy \"PC:cPC\"" {  } { { "prueba3.vhd" "cPC" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPCsrc muxPCsrc:muxPC " "Elaborating entity \"muxPCsrc\" for hierarchy \"muxPCsrc:muxPC\"" {  } { { "prueba3.vhd" "muxPC" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend26 SignExtend26:SE26 " "Elaborating entity \"SignExtend26\" for hierarchy \"SignExtend26:SE26\"" {  } { { "prueba3.vhd" "SE26" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionReg InstructionReg:IR " "Elaborating entity \"InstructionReg\" for hierarchy \"InstructionReg:IR\"" {  } { { "prueba3.vhd" "IR" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:signoExtendido " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:signoExtendido\"" {  } { { "prueba3.vhd" "signoExtendido" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:muxMemReg " "Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:muxMemReg\"" {  } { { "prueba3.vhd" "muxMemReg" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:muxDST " "Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:muxDST\"" {  } { { "prueba3.vhd" "muxDST" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:registerFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:registerFile\"" {  } { { "prueba3.vhd" "registerFile" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:regA " "Elaborating entity \"Registro\" for hierarchy \"Registro:regA\"" {  } { { "prueba3.vhd" "regA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSrcA MuxSrcA:MuxAluSrcA " "Elaborating entity \"MuxSrcA\" for hierarchy \"MuxSrcA:MuxAluSrcA\"" {  } { { "prueba3.vhd" "MuxAluSrcA" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAluSrcB MuxAluSrcB:aMuxAluSrcB " "Elaborating entity \"MuxAluSrcB\" for hierarchy \"MuxAluSrcB:aMuxAluSrcB\"" {  } { { "prueba3.vhd" "aMuxAluSrcB" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:aAlu " "Elaborating entity \"Alu\" for hierarchy \"Alu:aAlu\"" {  } { { "prueba3.vhd" "aAlu" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215376521 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "br Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"br\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp Alu.vhd(18) " "VHDL Process Statement warning at Alu.vhd(18): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] Alu.vhd(18) " "Inferred latch for \"tmp\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] Alu.vhd(18) " "Inferred latch for \"tmp\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] Alu.vhd(18) " "Inferred latch for \"tmp\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] Alu.vhd(18) " "Inferred latch for \"tmp\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] Alu.vhd(18) " "Inferred latch for \"tmp\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] Alu.vhd(18) " "Inferred latch for \"tmp\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] Alu.vhd(18) " "Inferred latch for \"tmp\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] Alu.vhd(18) " "Inferred latch for \"tmp\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] Alu.vhd(18) " "Inferred latch for \"tmp\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] Alu.vhd(18) " "Inferred latch for \"tmp\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] Alu.vhd(18) " "Inferred latch for \"tmp\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] Alu.vhd(18) " "Inferred latch for \"tmp\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] Alu.vhd(18) " "Inferred latch for \"tmp\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] Alu.vhd(18) " "Inferred latch for \"tmp\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] Alu.vhd(18) " "Inferred latch for \"tmp\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] Alu.vhd(18) " "Inferred latch for \"tmp\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] Alu.vhd(18) " "Inferred latch for \"tmp\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] Alu.vhd(18) " "Inferred latch for \"tmp\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] Alu.vhd(18) " "Inferred latch for \"tmp\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] Alu.vhd(18) " "Inferred latch for \"tmp\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] Alu.vhd(18) " "Inferred latch for \"tmp\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] Alu.vhd(18) " "Inferred latch for \"tmp\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] Alu.vhd(18) " "Inferred latch for \"tmp\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] Alu.vhd(18) " "Inferred latch for \"tmp\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] Alu.vhd(18) " "Inferred latch for \"tmp\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] Alu.vhd(18) " "Inferred latch for \"tmp\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] Alu.vhd(18) " "Inferred latch for \"tmp\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] Alu.vhd(18) " "Inferred latch for \"tmp\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] Alu.vhd(18) " "Inferred latch for \"tmp\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] Alu.vhd(18) " "Inferred latch for \"tmp\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] Alu.vhd(18) " "Inferred latch for \"tmp\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] Alu.vhd(18) " "Inferred latch for \"tmp\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] Alu.vhd(18) " "Inferred latch for \"res\[0\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] Alu.vhd(18) " "Inferred latch for \"res\[1\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] Alu.vhd(18) " "Inferred latch for \"res\[2\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] Alu.vhd(18) " "Inferred latch for \"res\[3\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] Alu.vhd(18) " "Inferred latch for \"res\[4\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] Alu.vhd(18) " "Inferred latch for \"res\[5\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] Alu.vhd(18) " "Inferred latch for \"res\[6\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] Alu.vhd(18) " "Inferred latch for \"res\[7\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] Alu.vhd(18) " "Inferred latch for \"res\[8\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] Alu.vhd(18) " "Inferred latch for \"res\[9\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] Alu.vhd(18) " "Inferred latch for \"res\[10\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] Alu.vhd(18) " "Inferred latch for \"res\[11\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] Alu.vhd(18) " "Inferred latch for \"res\[12\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] Alu.vhd(18) " "Inferred latch for \"res\[13\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] Alu.vhd(18) " "Inferred latch for \"res\[14\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] Alu.vhd(18) " "Inferred latch for \"res\[15\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] Alu.vhd(18) " "Inferred latch for \"res\[16\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] Alu.vhd(18) " "Inferred latch for \"res\[17\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] Alu.vhd(18) " "Inferred latch for \"res\[18\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] Alu.vhd(18) " "Inferred latch for \"res\[19\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] Alu.vhd(18) " "Inferred latch for \"res\[20\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] Alu.vhd(18) " "Inferred latch for \"res\[21\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] Alu.vhd(18) " "Inferred latch for \"res\[22\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] Alu.vhd(18) " "Inferred latch for \"res\[23\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] Alu.vhd(18) " "Inferred latch for \"res\[24\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] Alu.vhd(18) " "Inferred latch for \"res\[25\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] Alu.vhd(18) " "Inferred latch for \"res\[26\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] Alu.vhd(18) " "Inferred latch for \"res\[27\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] Alu.vhd(18) " "Inferred latch for \"res\[28\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] Alu.vhd(18) " "Inferred latch for \"res\[29\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] Alu.vhd(18) " "Inferred latch for \"res\[30\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] Alu.vhd(18) " "Inferred latch for \"res\[31\]\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br Alu.vhd(18) " "Inferred latch for \"br\" at Alu.vhd(18)" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215376531 "|prueba3|Alu:aAlu"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[18\] " "LATCH primitive \"Alu:aAlu\|tmp\[18\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[17\] " "LATCH primitive \"Alu:aAlu\|tmp\[17\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[16\] " "LATCH primitive \"Alu:aAlu\|tmp\[16\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[15\] " "LATCH primitive \"Alu:aAlu\|tmp\[15\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[14\] " "LATCH primitive \"Alu:aAlu\|tmp\[14\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[13\] " "LATCH primitive \"Alu:aAlu\|tmp\[13\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[12\] " "LATCH primitive \"Alu:aAlu\|tmp\[12\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[11\] " "LATCH primitive \"Alu:aAlu\|tmp\[11\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[10\] " "LATCH primitive \"Alu:aAlu\|tmp\[10\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[9\] " "LATCH primitive \"Alu:aAlu\|tmp\[9\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[8\] " "LATCH primitive \"Alu:aAlu\|tmp\[8\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[7\] " "LATCH primitive \"Alu:aAlu\|tmp\[7\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[6\] " "LATCH primitive \"Alu:aAlu\|tmp\[6\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[5\] " "LATCH primitive \"Alu:aAlu\|tmp\[5\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[4\] " "LATCH primitive \"Alu:aAlu\|tmp\[4\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[3\] " "LATCH primitive \"Alu:aAlu\|tmp\[3\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[2\] " "LATCH primitive \"Alu:aAlu\|tmp\[2\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[1\] " "LATCH primitive \"Alu:aAlu\|tmp\[1\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[0\] " "LATCH primitive \"Alu:aAlu\|tmp\[0\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[22\] " "LATCH primitive \"Alu:aAlu\|tmp\[22\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[23\] " "LATCH primitive \"Alu:aAlu\|tmp\[23\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[24\] " "LATCH primitive \"Alu:aAlu\|tmp\[24\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[25\] " "LATCH primitive \"Alu:aAlu\|tmp\[25\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[26\] " "LATCH primitive \"Alu:aAlu\|tmp\[26\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[27\] " "LATCH primitive \"Alu:aAlu\|tmp\[27\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[28\] " "LATCH primitive \"Alu:aAlu\|tmp\[28\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[29\] " "LATCH primitive \"Alu:aAlu\|tmp\[29\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[30\] " "LATCH primitive \"Alu:aAlu\|tmp\[30\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[31\] " "LATCH primitive \"Alu:aAlu\|tmp\[31\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[0\] " "LATCH primitive \"Alu:aAlu\|res\[0\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[1\] " "LATCH primitive \"Alu:aAlu\|res\[1\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[2\] " "LATCH primitive \"Alu:aAlu\|res\[2\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[3\] " "LATCH primitive \"Alu:aAlu\|res\[3\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[4\] " "LATCH primitive \"Alu:aAlu\|res\[4\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[5\] " "LATCH primitive \"Alu:aAlu\|res\[5\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[6\] " "LATCH primitive \"Alu:aAlu\|res\[6\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[7\] " "LATCH primitive \"Alu:aAlu\|res\[7\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[8\] " "LATCH primitive \"Alu:aAlu\|res\[8\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[9\] " "LATCH primitive \"Alu:aAlu\|res\[9\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[10\] " "LATCH primitive \"Alu:aAlu\|res\[10\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[11\] " "LATCH primitive \"Alu:aAlu\|res\[11\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[12\] " "LATCH primitive \"Alu:aAlu\|res\[12\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[13\] " "LATCH primitive \"Alu:aAlu\|res\[13\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[14\] " "LATCH primitive \"Alu:aAlu\|res\[14\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[15\] " "LATCH primitive \"Alu:aAlu\|res\[15\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[16\] " "LATCH primitive \"Alu:aAlu\|res\[16\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[17\] " "LATCH primitive \"Alu:aAlu\|res\[17\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[18\] " "LATCH primitive \"Alu:aAlu\|res\[18\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[19\] " "LATCH primitive \"Alu:aAlu\|res\[19\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[20\] " "LATCH primitive \"Alu:aAlu\|res\[20\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[21\] " "LATCH primitive \"Alu:aAlu\|res\[21\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[22\] " "LATCH primitive \"Alu:aAlu\|res\[22\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[23\] " "LATCH primitive \"Alu:aAlu\|res\[23\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[24\] " "LATCH primitive \"Alu:aAlu\|res\[24\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[25\] " "LATCH primitive \"Alu:aAlu\|res\[25\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[26\] " "LATCH primitive \"Alu:aAlu\|res\[26\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[27\] " "LATCH primitive \"Alu:aAlu\|res\[27\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[28\] " "LATCH primitive \"Alu:aAlu\|res\[28\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[29\] " "LATCH primitive \"Alu:aAlu\|res\[29\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[30\] " "LATCH primitive \"Alu:aAlu\|res\[30\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[31\] " "LATCH primitive \"Alu:aAlu\|res\[31\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[18\] " "LATCH primitive \"Alu:aAlu\|tmp\[18\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[17\] " "LATCH primitive \"Alu:aAlu\|tmp\[17\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[16\] " "LATCH primitive \"Alu:aAlu\|tmp\[16\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[15\] " "LATCH primitive \"Alu:aAlu\|tmp\[15\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[14\] " "LATCH primitive \"Alu:aAlu\|tmp\[14\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[13\] " "LATCH primitive \"Alu:aAlu\|tmp\[13\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[12\] " "LATCH primitive \"Alu:aAlu\|tmp\[12\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[11\] " "LATCH primitive \"Alu:aAlu\|tmp\[11\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[10\] " "LATCH primitive \"Alu:aAlu\|tmp\[10\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[9\] " "LATCH primitive \"Alu:aAlu\|tmp\[9\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[8\] " "LATCH primitive \"Alu:aAlu\|tmp\[8\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[7\] " "LATCH primitive \"Alu:aAlu\|tmp\[7\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[6\] " "LATCH primitive \"Alu:aAlu\|tmp\[6\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[5\] " "LATCH primitive \"Alu:aAlu\|tmp\[5\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[4\] " "LATCH primitive \"Alu:aAlu\|tmp\[4\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[3\] " "LATCH primitive \"Alu:aAlu\|tmp\[3\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[2\] " "LATCH primitive \"Alu:aAlu\|tmp\[2\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[1\] " "LATCH primitive \"Alu:aAlu\|tmp\[1\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[0\] " "LATCH primitive \"Alu:aAlu\|tmp\[0\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[22\] " "LATCH primitive \"Alu:aAlu\|tmp\[22\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[23\] " "LATCH primitive \"Alu:aAlu\|tmp\[23\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[24\] " "LATCH primitive \"Alu:aAlu\|tmp\[24\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[25\] " "LATCH primitive \"Alu:aAlu\|tmp\[25\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[26\] " "LATCH primitive \"Alu:aAlu\|tmp\[26\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[27\] " "LATCH primitive \"Alu:aAlu\|tmp\[27\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[28\] " "LATCH primitive \"Alu:aAlu\|tmp\[28\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[29\] " "LATCH primitive \"Alu:aAlu\|tmp\[29\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[30\] " "LATCH primitive \"Alu:aAlu\|tmp\[30\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Alu:aAlu\|tmp\[31\] " "LATCH primitive \"Alu:aAlu\|tmp\[31\]\" is permanently disabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1559215376783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[0\] " "LATCH primitive \"Alu:aAlu\|res\[0\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[1\] " "LATCH primitive \"Alu:aAlu\|res\[1\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[2\] " "LATCH primitive \"Alu:aAlu\|res\[2\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[3\] " "LATCH primitive \"Alu:aAlu\|res\[3\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[4\] " "LATCH primitive \"Alu:aAlu\|res\[4\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[5\] " "LATCH primitive \"Alu:aAlu\|res\[5\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[6\] " "LATCH primitive \"Alu:aAlu\|res\[6\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[7\] " "LATCH primitive \"Alu:aAlu\|res\[7\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[8\] " "LATCH primitive \"Alu:aAlu\|res\[8\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[9\] " "LATCH primitive \"Alu:aAlu\|res\[9\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[10\] " "LATCH primitive \"Alu:aAlu\|res\[10\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[11\] " "LATCH primitive \"Alu:aAlu\|res\[11\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[12\] " "LATCH primitive \"Alu:aAlu\|res\[12\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[13\] " "LATCH primitive \"Alu:aAlu\|res\[13\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[14\] " "LATCH primitive \"Alu:aAlu\|res\[14\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[15\] " "LATCH primitive \"Alu:aAlu\|res\[15\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[16\] " "LATCH primitive \"Alu:aAlu\|res\[16\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[17\] " "LATCH primitive \"Alu:aAlu\|res\[17\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[18\] " "LATCH primitive \"Alu:aAlu\|res\[18\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[19\] " "LATCH primitive \"Alu:aAlu\|res\[19\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[20\] " "LATCH primitive \"Alu:aAlu\|res\[20\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[21\] " "LATCH primitive \"Alu:aAlu\|res\[21\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[22\] " "LATCH primitive \"Alu:aAlu\|res\[22\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[23\] " "LATCH primitive \"Alu:aAlu\|res\[23\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[24\] " "LATCH primitive \"Alu:aAlu\|res\[24\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[25\] " "LATCH primitive \"Alu:aAlu\|res\[25\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[26\] " "LATCH primitive \"Alu:aAlu\|res\[26\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[27\] " "LATCH primitive \"Alu:aAlu\|res\[27\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[28\] " "LATCH primitive \"Alu:aAlu\|res\[28\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[29\] " "LATCH primitive \"Alu:aAlu\|res\[29\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[30\] " "LATCH primitive \"Alu:aAlu\|res\[30\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:aAlu\|res\[31\] " "LATCH primitive \"Alu:aAlu\|res\[31\]\" is permanently enabled" {  } { { "../Alu/Alu.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Alu/Alu.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1559215376785 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RegFile:registerFile\|array_reg_rtl_0 " "Inferred dual-clock RAM node \"RegFile:registerFile\|array_reg_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1559215376825 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:registerFile\|array_reg " "RAM logic \"RegFile:registerFile\|array_reg\" is uninferred due to asynchronous read logic" {  } { { "../RegFile/RegFile.vhd" "array_reg" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1559215376825 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1559215376825 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegFile:registerFile\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegFile:registerFile\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/prueba3.ram0_RegFile_be88a862.hdl.mif " "Parameter INIT_FILE set to db/prueba3.ram0_RegFile_be88a862.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559215377077 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1559215377077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559215377077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegFile:registerFile\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegFile:registerFile\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/prueba3.ram0_RegFile_be88a862.hdl.mif " "Parameter \"INIT_FILE\" = \"db/prueba3.ram0_RegFile_be88a862.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559215377201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559215377201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vch1 " "Found entity 1: altsyncram_vch1" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215377323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215377323 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a16 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a17 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a18 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a19 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a20 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a21 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a22 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a23 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a24 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a25 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a26 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a27 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a28 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a29 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a30 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a31 " "Synthesized away node \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377578 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1559215377578 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1559215377578 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[0\] VCC " "Pin \"estado1\[0\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[1\] VCC " "Pin \"estado1\[1\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[2\] VCC " "Pin \"estado1\[2\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[3\] VCC " "Pin \"estado1\[3\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[4\] VCC " "Pin \"estado1\[4\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[5\] VCC " "Pin \"estado1\[5\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[6\] VCC " "Pin \"estado1\[6\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[0\] VCC " "Pin \"estado2\[0\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[1\] VCC " "Pin \"estado2\[1\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[2\] VCC " "Pin \"estado2\[2\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[3\] VCC " "Pin \"estado2\[3\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[4\] VCC " "Pin \"estado2\[4\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[5\] VCC " "Pin \"estado2\[5\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[6\] VCC " "Pin \"estado2\[6\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado3\[0\] VCC " "Pin \"estado3\[0\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado3\[1\] VCC " "Pin \"estado3\[1\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado3\[2\] VCC " "Pin \"estado3\[2\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado3\[3\] VCC " "Pin \"estado3\[3\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado3\[4\] VCC " "Pin \"estado3\[4\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado3\[5\] VCC " "Pin \"estado3\[5\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado3\[6\] VCC " "Pin \"estado3\[6\]\" is stuck at VCC" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado4\[1\] GND " "Pin \"estado4\[1\]\" is stuck at GND" {  } { { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559215377789 "|prueba3|estado4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559215377789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1559215377849 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215377861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559215378144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559215378144 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1559215378213 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a15"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559215378244 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559215378244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559215378244 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559215378244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559215378244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559215378313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 06:22:58 2019 " "Processing ended: Thu May 30 06:22:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559215378313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559215378313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559215378313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559215378313 ""}
