<profile>

<section name = "Vitis HLS Report for 'yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'" level="0">
<item name = "Date">Thu Feb 13 15:33:08 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.960 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 4294836233, 20.000 ns, 42.948 sec, 1, 4294836226, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y">0, 4294836231, 8, 1, 1, 0 ~ 4294836225, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 440, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 82, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 347, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8s_16_1_1_U1">mul_8ns_8s_16_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8ns_8s_16_1_1_U2">mul_8ns_8s_16_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_5ns_8ns_13_4_1_U3">mac_muladd_8ns_5ns_8ns_13_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8ns_7ns_16ns_16_4_1_U5">mac_muladd_8ns_7ns_16ns_16_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8ns_7s_16s_16_4_1_U4">mac_muladd_8ns_7s_16s_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Y_fu_552_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln75_1_fu_236_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln75_fu_253_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln78_1_fu_304_p2">+, 0, 0, 22, 22, 22</column>
<column name="add_ln78_fu_320_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln80_fu_314_p2">+, 0, 0, 22, 22, 22</column>
<column name="add_ln83_2_fu_484_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln83_3_fu_363_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln83_4_fu_466_p2">+, 0, 0, 20, 15, 15</column>
<column name="add_ln83_fu_476_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln84_1_fu_399_p2">+, 0, 0, 15, 15, 8</column>
<column name="add_ln84_2_fu_503_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln85_1_fu_438_p2">+, 0, 0, 14, 14, 8</column>
<column name="add_ln85_2_fu_529_p2">+, 0, 0, 23, 16, 16</column>
<column name="sub_ln84_fu_393_p2">-, 0, 0, 15, 15, 15</column>
<column name="sub_ln85_1_fu_432_p2">-, 0, 0, 14, 14, 14</column>
<column name="sub_ln85_fu_415_p2">-, 0, 0, 17, 1, 14</column>
<column name="icmp_ln75_fu_230_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln78_fu_259_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="select_ln60_fu_264_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln75_fu_272_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln84_fu_558_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln85_fu_571_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 32, 64</column>
<column name="indvar_flatten_fu_118">9, 2, 32, 64</column>
<column name="x_fu_114">9, 2, 16, 32</column>
<column name="y_fu_110">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_675">8, 0, 8, 0</column>
<column name="B_reg_675_pp0_iter4_reg">8, 0, 8, 0</column>
<column name="G_reg_693">8, 0, 8, 0</column>
<column name="R_reg_669">8, 0, 8, 0</column>
<column name="add_ln80_reg_641">22, 0, 22, 0</column>
<column name="add_ln83_3_reg_699">16, 0, 16, 0</column>
<column name="add_ln84_1_reg_709">11, 0, 15, 4</column>
<column name="add_ln85_1_reg_719">13, 0, 14, 1</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="bit_sel1_reg_729">1, 0, 1, 0</column>
<column name="bit_sel_reg_739">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_118">32, 0, 32, 0</column>
<column name="part_sel3_reg_734">7, 0, 7, 0</column>
<column name="part_sel_reg_744">7, 0, 7, 0</column>
<column name="trunc_ln_reg_724">8, 0, 8, 0</column>
<column name="x_fu_114">16, 0, 16, 0</column>
<column name="y_fu_110">16, 0, 16, 0</column>
<column name="zext_ln80_1_reg_646">22, 0, 64, 42</column>
<column name="R_reg_669">64, 32, 8, 0</column>
<column name="zext_ln80_1_reg_646">64, 32, 64, 42</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, return value</column>
<column name="mul_ln30">in, 32, ap_none, mul_ln30, scalar</column>
<column name="height">in, 16, ap_none, height, scalar</column>
<column name="in_channels_ch1_address0">out, 22, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_ce0">out, 1, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_q0">in, 8, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch2_address0">out, 22, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_ce0">out, 1, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_q0">in, 8, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch3_address0">out, 22, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_ce0">out, 1, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_q0">in, 8, ap_memory, in_channels_ch3, array</column>
<column name="p_yuv_channels_ch1_address0">out, 22, ap_memory, p_yuv_channels_ch1, array</column>
<column name="p_yuv_channels_ch1_ce0">out, 1, ap_memory, p_yuv_channels_ch1, array</column>
<column name="p_yuv_channels_ch1_we0">out, 1, ap_memory, p_yuv_channels_ch1, array</column>
<column name="p_yuv_channels_ch1_d0">out, 8, ap_memory, p_yuv_channels_ch1, array</column>
<column name="p_yuv_channels_ch2_address0">out, 22, ap_memory, p_yuv_channels_ch2, array</column>
<column name="p_yuv_channels_ch2_ce0">out, 1, ap_memory, p_yuv_channels_ch2, array</column>
<column name="p_yuv_channels_ch2_we0">out, 1, ap_memory, p_yuv_channels_ch2, array</column>
<column name="p_yuv_channels_ch2_d0">out, 8, ap_memory, p_yuv_channels_ch2, array</column>
<column name="p_yuv_channels_ch3_address0">out, 22, ap_memory, p_yuv_channels_ch3, array</column>
<column name="p_yuv_channels_ch3_ce0">out, 1, ap_memory, p_yuv_channels_ch3, array</column>
<column name="p_yuv_channels_ch3_we0">out, 1, ap_memory, p_yuv_channels_ch3, array</column>
<column name="p_yuv_channels_ch3_d0">out, 8, ap_memory, p_yuv_channels_ch3, array</column>
</table>
</item>
</section>
</profile>
