{"result": {"query": ":facetid:toc:\"db/conf/micro/micro2016.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "185.44"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "63", "@dc": "63", "@oc": "63", "@id": "40456793", "text": ":facetid:toc:db/conf/micro/micro2016.bht"}}, "hits": {"@total": "63", "@computed": "63", "@sent": "63", "@first": "0", "hit": [{"@score": "1", "@id": "2924866", "info": {"authors": {"author": [{"@pid": "162/9937", "text": "Johnathan Alsop"}, {"@pid": "148/9928", "text": "Marc S. Orr"}, {"@pid": "79/413", "text": "Bradford M. Beckmann"}, {"@pid": "w/DavidAWood", "text": "David A. Wood 0001"}]}, "title": "Lazy release consistency for GPUs.", "venue": "MICRO", "pages": "26:1-26:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AlsopOBW16", "doi": "10.1109/MICRO.2016.7783729", "ee": "https://doi.org/10.1109/MICRO.2016.7783729", "url": "https://dblp.org/rec/conf/micro/AlsopOBW16"}, "url": "URL#2924866"}, {"@score": "1", "@id": "2924867", "info": {"authors": {"author": [{"@pid": "118/3891", "text": "Manoj Alwani"}, {"@pid": "02/2724", "text": "Han Chen"}, {"@pid": "46/4377", "text": "Michael Ferdman"}, {"@pid": "92/1970", "text": "Peter A. Milder"}]}, "title": "Fused-layer CNN accelerators.", "venue": "MICRO", "pages": "22:1-22:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AlwaniCFM16", "doi": "10.1109/MICRO.2016.7783725", "ee": "https://doi.org/10.1109/MICRO.2016.7783725", "url": "https://dblp.org/rec/conf/micro/AlwaniCFM16"}, "url": "URL#2924867"}, {"@score": "1", "@id": "2924868", "info": {"authors": {"author": [{"@pid": "82/3536", "text": "Adrian M. Caulfield"}, {"@pid": "29/3950", "text": "Eric S. Chung"}, {"@pid": "85/5822", "text": "Andrew Putnam"}, {"@pid": "94/3793", "text": "Hari Angepat"}, {"@pid": "26/10927", "text": "Jeremy Fowers"}, {"@pid": "23/2318", "text": "Michael Haselman"}, {"@pid": "148/9975", "text": "Stephen Heil"}, {"@pid": "175/6153", "text": "Matt Humphrey"}, {"@pid": "73/9798", "text": "Puneet Kaur"}, {"@pid": "43/2609-1", "text": "Joo-Young Kim 0001"}, {"@pid": "08/7863", "text": "Daniel Lo"}, {"@pid": "175/6098", "text": "Todd Massengill"}, {"@pid": "121/0473", "text": "Kalin Ovtcharov"}, {"@pid": "25/7037", "text": "Michael Papamichael"}, {"@pid": "175/6160", "text": "Lisa Woods"}, {"@pid": "55/2496", "text": "Sitaram Lanka"}, {"@pid": "06/5295", "text": "Derek Chiou"}, {"@pid": "b/DougBurger", "text": "Doug Burger"}]}, "title": "A cloud-scale acceleration architecture.", "venue": "MICRO", "pages": "7:1-7:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/CaulfieldCPAFHH16", "doi": "10.1109/MICRO.2016.7783710", "ee": "https://doi.org/10.1109/MICRO.2016.7783710", "url": "https://dblp.org/rec/conf/micro/CaulfieldCPAFHH16"}, "url": "URL#2924868"}, {"@score": "1", "@id": "2924869", "info": {"authors": {"author": [{"@pid": "02/4266", "text": "Li-Wen Chang"}, {"@pid": "123/7561", "text": "Izzat El Hajj"}, {"@pid": "61/3460", "text": "Christopher I. Rodrigues"}, {"@pid": "28/7411", "text": "Juan G\u00f3mez-Luna"}, {"@pid": "03/4630", "text": "Wen-mei W. Hwu"}]}, "title": "Efficient kernel synthesis for performance portable programming.", "venue": "MICRO", "pages": "12:1-12:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChangHRGH16", "doi": "10.1109/MICRO.2016.7783715", "ee": "https://doi.org/10.1109/MICRO.2016.7783715", "url": "https://dblp.org/rec/conf/micro/ChangHRGH16"}, "url": "URL#2924869"}, {"@score": "1", "@id": "2924870", "info": {"authors": {"author": [{"@pid": "69/510-45", "text": "Tao Chen 0045"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "Efficient data supply for hardware accelerators with prefetching and access/execute decoupling.", "venue": "MICRO", "pages": "46:1-46:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenS16", "doi": "10.1109/MICRO.2016.7783749", "ee": "https://doi.org/10.1109/MICRO.2016.7783749", "url": "https://dblp.org/rec/conf/micro/ChenS16"}, "url": "URL#2924870"}, {"@score": "1", "@id": "2924871", "info": {"authors": {"author": [{"@pid": "119/3383", "text": "Renhai Chen"}, {"@pid": "08/6845", "text": "Zili Shao"}, {"@pid": "75/4601-6", "text": "Tao Li 0006"}]}, "title": "Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach.", "venue": "MICRO", "pages": "9:1-9:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenSL16", "doi": "10.1109/MICRO.2016.7783712", "ee": "https://doi.org/10.1109/MICRO.2016.7783712", "url": "https://dblp.org/rec/conf/micro/ChenSL16"}, "url": "URL#2924871"}, {"@score": "1", "@id": "2924872", "info": {"authors": {"author": [{"@pid": "77/8761", "text": "Chia-Chen Chou"}, {"@pid": "99/6904", "text": "Aamer Jaleel"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "CANDY: Enabling coherent DRAM caches for multi-node systems.", "venue": "MICRO", "pages": "35:1-35:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChouJQ16", "doi": "10.1109/MICRO.2016.7783738", "ee": "https://doi.org/10.1109/MICRO.2016.7783738", "url": "https://dblp.org/rec/conf/micro/ChouJQ16"}, "url": "URL#2924872"}, {"@score": "1", "@id": "2924873", "info": {"authors": {"author": [{"@pid": "52/10063", "text": "Jason Clemons"}, {"@pid": "13/3159", "text": "Chih-Chi Cheng"}, {"@pid": "26/4576", "text": "Iuri Frosio"}, {"@pid": "69/7115", "text": "Daniel R. Johnson"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "A patch memory system for image processing and computer vision.", "venue": "MICRO", "pages": "51:1-51:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ClemonsCFJK16", "doi": "10.1109/MICRO.2016.7783754", "ee": "https://doi.org/10.1109/MICRO.2016.7783754", "url": "https://dblp.org/rec/conf/micro/ClemonsCFJK16"}, "url": "URL#2924873"}, {"@score": "1", "@id": "2924874", "info": {"authors": {"author": [{"@pid": "142/3203", "text": "Alexandros Daglis"}, {"@pid": "191/7824", "text": "Dmitrii Ustiugov"}, {"@pid": "142/3209", "text": "Stanko Novakovic"}, {"@pid": "b/EBugnion", "text": "Edouard Bugnion"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}, {"@pid": "78/50", "text": "Boris Grot"}]}, "title": "SABRes: Atomic object reads for in-memory rack-scale computing.", "venue": "MICRO", "pages": "6:1-6:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DaglisUNBFG16", "doi": "10.1109/MICRO.2016.7783709", "ee": "https://doi.org/10.1109/MICRO.2016.7783709", "url": "https://dblp.org/rec/conf/micro/DaglisUNBFG16"}, "url": "URL#2924874"}, {"@score": "1", "@id": "2924876", "info": {"authors": {"author": [{"@pid": "82/10370", "text": "Dominic DiTomaso"}, {"@pid": "139/7096", "text": "Travis Boraten"}, {"@pid": "59/6384", "text": "Avinash Kodi"}, {"@pid": "17/5827", "text": "Ahmed Louri"}]}, "title": "Dynamic error mitigation in NoCs using intelligent prediction techniques.", "venue": "MICRO", "pages": "31:1-31:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DiTomasoBKL16", "doi": "10.1109/MICRO.2016.7783734", "ee": "https://doi.org/10.1109/MICRO.2016.7783734", "url": "https://dblp.org/rec/conf/micro/DiTomasoBKL16"}, "url": "URL#2924876"}, {"@score": "1", "@id": "2924877", "info": {"authors": {"author": [{"@pid": "131/5109", "text": "Ahmed ElTantawy"}, {"@pid": "a/TorMAamodt", "text": "Tor M. Aamodt"}]}, "title": "MIMD synchronization on SIMT architectures.", "venue": "MICRO", "pages": "11:1-11:14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ElTantawyA16", "doi": "10.1109/MICRO.2016.7783714", "ee": "https://doi.org/10.1109/MICRO.2016.7783714", "url": "https://dblp.org/rec/conf/micro/ElTantawyA16"}, "url": "URL#2924877"}, {"@score": "1", "@id": "2924878", "info": {"authors": {"author": [{"@pid": "17/10107", "text": "Dmitry Evtyushkin"}, {"@pid": "p/DmitryVPonomarev", "text": "Dmitry V. Ponomarev"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}]}, "title": "Jump over ASLR: Attacking branch predictors to bypass ASLR.", "venue": "MICRO", "pages": "40:1-40:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/EvtyushkinPA16", "doi": "10.1109/MICRO.2016.7783743", "ee": "https://doi.org/10.1109/MICRO.2016.7783743", "url": "https://dblp.org/rec/conf/micro/EvtyushkinPA16"}, "url": "URL#2924878"}, {"@score": "1", "@id": "2924879", "info": {"authors": {"author": [{"@pid": "175/0549", "text": "Vaibhav Gogte"}, {"@pid": "138/4146", "text": "Aasheesh Kolli"}, {"@pid": "82/231", "text": "Michael J. Cafarella"}, {"@pid": "85/770", "text": "Loris D&apos;Antoni"}, {"@pid": "01/1282", "text": "Thomas F. Wenisch"}]}, "title": "HARE: Hardware accelerator for regular expressions.", "venue": "MICRO", "pages": "44:1-44:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GogteKCDW16", "doi": "10.1109/MICRO.2016.7783747", "ee": "https://doi.org/10.1109/MICRO.2016.7783747", "url": "https://dblp.org/rec/conf/micro/GogteKCDW16"}, "url": "URL#2924879"}, {"@score": "1", "@id": "2924880", "info": {"authors": {"author": [{"@pid": "183/0746", "text": "Yonatan Gottesman"}, {"@pid": "89/6105", "text": "Yoav Etsion"}]}, "title": "NeSC: Self-virtualizing nested storage controller.", "venue": "MICRO", "pages": "10:1-10:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GottesmanE16", "doi": "10.1109/MICRO.2016.7783713", "ee": "https://doi.org/10.1109/MICRO.2016.7783713", "url": "https://dblp.org/rec/conf/micro/GottesmanE16"}, "url": "URL#2924880"}, {"@score": "1", "@id": "2924881", "info": {"authors": {"author": [{"@pid": "191/7804", "text": "Heonjae Ha"}, {"@pid": "68/8120", "text": "Ardavan Pedram"}, {"@pid": "61/4199", "text": "Stephen Richardson"}, {"@pid": "92/10504", "text": "Shahar Kvatinsky"}, {"@pid": "h/MarkHorowitz", "text": "Mark Horowitz"}]}, "title": "Improving energy efficiency of DRAM by exploiting half page row access.", "venue": "MICRO", "pages": "27:1-27:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HaPRKH16", "doi": "10.1109/MICRO.2016.7783730", "ee": "https://doi.org/10.1109/MICRO.2016.7783730", "url": "https://dblp.org/rec/conf/micro/HaPRKH16"}, "url": "URL#2924881"}, {"@score": "1", "@id": "2924882", "info": {"authors": {"author": [{"@pid": "123/7561", "text": "Izzat El Hajj"}, {"@pid": "28/7411", "text": "Juan G\u00f3mez-Luna"}, {"@pid": "16/6465-14", "text": "Cheng Li 0014"}, {"@pid": "02/4266", "text": "Li-Wen Chang"}, {"@pid": "53/726", "text": "Dejan S. Milojicic"}, {"@pid": "03/4630", "text": "Wen-mei W. Hwu"}]}, "title": "KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism.", "venue": "MICRO", "pages": "13:1-13:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HajjGLCMH16", "doi": "10.1109/MICRO.2016.7783716", "ee": "https://doi.org/10.1109/MICRO.2016.7783716", "url": "https://dblp.org/rec/conf/micro/HajjGLCMH16"}, "url": "URL#2924882"}, {"@score": "1", "@id": "2924883", "info": {"authors": {"author": [{"@pid": "130/7622", "text": "Tae Jun Ham"}, {"@pid": "23/3943", "text": "Lisa Wu 0001"}, {"@pid": "30/3638", "text": "Narayanan Sundaram"}, {"@pid": "29/1091", "text": "Nadathur Satish"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}]}, "title": "Graphicionado: A high-performance and energy-efficient accelerator for graph analytics.", "venue": "MICRO", "pages": "56:1-56:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HamWSSM16", "doi": "10.1109/MICRO.2016.7783759", "ee": "https://doi.org/10.1109/MICRO.2016.7783759", "url": "https://dblp.org/rec/conf/micro/HamWSSM16"}, "url": "URL#2924883"}, {"@score": "1", "@id": "2924884", "info": {"authors": {"author": [{"@pid": "127/9046", "text": "Milad Hashemi"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "p/YaleNPatt", "text": "Yale N. Patt"}]}, "title": "Continuous runahead: Transparent hardware acceleration for memory intensive workloads.", "venue": "MICRO", "pages": "61:1-61:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HashemiMP16", "doi": "10.1109/MICRO.2016.7783764", "ee": "https://doi.org/10.1109/MICRO.2016.7783764", "url": "https://dblp.org/rec/conf/micro/HashemiMP16"}, "url": "URL#2924884"}, {"@score": "1", "@id": "2924885", "info": {"authors": {"author": [{"@pid": "43/4685-1", "text": "Yang Hu 0001"}, {"@pid": "75/4601-6", "text": "Tao Li 0006"}]}, "title": "Towards efficient server architecture for virtualized network function deployment: Implications and implementations.", "venue": "MICRO", "pages": "8:1-8:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuL16", "doi": "10.1109/MICRO.2016.7783711", "ee": "https://doi.org/10.1109/MICRO.2016.7783711", "url": "https://dblp.org/rec/conf/micro/HuL16"}, "url": "URL#2924885"}, {"@score": "1", "@id": "2924886", "info": {"authors": {"author": [{"@pid": "10/7295", "text": "Cheng-Chieh Huang"}, {"@pid": "98/4371-3", "text": "Rakesh Kumar 0003"}, {"@pid": "130/6547", "text": "Marco Elver"}, {"@pid": "78/50", "text": "Boris Grot"}, {"@pid": "24/1972", "text": "Vijay Nagarajan"}]}, "title": "C3D: Mitigating the NUMA bottleneck via coherent DRAM caches.", "venue": "MICRO", "pages": "36:1-36:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuangKEGN16", "doi": "10.1109/MICRO.2016.7783739", "ee": "https://doi.org/10.1109/MICRO.2016.7783739", "url": "https://dblp.org/rec/conf/micro/HuangKEGN16"}, "url": "URL#2924886"}, {"@score": "1", "@id": "2924887", "info": {"authors": {"author": [{"@pid": "154/2959", "text": "Animesh Jain"}, {"@pid": "180/8211", "text": "Parker Hill"}, {"@pid": "20/3980", "text": "Shih-Chieh Lin"}, {"@pid": "122/9974", "text": "Muneeb Khan"}, {"@pid": "89/7396", "text": "Md. Enamul Haque"}, {"@pid": "29/5459", "text": "Michael A. Laurenzano"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}, {"@pid": "35/1464", "text": "Lingjia Tang"}, {"@pid": "48/6796", "text": "Jason Mars"}]}, "title": "Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation.", "venue": "MICRO", "pages": "41:1-41:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JainHLKHLMTM16", "doi": "10.1109/MICRO.2016.7783744", "ee": "https://doi.org/10.1109/MICRO.2016.7783744", "url": "https://dblp.org/rec/conf/micro/JainHLKHLMTM16"}, "url": "URL#2924887"}, {"@score": "1", "@id": "2924888", "info": {"authors": {"author": [{"@pid": "154/2959", "text": "Animesh Jain"}, {"@pid": "29/5459", "text": "Michael A. Laurenzano"}, {"@pid": "35/1464", "text": "Lingjia Tang"}, {"@pid": "48/6796", "text": "Jason Mars"}]}, "title": "Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting.", "venue": "MICRO", "pages": "23:1-23:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JainLTM16", "doi": "10.1109/MICRO.2016.7783726", "ee": "https://doi.org/10.1109/MICRO.2016.7783726", "url": "https://dblp.org/rec/conf/micro/JainLTM16"}, "url": "URL#2924888"}, {"@score": "1", "@id": "2924889", "info": {"authors": {"author": [{"@pid": "38/7914", "text": "Mark C. Jeffrey"}, {"@pid": "129/7647", "text": "Suvinay Subramanian"}, {"@pid": "163/4850", "text": "Maleen Abeydeera"}, {"@pid": "73/2231", "text": "Joel S. Emer"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Data-centric execution of speculative parallel programs.", "venue": "MICRO", "pages": "5:1-5:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JeffreySAES16", "doi": "10.1109/MICRO.2016.7783708", "ee": "https://doi.org/10.1109/MICRO.2016.7783708", "url": "https://dblp.org/rec/conf/micro/JeffreySAES16"}, "url": "URL#2924889"}, {"@score": "1", "@id": "2924890", "info": {"authors": {"author": [{"@pid": "02/291-2", "text": "Yu Ji 0002"}, {"@pid": "00/5995", "text": "Youhui Zhang"}, {"@pid": "91/9920", "text": "Shuangchen Li"}, {"@pid": "67/8760", "text": "Ping Chi"}, {"@pid": "173/0144", "text": "Cihang Jiang"}, {"@pid": "20/3008", "text": "Peng Qu"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}, {"@pid": "60/810", "text": "Wenguang Chen"}]}, "title": "NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints.", "venue": "MICRO", "pages": "21:1-21:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JiZLCJQXC16", "doi": "10.1109/MICRO.2016.7783724", "ee": "https://doi.org/10.1109/MICRO.2016.7783724", "url": "https://dblp.org/rec/conf/micro/JiZLCJQXC16"}, "url": "URL#2924890"}, {"@score": "1", "@id": "2924891", "info": {"authors": {"author": [{"@pid": "23/8030", "text": "Naifeng Jing"}, {"@pid": "64/8678", "text": "Jianfei Wang"}, {"@pid": "173/1756", "text": "Fengfeng Fan"}, {"@pid": "191/7822", "text": "Wenkang Yu"}, {"@pid": "45/4954-2", "text": "Li Jiang 0002"}, {"@pid": "66/190-9", "text": "Chao Li 0009"}, {"@pid": "88/6436", "text": "Xiaoyao Liang"}]}, "title": "Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs.", "venue": "MICRO", "pages": "14:1-14:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JingWFYJLL16", "doi": "10.1109/MICRO.2016.7783717", "ee": "https://doi.org/10.1109/MICRO.2016.7783717", "url": "https://dblp.org/rec/conf/micro/JingWFYJLL16"}, "url": "URL#2924891"}, {"@score": "1", "@id": "2924892", "info": {"authors": {"author": [{"@pid": "150/8285", "text": "Patrick Judd"}, {"@pid": "00/10861", "text": "Jorge Albericio"}, {"@pid": "79/11277", "text": "Tayler H. Hetherington"}, {"@pid": "a/TorMAamodt", "text": "Tor M. Aamodt"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "Stripes: Bit-serial deep neural network computing.", "venue": "MICRO", "pages": "19:1-19:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JuddAHAM16", "doi": "10.1109/MICRO.2016.7783722", "ee": "https://doi.org/10.1109/MICRO.2016.7783722", "url": "https://dblp.org/rec/conf/micro/JuddAHAM16"}, "url": "URL#2924892"}, {"@score": "1", "@id": "2924893", "info": {"authors": {"author": [{"@pid": "145/7895", "text": "Prathmesh Kallurkar"}, {"@pid": "s/SmrutiRSarangi", "text": "Smruti R. Sarangi"}]}, "title": "pTask: A smart prefetching scheme for OS intensive applications.", "venue": "MICRO", "pages": "3:1-3:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KallurkarS16", "doi": "10.1109/MICRO.2016.7783706", "ee": "https://doi.org/10.1109/MICRO.2016.7783706", "url": "https://dblp.org/rec/conf/micro/KallurkarS16"}, "url": "URL#2924893"}, {"@score": "1", "@id": "2924894", "info": {"authors": {"author": [{"@pid": "151/7523", "text": "Mikhail Kazdagli"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}, {"@pid": "33/65", "text": "Mohit Tiwari"}]}, "title": "Quantifying and improving the efficiency of hardware-based mobile malware detectors.", "venue": "MICRO", "pages": "37:1-37:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KazdagliRT16", "doi": "10.1109/MICRO.2016.7783740", "ee": "https://doi.org/10.1109/MICRO.2016.7783740", "url": "https://dblp.org/rec/conf/micro/KazdagliRT16"}, "url": "URL#2924894"}, {"@score": "1", "@id": "2924895", "info": {"authors": {"author": [{"@pid": "81/10063", "text": "Gwangsun Kim"}, {"@pid": "10/4053", "text": "Changhyun Kim"}, {"@pid": "157/2798", "text": "Jiyun Jeong"}, {"@pid": "00/11263", "text": "Mike Parker"}, {"@pid": "39/6945", "text": "John Kim"}]}, "title": "Contention-based congestion management in large-scale networks.", "venue": "MICRO", "pages": "30:1-30:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimKJPK16", "doi": "10.1109/MICRO.2016.7783733", "ee": "https://doi.org/10.1109/MICRO.2016.7783733", "url": "https://dblp.org/rec/conf/micro/KimKJPK16"}, "url": "URL#2924895"}, {"@score": "1", "@id": "2924896", "info": {"authors": {"author": [{"@pid": "71/5092", "text": "Jinchun Kim"}, {"@pid": "60/5498", "text": "Seth H. Pugsley"}, {"@pid": "18/4038", "text": "Paul V. Gratz"}, {"@pid": "r/ALNarasimhaReddy", "text": "A. L. Narasimha Reddy"}, {"@pid": "40/4137", "text": "Chris Wilkerson"}, {"@pid": "80/4789", "text": "Zeshan Chishti"}]}, "title": "Path confidence based lookahead prefetching.", "venue": "MICRO", "pages": "60:1-60:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimPGRWC16", "doi": "10.1109/MICRO.2016.7783763", "ee": "https://doi.org/10.1109/MICRO.2016.7783763", "url": "https://dblp.org/rec/conf/micro/KimPGRWC16"}, "url": "URL#2924896"}, {"@score": "1", "@id": "2924897", "info": {"authors": {"author": [{"@pid": "138/4146", "text": "Aasheesh Kolli"}, {"@pid": "191/7784", "text": "Jeff Rosen"}, {"@pid": "72/8290", "text": "Stephan Diestelhorst"}, {"@pid": "54/704", "text": "Ali G. Saidi"}, {"@pid": "36/7934", "text": "Steven Pelley"}, {"@pid": "191/7789-1", "text": "Sihang Liu 0001"}, {"@pid": "c/PeterMChen", "text": "Peter M. Chen"}, {"@pid": "01/1282", "text": "Thomas F. Wenisch"}]}, "title": "Delegated persist ordering.", "venue": "MICRO", "pages": "58:1-58:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KolliRDSPLCW16", "doi": "10.1109/MICRO.2016.7783761", "ee": "https://doi.org/10.1109/MICRO.2016.7783761", "url": "https://dblp.org/rec/conf/micro/KolliRDSPLCW16"}, "url": "URL#2924897"}, {"@score": "1", "@id": "2924898", "info": {"authors": {"author": [{"@pid": "191/7792", "text": "Tamara Silbergleit Lehman"}, {"@pid": "98/1014", "text": "Andrew D. Hilton"}, {"@pid": "l/BenjaminCLee", "text": "Benjamin C. Lee"}]}, "title": "PoisonIvy: Safe speculation for secure memory.", "venue": "MICRO", "pages": "38:1-38:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LehmanHL16", "doi": "10.1109/MICRO.2016.7783741", "ee": "https://doi.org/10.1109/MICRO.2016.7783741", "url": "https://dblp.org/rec/conf/micro/LehmanHL16"}, "url": "URL#2924898"}, {"@score": "1", "@id": "2924900", "info": {"authors": {"author": [{"@pid": "123/4248", "text": "Qingrui Liu"}, {"@pid": "85/2308", "text": "Changhee Jung"}, {"@pid": "90/4053", "text": "Dongyoon Lee"}, {"@pid": "76/9083", "text": "Devesh Tiwari"}]}, "title": "Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection.", "venue": "MICRO", "pages": "25:1-25:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuJLT16", "doi": "10.1109/MICRO.2016.7783728", "ee": "https://doi.org/10.1109/MICRO.2016.7783728", "url": "https://dblp.org/rec/conf/micro/LiuJLT16"}, "url": "URL#2924900"}, {"@score": "1", "@id": "2924901", "info": {"authors": {"author": {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}}, "title": "Keynotes: Internet of Things: History and hype, technology and policy.", "venue": "MICRO", "pages": "1-2", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Martonosi16", "doi": "10.1109/MICRO.2016.7783703", "ee": "https://doi.org/10.1109/MICRO.2016.7783703", "url": "https://dblp.org/rec/conf/micro/Martonosi16"}, "url": "URL#2924901"}, {"@score": "1", "@id": "2924903", "info": {"authors": {"author": [{"@pid": "157/2774", "text": "Joshua San Miguel"}, {"@pid": "00/10861", "text": "Jorge Albericio"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}, {"@pid": "99/6904", "text": "Aamer Jaleel"}]}, "title": "The Bunker Cache for spatio-value approximation.", "venue": "MICRO", "pages": "43:1-43:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MiguelAJJ16", "doi": "10.1109/MICRO.2016.7783746", "ee": "https://doi.org/10.1109/MICRO.2016.7783746", "url": "https://dblp.org/rec/conf/micro/MiguelAJJ16"}, "url": "URL#2924903"}, {"@score": "1", "@id": "2924904", "info": {"authors": {"author": [{"@pid": "162/9764", "text": "Hadi Asghari Moghaddam"}, {"@pid": "131/5130", "text": "Young Hoon Son"}, {"@pid": "a/JungHoAhn", "text": "Jung Ho Ahn"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}]}, "title": "Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems.", "venue": "MICRO", "pages": "50:1-50:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MoghaddamSAK16", "doi": "10.1109/MICRO.2016.7783753", "ee": "https://doi.org/10.1109/MICRO.2016.7783753", "url": "https://dblp.org/rec/conf/micro/MoghaddamSAK16"}, "url": "URL#2924904"}, {"@score": "1", "@id": "2924906", "info": {"authors": {"author": [{"@pid": "188/1045", "text": "Sean Murray"}, {"@pid": "188/1126", "text": "William Floyd-Jones"}, {"@pid": "09/10777", "text": "Ying Qi"}, {"@pid": "56/6762", "text": "George Dimitri Konidaris"}, {"@pid": "27/2064", "text": "Daniel J. Sorin"}]}, "title": "The microarchitecture of a real-time robot motion planning accelerator.", "venue": "MICRO", "pages": "45:1-45:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MurrayFQKS16", "doi": "10.1109/MICRO.2016.7783748", "ee": "https://doi.org/10.1109/MICRO.2016.7783748", "url": "https://dblp.org/rec/conf/micro/MurrayFQKS16"}, "url": "URL#2924906"}, {"@score": "1", "@id": "2924908", "info": {"authors": {"author": [{"@pid": "118/8964", "text": "Biswabandan Panda"}, {"@pid": "08/6044", "text": "Andr\u00e9 Seznec"}]}, "title": "Dictionary sharing: An efficient cache compression scheme for compressed caches.", "venue": "MICRO", "pages": "1:1-1:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PandaS16", "doi": "10.1109/MICRO.2016.7783704", "ee": "https://doi.org/10.1109/MICRO.2016.7783704", "url": "https://dblp.org/rec/conf/micro/PandaS16"}, "url": "URL#2924908"}, {"@score": "1", "@id": "2924909", "info": {"authors": {"author": [{"@pid": "147/1005", "text": "Arthur Perais"}, {"@pid": "191/7821", "text": "Fernando A. Endo"}, {"@pid": "08/6044", "text": "Andr\u00e9 Seznec"}]}, "title": "Register sharing for equality prediction.", "venue": "MICRO", "pages": "4:1-4:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PeraisES16", "doi": "10.1109/MICRO.2016.7783707", "ee": "https://doi.org/10.1109/MICRO.2016.7783707", "url": "https://dblp.org/rec/conf/micro/PeraisES16"}, "url": "URL#2924909"}, {"@score": "1", "@id": "2924910", "info": {"authors": {"author": [{"@pid": "02/8105", "text": "Minsoo Rhu"}, {"@pid": "176/5569", "text": "Natalia Gimelshein"}, {"@pid": "52/10063", "text": "Jason Clemons"}, {"@pid": "138/4163", "text": "Arslan Zulfiqar"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design.", "venue": "MICRO", "pages": "18:1-18:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RhuGCZK16", "doi": "10.1109/MICRO.2016.7783721", "ee": "https://doi.org/10.1109/MICRO.2016.7783721", "url": "https://dblp.org/rec/conf/micro/RhuGCZK16"}, "url": "URL#2924910"}, {"@score": "1", "@id": "2924911", "info": {"authors": {"author": [{"@pid": "82/3556", "text": "Alberto Ros"}, {"@pid": "k/StefanosKaxiras", "text": "Stefanos Kaxiras"}]}, "title": "Racer: TSO consistency via race detection.", "venue": "MICRO", "pages": "33:1-33:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RosK16", "doi": "10.1109/MICRO.2016.7783736", "ee": "https://doi.org/10.1109/MICRO.2016.7783736", "url": "https://dblp.org/rec/conf/micro/RosK16"}, "url": "URL#2924911"}, {"@score": "1", "@id": "2924913", "info": {"authors": {"author": [{"@pid": "177/5255", "text": "Muhammad Husni Santriaji"}, {"@pid": "h/HenryHoffmann", "text": "Henry Hoffmann"}]}, "title": "GRAPE: Minimizing energy for GPU applications with performance requirements.", "venue": "MICRO", "pages": "16:1-16:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SantriajiH16", "doi": "10.1109/MICRO.2016.7783719", "ee": "https://doi.org/10.1109/MICRO.2016.7783719", "url": "https://dblp.org/rec/conf/micro/SantriajiH16"}, "url": "URL#2924913"}, {"@score": "1", "@id": "2924914", "info": {"authors": {"author": [{"@pid": "139/9042", "text": "Nader Sehatbakhsh"}, {"@pid": "191/7811", "text": "Alireza Nazari"}, {"@pid": "42/4332", "text": "Alenka G. Zajic"}, {"@pid": "77/4185", "text": "Milos Prvulovic"}]}, "title": "Spectral profiling: Observer-effect-free profiling by monitoring EM emanations.", "venue": "MICRO", "pages": "59:1-59:11", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SehatbakhshNZP16", "doi": "10.1109/MICRO.2016.7783762", "ee": "https://doi.org/10.1109/MICRO.2016.7783762", "url": "https://dblp.org/rec/conf/micro/SehatbakhshNZP16"}, "url": "URL#2924914"}, {"@score": "1", "@id": "2924915", "info": {"authors": {"author": [{"@pid": "133/9941", "text": "Yakun Sophia Shao"}, {"@pid": "135/8437", "text": "Sam Likun Xi"}, {"@pid": "05/6204", "text": "Vijayalakshmi Srinivasan"}, {"@pid": "21/5583", "text": "Gu-Yeon Wei"}, {"@pid": "30/135", "text": "David M. Brooks"}]}, "title": "Co-designing accelerators and SoC interfaces using gem5-Aladdin.", "venue": "MICRO", "pages": "48:1-48:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShaoXSWB16", "doi": "10.1109/MICRO.2016.7783751", "ee": "https://doi.org/10.1109/MICRO.2016.7783751", "url": "https://dblp.org/rec/conf/micro/ShaoXSWB16"}, "url": "URL#2924915"}, {"@score": "1", "@id": "2924916", "info": {"authors": {"author": [{"@pid": "181/0815", "text": "Amirali Sharifian"}, {"@pid": "15/9509", "text": "Snehasish Kumar"}, {"@pid": "42/1625", "text": "Apala Guha"}, {"@pid": "73/4692", "text": "Arrvindh Shriraman"}]}, "title": "Chainsaw: Von-neumann accelerators to leverage fused instruction chains.", "venue": "MICRO", "pages": "49:1-49:14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SharifianKGS16", "doi": "10.1109/MICRO.2016.7783752", "ee": "https://doi.org/10.1109/MICRO.2016.7783752", "url": "https://dblp.org/rec/conf/micro/SharifianKGS16"}, "url": "URL#2924916"}, {"@score": "1", "@id": "2924917", "info": {"authors": {"author": [{"@pid": "173/9814", "text": "Hardik Sharma"}, {"@pid": "115/5952", "text": "Jongse Park"}, {"@pid": "161/0102-1", "text": "Divya Mahajan 0001"}, {"@pid": "21/10373", "text": "Emmanuel Amaro"}, {"@pid": "178/3186", "text": "Joon Kyung Kim"}, {"@pid": "191/7825", "text": "Chenkai Shao"}, {"@pid": "191/7798", "text": "Asit Mishra"}, {"@pid": "00/809", "text": "Hadi Esmaeilzadeh"}]}, "title": "From high-level deep neural models to FPGAs.", "venue": "MICRO", "pages": "17:1-17:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SharmaPMAKSME16", "doi": "10.1109/MICRO.2016.7783720", "ee": "https://doi.org/10.1109/MICRO.2016.7783720", "url": "https://dblp.org/rec/conf/micro/SharmaPMAKSME16"}, "url": "URL#2924917"}, {"@score": "1", "@id": "2924918", "info": {"authors": {"author": [{"@pid": "191/7793-2", "text": "Dimitrios Skarlatos 0002"}, {"@pid": "19/9035", "text": "Renji Thomas"}, {"@pid": "53/4349", "text": "Aditya Agrawal"}, {"@pid": "191/7810", "text": "Shibin Qin"}, {"@pid": "02/10352", "text": "Robert C. N. Pilawa-Podgurski"}, {"@pid": "89/5932", "text": "Ulya R. Karpuzcu"}, {"@pid": "04/3074", "text": "Radu Teodorescu"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks.", "venue": "MICRO", "pages": "54:1-54:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SkarlatosTAQPKT16", "doi": "10.1109/MICRO.2016.7783757", "ee": "https://doi.org/10.1109/MICRO.2016.7783757", "url": "https://dblp.org/rec/conf/micro/SkarlatosTAQPKT16"}, "url": "URL#2924918"}, {"@score": "1", "@id": "2924919", "info": {"authors": {"author": [{"@pid": "66/10956", "text": "Xulong Tang"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "24/8190", "text": "Praveen Yedlapalli"}, {"@pid": "135/5520", "text": "Jagadish Kotra"}]}, "title": "Improving bank-level parallelism for irregular applications.", "venue": "MICRO", "pages": "57:1-57:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TangKYK16", "doi": "10.1109/MICRO.2016.7783760", "ee": "https://doi.org/10.1109/MICRO.2016.7783760", "url": "https://dblp.org/rec/conf/micro/TangKYK16"}, "url": "URL#2924919"}, {"@score": "1", "@id": "2924920", "info": {"authors": {"author": [{"@pid": "178/3219", "text": "Elvira Teran"}, {"@pid": "75/3158-23", "text": "Zhe Wang 0023"}, {"@pid": "96/2151", "text": "Daniel A. Jim\u00e9nez"}]}, "title": "Perceptron learning for reuse prediction.", "venue": "MICRO", "pages": "2:1-2:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TeranWJ16", "doi": "10.1109/MICRO.2016.7783705", "ee": "https://doi.org/10.1109/MICRO.2016.7783705", "url": "https://dblp.org/rec/conf/micro/TeranWJ16"}, "url": "URL#2924920"}, {"@score": "1", "@id": "2924921", "info": {"authors": {"author": [{"@pid": "150/1474", "text": "Artem Vasilyev"}, {"@pid": "182/2479", "text": "Nikhil Bhagdikar"}, {"@pid": "68/8120", "text": "Ardavan Pedram"}, {"@pid": "61/4199", "text": "Stephen Richardson"}, {"@pid": "92/10504", "text": "Shahar Kvatinsky"}, {"@pid": "h/MarkHorowitz", "text": "Mark Horowitz"}]}, "title": "Evaluating programmable architectures for imaging and vision applications.", "venue": "MICRO", "pages": "52:1-52:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VasilyevBPRKH16", "doi": "10.1109/MICRO.2016.7783755", "ee": "https://doi.org/10.1109/MICRO.2016.7783755", "url": "https://dblp.org/rec/conf/micro/VasilyevBPRKH16"}, "url": "URL#2924921"}, {"@score": "1", "@id": "2924922", "info": {"authors": {"author": [{"@pid": "148/9587", "text": "Radha Venkatagiri"}, {"@pid": "126/0708", "text": "Abdulrahman Mahmoud"}, {"@pid": "85/525", "text": "Siva Kumar Sastry Hari"}, {"@pid": "97/4181", "text": "Sarita V. Adve"}]}, "title": "Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency.", "venue": "MICRO", "pages": "42:1-42:14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VenkatagiriMHA16", "doi": "10.1109/MICRO.2016.7783745", "ee": "https://doi.org/10.1109/MICRO.2016.7783745", "url": "https://dblp.org/rec/conf/micro/VenkatagiriMHA16"}, "url": "URL#2924922"}, {"@score": "1", "@id": "2924923", "info": {"authors": {"author": [{"@pid": "163/0027", "text": "Nandita Vijaykumar"}, {"@pid": "173/8396", "text": "Kevin Hsieh"}, {"@pid": "118/8979", "text": "Gennady Pekhimenko"}, {"@pid": "01/9032", "text": "Samira Manabi Khan"}, {"@pid": "59/7652", "text": "Ashish Shrestha"}, {"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "64/11467", "text": "Adwait Jog"}, {"@pid": "g/PhillipBGibbons", "text": "Phillip B. Gibbons"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "Zorua: A holistic approach to resource virtualization in GPUs.", "venue": "MICRO", "pages": "15:1-15:14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VijaykumarHPKSG16", "doi": "10.1109/MICRO.2016.7783718", "ee": "https://doi.org/10.1109/MICRO.2016.7783718", "url": "https://dblp.org/rec/conf/micro/VijaykumarHPKSG16"}, "url": "URL#2924923"}, {"@score": "1", "@id": "2924924", "info": {"authors": {"author": [{"@pid": "168/6397", "text": "Shibo Wang"}, {"@pid": "i/EnginIpek", "text": "Engin Ipek"}]}, "title": "Reducing data movement energy via online data clustering and encoding.", "venue": "MICRO", "pages": "32:1-32:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/WangI16", "doi": "10.1109/MICRO.2016.7783735", "ee": "https://doi.org/10.1109/MICRO.2016.7783735", "url": "https://dblp.org/rec/conf/micro/WangI16"}, "url": "URL#2924924"}, {"@score": "1", "@id": "2924925", "info": {"authors": {"author": [{"@pid": "137/0590", "text": "Mengjia Yan 0001"}, {"@pid": "191/7790", "text": "Yasser Shalabi"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "ReplayConfusion: Detecting cache-based covert channel attacks using record and replay.", "venue": "MICRO", "pages": "39:1-39:14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YanST16", "doi": "10.1109/MICRO.2016.7783742", "ee": "https://doi.org/10.1109/MICRO.2016.7783742", "url": "https://dblp.org/rec/conf/micro/YanST16"}, "url": "URL#2924925"}, {"@score": "1", "@id": "2924926", "info": {"authors": {"author": [{"@pid": "24/10405", "text": "Kaige Yan"}, {"@pid": "173/9816", "text": "Xingyao Zhang"}, {"@pid": "118/8945", "text": "Jingweijia Tan"}, {"@pid": "18/2495", "text": "Xin Fu"}]}, "title": "Redefining QoS and customizing the power management policy to satisfy individual mobile users.", "venue": "MICRO", "pages": "53:1-53:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YanZTF16", "doi": "10.1109/MICRO.2016.7783756", "ee": "https://doi.org/10.1109/MICRO.2016.7783756", "url": "https://dblp.org/rec/conf/micro/YanZTF16"}, "url": "URL#2924926"}, {"@score": "1", "@id": "2924928", "info": {"authors": {"author": [{"@pid": "179/3170", "text": "Reza Yazdani"}, {"@pid": "191/7813", "text": "Albert Segura"}, {"@pid": "117/0577", "text": "Jos\u00e9-Mar\u00eda Arnau"}, {"@pid": "g/AntonioGonzalez1", "text": "Antonio Gonz\u00e1lez 0001"}]}, "title": "An ultra low-power hardware accelerator for automatic speech recognition.", "venue": "MICRO", "pages": "47:1-47:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YazdaniSAG16", "doi": "10.1109/MICRO.2016.7783750", "ee": "https://doi.org/10.1109/MICRO.2016.7783750", "url": "https://dblp.org/rec/conf/micro/YazdaniSAG16"}, "url": "URL#2924928"}, {"@score": "1", "@id": "2924929", "info": {"authors": {"author": [{"@pid": "191/7806", "text": "Stephen Zekany"}, {"@pid": "191/7829", "text": "Daniel Rings"}, {"@pid": "191/7796", "text": "Nathan Harada"}, {"@pid": "29/5459", "text": "Michael A. Laurenzano"}, {"@pid": "35/1464", "text": "Lingjia Tang"}, {"@pid": "48/6796", "text": "Jason Mars"}]}, "title": "CrystalBall: Statically analyzing runtime behavior via deep sequence learning.", "venue": "MICRO", "pages": "24:1-24:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZekanyRHLTM16", "doi": "10.1109/MICRO.2016.7783727", "ee": "https://doi.org/10.1109/MICRO.2016.7783727", "url": "https://dblp.org/rec/conf/micro/ZekanyRHLTM16"}, "url": "URL#2924929"}, {"@score": "1", "@id": "2924930", "info": {"authors": {"author": [{"@pid": "130/1362", "text": "Jia Zhan"}, {"@pid": "185/5781", "text": "Itir Akgun"}, {"@pid": "66/8314", "text": "Jishen Zhao"}, {"@pid": "d/AlDavis", "text": "Al Davis"}, {"@pid": "99/4818", "text": "Paolo Faraboschi"}, {"@pid": "53/6822", "text": "Yuangang Wang"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "A unified memory network architecture for in-memory computing in commodity servers.", "venue": "MICRO", "pages": "29:1-29:14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhanAZDFWX16", "doi": "10.1109/MICRO.2016.7783732", "ee": "https://doi.org/10.1109/MICRO.2016.7783732", "url": "https://dblp.org/rec/conf/micro/ZhanAZDFWX16"}, "url": "URL#2924930"}, {"@score": "1", "@id": "2924931", "info": {"authors": {"author": [{"@pid": "130/1362", "text": "Jia Zhan"}, {"@pid": "127/2990", "text": "Onur Kayiran"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures.", "venue": "MICRO", "pages": "28:1-28:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhanKLDX16", "doi": "10.1109/MICRO.2016.7783731", "ee": "https://doi.org/10.1109/MICRO.2016.7783731", "url": "https://dblp.org/rec/conf/micro/ZhanKLDX16"}, "url": "URL#2924931"}, {"@score": "1", "@id": "2924932", "info": {"authors": {"author": [{"@pid": "70/6271-2", "text": "Guowei Zhang 0002"}, {"@pid": "191/7819", "text": "Virginia Chiu"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Exploiting semantic commutativity in hardware speculation.", "venue": "MICRO", "pages": "34:1-34:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangCS16", "doi": "10.1109/MICRO.2016.7783737", "ee": "https://doi.org/10.1109/MICRO.2016.7783737", "url": "https://dblp.org/rec/conf/micro/ZhangCS16"}, "url": "URL#2924932"}, {"@score": "1", "@id": "2924933", "info": {"authors": {"author": [{"@pid": "157/2780", "text": "Shijin Zhang"}, {"@pid": "44/11216", "text": "Zidong Du"}, {"@pid": "64/5666-8", "text": "Lei Zhang 0008"}, {"@pid": "191/7785", "text": "Huiying Lan"}, {"@pid": "85/9414", "text": "Shaoli Liu"}, {"@pid": "92/5001-1", "text": "Ling Li 0001"}, {"@pid": "67/398-1", "text": "Qi Guo 0001"}, {"@pid": "60/419-2", "text": "Tianshi Chen 0002"}, {"@pid": "48/474", "text": "Yunji Chen"}]}, "title": "Cambricon-X: An accelerator for sparse neural networks.", "venue": "MICRO", "pages": "20:1-20:12", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangDZLLLGCC16", "doi": "10.1109/MICRO.2016.7783723", "ee": "https://doi.org/10.1109/MICRO.2016.7783723", "url": "https://dblp.org/rec/conf/micro/ZhangDZLLLGCC16"}, "url": "URL#2924933"}, {"@score": "1", "@id": "2924935", "info": {"authors": {"author": [{"@pid": "145/0587", "text": "Yazhou Zu"}, {"@pid": "81/6685-4", "text": "Wei Huang 0004"}, {"@pid": "46/353", "text": "Indrani Paul"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}]}, "title": "Ti-states: Processor power management in the temperature inversion region.", "venue": "MICRO", "pages": "55:1-55:13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZuHPR16", "doi": "10.1109/MICRO.2016.7783758", "ee": "https://doi.org/10.1109/MICRO.2016.7783758", "url": "https://dblp.org/rec/conf/micro/ZuHPR16"}, "url": "URL#2924935"}, {"@score": "1", "@id": "2972891", "info": {"title": "49th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2016, Taipei, Taiwan, October 15-19, 2016", "venue": "MICRO", "publisher": "IEEE Computer Society", "year": "2016", "type": "Editorship", "key": "conf/micro/2016", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7777315/proceeding", "url": "https://dblp.org/rec/conf/micro/2016"}, "url": "URL#2972891"}]}}}