SET_ERROR_CODE 0
SET_ERROR_MSG null
SET_ERROR_TEXT Generating
SET_PARAMETER primitive_selection Optimize_For_Area
SET_PARAMETER port_a_active_clock_edge Rising_Edge_Triggered
SET_PARAMETER port_a_additional_output_pipe_stages 0
SET_PARAMETER port_b_active_clock_edge Rising_Edge_Triggered
SET_PARAMETER port_a_enable_pin true
SET_PARAMETER port_a_initialization_pin_polarity Active_High
SET_PARAMETER port_a_write_enable_polarity Active_High
SET_PARAMETER global_init_value 0
SET_PARAMETER port_a_init_pin false
SET_PARAMETER select_primitive 16kx1
SET_PARAMETER port_b_enable_pin true
SET_PARAMETER width_b 8
SET_PARAMETER width_a 8
SET_PARAMETER port_a_init_value 0
SET_PARAMETER port_a_register_inputs true
SET_PARAMETER depth_b 512
SET_PARAMETER component_name text_ram
SET_PARAMETER depth_a 512
SET_PARAMETER configuration_port_b Read_Only
SET_PARAMETER disable_warning_messages true
SET_PARAMETER port_b_handshaking_pins false
SET_PARAMETER port_b_write_enable_polarity Active_High
SET_PARAMETER configuration_port_a Write_Only
SET_PARAMETER port_b_init_value 0
SET_PARAMETER load_init_file true
SET_PARAMETER port_b_register_inputs false
SET_PARAMETER port_b_initialization_pin_polarity Active_High
SET_PARAMETER port_a_handshaking_pins false
SET_PARAMETER port_a_enable_pin_polarity Active_High
SET_PARAMETER port_b_additional_output_pipe_stages 0
SET_PARAMETER port_b_enable_pin_polarity Active_High
SET_PARAMETER port_b_init_pin false
SET_PARAMETER coefficient_file F:\PT8612\VHDL\xilinx\SDHD_module_v2\text_rom.coe
SET_PARAMETER write_mode_port_b Read_After_Write
SET_PARAMETER write_mode_port_a No_Read_On_Write
