from .ahdl import *
from .ahdlvisitor import AHDLVisitor
from .ir import *
from .irvisitor import IRVisitor


class AliasVarDetector(IRVisitor):
    def process(self, scope):
        self.usedef = scope.usedef
        self.removes = []
        super().process(scope)

    def visit_MOVE(self, ir):
        assert ir.dst.is_a([TEMP, ATTR])
        sym = ir.dst.symbol()
        if sym.is_condition():
            sym.add_tag('alias')
            return
        if sym.typ.is_seq() or sym.is_return() or sym.typ.is_port():
            return
        if ir.src.is_a([TEMP, ATTR]):
            src_sym = ir.src.symbol()
            if src_sym.is_param() or src_sym.typ.is_port():
                return
        elif ir.src.is_a(CALL):
            return
        elif ir.src.is_a(MREF):
            memnode = ir.src.mem.symbol().typ.get_memnode()
            if memnode.is_immutable() or not memnode.is_writable():
                sym.add_tag('alias')
                return
            # TODO:
            return
        stms = self.usedef.get_stms_defining(sym)
        if len(stms) > 1:
            return
        # TODO: need more strict scheme
        #uses = self.usedef.get_syms_used_at(ir)
        #for u in uses:
        #    if u.is_induction():
        #        return
        sym.add_tag('alias')

    def visit_PHI(self, ir):
        sym = ir.var.symbol()
        if sym.is_return() or sym.typ.is_port():
            return
        if sym.typ.is_seq() and sym.typ.get_memnode().can_be_reg():
            return
        if any([sym is a.symbol() for a in ir.args if a.is_a(TEMP)]):
            return
        sym.add_tag('alias')

    def visit_UPHI(self, ir):
        sym = ir.var.symbol()
        if sym.is_return() or sym.typ.is_port():
            return
        if sym.typ.is_seq() and sym.typ.get_memnode().can_be_reg():
            return
        if any([sym is a.symbol() for a in ir.args if a.is_a(TEMP)]):
            return
        sym.add_tag('alias')


class RegReducer(AHDLVisitor):
    # TODO
    pass
