Analysis & Synthesis report for top
Wed Jun 28 13:43:30 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: add_sub:top_inst|generic_adder_beh:gen_add
 11. Parameter Settings for User Entity Instance: add_sub:top_inst|generic_subtractor_beh:gen_sub
 12. Parameter Settings for User Entity Instance: add_sub:top_inst|clock_synchronizer:ASync
 13. Parameter Settings for User Entity Instance: add_sub:top_inst|clock_synchronizer:BSync
 14. Port Connectivity Checks: "add_sub:top_inst|edge_detect:subEdge"
 15. Port Connectivity Checks: "add_sub:top_inst|edge_detect:addEdge"
 16. Port Connectivity Checks: "add_sub:top_inst|edge_detect:resetEdge"
 17. Port Connectivity Checks: "add_sub:top_inst|bcd2seven_seg:bConvert"
 18. Port Connectivity Checks: "add_sub:top_inst|bcd2seven_seg:aConvert"
 19. Port Connectivity Checks: "add_sub:top_inst|generic_subtractor_beh:gen_sub"
 20. Port Connectivity Checks: "add_sub:top_inst|generic_adder_beh:gen_add"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Equations
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 28 13:43:29 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 18                                          ;
; Total pins                      ; 34                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+--------------------------------------+-----------------+-----------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type       ; File Name with Absolute Path                                           ; Library ;
+--------------------------------------+-----------------+-----------------+------------------------------------------------------------------------+---------+
; ../../src/generic_adder_beh.vhd      ; yes             ; User VHDL File  ; C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_adder_beh.vhd      ;         ;
; ../../src/generic_subtractor_beh.vhd ; yes             ; User VHDL File  ; C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_subtractor_beh.vhd ;         ;
; ../../src/edge_detect.vhd            ; yes             ; User VHDL File  ; C:/projects/HDL_Course/HDL/lab5/add_sub/src/edge_detect.vhd            ;         ;
; ../../src/bcd2seven_seg.vhd          ; yes             ; User VHDL File  ; C:/projects/HDL_Course/HDL/lab5/add_sub/src/bcd2seven_seg.vhd          ;         ;
; ../../src/clock_synchronizer.vhd     ; yes             ; User VHDL File  ; C:/projects/HDL_Course/HDL/lab5/add_sub/src/clock_synchronizer.vhd     ;         ;
; ../../src/add_sub.vhd                ; yes             ; User VHDL File  ; C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd                ;         ;
; ../../src/top.vhd                    ; yes             ; User VHDL File  ; C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd                    ;         ;
+--------------------------------------+-----------------+-----------------+------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 24             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 41             ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 2              ;
;     -- 5 input functions                    ; 1              ;
;     -- 4 input functions                    ; 10             ;
;     -- <=3 input functions                  ; 28             ;
;                                             ;                ;
; Dedicated logic registers                   ; 18             ;
;                                             ;                ;
; I/O pins                                    ; 34             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 18             ;
; Total fan-out                               ; 243            ;
; Average fan-out                             ; 1.91           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                  ; Entity Name            ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------+------------------------+--------------+
; |top                                   ; 41 (0)              ; 18 (0)                    ; 0                 ; 0          ; 34   ; 0            ; |top                                                 ; top                    ; work         ;
;    |add_sub:top_inst|                  ; 41 (12)             ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst                                ; add_sub                ; work         ;
;       |bcd2seven_seg:aConvert|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst|bcd2seven_seg:aConvert         ; bcd2seven_seg          ; work         ;
;       |bcd2seven_seg:bConvert|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst|bcd2seven_seg:bConvert         ; bcd2seven_seg          ; work         ;
;       |bcd2seven_seg:hexOutput|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst|bcd2seven_seg:hexOutput        ; bcd2seven_seg          ; work         ;
;       |clock_synchronizer:ASync|       ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst|clock_synchronizer:ASync       ; clock_synchronizer     ; work         ;
;       |clock_synchronizer:BSync|       ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst|clock_synchronizer:BSync       ; clock_synchronizer     ; work         ;
;       |edge_detect:addEdge|            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst|edge_detect:addEdge            ; edge_detect            ; work         ;
;       |edge_detect:subEdge|            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst|edge_detect:subEdge            ; edge_detect            ; work         ;
;       |generic_adder_beh:gen_add|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst|generic_adder_beh:gen_add      ; generic_adder_beh      ; work         ;
;       |generic_subtractor_beh:gen_sub| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|add_sub:top_inst|generic_subtractor_beh:gen_sub ; generic_subtractor_beh ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal     ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------+------------------------+
; add_sub:top_inst|sum[0]                            ; add_sub:top_inst|sum[1] ; yes                    ;
; add_sub:top_inst|sum[1]                            ; add_sub:top_inst|sum[1] ; yes                    ;
; add_sub:top_inst|sum[2]                            ; add_sub:top_inst|sum[1] ; yes                    ;
; add_sub:top_inst|sum[3]                            ; add_sub:top_inst|sum[1] ; yes                    ;
; add_sub:top_inst|add_hold                          ; GND                     ; yes                    ;
; add_sub:top_inst|sub_hold                          ; GND                     ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                         ;                        ;
+----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 18    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub:top_inst|generic_adder_beh:gen_add ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; num_bits       ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub:top_inst|generic_subtractor_beh:gen_sub ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; num_bits       ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub:top_inst|clock_synchronizer:ASync ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; bit_width      ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub:top_inst|clock_synchronizer:BSync ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; bit_width      ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub:top_inst|edge_detect:subEdge"                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; risingedge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub:top_inst|edge_detect:addEdge"                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; risingedge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub:top_inst|edge_detect:resetEdge"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; fallingedge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub:top_inst|bcd2seven_seg:bConvert" ;
+---------------+-------+----------+----------------------------------+
; Port          ; Type  ; Severity ; Details                          ;
+---------------+-------+----------+----------------------------------+
; bcd_number[3] ; Input ; Info     ; Stuck at GND                     ;
+---------------+-------+----------+----------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub:top_inst|bcd2seven_seg:aConvert" ;
+---------------+-------+----------+----------------------------------+
; Port          ; Type  ; Severity ; Details                          ;
+---------------+-------+----------+----------------------------------+
; bcd_number[3] ; Input ; Info     ; Stuck at GND                     ;
+---------------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub:top_inst|generic_subtractor_beh:gen_sub"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a[3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_sub:top_inst|generic_adder_beh:gen_add"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a[3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 18                          ;
;     CLR               ; 18                          ;
; arriav_lcell_comb     ; 42                          ;
;     normal            ; 38                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 10                          ;
;         5 data inputs ; 1                           ;
;         6 data inputs ; 2                           ;
;     shared            ; 4                           ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 3                           ;
; boundary_port         ; 34                          ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 1.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/projects/HDL_Course/HDL/lab5/add_sub/hw/output_files/top.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 28 13:43:18 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/generic_adder_beh.vhd
    Info (12022): Found design unit 1: generic_adder_beh_pkg File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_adder_beh.vhd Line: 28
    Info (12022): Found design unit 2: generic_adder_beh-beh File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_adder_beh.vhd Line: 69
    Info (12023): Found entity 1: generic_adder_beh File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_adder_beh.vhd Line: 55
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/generic_subtractor_beh.vhd
    Info (12022): Found design unit 1: generic_subtractor_beh_pkg File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_subtractor_beh.vhd Line: 28
    Info (12022): Found design unit 2: generic_subtractor_beh-beh File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_subtractor_beh.vhd Line: 69
    Info (12023): Found entity 1: generic_subtractor_beh File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_subtractor_beh.vhd Line: 55
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/edge_detect.vhd
    Info (12022): Found design unit 1: edge_detect_pkg File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/edge_detect.vhd Line: 38
    Info (12022): Found design unit 2: edge_detect-behave File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/edge_detect.vhd Line: 74
    Info (12023): Found entity 1: edge_detect File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/edge_detect.vhd Line: 63
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/bcd2seven_seg.vhd
    Info (12022): Found design unit 1: bcd2seven_seg_pkg File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/bcd2seven_seg.vhd Line: 5
    Info (12022): Found design unit 2: bcd2seven_seg-convert File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/bcd2seven_seg.vhd Line: 51
    Info (12023): Found entity 1: bcd2seven_seg File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/bcd2seven_seg.vhd Line: 45
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/clock_synchronizer.vhd
    Info (12022): Found design unit 1: clock_synchronizer_pkg File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/clock_synchronizer.vhd Line: 37
    Info (12022): Found design unit 2: clock_synchronizer-behav File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/clock_synchronizer.vhd Line: 78
    Info (12023): Found entity 1: clock_synchronizer File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/clock_synchronizer.vhd Line: 65
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/add_sub.vhd
    Info (12022): Found design unit 1: add_sub_pkg File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 4
    Info (12022): Found design unit 2: add_sub-count File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 47
    Info (12023): Found entity 1: add_sub File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/top.vhd
    Info (12022): Found design unit 1: top-arch File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd Line: 46
    Info (12023): Found entity 1: top File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd Line: 34
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "add_sub" for hierarchy "add_sub:top_inst" File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd Line: 50
Warning (10631): VHDL Process Statement warning at add_sub.vhd(153): inferring latch(es) for signal or variable "add_hold", which holds its previous value in one or more paths through the process File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 153
Warning (10631): VHDL Process Statement warning at add_sub.vhd(153): inferring latch(es) for signal or variable "sub_hold", which holds its previous value in one or more paths through the process File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 153
Warning (10492): VHDL Process Statement warning at add_sub.vhd(179): signal "add_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 179
Warning (10492): VHDL Process Statement warning at add_sub.vhd(181): signal "sub_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 181
Warning (10492): VHDL Process Statement warning at add_sub.vhd(183): signal "sum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 183
Warning (10631): VHDL Process Statement warning at add_sub.vhd(165): inferring latch(es) for signal or variable "sum", which holds its previous value in one or more paths through the process File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 165
Info (10041): Inferred latch for "sum[0]" at add_sub.vhd(165) File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 165
Info (10041): Inferred latch for "sum[1]" at add_sub.vhd(165) File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 165
Info (10041): Inferred latch for "sum[2]" at add_sub.vhd(165) File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 165
Info (10041): Inferred latch for "sum[3]" at add_sub.vhd(165) File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 165
Info (10041): Inferred latch for "sub_hold" at add_sub.vhd(153) File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 153
Info (10041): Inferred latch for "add_hold" at add_sub.vhd(153) File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 153
Info (12128): Elaborating entity "generic_adder_beh" for hierarchy "add_sub:top_inst|generic_adder_beh:gen_add" File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 65
Warning (10540): VHDL Signal Declaration warning at generic_adder_beh.vhd(72): used explicit default value for signal "cin_guard" because signal was never assigned a value File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_adder_beh.vhd Line: 72
Info (12128): Elaborating entity "generic_subtractor_beh" for hierarchy "add_sub:top_inst|generic_subtractor_beh:gen_sub" File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at generic_subtractor_beh.vhd(72): used explicit default value for signal "cin_guard" because signal was never assigned a value File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_subtractor_beh.vhd Line: 72
Info (12128): Elaborating entity "bcd2seven_seg" for hierarchy "add_sub:top_inst|bcd2seven_seg:hexOutput" File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 84
Info (12128): Elaborating entity "edge_detect" for hierarchy "add_sub:top_inst|edge_detect:resetEdge" File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 103
Info (12128): Elaborating entity "clock_synchronizer" for hierarchy "add_sub:top_inst|clock_synchronizer:ASync" File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 112
Warning (13012): Latch add_sub:top_inst|sum[0] has unsafe behavior File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal add_sub:top_inst|add_hold File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 53
Warning (13012): Latch add_sub:top_inst|sum[1] has unsafe behavior File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal add_sub:top_inst|add_hold File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 53
Warning (13012): Latch add_sub:top_inst|sum[2] has unsafe behavior File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal add_sub:top_inst|add_hold File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 53
Warning (13012): Latch add_sub:top_inst|sum[3] has unsafe behavior File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal add_sub:top_inst|add_hold File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd Line: 53
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd Line: 37
Info (21057): Implemented 91 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 57 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Wed Jun 28 13:43:30 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


