verilog xil_defaultlib --include "../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/sim/PmodMTDS_pmod_bridge_0_0.v" \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v" \
"../../../bd/design_1/ip/design_1_PmodMTDS_0_0/sim/design_1_PmodMTDS_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \

verilog blk_mem_gen_v8_4_3 --include "../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/sim/blk_mem_gen_dual_256x16.v" \
"../../../bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/sim/blk_mem_gen_32x256.v" \
"../../../bd/design_1/ipshared/0650/src/dtw_8F_32bit_256x256.v" \
"../../../bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/0650/src/dtw_matrix_memory.v" \
"../../../bd/design_1/ipshared/0650/src/dtw_value_comp.v" \
"../../../bd/design_1/ipshared/0650/src/euclidean_distance_8F_32bit.v" \
"../../../bd/design_1/ipshared/0650/src/memory_address_generator.v" \
"../../../bd/design_1/ipshared/0650/src/memory_controller.v" \
"../../../bd/design_1/ipshared/0650/src/memory_en_controller.v" \
"../../../bd/design_1/ipshared/0650/src/minimum_of_3_vector.v" \
"../../../bd/design_1/ipshared/0650/src/temp_test_memory.v" \
"../../../bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0.v" \
"../../../bd/design_1/ip/design_1_dtw_8F_32bit_0_3/sim/design_1_dtw_8F_32bit_0_3.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
