$date
	Sat Apr 12 11:37:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test $end
$var wire 1 ! clk1 $end
$var reg 1 " clk $end
$scope module hi $end
$var wire 1 " clk $end
$var wire 1 ! clk1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0"
1!
$end
#10
0!
1"
#20
1!
0"
#30
0!
1"
#40
1!
0"
#50
0!
1"
#60
1!
0"
#70
0!
1"
#80
1!
0"
#90
0!
1"
#100
1!
0"
#110
0!
1"
#120
1!
0"
#130
0!
1"
#140
1!
0"
#150
0!
1"
#160
1!
0"
#170
0!
1"
#180
1!
0"
#190
0!
1"
#200
1!
0"
#210
0!
1"
#220
1!
0"
#230
0!
1"
#240
1!
0"
#250
0!
1"
#260
1!
0"
#270
0!
1"
#280
1!
0"
#290
0!
1"
#300
1!
0"
