INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:24:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer10/control/fullReg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.300ns (23.466%)  route 4.240ns (76.534%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1384, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X21Y120        FDRE                                         r  load0/data_tehb/dataReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  load0/data_tehb/dataReg_reg[11]/Q
                         net (fo=1, routed)           0.523     1.229    mem_controller4/read_arbiter/data/Memory_reg[0][31][11]
    SLICE_X18Y115        LUT5 (Prop_lut5_I3_O)        0.120     1.349 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][11]_i_1/O
                         net (fo=8, routed)           0.108     1.458    buffer0/fifo/load0_dataOut[11]
    SLICE_X18Y115        LUT5 (Prop_lut5_I1_O)        0.043     1.501 r  buffer0/fifo/Memory[0][11]_i_1/O
                         net (fo=5, routed)           0.249     1.749    buffer65/fifo/D[11]
    SLICE_X18Y116        LUT5 (Prop_lut5_I0_O)        0.043     1.792 r  buffer65/fifo/dataReg[11]_i_1__1/O
                         net (fo=2, routed)           0.168     1.960    init12/control/D[11]
    SLICE_X19Y117        LUT3 (Prop_lut3_I0_O)        0.043     2.003 r  init12/control/Memory[0][11]_i_1__0/O
                         net (fo=4, routed)           0.254     2.257    buffer66/fifo/init12_outs[11]
    SLICE_X17Y117        LUT5 (Prop_lut5_I1_O)        0.043     2.300 r  buffer66/fifo/Memory[0][11]_i_1__1/O
                         net (fo=3, routed)           0.345     2.645    buffer67/fifo/init13_outs[11]
    SLICE_X14Y119        LUT3 (Prop_lut3_I1_O)        0.043     2.688 r  buffer67/fifo/dataReg[11]_i_1__3/O
                         net (fo=2, routed)           0.258     2.946    init14/control/D[3]
    SLICE_X15Y119        LUT6 (Prop_lut6_I4_O)        0.043     2.989 r  init14/control/Memory[0][0]_i_37/O
                         net (fo=1, routed)           0.311     3.300    cmpi5/Memory_reg[0][0]_i_7_7
    SLICE_X13Y120        LUT6 (Prop_lut6_I2_O)        0.043     3.343 r  cmpi5/Memory[0][0]_i_20/O
                         net (fo=1, routed)           0.000     3.343    cmpi5/Memory[0][0]_i_20_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.530 r  cmpi5/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.530    cmpi5/Memory_reg[0][0]_i_7_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.579 r  cmpi5/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.579    cmpi5/Memory_reg[0][0]_i_3_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.686 r  cmpi5/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, routed)           0.343     4.029    buffer56/fifo/result[0]
    SLICE_X12Y125        LUT6 (Prop_lut6_I4_O)        0.123     4.152 f  buffer56/fifo/transmitValue_i_4__7/O
                         net (fo=2, routed)           0.163     4.315    buffer56/fifo/transmitValue_i_4__7_n_0
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.043     4.358 f  buffer56/fifo/transmitValue_i_2__22/O
                         net (fo=6, routed)           0.282     4.640    fork6/control/generateBlocks[0].regblock/buffer42_outs_ready
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.043     4.683 r  fork6/control/generateBlocks[0].regblock/fullReg_i_16/O
                         net (fo=1, routed)           0.306     4.989    fork6/control/generateBlocks[0].regblock/fullReg_i_16_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.043     5.032 f  fork6/control/generateBlocks[0].regblock/fullReg_i_6/O
                         net (fo=1, routed)           0.298     5.330    fork6/control/generateBlocks[14].regblock/transmitValue_reg_1
    SLICE_X9Y128         LUT6 (Prop_lut6_I1_O)        0.043     5.373 f  fork6/control/generateBlocks[14].regblock/fullReg_i_3__9/O
                         net (fo=25, routed)          0.372     5.745    buffer10/control/cmpi0_result_ready
    SLICE_X12Y128        LUT6 (Prop_lut6_I4_O)        0.043     5.788 r  buffer10/control/fullReg_i_1__16/O
                         net (fo=1, routed)           0.260     6.048    buffer10/control/fullReg_i_1__16_n_0
    SLICE_X12Y128        FDRE                                         r  buffer10/control/fullReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1384, unset)         0.483     5.183    buffer10/control/clk
    SLICE_X12Y128        FDRE                                         r  buffer10/control/fullReg_reg/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.001     5.146    buffer10/control/fullReg_reg
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                 -0.902    




