
---------- Begin Simulation Statistics ----------
final_tick                                  620847000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174620                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898544                       # Number of bytes of host memory used
host_op_rate                                   212760                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.73                       # Real time elapsed on the host
host_tick_rate                              108408224                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000003                       # Number of instructions simulated
sim_ops                                       1218460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000621                       # Number of seconds simulated
sim_ticks                                   620847000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.193564                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  120674                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               130892                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 98                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11215                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            205864                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1871                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5345                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3474                       # Number of indirect misses.
system.cpu.branchPred.lookups                  269403                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22115                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          983                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    424089                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   422200                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7572                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     220013                       # Number of branches committed
system.cpu.commit.bw_lim_events                 60521                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          142536                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001879                       # Number of instructions committed
system.cpu.commit.committedOps                1220336                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       976729                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.249411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.271444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       625801     64.07%     64.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       106468     10.90%     74.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        74862      7.66%     82.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        35518      3.64%     86.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25476      2.61%     88.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23652      2.42%     91.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17759      1.82%     93.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6672      0.68%     93.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        60521      6.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       976729                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16807                       # Number of function calls committed.
system.cpu.commit.int_insts                   1116086                       # Number of committed integer instructions.
system.cpu.commit.loads                        172392                       # Number of loads committed
system.cpu.commit.membars                         554                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           845283     69.27%     69.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.11%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               95      0.01%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             57      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          172392     14.13%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         201103     16.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1220336                       # Class of committed instruction
system.cpu.commit.refs                         373495                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1122                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000003                       # Number of Instructions Simulated
system.cpu.committedOps                       1218460                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.241692                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.241692                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                412834                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  3729                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               121000                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1415771                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   294140                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    266575                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7754                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 14398                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 17627                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      269403                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    215118                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        624456                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6189                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1226293                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  256                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           143                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   22838                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.216964                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             362595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             144660                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.987595                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             998930                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.485523                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.699766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   672576     67.33%     67.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    84355      8.44%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    33639      3.37%     79.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25083      2.51%     81.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    23613      2.36%     84.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    22520      2.25%     86.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14979      1.50%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    17195      1.72%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   104970     10.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               998930                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          242766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9145                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   234966                       # Number of branches executed
system.cpu.iew.exec_nop                          2090                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.065788                       # Inst execution rate
system.cpu.iew.exec_refs                       413034                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     211576                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   21203                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                197860                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                624                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3314                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               220189                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1364478                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                201458                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12189                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1323385                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 46421                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7754                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 46508                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           731                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3981                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        11065                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        25458                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        19067                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            114                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6240                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2905                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1198553                       # num instructions consuming a value
system.cpu.iew.wb_count                       1301728                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.536726                       # average fanout of values written-back
system.cpu.iew.wb_producers                    643294                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.048347                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1306563                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1624943                       # number of integer regfile reads
system.cpu.int_regfile_writes                  889178                       # number of integer regfile writes
system.cpu.ipc                               0.805353                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.805353                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                30      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                916041     68.59%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1337      0.10%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   130      0.01%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  5      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  71      0.01%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               204147     15.29%     84.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              213714     16.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1335575                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       11709                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008767                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3619     30.91%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.02%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     30.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4390     37.49%     68.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3697     31.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1345518                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3679445                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1300342                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1503593                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1361764                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1335575                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 624                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          143832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1160                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        86513                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        998930                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.337006                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.013618                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              567271     56.79%     56.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              125675     12.58%     69.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               83959      8.40%     77.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               61666      6.17%     83.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               51957      5.20%     89.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               39384      3.94%     93.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               42518      4.26%     97.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               14872      1.49%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11628      1.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          998930                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.075605                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1736                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3503                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1386                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2736                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              9321                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12378                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               197860                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              220189                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  936053                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2172                       # number of misc regfile writes
system.cpu.numCycles                          1241696                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   72274                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1231019                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   6750                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   306403                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2732                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   127                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2192713                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1395462                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1398259                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    270783                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 150797                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7754                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                169278                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   167121                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1716615                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         172438                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5605                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     85963                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            636                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2015                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2277793                       # The number of ROB reads
system.cpu.rob.rob_writes                     2748270                       # The number of ROB writes
system.cpu.timesIdled                            4376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1393                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     185                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        24460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4091                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3548                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4091                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           173                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       488896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  488896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7812                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10045500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           40421500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7457                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             868                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3626                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7713                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1357                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          173                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        22882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       970816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       527808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1498624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12871                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023315                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12864     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12871                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22951000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7563995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11569999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  384                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4672                       # number of overall hits
system.l2.overall_hits::.cpu.data                 384                       # number of overall hits
system.l2.overall_hits::total                    5056                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4600                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7640                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3040                       # number of overall misses
system.l2.overall_misses::.cpu.data              4600                       # number of overall misses
system.l2.overall_misses::total                  7640                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    244056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    359923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        603979500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    244056500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    359923000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       603979500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7712                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4984                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12696                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7712                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4984                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12696                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.394191                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.922953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.601764                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.394191                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.922953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.601764                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80281.743421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78244.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79054.908377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80281.743421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78244.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79054.908377                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          3040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7640                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7640                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    213656500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    313932501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    527589001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    213656500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    313932501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    527589001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.394191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.922953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.601764                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.394191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.922953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.601764                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70281.743421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68246.195870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69056.151963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70281.743421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68246.195870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69056.151963                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3264                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7451                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7451                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7451                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7451                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    78                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3549                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    273753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     273753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.978495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77135.249366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77135.249366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    238272501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    238272501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.978495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67137.926458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67137.926458                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    244056500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    244056500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.394191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.394191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80281.743421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80281.743421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    213656500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    213656500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.394191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.394191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70281.743421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70281.743421                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     86170000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     86170000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.774503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.774503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81988.582303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81988.582303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     75660000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     75660000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.774503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.774503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71988.582303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71988.582303                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          173                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             173                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3296500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3296500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19054.913295                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19054.913295                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3829.748562                       # Cycle average of tags in use
system.l2.tags.total_refs                       24278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7812                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.107783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      79.819926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1905.529614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1844.399022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.058152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.056287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.116875                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6491                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.238403                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    203428                       # Number of tag accesses
system.l2.tags.data_accesses                   203428                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         194560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         294336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             488896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       194560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        194560                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            3040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7639                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         313378336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         474087819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             787466155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    313378336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        313378336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        313378336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        474087819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            787466155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      3040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000763000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15258                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7639                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7639                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     69866250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   38195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               213097500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9145.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27895.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6173                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7639                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.604921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.800970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.292081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          475     32.47%     32.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          362     24.74%     57.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          160     10.94%     68.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          109      7.45%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           45      3.08%     78.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           64      4.37%     83.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.71%     84.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      1.71%     86.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          198     13.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1463                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 488896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  488896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    787.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     620767500                       # Total gap between requests
system.mem_ctrls.avgGap                      81262.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       194560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       294336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 313378336.369508087635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 474087818.737949907780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     88553000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    124544500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29129.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27080.78                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4034100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2140380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            25247040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        212301060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         59625600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          351904740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.813949                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    152874500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    447432500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6433140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3411705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            29295420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        272782050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          8694240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          369173115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.628169                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     18876750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    581430250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       205751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           205751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       205751                       # number of overall hits
system.cpu.icache.overall_hits::total          205751                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9364                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9364                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9364                       # number of overall misses
system.cpu.icache.overall_misses::total          9364                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    383479496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    383479496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    383479496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    383479496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       215115                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       215115                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       215115                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       215115                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043530                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043530                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043530                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043530                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40952.530543                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40952.530543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40952.530543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40952.530543                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1488                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7457                       # number of writebacks
system.cpu.icache.writebacks::total              7457                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1651                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1651                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1651                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1651                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7713                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7713                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7713                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7713                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    305627997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    305627997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    305627997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    305627997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035855                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035855                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035855                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035855                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39625.048230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39625.048230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39625.048230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39625.048230                       # average overall mshr miss latency
system.cpu.icache.replacements                   7457                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       205751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          205751                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9364                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9364                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    383479496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    383479496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       215115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       215115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043530                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043530                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40952.530543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40952.530543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1651                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1651                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7713                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7713                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    305627997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    305627997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39625.048230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39625.048230                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.568027                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              213464                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7713                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.675872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   250.568027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            437943                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           437943                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       339634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           339634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       340238                       # number of overall hits
system.cpu.dcache.overall_hits::total          340238                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45669                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45672                       # number of overall misses
system.cpu.dcache.overall_misses::total         45672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2806915319                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2806915319                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2806915319                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2806915319                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       385303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       385303                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       385910                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       385910                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.118527                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118527                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.118349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61462.158554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61462.158554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61458.121365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61458.121365                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        33104                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2917                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               830                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              21                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.884337                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   138.904762                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3264                       # number of writebacks
system.cpu.dcache.writebacks::total              3264                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40515                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40515                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5157                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    376661402                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    376661402                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    376944902                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    376944902                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013376                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013376                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013363                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73081.374078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73081.374078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73093.834012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73093.834012                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4132                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       173969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          173969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    629589500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    629589500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       184651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       184651                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58939.290395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58939.290395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1353                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1353                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     91081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     91081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67317.812269                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67317.812269                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        34845                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34845                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2172755900                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2172755900                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       200507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       200507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.173784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.173784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62354.883054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62354.883054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        31186                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        31186                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    281152483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    281152483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76838.612462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76838.612462                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          607                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          607                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004942                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004942                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       283500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       283500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004942                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        94500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        94500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          142                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          142                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4569919                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4569919                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          145                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          145                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.979310                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.979310                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32182.528169                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32182.528169                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          142                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          142                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4427919                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4427919                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.979310                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.979310                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31182.528169                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31182.528169                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          574                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          574                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       269000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       269000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 89666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 89666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.001733                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001733                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       104500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       104500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           848.264755                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              346518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.206749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   848.264755                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.828384                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.828384                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            779214                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           779214                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    620847000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    620847000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
