--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf board.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20318 paths analyzed, 2088 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.827ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd4 (SLICE_X4Y124.C5), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_12 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.240 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_12 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y123.BQ      Tcko                  0.391   comm_fpga_fx2/count<14>
                                                       comm_fpga_fx2/count_12
    SLICE_X5Y124.D1      net (fanout=4)        1.286   comm_fpga_fx2/count<12>
    SLICE_X5Y124.D       Tilo                  0.259   comm_fpga_fx2/count<16>
                                                       comm_fpga_fx2/count[16]_GND_9_o_equal_22_o<16>1_SW1
    SLICE_X26Y123.C6     net (fanout=1)        4.956   N104
    SLICE_X26Y123.C      Tilo                  0.204   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/count[16]_GND_9_o_equal_22_o<16>
    SLICE_X4Y124.C5      net (fanout=3)        4.344   comm_fpga_fx2/count[16]_GND_9_o_equal_22_o
    SLICE_X4Y124.CLK     Tas                   0.341   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.781ns (1.195ns logic, 10.586ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_11 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.240 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_11 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y123.AQ      Tcko                  0.391   comm_fpga_fx2/count<14>
                                                       comm_fpga_fx2/count_11
    SLICE_X5Y124.D2      net (fanout=4)        0.791   comm_fpga_fx2/count<11>
    SLICE_X5Y124.D       Tilo                  0.259   comm_fpga_fx2/count<16>
                                                       comm_fpga_fx2/count[16]_GND_9_o_equal_22_o<16>1_SW1
    SLICE_X26Y123.C6     net (fanout=1)        4.956   N104
    SLICE_X26Y123.C      Tilo                  0.204   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/count[16]_GND_9_o_equal_22_o<16>
    SLICE_X4Y124.C5      net (fanout=3)        4.344   comm_fpga_fx2/count[16]_GND_9_o_equal_22_o
    SLICE_X4Y124.CLK     Tas                   0.341   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.286ns (1.195ns logic, 10.091ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_5 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_5 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y122.CQ      Tcko                  0.391   comm_fpga_fx2/count<6>
                                                       comm_fpga_fx2/count_5
    SLICE_X5Y124.D3      net (fanout=4)        0.749   comm_fpga_fx2/count<5>
    SLICE_X5Y124.D       Tilo                  0.259   comm_fpga_fx2/count<16>
                                                       comm_fpga_fx2/count[16]_GND_9_o_equal_22_o<16>1_SW1
    SLICE_X26Y123.C6     net (fanout=1)        4.956   N104
    SLICE_X26Y123.C      Tilo                  0.204   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/count[16]_GND_9_o_equal_22_o<16>
    SLICE_X4Y124.C5      net (fanout=3)        4.344   comm_fpga_fx2/count[16]_GND_9_o_equal_22_o
    SLICE_X4Y124.CLK     Tas                   0.341   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.244ns (1.195ns logic, 10.049ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point swled_app/gc_0_1 (SLICE_X22Y99.DX), 446 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swled_app/gc_3_C_3 (FF)
  Destination:          swled_app/gc_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.740ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.239 - 0.245)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swled_app/gc_3_C_3 to swled_app/gc_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y104.AQ     Tcko                  0.391   swled_app/gc_3_C_3
                                                       swled_app/gc_3_C_3
    SLICE_X13Y107.A1     net (fanout=15)       2.493   swled_app/gc_3_C_3
    SLICE_X13Y107.A      Tilo                  0.259   N44
                                                       swled_app/gc_31
    SLICE_X22Y105.D3     net (fanout=10)       2.171   swled_app/gc<3>
    SLICE_X22Y105.D      Tilo                  0.203   swled_app/gc_1_C_1
                                                       swled_app/GND_23_o_gc[5]_equal_39_o<5>1
    SLICE_X13Y105.D3     net (fanout=6)        2.313   swled_app/GND_23_o_gc[5]_equal_39_o
    SLICE_X13Y105.D      Tilo                  0.259   swled_app/GND_23_o_tick_timeout_AND_12_o
                                                       swled_app/GND_23_o_tick_timeout_AND_12_o1
    SLICE_X13Y105.C6     net (fanout=3)        0.129   swled_app/GND_23_o_tick_timeout_AND_12_o
    SLICE_X13Y105.C      Tilo                  0.259   swled_app/GND_23_o_tick_timeout_AND_12_o
                                                       swled_app/Mmux_gc[5]_gc[5]_mux_171_OUT21
    SLICE_X25Y107.A5     net (fanout=4)        2.049   swled_app/Mmux_gc[5]_gc[5]_mux_171_OUT21
    SLICE_X25Y107.A      Tilo                  0.259   swled_app/gc<2>
                                                       swled_app/gc_0_rstpot
    SLICE_X22Y99.DX      net (fanout=1)        0.869   swled_app/gc_0_rstpot
    SLICE_X22Y99.CLK     Tdick                 0.086   swled_app/gc_0_1
                                                       swled_app/gc_0_1
    -------------------------------------------------  ---------------------------
    Total                                     11.740ns (1.716ns logic, 10.024ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swled_app/gc_3_P_3 (FF)
  Destination:          swled_app/gc_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.493ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swled_app/gc_3_P_3 to swled_app/gc_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y105.AQ     Tcko                  0.391   swled_app/gc_3_P_3
                                                       swled_app/gc_3_P_3
    SLICE_X13Y107.A5     net (fanout=15)       2.246   swled_app/gc_3_P_3
    SLICE_X13Y107.A      Tilo                  0.259   N44
                                                       swled_app/gc_31
    SLICE_X22Y105.D3     net (fanout=10)       2.171   swled_app/gc<3>
    SLICE_X22Y105.D      Tilo                  0.203   swled_app/gc_1_C_1
                                                       swled_app/GND_23_o_gc[5]_equal_39_o<5>1
    SLICE_X13Y105.D3     net (fanout=6)        2.313   swled_app/GND_23_o_gc[5]_equal_39_o
    SLICE_X13Y105.D      Tilo                  0.259   swled_app/GND_23_o_tick_timeout_AND_12_o
                                                       swled_app/GND_23_o_tick_timeout_AND_12_o1
    SLICE_X13Y105.C6     net (fanout=3)        0.129   swled_app/GND_23_o_tick_timeout_AND_12_o
    SLICE_X13Y105.C      Tilo                  0.259   swled_app/GND_23_o_tick_timeout_AND_12_o
                                                       swled_app/Mmux_gc[5]_gc[5]_mux_171_OUT21
    SLICE_X25Y107.A5     net (fanout=4)        2.049   swled_app/Mmux_gc[5]_gc[5]_mux_171_OUT21
    SLICE_X25Y107.A      Tilo                  0.259   swled_app/gc<2>
                                                       swled_app/gc_0_rstpot
    SLICE_X22Y99.DX      net (fanout=1)        0.869   swled_app/gc_0_rstpot
    SLICE_X22Y99.CLK     Tdick                 0.086   swled_app/gc_0_1
                                                       swled_app/gc_0_1
    -------------------------------------------------  ---------------------------
    Total                                     11.493ns (1.716ns logic, 9.777ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               swled_app/gc_3_C_3 (FF)
  Destination:          swled_app/gc_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.239 - 0.245)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: swled_app/gc_3_C_3 to swled_app/gc_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y104.AQ     Tcko                  0.391   swled_app/gc_3_C_3
                                                       swled_app/gc_3_C_3
    SLICE_X13Y107.A1     net (fanout=15)       2.493   swled_app/gc_3_C_3
    SLICE_X13Y107.A      Tilo                  0.259   N44
                                                       swled_app/gc_31
    SLICE_X24Y108.B6     net (fanout=10)       2.216   swled_app/gc<3>
    SLICE_X24Y108.B      Tilo                  0.205   N78
                                                       swled_app/GND_23_o_tick_timeout_AND_11_o1
    SLICE_X13Y105.C5     net (fanout=5)        2.274   swled_app/GND_23_o_tick_timeout_AND_11_o
    SLICE_X13Y105.C      Tilo                  0.259   swled_app/GND_23_o_tick_timeout_AND_12_o
                                                       swled_app/Mmux_gc[5]_gc[5]_mux_171_OUT21
    SLICE_X25Y107.A5     net (fanout=4)        2.049   swled_app/Mmux_gc[5]_gc[5]_mux_171_OUT21
    SLICE_X25Y107.A      Tilo                  0.259   swled_app/gc<2>
                                                       swled_app/gc_0_rstpot
    SLICE_X22Y99.DX      net (fanout=1)        0.869   swled_app/gc_0_rstpot
    SLICE_X22Y99.CLK     Tdick                 0.086   swled_app/gc_0_1
                                                       swled_app/gc_0_1
    -------------------------------------------------  ---------------------------
    Total                                     11.360ns (1.459ns logic, 9.901ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point swled_app/led_out_6 (SLICE_X29Y77.D2), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:          swled_app/led_out_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.506 - 0.516)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1 to swled_app/led_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    SLICE_X4Y124.D4      net (fanout=11)       4.596   comm_fpga_fx2/state_FSM_FFd1
    SLICE_X4Y124.D       Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X24Y93.C3      net (fanout=4)        3.334   h2fValid
    SLICE_X24Y93.C       Tilo                  0.205   swled_app/_n0875_inv3
                                                       swled_app/_n0875_inv3
    SLICE_X29Y77.B4      net (fanout=1)        1.412   swled_app/_n0875_inv3
    SLICE_X29Y77.B       Tilo                  0.259   swled_app/led_out<6>
                                                       swled_app/_n0875_inv5_rstpot
    SLICE_X29Y77.D2      net (fanout=7)        0.451   swled_app/_n0875_inv5_rstpot
    SLICE_X29Y77.CLK     Tas                   0.322   swled_app/led_out<6>
                                                       swled_app/led_out_6_dpot
                                                       swled_app/led_out_6
    -------------------------------------------------  ---------------------------
    Total                                     11.231ns (1.438ns logic, 9.793ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          swled_app/led_out_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.220ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.506 - 0.516)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to swled_app/led_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.447   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X4Y124.D5      net (fanout=12)       4.585   comm_fpga_fx2/state_FSM_FFd2
    SLICE_X4Y124.D       Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X24Y93.C3      net (fanout=4)        3.334   h2fValid
    SLICE_X24Y93.C       Tilo                  0.205   swled_app/_n0875_inv3
                                                       swled_app/_n0875_inv3
    SLICE_X29Y77.B4      net (fanout=1)        1.412   swled_app/_n0875_inv3
    SLICE_X29Y77.B       Tilo                  0.259   swled_app/led_out<6>
                                                       swled_app/_n0875_inv5_rstpot
    SLICE_X29Y77.D2      net (fanout=7)        0.451   swled_app/_n0875_inv5_rstpot
    SLICE_X29Y77.CLK     Tas                   0.322   swled_app/led_out<6>
                                                       swled_app/led_out_6_dpot
                                                       swled_app/led_out_6
    -------------------------------------------------  ---------------------------
    Total                                     11.220ns (1.438ns logic, 9.782ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          swled_app/led_out_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.653ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.506 - 0.516)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to swled_app/led_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.DQ     Tcko                  0.447   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X4Y124.D6      net (fanout=11)       2.018   comm_fpga_fx2/state_FSM_FFd3
    SLICE_X4Y124.D       Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X24Y93.C3      net (fanout=4)        3.334   h2fValid
    SLICE_X24Y93.C       Tilo                  0.205   swled_app/_n0875_inv3
                                                       swled_app/_n0875_inv3
    SLICE_X29Y77.B4      net (fanout=1)        1.412   swled_app/_n0875_inv3
    SLICE_X29Y77.B       Tilo                  0.259   swled_app/led_out<6>
                                                       swled_app/_n0875_inv5_rstpot
    SLICE_X29Y77.D2      net (fanout=7)        0.451   swled_app/_n0875_inv5_rstpot
    SLICE_X29Y77.CLK     Tas                   0.322   swled_app/led_out<6>
                                                       swled_app/led_out_6_dpot
                                                       swled_app/led_out_6
    -------------------------------------------------  ---------------------------
    Total                                      8.653ns (1.438ns logic, 7.215ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point swled_app/encrypt1/C_0 (SLICE_X25Y119.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/encrypt1/C2_0 (FF)
  Destination:          swled_app/encrypt1/C_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/encrypt1/C2_0 to swled_app/encrypt1/C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.200   swled_app/encrypt1/C2<30>
                                                       swled_app/encrypt1/C2_0
    SLICE_X25Y119.AX     net (fanout=2)        0.135   swled_app/encrypt1/C2<0>
    SLICE_X25Y119.CLK    Tckdi       (-Th)    -0.059   swled_app/encrypt1/C<13>
                                                       swled_app/encrypt1/C_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point swled_app/encrypt1/C_13 (SLICE_X25Y119.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/encrypt1/C2_13 (FF)
  Destination:          swled_app/encrypt1/C_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/encrypt1/C2_13 to swled_app/encrypt1/C_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.BMUX   Tshcko                0.238   swled_app/encrypt1/C2<30>
                                                       swled_app/encrypt1/C2_13
    SLICE_X25Y119.DX     net (fanout=2)        0.103   swled_app/encrypt1/C2<13>
    SLICE_X25Y119.CLK    Tckdi       (-Th)    -0.059   swled_app/encrypt1/C<13>
                                                       swled_app/encrypt1/C_13
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.297ns logic, 0.103ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point swled_app/inp1_6 (SLICE_X8Y97.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               swled_app/inp1_6 (FF)
  Destination:          swled_app/inp1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: swled_app/inp1_6 to swled_app/inp1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.AQ       Tcko                  0.200   swled_app/inp4<7>
                                                       swled_app/inp1_6
    SLICE_X8Y97.A6       net (fanout=2)        0.021   swled_app/inp1<6>
    SLICE_X8Y97.CLK      Tah         (-Th)    -0.190   swled_app/inp4<7>
                                                       swled_app/inp1_6_dpot
                                                       swled_app/inp1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: swled_app/seven_seg/count<3>/CLK
  Logical resource: swled_app/seven_seg/count_0/CK
  Location pin: SLICE_X32Y10.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: swled_app/seven_seg/count<3>/CLK
  Logical resource: swled_app/seven_seg/count_1/CK
  Location pin: SLICE_X32Y10.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.827|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 20318 paths, 0 nets, and 2415 connections

Design statistics:
   Minimum period:  11.827ns{1}   (Maximum frequency:  84.552MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr  3 16:44:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 452 MB



